-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tk2em_drvals_8405_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    calo_0_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_1_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_2_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_3_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_4_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_5_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_6_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_7_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_8_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_9_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_0_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_1_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_2_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_3_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_4_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_5_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_6_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_7_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_8_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_9_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_0_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_1_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_2_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_3_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_4_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_5_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_6_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_7_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_8_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_9_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_10_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_11_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_12_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_13_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_0_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_1_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_2_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_3_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_4_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_5_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_6_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_7_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_8_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_9_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_10_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_11_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_12_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_13_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    isMu_0_read : IN STD_LOGIC;
    isMu_1_read : IN STD_LOGIC;
    isMu_2_read : IN STD_LOGIC;
    isMu_3_read : IN STD_LOGIC;
    isMu_4_read : IN STD_LOGIC;
    isMu_5_read : IN STD_LOGIC;
    isMu_6_read : IN STD_LOGIC;
    isMu_7_read : IN STD_LOGIC;
    isMu_8_read : IN STD_LOGIC;
    isMu_9_read : IN STD_LOGIC;
    isMu_10_read : IN STD_LOGIC;
    isMu_11_read : IN STD_LOGIC;
    isMu_12_read : IN STD_LOGIC;
    isMu_13_read : IN STD_LOGIC;
    ap_return_0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_28 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_29 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_30 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_31 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_32 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_33 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_34 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_35 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_36 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_37 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_38 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_39 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_40 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_41 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_42 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_43 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_44 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_45 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_46 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_47 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_48 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_49 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_50 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_51 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_52 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_53 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_54 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_55 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_56 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_57 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_58 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_59 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_60 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_61 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_62 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_63 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_64 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_65 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_66 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_67 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_68 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_69 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_70 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_71 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_72 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_73 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_74 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_75 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_76 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_77 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_78 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_79 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_80 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_81 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_82 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_83 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_84 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_85 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_86 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_87 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_88 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_89 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_90 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_91 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_92 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_93 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_94 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_95 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_96 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_97 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_98 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_99 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_100 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_101 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_102 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_103 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_104 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_105 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_106 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_107 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_108 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_109 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_110 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_111 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_112 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_113 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_114 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_115 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_116 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_117 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_118 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_119 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_120 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_121 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_122 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_123 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_124 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_125 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_126 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_127 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_128 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_129 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_130 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_131 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_132 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_133 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_134 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_135 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_136 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_137 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_138 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_139 : OUT STD_LOGIC_VECTOR (13 downto 0) );
end;


architecture behav of tk2em_drvals_8405_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv14_20D5 : STD_LOGIC_VECTOR (13 downto 0) := "10000011010101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state6_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter4 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal isMu_6_read_2_read_fu_134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_6_read_2_reg_3936 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal isMu_6_read_2_reg_3936_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_6_read_2_reg_3936_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_6_read_2_reg_3936_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_5_read_2_read_fu_140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_5_read_2_reg_3940 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_5_read_2_reg_3940_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_5_read_2_reg_3940_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_5_read_2_reg_3940_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_4_read_2_read_fu_146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_4_read_2_reg_3944 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_4_read_2_reg_3944_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_4_read_2_reg_3944_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_4_read_2_reg_3944_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_3_read_2_read_fu_152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_3_read_2_reg_3948 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_3_read_2_reg_3948_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_3_read_2_reg_3948_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_3_read_2_reg_3948_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_2_read51_read_fu_158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_2_read51_reg_3952 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_2_read51_reg_3952_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_2_read51_reg_3952_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_2_read51_reg_3952_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_1_read_2_read_fu_164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_1_read_2_reg_3956 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_1_read_2_reg_3956_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_1_read_2_reg_3956_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_1_read_2_reg_3956_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_0_read_2_read_fu_170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_0_read_2_reg_3960 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_0_read_2_reg_3960_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_0_read_2_reg_3960_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_0_read_2_reg_3960_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_9_hwPhi_V_read_2_reg_4160 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_8_hwPhi_V_read_2_reg_4171 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_7_hwPhi_V_read_2_reg_4182 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_6_hwPhi_V_read_2_reg_4193 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_5_hwPhi_V_read_2_reg_4204 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_4_hwPhi_V_read_2_reg_4215 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_3_hwPhi_V_read_2_reg_4226 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_2_hwPhi_V_read_2_reg_4237 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_1_hwPhi_V_read_2_reg_4248 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_0_hwPhi_V_read_2_reg_4259 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_9_hwEta_V_read_2_reg_4270 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_8_hwEta_V_read_2_reg_4281 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_7_hwEta_V_read_2_reg_4292 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_6_hwEta_V_read_2_reg_4303 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_5_hwEta_V_read_2_reg_4314 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_4_hwEta_V_read_2_reg_4325 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_3_hwEta_V_read_2_reg_4336 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_2_hwEta_V_read_2_reg_4347 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_1_hwEta_V_read_2_reg_4358 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_0_hwEta_V_read_2_reg_4369 : STD_LOGIC_VECTOR (9 downto 0);
    signal isMu_13_read_2_read_fu_380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_13_read_2_reg_4380 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_13_read_2_reg_4380_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_13_read_2_reg_4380_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_13_read_2_reg_4380_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_12_read61_read_fu_386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_12_read61_reg_4384 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_12_read61_reg_4384_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_12_read61_reg_4384_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_12_read61_reg_4384_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_11_read_2_read_fu_392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_11_read_2_reg_4388 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_11_read_2_reg_4388_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_11_read_2_reg_4388_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_11_read_2_reg_4388_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_10_read_2_read_fu_398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_10_read_2_reg_4392 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_10_read_2_reg_4392_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_10_read_2_reg_4392_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_10_read_2_reg_4392_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_9_read_2_read_fu_404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_9_read_2_reg_4396 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_9_read_2_reg_4396_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_9_read_2_reg_4396_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_9_read_2_reg_4396_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_8_read_2_read_fu_410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_8_read_2_reg_4400 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_8_read_2_reg_4400_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_8_read_2_reg_4400_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_8_read_2_reg_4400_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_7_read_2_read_fu_416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_7_read_2_reg_4404 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_7_read_2_reg_4404_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_7_read_2_reg_4404_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_7_read_2_reg_4404_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2046_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2058_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2070_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2082_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2094_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2106_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2118_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2130_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2142_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2154_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2166_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2178_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2190_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2202_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2214_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2226_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2238_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2250_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2262_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2274_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2286_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2298_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2310_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2322_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2334_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2346_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2358_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2370_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2382_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2394_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2406_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2418_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2430_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2442_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2454_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2466_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2478_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2490_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2502_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2514_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2526_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2538_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2550_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2562_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2574_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2586_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2598_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2610_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2622_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2634_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2646_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2658_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2670_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2682_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2694_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2706_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2718_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2730_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2742_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2754_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2766_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2778_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2790_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2802_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2814_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2826_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2838_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2850_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2862_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2874_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_port_reg_track_7_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_8_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_9_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_10_hwEta_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_11_hwEta_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_12_hwEta_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_13_hwEta_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_7_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_8_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_9_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_10_hwPhi_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_11_hwPhi_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_12_hwPhi_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_13_hwPhi_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_isMu_7_read : STD_LOGIC;
    signal ap_port_reg_isMu_8_read : STD_LOGIC;
    signal ap_port_reg_isMu_9_read : STD_LOGIC;
    signal ap_port_reg_isMu_10_read : STD_LOGIC;
    signal ap_port_reg_isMu_11_read : STD_LOGIC;
    signal ap_port_reg_isMu_12_read : STD_LOGIC;
    signal ap_port_reg_isMu_13_read : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2046_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2046_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2046_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2046_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2046_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2058_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2058_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2058_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2058_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2058_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2070_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2070_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2070_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2070_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2070_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2082_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2082_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2082_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2082_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2082_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2094_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2094_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2094_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2094_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2094_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2106_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2106_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2106_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2106_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2106_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2118_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2118_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2118_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2118_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2118_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2130_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2130_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2130_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2130_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2130_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2142_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2142_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2142_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2142_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2142_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2154_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2154_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2154_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2154_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2154_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2166_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2166_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2166_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2166_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2166_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2178_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2178_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2178_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2178_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2178_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2190_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2190_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2190_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2190_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2190_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2202_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2202_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2202_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2202_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2202_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2214_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2214_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2214_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2214_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2214_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2226_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2226_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2226_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2226_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2226_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2238_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2238_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2238_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2238_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2238_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2250_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2250_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2250_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2250_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2250_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2262_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2262_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2262_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2262_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2262_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2274_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2274_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2274_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2274_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2274_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2286_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2286_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2286_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2286_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2286_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2298_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2298_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2298_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2298_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2298_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2310_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2310_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2310_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2310_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2310_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2322_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2322_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2322_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2322_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2322_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2334_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2334_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2334_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2334_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2334_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2346_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2346_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2346_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2346_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2346_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2358_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2358_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2358_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2358_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2358_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2370_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2370_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2370_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2370_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2370_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2382_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2382_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2382_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2382_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2382_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2394_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2394_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2394_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2394_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2394_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2406_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2406_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2406_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2406_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2406_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2418_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2418_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2418_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2418_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2418_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2430_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2430_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2430_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2430_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2430_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2442_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2442_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2442_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2442_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2442_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2454_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2454_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2454_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2454_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2454_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2466_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2466_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2466_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2466_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2466_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2478_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2478_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2478_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2478_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2478_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2490_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2490_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2490_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2490_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2490_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2502_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2502_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2502_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2502_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2502_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2514_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2514_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2514_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2514_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2514_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2526_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2526_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2526_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2526_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2526_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2538_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2538_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2538_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2538_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2538_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2550_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2550_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2550_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2550_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2550_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2562_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2562_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2562_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2562_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2562_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2574_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2574_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2574_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2574_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2574_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2586_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2586_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2586_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2586_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2586_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2598_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2598_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2598_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2598_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2598_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2610_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2610_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2610_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2610_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2610_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2622_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2622_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2622_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2622_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2622_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2634_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2634_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2634_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2634_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2634_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2646_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2646_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2646_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2646_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2646_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2658_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2658_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2658_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2658_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2658_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2670_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2670_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2670_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2670_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2670_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2682_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2682_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2682_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2682_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2682_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2694_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2694_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2694_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2694_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2694_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2706_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2706_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2706_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2706_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2706_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2718_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2718_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2718_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2718_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2718_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2730_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2730_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2730_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2730_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2730_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2742_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2742_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2742_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2742_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2742_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2754_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2754_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2754_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2754_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2754_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2766_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2766_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2766_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2766_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2766_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2778_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2778_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2778_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2778_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2778_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2790_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2790_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2790_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2790_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2790_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2802_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2802_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2802_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2802_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2802_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2814_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2814_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2814_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2814_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2814_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2826_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2826_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2826_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2826_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2826_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2838_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2838_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2838_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2838_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2838_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2850_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2850_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2850_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2850_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2850_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2862_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2862_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2862_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2862_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2862_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2874_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2874_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2874_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2874_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2874_ap_ce : STD_LOGIC;
    signal ap_phi_reg_pp0_iter3_calo_track_drval_0_s_reg_506 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_0_s_reg_506 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_0_1_reg_517 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_0_1_reg_517 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_0_2_reg_528 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_0_2_reg_528 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_0_3_reg_539 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_0_3_reg_539 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_0_4_reg_550 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_0_4_reg_550 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_0_5_reg_561 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_0_5_reg_561 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_0_6_reg_572 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_0_6_reg_572 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_0_7_reg_583 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_0_7_reg_583 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_0_8_reg_594 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_0_8_reg_594 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_0_9_reg_605 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_0_9_reg_605 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_1_s_reg_616 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_1_s_reg_616 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_1_1_reg_627 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_1_1_reg_627 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_1_2_reg_638 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_1_2_reg_638 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_1_3_reg_649 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_1_3_reg_649 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_1_4_reg_660 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_1_4_reg_660 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_1_5_reg_671 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_1_5_reg_671 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_1_6_reg_682 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_1_6_reg_682 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_1_7_reg_693 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_1_7_reg_693 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_1_8_reg_704 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_1_8_reg_704 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_1_9_reg_715 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_1_9_reg_715 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_2_s_reg_726 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_2_s_reg_726 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_2_1_reg_737 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_2_1_reg_737 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_2_2_reg_748 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_2_2_reg_748 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_2_3_reg_759 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_2_3_reg_759 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_2_4_reg_770 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_2_4_reg_770 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_2_5_reg_781 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_2_5_reg_781 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_2_6_reg_792 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_2_6_reg_792 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_2_7_reg_803 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_2_7_reg_803 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_2_8_reg_814 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_2_8_reg_814 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_2_9_reg_825 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_2_9_reg_825 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_3_s_reg_836 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_3_s_reg_836 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_3_1_reg_847 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_3_1_reg_847 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_3_2_reg_858 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_3_2_reg_858 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_3_3_reg_869 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_3_3_reg_869 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_3_4_reg_880 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_3_4_reg_880 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_3_5_reg_891 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_3_5_reg_891 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_3_6_reg_902 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_3_6_reg_902 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_3_7_reg_913 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_3_7_reg_913 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_3_8_reg_924 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_3_8_reg_924 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_3_9_reg_935 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_3_9_reg_935 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_4_s_reg_946 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_4_s_reg_946 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_4_1_reg_957 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_4_1_reg_957 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_4_2_reg_968 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_4_2_reg_968 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_4_3_reg_979 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_4_3_reg_979 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_4_4_reg_990 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_4_4_reg_990 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_4_5_reg_1001 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_4_5_reg_1001 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_4_6_reg_1012 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_4_6_reg_1012 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_4_7_reg_1023 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_4_7_reg_1023 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_4_8_reg_1034 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_4_8_reg_1034 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_4_9_reg_1045 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_4_9_reg_1045 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_5_s_reg_1056 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_5_s_reg_1056 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_5_1_reg_1067 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_5_1_reg_1067 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_5_2_reg_1078 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_5_2_reg_1078 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_5_3_reg_1089 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_5_3_reg_1089 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_5_4_reg_1100 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_5_4_reg_1100 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_5_5_reg_1111 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_5_5_reg_1111 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_5_6_reg_1122 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_5_6_reg_1122 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_5_7_reg_1133 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_5_7_reg_1133 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_5_8_reg_1144 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_5_8_reg_1144 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_5_9_reg_1155 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_5_9_reg_1155 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_6_s_reg_1166 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_6_s_reg_1166 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_6_1_reg_1177 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_6_1_reg_1177 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_6_2_reg_1188 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_6_2_reg_1188 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_6_3_reg_1199 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_6_3_reg_1199 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_6_4_reg_1210 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_6_4_reg_1210 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_6_5_reg_1221 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_6_5_reg_1221 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_6_6_reg_1232 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_6_6_reg_1232 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_6_7_reg_1243 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_6_7_reg_1243 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_6_8_reg_1254 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_6_8_reg_1254 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_6_9_reg_1265 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_6_9_reg_1265 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_7_s_phi_fu_1280_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_7_s_reg_1276 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_calo_track_drval_7_s_reg_1276 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_7_s_reg_1276 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_7_s_reg_1276 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_7_s_reg_1276 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_7_1_phi_fu_1291_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_7_1_reg_1287 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_7_1_reg_1287 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_7_1_reg_1287 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_7_1_reg_1287 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_7_1_reg_1287 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_7_2_phi_fu_1302_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_7_2_reg_1298 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_7_2_reg_1298 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_7_2_reg_1298 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_7_2_reg_1298 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_7_2_reg_1298 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_7_3_phi_fu_1313_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_7_3_reg_1309 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_7_3_reg_1309 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_7_3_reg_1309 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_7_3_reg_1309 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_7_3_reg_1309 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_7_4_phi_fu_1324_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_7_4_reg_1320 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_7_4_reg_1320 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_7_4_reg_1320 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_7_4_reg_1320 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_7_4_reg_1320 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_7_5_phi_fu_1335_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_7_5_reg_1331 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_7_5_reg_1331 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_7_5_reg_1331 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_7_5_reg_1331 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_7_5_reg_1331 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_7_6_phi_fu_1346_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_7_6_reg_1342 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_7_6_reg_1342 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_7_6_reg_1342 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_7_6_reg_1342 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_7_6_reg_1342 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_7_7_phi_fu_1357_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_7_7_reg_1353 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_7_7_reg_1353 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_7_7_reg_1353 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_7_7_reg_1353 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_7_7_reg_1353 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_7_8_phi_fu_1368_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_7_8_reg_1364 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_7_8_reg_1364 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_7_8_reg_1364 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_7_8_reg_1364 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_7_8_reg_1364 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_7_9_phi_fu_1379_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_7_9_reg_1375 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_7_9_reg_1375 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_7_9_reg_1375 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_7_9_reg_1375 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_7_9_reg_1375 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_8_s_phi_fu_1390_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_8_s_reg_1386 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_8_s_reg_1386 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_8_s_reg_1386 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_8_s_reg_1386 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_8_s_reg_1386 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_8_1_phi_fu_1401_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_8_1_reg_1397 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_8_1_reg_1397 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_8_1_reg_1397 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_8_1_reg_1397 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_8_1_reg_1397 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_8_2_phi_fu_1412_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_8_2_reg_1408 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_8_2_reg_1408 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_8_2_reg_1408 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_8_2_reg_1408 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_8_2_reg_1408 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_8_3_phi_fu_1423_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_8_3_reg_1419 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_8_3_reg_1419 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_8_3_reg_1419 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_8_3_reg_1419 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_8_3_reg_1419 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_8_4_phi_fu_1434_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_8_4_reg_1430 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_8_4_reg_1430 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_8_4_reg_1430 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_8_4_reg_1430 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_8_4_reg_1430 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_8_5_phi_fu_1445_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_8_5_reg_1441 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_8_5_reg_1441 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_8_5_reg_1441 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_8_5_reg_1441 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_8_5_reg_1441 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_8_6_phi_fu_1456_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_8_6_reg_1452 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_8_6_reg_1452 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_8_6_reg_1452 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_8_6_reg_1452 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_8_6_reg_1452 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_8_7_phi_fu_1467_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_8_7_reg_1463 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_8_7_reg_1463 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_8_7_reg_1463 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_8_7_reg_1463 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_8_7_reg_1463 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_8_8_phi_fu_1478_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_8_8_reg_1474 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_8_8_reg_1474 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_8_8_reg_1474 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_8_8_reg_1474 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_8_8_reg_1474 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_8_9_phi_fu_1489_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_8_9_reg_1485 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_8_9_reg_1485 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_8_9_reg_1485 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_8_9_reg_1485 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_8_9_reg_1485 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_9_s_phi_fu_1500_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_9_s_reg_1496 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_9_s_reg_1496 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_9_s_reg_1496 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_9_s_reg_1496 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_9_s_reg_1496 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_9_1_phi_fu_1511_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_9_1_reg_1507 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_9_1_reg_1507 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_9_1_reg_1507 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_9_1_reg_1507 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_9_1_reg_1507 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_9_2_phi_fu_1522_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_9_2_reg_1518 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_9_2_reg_1518 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_9_2_reg_1518 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_9_2_reg_1518 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_9_2_reg_1518 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_9_3_phi_fu_1533_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_9_3_reg_1529 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_9_3_reg_1529 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_9_3_reg_1529 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_9_3_reg_1529 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_9_3_reg_1529 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_9_4_phi_fu_1544_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_9_4_reg_1540 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_9_4_reg_1540 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_9_4_reg_1540 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_9_4_reg_1540 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_9_4_reg_1540 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_9_5_phi_fu_1555_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_9_5_reg_1551 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_9_5_reg_1551 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_9_5_reg_1551 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_9_5_reg_1551 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_9_5_reg_1551 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_9_6_phi_fu_1566_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_9_6_reg_1562 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_9_6_reg_1562 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_9_6_reg_1562 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_9_6_reg_1562 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_9_6_reg_1562 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_9_7_phi_fu_1577_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_9_7_reg_1573 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_9_7_reg_1573 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_9_7_reg_1573 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_9_7_reg_1573 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_9_7_reg_1573 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_9_8_phi_fu_1588_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_9_8_reg_1584 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_9_8_reg_1584 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_9_8_reg_1584 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_9_8_reg_1584 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_9_8_reg_1584 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_9_9_phi_fu_1599_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_9_9_reg_1595 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_9_9_reg_1595 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_9_9_reg_1595 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_9_9_reg_1595 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_9_9_reg_1595 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_10_phi_fu_1610_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_10_reg_1606 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_10_reg_1606 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_10_reg_1606 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_10_reg_1606 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_10_reg_1606 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_10_1_phi_fu_1621_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_10_1_reg_1617 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_10_1_reg_1617 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_10_1_reg_1617 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_10_1_reg_1617 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_10_1_reg_1617 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_10_2_phi_fu_1632_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_10_2_reg_1628 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_10_2_reg_1628 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_10_2_reg_1628 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_10_2_reg_1628 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_10_2_reg_1628 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_10_3_phi_fu_1643_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_10_3_reg_1639 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_10_3_reg_1639 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_10_3_reg_1639 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_10_3_reg_1639 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_10_3_reg_1639 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_10_4_phi_fu_1654_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_10_4_reg_1650 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_10_4_reg_1650 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_10_4_reg_1650 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_10_4_reg_1650 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_10_4_reg_1650 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_10_5_phi_fu_1665_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_10_5_reg_1661 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_10_5_reg_1661 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_10_5_reg_1661 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_10_5_reg_1661 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_10_5_reg_1661 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_10_6_phi_fu_1676_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_10_6_reg_1672 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_10_6_reg_1672 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_10_6_reg_1672 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_10_6_reg_1672 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_10_6_reg_1672 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_10_7_phi_fu_1687_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_10_7_reg_1683 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_10_7_reg_1683 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_10_7_reg_1683 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_10_7_reg_1683 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_10_7_reg_1683 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_10_8_phi_fu_1698_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_10_8_reg_1694 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_10_8_reg_1694 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_10_8_reg_1694 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_10_8_reg_1694 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_10_8_reg_1694 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_10_9_phi_fu_1709_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_10_9_reg_1705 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_10_9_reg_1705 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_10_9_reg_1705 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_10_9_reg_1705 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_10_9_reg_1705 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_11_phi_fu_1720_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_11_reg_1716 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_11_reg_1716 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_11_reg_1716 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_11_reg_1716 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_11_reg_1716 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_11_1_phi_fu_1731_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_11_1_reg_1727 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_11_1_reg_1727 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_11_1_reg_1727 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_11_1_reg_1727 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_11_1_reg_1727 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_11_2_phi_fu_1742_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_11_2_reg_1738 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_11_2_reg_1738 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_11_2_reg_1738 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_11_2_reg_1738 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_11_2_reg_1738 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_11_3_phi_fu_1753_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_11_3_reg_1749 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_11_3_reg_1749 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_11_3_reg_1749 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_11_3_reg_1749 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_11_3_reg_1749 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_11_4_phi_fu_1764_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_11_4_reg_1760 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_11_4_reg_1760 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_11_4_reg_1760 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_11_4_reg_1760 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_11_4_reg_1760 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_11_5_phi_fu_1775_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_11_5_reg_1771 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_11_5_reg_1771 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_11_5_reg_1771 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_11_5_reg_1771 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_11_5_reg_1771 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_11_6_phi_fu_1786_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_11_6_reg_1782 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_11_6_reg_1782 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_11_6_reg_1782 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_11_6_reg_1782 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_11_6_reg_1782 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_11_7_phi_fu_1797_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_11_7_reg_1793 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_11_7_reg_1793 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_11_7_reg_1793 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_11_7_reg_1793 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_11_7_reg_1793 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_11_8_phi_fu_1808_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_11_8_reg_1804 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_11_8_reg_1804 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_11_8_reg_1804 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_11_8_reg_1804 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_11_8_reg_1804 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_11_9_phi_fu_1819_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_11_9_reg_1815 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_11_9_reg_1815 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_11_9_reg_1815 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_11_9_reg_1815 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_11_9_reg_1815 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_12_phi_fu_1830_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_12_reg_1826 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_12_reg_1826 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_12_reg_1826 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_12_reg_1826 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_12_reg_1826 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_12_1_phi_fu_1841_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_12_1_reg_1837 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_12_1_reg_1837 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_12_1_reg_1837 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_12_1_reg_1837 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_12_1_reg_1837 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_12_2_phi_fu_1852_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_12_2_reg_1848 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_12_2_reg_1848 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_12_2_reg_1848 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_12_2_reg_1848 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_12_2_reg_1848 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_12_3_phi_fu_1863_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_12_3_reg_1859 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_12_3_reg_1859 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_12_3_reg_1859 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_12_3_reg_1859 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_12_3_reg_1859 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_12_4_phi_fu_1874_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_12_4_reg_1870 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_12_4_reg_1870 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_12_4_reg_1870 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_12_4_reg_1870 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_12_4_reg_1870 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_12_5_phi_fu_1885_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_12_5_reg_1881 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_12_5_reg_1881 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_12_5_reg_1881 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_12_5_reg_1881 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_12_5_reg_1881 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_12_6_phi_fu_1896_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_12_6_reg_1892 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_12_6_reg_1892 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_12_6_reg_1892 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_12_6_reg_1892 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_12_6_reg_1892 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_12_7_phi_fu_1907_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_12_7_reg_1903 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_12_7_reg_1903 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_12_7_reg_1903 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_12_7_reg_1903 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_12_7_reg_1903 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_12_8_phi_fu_1918_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_12_8_reg_1914 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_12_8_reg_1914 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_12_8_reg_1914 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_12_8_reg_1914 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_12_8_reg_1914 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_12_9_phi_fu_1929_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_12_9_reg_1925 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_12_9_reg_1925 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_12_9_reg_1925 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_12_9_reg_1925 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_12_9_reg_1925 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_13_phi_fu_1940_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_13_reg_1936 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_13_reg_1936 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_13_reg_1936 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_13_reg_1936 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_13_reg_1936 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_13_1_phi_fu_1951_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_13_1_reg_1947 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_13_1_reg_1947 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_13_1_reg_1947 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_13_1_reg_1947 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_13_1_reg_1947 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_13_2_phi_fu_1962_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_13_2_reg_1958 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_13_2_reg_1958 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_13_2_reg_1958 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_13_2_reg_1958 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_13_2_reg_1958 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_13_3_phi_fu_1973_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_13_3_reg_1969 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_13_3_reg_1969 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_13_3_reg_1969 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_13_3_reg_1969 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_13_3_reg_1969 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_13_4_phi_fu_1984_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_13_4_reg_1980 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_13_4_reg_1980 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_13_4_reg_1980 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_13_4_reg_1980 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_13_4_reg_1980 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_13_5_phi_fu_1995_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_13_5_reg_1991 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_13_5_reg_1991 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_13_5_reg_1991 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_13_5_reg_1991 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_13_5_reg_1991 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_13_6_phi_fu_2006_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_13_6_reg_2002 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_13_6_reg_2002 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_13_6_reg_2002 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_13_6_reg_2002 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_13_6_reg_2002 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_13_7_phi_fu_2017_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_13_7_reg_2013 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_13_7_reg_2013 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_13_7_reg_2013 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_13_7_reg_2013 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_13_7_reg_2013 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_13_8_phi_fu_2028_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_13_8_reg_2024 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_13_8_reg_2024 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_13_8_reg_2024 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_13_8_reg_2024 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_13_8_reg_2024 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_calo_track_drval_13_9_phi_fu_2039_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_calo_track_drval_13_9_reg_2035 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_13_9_reg_2035 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_13_9_reg_2035 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_13_9_reg_2035 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_calo_track_drval_13_9_reg_2035 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to4 : STD_LOGIC;
    signal ap_idle_pp0_0to3 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_61 : BOOLEAN;
    signal ap_condition_42300 : BOOLEAN;
    signal ap_condition_42304 : BOOLEAN;
    signal ap_condition_42307 : BOOLEAN;
    signal ap_condition_42311 : BOOLEAN;
    signal ap_condition_42314 : BOOLEAN;
    signal ap_condition_42318 : BOOLEAN;
    signal ap_condition_42321 : BOOLEAN;
    signal ap_condition_42325 : BOOLEAN;
    signal ap_condition_42328 : BOOLEAN;
    signal ap_condition_42332 : BOOLEAN;
    signal ap_condition_42335 : BOOLEAN;
    signal ap_condition_42339 : BOOLEAN;
    signal ap_condition_42342 : BOOLEAN;
    signal ap_condition_42346 : BOOLEAN;

    component dr2_int_cap_14_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        eta1_V : IN STD_LOGIC_VECTOR (9 downto 0);
        phi1_V : IN STD_LOGIC_VECTOR (9 downto 0);
        eta2_V : IN STD_LOGIC_VECTOR (9 downto 0);
        phi2_V : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;



begin
    grp_dr2_int_cap_14_s_fu_2046 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2046_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2046_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2046_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2046_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2046_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2046_ap_ce);

    grp_dr2_int_cap_14_s_fu_2058 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2058_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2058_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2058_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2058_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2058_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2058_ap_ce);

    grp_dr2_int_cap_14_s_fu_2070 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2070_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2070_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2070_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2070_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2070_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2070_ap_ce);

    grp_dr2_int_cap_14_s_fu_2082 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2082_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2082_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2082_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2082_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2082_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2082_ap_ce);

    grp_dr2_int_cap_14_s_fu_2094 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2094_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2094_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2094_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2094_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2094_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2094_ap_ce);

    grp_dr2_int_cap_14_s_fu_2106 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2106_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2106_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2106_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2106_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2106_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2106_ap_ce);

    grp_dr2_int_cap_14_s_fu_2118 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2118_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2118_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2118_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2118_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2118_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2118_ap_ce);

    grp_dr2_int_cap_14_s_fu_2130 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2130_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2130_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2130_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2130_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2130_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2130_ap_ce);

    grp_dr2_int_cap_14_s_fu_2142 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2142_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2142_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2142_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2142_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2142_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2142_ap_ce);

    grp_dr2_int_cap_14_s_fu_2154 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2154_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2154_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2154_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2154_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2154_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2154_ap_ce);

    grp_dr2_int_cap_14_s_fu_2166 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2166_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2166_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2166_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2166_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2166_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2166_ap_ce);

    grp_dr2_int_cap_14_s_fu_2178 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2178_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2178_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2178_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2178_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2178_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2178_ap_ce);

    grp_dr2_int_cap_14_s_fu_2190 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2190_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2190_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2190_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2190_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2190_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2190_ap_ce);

    grp_dr2_int_cap_14_s_fu_2202 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2202_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2202_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2202_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2202_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2202_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2202_ap_ce);

    grp_dr2_int_cap_14_s_fu_2214 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2214_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2214_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2214_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2214_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2214_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2214_ap_ce);

    grp_dr2_int_cap_14_s_fu_2226 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2226_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2226_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2226_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2226_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2226_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2226_ap_ce);

    grp_dr2_int_cap_14_s_fu_2238 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2238_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2238_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2238_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2238_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2238_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2238_ap_ce);

    grp_dr2_int_cap_14_s_fu_2250 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2250_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2250_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2250_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2250_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2250_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2250_ap_ce);

    grp_dr2_int_cap_14_s_fu_2262 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2262_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2262_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2262_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2262_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2262_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2262_ap_ce);

    grp_dr2_int_cap_14_s_fu_2274 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2274_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2274_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2274_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2274_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2274_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2274_ap_ce);

    grp_dr2_int_cap_14_s_fu_2286 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2286_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2286_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2286_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2286_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2286_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2286_ap_ce);

    grp_dr2_int_cap_14_s_fu_2298 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2298_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2298_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2298_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2298_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2298_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2298_ap_ce);

    grp_dr2_int_cap_14_s_fu_2310 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2310_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2310_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2310_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2310_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2310_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2310_ap_ce);

    grp_dr2_int_cap_14_s_fu_2322 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2322_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2322_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2322_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2322_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2322_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2322_ap_ce);

    grp_dr2_int_cap_14_s_fu_2334 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2334_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2334_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2334_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2334_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2334_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2334_ap_ce);

    grp_dr2_int_cap_14_s_fu_2346 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2346_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2346_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2346_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2346_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2346_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2346_ap_ce);

    grp_dr2_int_cap_14_s_fu_2358 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2358_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2358_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2358_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2358_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2358_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2358_ap_ce);

    grp_dr2_int_cap_14_s_fu_2370 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2370_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2370_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2370_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2370_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2370_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2370_ap_ce);

    grp_dr2_int_cap_14_s_fu_2382 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2382_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2382_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2382_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2382_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2382_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2382_ap_ce);

    grp_dr2_int_cap_14_s_fu_2394 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2394_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2394_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2394_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2394_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2394_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2394_ap_ce);

    grp_dr2_int_cap_14_s_fu_2406 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2406_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2406_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2406_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2406_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2406_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2406_ap_ce);

    grp_dr2_int_cap_14_s_fu_2418 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2418_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2418_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2418_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2418_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2418_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2418_ap_ce);

    grp_dr2_int_cap_14_s_fu_2430 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2430_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2430_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2430_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2430_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2430_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2430_ap_ce);

    grp_dr2_int_cap_14_s_fu_2442 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2442_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2442_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2442_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2442_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2442_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2442_ap_ce);

    grp_dr2_int_cap_14_s_fu_2454 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2454_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2454_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2454_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2454_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2454_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2454_ap_ce);

    grp_dr2_int_cap_14_s_fu_2466 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2466_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2466_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2466_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2466_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2466_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2466_ap_ce);

    grp_dr2_int_cap_14_s_fu_2478 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2478_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2478_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2478_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2478_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2478_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2478_ap_ce);

    grp_dr2_int_cap_14_s_fu_2490 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2490_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2490_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2490_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2490_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2490_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2490_ap_ce);

    grp_dr2_int_cap_14_s_fu_2502 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2502_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2502_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2502_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2502_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2502_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2502_ap_ce);

    grp_dr2_int_cap_14_s_fu_2514 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2514_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2514_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2514_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2514_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2514_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2514_ap_ce);

    grp_dr2_int_cap_14_s_fu_2526 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2526_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2526_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2526_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2526_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2526_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2526_ap_ce);

    grp_dr2_int_cap_14_s_fu_2538 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2538_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2538_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2538_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2538_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2538_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2538_ap_ce);

    grp_dr2_int_cap_14_s_fu_2550 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2550_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2550_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2550_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2550_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2550_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2550_ap_ce);

    grp_dr2_int_cap_14_s_fu_2562 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2562_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2562_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2562_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2562_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2562_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2562_ap_ce);

    grp_dr2_int_cap_14_s_fu_2574 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2574_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2574_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2574_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2574_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2574_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2574_ap_ce);

    grp_dr2_int_cap_14_s_fu_2586 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2586_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2586_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2586_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2586_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2586_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2586_ap_ce);

    grp_dr2_int_cap_14_s_fu_2598 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2598_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2598_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2598_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2598_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2598_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2598_ap_ce);

    grp_dr2_int_cap_14_s_fu_2610 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2610_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2610_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2610_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2610_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2610_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2610_ap_ce);

    grp_dr2_int_cap_14_s_fu_2622 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2622_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2622_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2622_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2622_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2622_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2622_ap_ce);

    grp_dr2_int_cap_14_s_fu_2634 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2634_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2634_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2634_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2634_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2634_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2634_ap_ce);

    grp_dr2_int_cap_14_s_fu_2646 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2646_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2646_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2646_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2646_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2646_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2646_ap_ce);

    grp_dr2_int_cap_14_s_fu_2658 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2658_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2658_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2658_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2658_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2658_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2658_ap_ce);

    grp_dr2_int_cap_14_s_fu_2670 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2670_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2670_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2670_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2670_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2670_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2670_ap_ce);

    grp_dr2_int_cap_14_s_fu_2682 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2682_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2682_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2682_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2682_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2682_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2682_ap_ce);

    grp_dr2_int_cap_14_s_fu_2694 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2694_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2694_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2694_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2694_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2694_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2694_ap_ce);

    grp_dr2_int_cap_14_s_fu_2706 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2706_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2706_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2706_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2706_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2706_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2706_ap_ce);

    grp_dr2_int_cap_14_s_fu_2718 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2718_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2718_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2718_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2718_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2718_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2718_ap_ce);

    grp_dr2_int_cap_14_s_fu_2730 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2730_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2730_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2730_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2730_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2730_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2730_ap_ce);

    grp_dr2_int_cap_14_s_fu_2742 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2742_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2742_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2742_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2742_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2742_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2742_ap_ce);

    grp_dr2_int_cap_14_s_fu_2754 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2754_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2754_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2754_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2754_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2754_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2754_ap_ce);

    grp_dr2_int_cap_14_s_fu_2766 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2766_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2766_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2766_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2766_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2766_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2766_ap_ce);

    grp_dr2_int_cap_14_s_fu_2778 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2778_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2778_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2778_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2778_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2778_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2778_ap_ce);

    grp_dr2_int_cap_14_s_fu_2790 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2790_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2790_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2790_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2790_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2790_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2790_ap_ce);

    grp_dr2_int_cap_14_s_fu_2802 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2802_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2802_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2802_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2802_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2802_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2802_ap_ce);

    grp_dr2_int_cap_14_s_fu_2814 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2814_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2814_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2814_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2814_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2814_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2814_ap_ce);

    grp_dr2_int_cap_14_s_fu_2826 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2826_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2826_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2826_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2826_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2826_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2826_ap_ce);

    grp_dr2_int_cap_14_s_fu_2838 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2838_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2838_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2838_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2838_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2838_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2838_ap_ce);

    grp_dr2_int_cap_14_s_fu_2850 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2850_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2850_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2850_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2850_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2850_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2850_ap_ce);

    grp_dr2_int_cap_14_s_fu_2862 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2862_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2862_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2862_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2862_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2862_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2862_ap_ce);

    grp_dr2_int_cap_14_s_fu_2874 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2874_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2874_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2874_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2874_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2874_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2874_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_calo_track_drval_10_1_reg_1617_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_10_read_2_read_fu_398_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_10_1_reg_1617 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_10_1_reg_1617 <= ap_phi_reg_pp0_iter0_calo_track_drval_10_1_reg_1617;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_10_2_reg_1628_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_10_read_2_read_fu_398_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_10_2_reg_1628 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_10_2_reg_1628 <= ap_phi_reg_pp0_iter0_calo_track_drval_10_2_reg_1628;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_10_3_reg_1639_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_10_read_2_read_fu_398_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_10_3_reg_1639 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_10_3_reg_1639 <= ap_phi_reg_pp0_iter0_calo_track_drval_10_3_reg_1639;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_10_4_reg_1650_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_10_read_2_read_fu_398_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_10_4_reg_1650 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_10_4_reg_1650 <= ap_phi_reg_pp0_iter0_calo_track_drval_10_4_reg_1650;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_10_5_reg_1661_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_10_read_2_read_fu_398_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_10_5_reg_1661 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_10_5_reg_1661 <= ap_phi_reg_pp0_iter0_calo_track_drval_10_5_reg_1661;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_10_6_reg_1672_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_10_read_2_read_fu_398_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_10_6_reg_1672 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_10_6_reg_1672 <= ap_phi_reg_pp0_iter0_calo_track_drval_10_6_reg_1672;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_10_7_reg_1683_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_10_read_2_read_fu_398_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_10_7_reg_1683 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_10_7_reg_1683 <= ap_phi_reg_pp0_iter0_calo_track_drval_10_7_reg_1683;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_10_8_reg_1694_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_10_read_2_read_fu_398_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_10_8_reg_1694 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_10_8_reg_1694 <= ap_phi_reg_pp0_iter0_calo_track_drval_10_8_reg_1694;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_10_9_reg_1705_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_10_read_2_read_fu_398_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_10_9_reg_1705 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_10_9_reg_1705 <= ap_phi_reg_pp0_iter0_calo_track_drval_10_9_reg_1705;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_10_reg_1606_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_10_read_2_read_fu_398_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_10_reg_1606 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_10_reg_1606 <= ap_phi_reg_pp0_iter0_calo_track_drval_10_reg_1606;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_11_1_reg_1727_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_11_read_2_read_fu_392_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_11_1_reg_1727 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_11_1_reg_1727 <= ap_phi_reg_pp0_iter0_calo_track_drval_11_1_reg_1727;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_11_2_reg_1738_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_11_read_2_read_fu_392_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_11_2_reg_1738 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_11_2_reg_1738 <= ap_phi_reg_pp0_iter0_calo_track_drval_11_2_reg_1738;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_11_3_reg_1749_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_11_read_2_read_fu_392_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_11_3_reg_1749 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_11_3_reg_1749 <= ap_phi_reg_pp0_iter0_calo_track_drval_11_3_reg_1749;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_11_4_reg_1760_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_11_read_2_read_fu_392_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_11_4_reg_1760 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_11_4_reg_1760 <= ap_phi_reg_pp0_iter0_calo_track_drval_11_4_reg_1760;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_11_5_reg_1771_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_11_read_2_read_fu_392_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_11_5_reg_1771 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_11_5_reg_1771 <= ap_phi_reg_pp0_iter0_calo_track_drval_11_5_reg_1771;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_11_6_reg_1782_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_11_read_2_read_fu_392_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_11_6_reg_1782 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_11_6_reg_1782 <= ap_phi_reg_pp0_iter0_calo_track_drval_11_6_reg_1782;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_11_7_reg_1793_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_11_read_2_read_fu_392_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_11_7_reg_1793 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_11_7_reg_1793 <= ap_phi_reg_pp0_iter0_calo_track_drval_11_7_reg_1793;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_11_8_reg_1804_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_11_read_2_read_fu_392_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_11_8_reg_1804 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_11_8_reg_1804 <= ap_phi_reg_pp0_iter0_calo_track_drval_11_8_reg_1804;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_11_9_reg_1815_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_11_read_2_read_fu_392_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_11_9_reg_1815 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_11_9_reg_1815 <= ap_phi_reg_pp0_iter0_calo_track_drval_11_9_reg_1815;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_11_reg_1716_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_11_read_2_read_fu_392_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_11_reg_1716 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_11_reg_1716 <= ap_phi_reg_pp0_iter0_calo_track_drval_11_reg_1716;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_12_1_reg_1837_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_12_read61_read_fu_386_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_12_1_reg_1837 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_12_1_reg_1837 <= ap_phi_reg_pp0_iter0_calo_track_drval_12_1_reg_1837;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_12_2_reg_1848_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_12_read61_read_fu_386_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_12_2_reg_1848 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_12_2_reg_1848 <= ap_phi_reg_pp0_iter0_calo_track_drval_12_2_reg_1848;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_12_3_reg_1859_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_12_read61_read_fu_386_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_12_3_reg_1859 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_12_3_reg_1859 <= ap_phi_reg_pp0_iter0_calo_track_drval_12_3_reg_1859;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_12_4_reg_1870_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_12_read61_read_fu_386_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_12_4_reg_1870 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_12_4_reg_1870 <= ap_phi_reg_pp0_iter0_calo_track_drval_12_4_reg_1870;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_12_5_reg_1881_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_12_read61_read_fu_386_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_12_5_reg_1881 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_12_5_reg_1881 <= ap_phi_reg_pp0_iter0_calo_track_drval_12_5_reg_1881;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_12_6_reg_1892_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_12_read61_read_fu_386_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_12_6_reg_1892 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_12_6_reg_1892 <= ap_phi_reg_pp0_iter0_calo_track_drval_12_6_reg_1892;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_12_7_reg_1903_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_12_read61_read_fu_386_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_12_7_reg_1903 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_12_7_reg_1903 <= ap_phi_reg_pp0_iter0_calo_track_drval_12_7_reg_1903;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_12_8_reg_1914_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_12_read61_read_fu_386_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_12_8_reg_1914 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_12_8_reg_1914 <= ap_phi_reg_pp0_iter0_calo_track_drval_12_8_reg_1914;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_12_9_reg_1925_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_12_read61_read_fu_386_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_12_9_reg_1925 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_12_9_reg_1925 <= ap_phi_reg_pp0_iter0_calo_track_drval_12_9_reg_1925;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_12_reg_1826_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_12_read61_read_fu_386_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_12_reg_1826 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_12_reg_1826 <= ap_phi_reg_pp0_iter0_calo_track_drval_12_reg_1826;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_13_1_reg_1947_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_13_read_2_read_fu_380_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_13_1_reg_1947 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_13_1_reg_1947 <= ap_phi_reg_pp0_iter0_calo_track_drval_13_1_reg_1947;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_13_2_reg_1958_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_13_read_2_read_fu_380_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_13_2_reg_1958 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_13_2_reg_1958 <= ap_phi_reg_pp0_iter0_calo_track_drval_13_2_reg_1958;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_13_3_reg_1969_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_13_read_2_read_fu_380_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_13_3_reg_1969 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_13_3_reg_1969 <= ap_phi_reg_pp0_iter0_calo_track_drval_13_3_reg_1969;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_13_4_reg_1980_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_13_read_2_read_fu_380_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_13_4_reg_1980 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_13_4_reg_1980 <= ap_phi_reg_pp0_iter0_calo_track_drval_13_4_reg_1980;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_13_5_reg_1991_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_13_read_2_read_fu_380_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_13_5_reg_1991 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_13_5_reg_1991 <= ap_phi_reg_pp0_iter0_calo_track_drval_13_5_reg_1991;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_13_6_reg_2002_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_13_read_2_read_fu_380_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_13_6_reg_2002 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_13_6_reg_2002 <= ap_phi_reg_pp0_iter0_calo_track_drval_13_6_reg_2002;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_13_7_reg_2013_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_13_read_2_read_fu_380_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_13_7_reg_2013 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_13_7_reg_2013 <= ap_phi_reg_pp0_iter0_calo_track_drval_13_7_reg_2013;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_13_8_reg_2024_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_13_read_2_read_fu_380_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_13_8_reg_2024 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_13_8_reg_2024 <= ap_phi_reg_pp0_iter0_calo_track_drval_13_8_reg_2024;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_13_9_reg_2035_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_13_read_2_read_fu_380_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_13_9_reg_2035 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_13_9_reg_2035 <= ap_phi_reg_pp0_iter0_calo_track_drval_13_9_reg_2035;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_13_reg_1936_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_13_read_2_read_fu_380_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_13_reg_1936 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_13_reg_1936 <= ap_phi_reg_pp0_iter0_calo_track_drval_13_reg_1936;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_7_1_reg_1287_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_7_read_2_read_fu_416_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_7_1_reg_1287 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_7_1_reg_1287 <= ap_phi_reg_pp0_iter0_calo_track_drval_7_1_reg_1287;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_7_2_reg_1298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_7_read_2_read_fu_416_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_7_2_reg_1298 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_7_2_reg_1298 <= ap_phi_reg_pp0_iter0_calo_track_drval_7_2_reg_1298;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_7_3_reg_1309_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_7_read_2_read_fu_416_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_7_3_reg_1309 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_7_3_reg_1309 <= ap_phi_reg_pp0_iter0_calo_track_drval_7_3_reg_1309;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_7_4_reg_1320_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_7_read_2_read_fu_416_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_7_4_reg_1320 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_7_4_reg_1320 <= ap_phi_reg_pp0_iter0_calo_track_drval_7_4_reg_1320;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_7_5_reg_1331_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_7_read_2_read_fu_416_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_7_5_reg_1331 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_7_5_reg_1331 <= ap_phi_reg_pp0_iter0_calo_track_drval_7_5_reg_1331;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_7_6_reg_1342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_7_read_2_read_fu_416_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_7_6_reg_1342 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_7_6_reg_1342 <= ap_phi_reg_pp0_iter0_calo_track_drval_7_6_reg_1342;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_7_7_reg_1353_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_7_read_2_read_fu_416_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_7_7_reg_1353 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_7_7_reg_1353 <= ap_phi_reg_pp0_iter0_calo_track_drval_7_7_reg_1353;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_7_8_reg_1364_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_7_read_2_read_fu_416_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_7_8_reg_1364 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_7_8_reg_1364 <= ap_phi_reg_pp0_iter0_calo_track_drval_7_8_reg_1364;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_7_9_reg_1375_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_7_read_2_read_fu_416_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_7_9_reg_1375 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_7_9_reg_1375 <= ap_phi_reg_pp0_iter0_calo_track_drval_7_9_reg_1375;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_7_s_reg_1276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_7_read_2_read_fu_416_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_7_s_reg_1276 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_7_s_reg_1276 <= ap_phi_reg_pp0_iter0_calo_track_drval_7_s_reg_1276;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_8_1_reg_1397_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_8_read_2_read_fu_410_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_8_1_reg_1397 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_8_1_reg_1397 <= ap_phi_reg_pp0_iter0_calo_track_drval_8_1_reg_1397;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_8_2_reg_1408_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_8_read_2_read_fu_410_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_8_2_reg_1408 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_8_2_reg_1408 <= ap_phi_reg_pp0_iter0_calo_track_drval_8_2_reg_1408;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_8_3_reg_1419_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_8_read_2_read_fu_410_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_8_3_reg_1419 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_8_3_reg_1419 <= ap_phi_reg_pp0_iter0_calo_track_drval_8_3_reg_1419;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_8_4_reg_1430_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_8_read_2_read_fu_410_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_8_4_reg_1430 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_8_4_reg_1430 <= ap_phi_reg_pp0_iter0_calo_track_drval_8_4_reg_1430;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_8_5_reg_1441_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_8_read_2_read_fu_410_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_8_5_reg_1441 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_8_5_reg_1441 <= ap_phi_reg_pp0_iter0_calo_track_drval_8_5_reg_1441;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_8_6_reg_1452_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_8_read_2_read_fu_410_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_8_6_reg_1452 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_8_6_reg_1452 <= ap_phi_reg_pp0_iter0_calo_track_drval_8_6_reg_1452;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_8_7_reg_1463_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_8_read_2_read_fu_410_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_8_7_reg_1463 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_8_7_reg_1463 <= ap_phi_reg_pp0_iter0_calo_track_drval_8_7_reg_1463;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_8_8_reg_1474_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_8_read_2_read_fu_410_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_8_8_reg_1474 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_8_8_reg_1474 <= ap_phi_reg_pp0_iter0_calo_track_drval_8_8_reg_1474;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_8_9_reg_1485_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_8_read_2_read_fu_410_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_8_9_reg_1485 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_8_9_reg_1485 <= ap_phi_reg_pp0_iter0_calo_track_drval_8_9_reg_1485;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_8_s_reg_1386_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_8_read_2_read_fu_410_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_8_s_reg_1386 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_8_s_reg_1386 <= ap_phi_reg_pp0_iter0_calo_track_drval_8_s_reg_1386;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_9_1_reg_1507_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_9_read_2_read_fu_404_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_9_1_reg_1507 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_9_1_reg_1507 <= ap_phi_reg_pp0_iter0_calo_track_drval_9_1_reg_1507;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_9_2_reg_1518_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_9_read_2_read_fu_404_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_9_2_reg_1518 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_9_2_reg_1518 <= ap_phi_reg_pp0_iter0_calo_track_drval_9_2_reg_1518;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_9_3_reg_1529_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_9_read_2_read_fu_404_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_9_3_reg_1529 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_9_3_reg_1529 <= ap_phi_reg_pp0_iter0_calo_track_drval_9_3_reg_1529;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_9_4_reg_1540_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_9_read_2_read_fu_404_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_9_4_reg_1540 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_9_4_reg_1540 <= ap_phi_reg_pp0_iter0_calo_track_drval_9_4_reg_1540;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_9_5_reg_1551_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_9_read_2_read_fu_404_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_9_5_reg_1551 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_9_5_reg_1551 <= ap_phi_reg_pp0_iter0_calo_track_drval_9_5_reg_1551;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_9_6_reg_1562_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_9_read_2_read_fu_404_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_9_6_reg_1562 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_9_6_reg_1562 <= ap_phi_reg_pp0_iter0_calo_track_drval_9_6_reg_1562;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_9_7_reg_1573_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_9_read_2_read_fu_404_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_9_7_reg_1573 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_9_7_reg_1573 <= ap_phi_reg_pp0_iter0_calo_track_drval_9_7_reg_1573;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_9_8_reg_1584_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_9_read_2_read_fu_404_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_9_8_reg_1584 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_9_8_reg_1584 <= ap_phi_reg_pp0_iter0_calo_track_drval_9_8_reg_1584;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_9_9_reg_1595_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_9_read_2_read_fu_404_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_9_9_reg_1595 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_9_9_reg_1595 <= ap_phi_reg_pp0_iter0_calo_track_drval_9_9_reg_1595;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_9_s_reg_1496_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_61)) then
                if ((isMu_9_read_2_read_fu_404_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_9_s_reg_1496 <= ap_const_lv14_20D5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_9_s_reg_1496 <= ap_phi_reg_pp0_iter0_calo_track_drval_9_s_reg_1496;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_0_1_reg_517_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_0_read_2_reg_3960_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_0_1_reg_517 <= grp_dr2_int_cap_14_s_fu_2058_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_0_1_reg_517 <= ap_phi_reg_pp0_iter3_calo_track_drval_0_1_reg_517;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_0_2_reg_528_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_0_read_2_reg_3960_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_0_2_reg_528 <= grp_dr2_int_cap_14_s_fu_2070_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_0_2_reg_528 <= ap_phi_reg_pp0_iter3_calo_track_drval_0_2_reg_528;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_0_3_reg_539_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_0_read_2_reg_3960_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_0_3_reg_539 <= grp_dr2_int_cap_14_s_fu_2082_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_0_3_reg_539 <= ap_phi_reg_pp0_iter3_calo_track_drval_0_3_reg_539;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_0_4_reg_550_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_0_read_2_reg_3960_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_0_4_reg_550 <= grp_dr2_int_cap_14_s_fu_2094_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_0_4_reg_550 <= ap_phi_reg_pp0_iter3_calo_track_drval_0_4_reg_550;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_0_5_reg_561_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_0_read_2_reg_3960_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_0_5_reg_561 <= grp_dr2_int_cap_14_s_fu_2106_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_0_5_reg_561 <= ap_phi_reg_pp0_iter3_calo_track_drval_0_5_reg_561;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_0_6_reg_572_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_0_read_2_reg_3960_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_0_6_reg_572 <= grp_dr2_int_cap_14_s_fu_2118_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_0_6_reg_572 <= ap_phi_reg_pp0_iter3_calo_track_drval_0_6_reg_572;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_0_7_reg_583_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_0_read_2_reg_3960_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_0_7_reg_583 <= grp_dr2_int_cap_14_s_fu_2130_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_0_7_reg_583 <= ap_phi_reg_pp0_iter3_calo_track_drval_0_7_reg_583;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_0_8_reg_594_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_0_read_2_reg_3960_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_0_8_reg_594 <= grp_dr2_int_cap_14_s_fu_2142_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_0_8_reg_594 <= ap_phi_reg_pp0_iter3_calo_track_drval_0_8_reg_594;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_0_9_reg_605_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_0_read_2_reg_3960_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_0_9_reg_605 <= grp_dr2_int_cap_14_s_fu_2154_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_0_9_reg_605 <= ap_phi_reg_pp0_iter3_calo_track_drval_0_9_reg_605;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_0_s_reg_506_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_0_read_2_reg_3960_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_0_s_reg_506 <= grp_dr2_int_cap_14_s_fu_2046_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_0_s_reg_506 <= ap_phi_reg_pp0_iter3_calo_track_drval_0_s_reg_506;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_1_1_reg_627_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_1_read_2_reg_3956_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_1_1_reg_627 <= grp_dr2_int_cap_14_s_fu_2178_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_1_1_reg_627 <= ap_phi_reg_pp0_iter3_calo_track_drval_1_1_reg_627;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_1_2_reg_638_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_1_read_2_reg_3956_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_1_2_reg_638 <= grp_dr2_int_cap_14_s_fu_2190_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_1_2_reg_638 <= ap_phi_reg_pp0_iter3_calo_track_drval_1_2_reg_638;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_1_3_reg_649_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_1_read_2_reg_3956_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_1_3_reg_649 <= grp_dr2_int_cap_14_s_fu_2202_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_1_3_reg_649 <= ap_phi_reg_pp0_iter3_calo_track_drval_1_3_reg_649;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_1_4_reg_660_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_1_read_2_reg_3956_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_1_4_reg_660 <= grp_dr2_int_cap_14_s_fu_2214_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_1_4_reg_660 <= ap_phi_reg_pp0_iter3_calo_track_drval_1_4_reg_660;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_1_5_reg_671_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_1_read_2_reg_3956_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_1_5_reg_671 <= grp_dr2_int_cap_14_s_fu_2226_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_1_5_reg_671 <= ap_phi_reg_pp0_iter3_calo_track_drval_1_5_reg_671;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_1_6_reg_682_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_1_read_2_reg_3956_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_1_6_reg_682 <= grp_dr2_int_cap_14_s_fu_2238_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_1_6_reg_682 <= ap_phi_reg_pp0_iter3_calo_track_drval_1_6_reg_682;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_1_7_reg_693_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_1_read_2_reg_3956_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_1_7_reg_693 <= grp_dr2_int_cap_14_s_fu_2250_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_1_7_reg_693 <= ap_phi_reg_pp0_iter3_calo_track_drval_1_7_reg_693;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_1_8_reg_704_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_1_read_2_reg_3956_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_1_8_reg_704 <= grp_dr2_int_cap_14_s_fu_2262_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_1_8_reg_704 <= ap_phi_reg_pp0_iter3_calo_track_drval_1_8_reg_704;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_1_9_reg_715_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_1_read_2_reg_3956_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_1_9_reg_715 <= grp_dr2_int_cap_14_s_fu_2274_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_1_9_reg_715 <= ap_phi_reg_pp0_iter3_calo_track_drval_1_9_reg_715;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_1_s_reg_616_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_1_read_2_reg_3956_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_1_s_reg_616 <= grp_dr2_int_cap_14_s_fu_2166_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_1_s_reg_616 <= ap_phi_reg_pp0_iter3_calo_track_drval_1_s_reg_616;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_2_1_reg_737_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_2_read51_reg_3952_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_2_1_reg_737 <= grp_dr2_int_cap_14_s_fu_2298_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_2_1_reg_737 <= ap_phi_reg_pp0_iter3_calo_track_drval_2_1_reg_737;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_2_2_reg_748_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_2_read51_reg_3952_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_2_2_reg_748 <= grp_dr2_int_cap_14_s_fu_2310_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_2_2_reg_748 <= ap_phi_reg_pp0_iter3_calo_track_drval_2_2_reg_748;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_2_3_reg_759_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_2_read51_reg_3952_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_2_3_reg_759 <= grp_dr2_int_cap_14_s_fu_2322_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_2_3_reg_759 <= ap_phi_reg_pp0_iter3_calo_track_drval_2_3_reg_759;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_2_4_reg_770_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_2_read51_reg_3952_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_2_4_reg_770 <= grp_dr2_int_cap_14_s_fu_2334_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_2_4_reg_770 <= ap_phi_reg_pp0_iter3_calo_track_drval_2_4_reg_770;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_2_5_reg_781_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_2_read51_reg_3952_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_2_5_reg_781 <= grp_dr2_int_cap_14_s_fu_2346_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_2_5_reg_781 <= ap_phi_reg_pp0_iter3_calo_track_drval_2_5_reg_781;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_2_6_reg_792_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_2_read51_reg_3952_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_2_6_reg_792 <= grp_dr2_int_cap_14_s_fu_2358_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_2_6_reg_792 <= ap_phi_reg_pp0_iter3_calo_track_drval_2_6_reg_792;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_2_7_reg_803_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_2_read51_reg_3952_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_2_7_reg_803 <= grp_dr2_int_cap_14_s_fu_2370_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_2_7_reg_803 <= ap_phi_reg_pp0_iter3_calo_track_drval_2_7_reg_803;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_2_8_reg_814_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_2_read51_reg_3952_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_2_8_reg_814 <= grp_dr2_int_cap_14_s_fu_2382_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_2_8_reg_814 <= ap_phi_reg_pp0_iter3_calo_track_drval_2_8_reg_814;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_2_9_reg_825_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_2_read51_reg_3952_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_2_9_reg_825 <= grp_dr2_int_cap_14_s_fu_2394_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_2_9_reg_825 <= ap_phi_reg_pp0_iter3_calo_track_drval_2_9_reg_825;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_2_s_reg_726_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_2_read51_reg_3952_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_2_s_reg_726 <= grp_dr2_int_cap_14_s_fu_2286_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_2_s_reg_726 <= ap_phi_reg_pp0_iter3_calo_track_drval_2_s_reg_726;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_3_1_reg_847_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_3_read_2_reg_3948_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_3_1_reg_847 <= grp_dr2_int_cap_14_s_fu_2418_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_3_1_reg_847 <= ap_phi_reg_pp0_iter3_calo_track_drval_3_1_reg_847;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_3_2_reg_858_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_3_read_2_reg_3948_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_3_2_reg_858 <= grp_dr2_int_cap_14_s_fu_2430_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_3_2_reg_858 <= ap_phi_reg_pp0_iter3_calo_track_drval_3_2_reg_858;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_3_3_reg_869_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_3_read_2_reg_3948_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_3_3_reg_869 <= grp_dr2_int_cap_14_s_fu_2442_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_3_3_reg_869 <= ap_phi_reg_pp0_iter3_calo_track_drval_3_3_reg_869;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_3_4_reg_880_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_3_read_2_reg_3948_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_3_4_reg_880 <= grp_dr2_int_cap_14_s_fu_2454_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_3_4_reg_880 <= ap_phi_reg_pp0_iter3_calo_track_drval_3_4_reg_880;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_3_5_reg_891_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_3_read_2_reg_3948_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_3_5_reg_891 <= grp_dr2_int_cap_14_s_fu_2466_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_3_5_reg_891 <= ap_phi_reg_pp0_iter3_calo_track_drval_3_5_reg_891;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_3_6_reg_902_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_3_read_2_reg_3948_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_3_6_reg_902 <= grp_dr2_int_cap_14_s_fu_2478_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_3_6_reg_902 <= ap_phi_reg_pp0_iter3_calo_track_drval_3_6_reg_902;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_3_7_reg_913_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_3_read_2_reg_3948_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_3_7_reg_913 <= grp_dr2_int_cap_14_s_fu_2490_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_3_7_reg_913 <= ap_phi_reg_pp0_iter3_calo_track_drval_3_7_reg_913;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_3_8_reg_924_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_3_read_2_reg_3948_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_3_8_reg_924 <= grp_dr2_int_cap_14_s_fu_2502_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_3_8_reg_924 <= ap_phi_reg_pp0_iter3_calo_track_drval_3_8_reg_924;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_3_9_reg_935_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_3_read_2_reg_3948_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_3_9_reg_935 <= grp_dr2_int_cap_14_s_fu_2514_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_3_9_reg_935 <= ap_phi_reg_pp0_iter3_calo_track_drval_3_9_reg_935;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_3_s_reg_836_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_3_read_2_reg_3948_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_3_s_reg_836 <= grp_dr2_int_cap_14_s_fu_2406_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_3_s_reg_836 <= ap_phi_reg_pp0_iter3_calo_track_drval_3_s_reg_836;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_4_1_reg_957_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_4_read_2_reg_3944_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_4_1_reg_957 <= grp_dr2_int_cap_14_s_fu_2538_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_4_1_reg_957 <= ap_phi_reg_pp0_iter3_calo_track_drval_4_1_reg_957;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_4_2_reg_968_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_4_read_2_reg_3944_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_4_2_reg_968 <= grp_dr2_int_cap_14_s_fu_2550_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_4_2_reg_968 <= ap_phi_reg_pp0_iter3_calo_track_drval_4_2_reg_968;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_4_3_reg_979_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_4_read_2_reg_3944_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_4_3_reg_979 <= grp_dr2_int_cap_14_s_fu_2562_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_4_3_reg_979 <= ap_phi_reg_pp0_iter3_calo_track_drval_4_3_reg_979;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_4_4_reg_990_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_4_read_2_reg_3944_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_4_4_reg_990 <= grp_dr2_int_cap_14_s_fu_2574_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_4_4_reg_990 <= ap_phi_reg_pp0_iter3_calo_track_drval_4_4_reg_990;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_4_5_reg_1001_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_4_read_2_reg_3944_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_4_5_reg_1001 <= grp_dr2_int_cap_14_s_fu_2586_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_4_5_reg_1001 <= ap_phi_reg_pp0_iter3_calo_track_drval_4_5_reg_1001;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_4_6_reg_1012_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_4_read_2_reg_3944_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_4_6_reg_1012 <= grp_dr2_int_cap_14_s_fu_2598_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_4_6_reg_1012 <= ap_phi_reg_pp0_iter3_calo_track_drval_4_6_reg_1012;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_4_7_reg_1023_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_4_read_2_reg_3944_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_4_7_reg_1023 <= grp_dr2_int_cap_14_s_fu_2610_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_4_7_reg_1023 <= ap_phi_reg_pp0_iter3_calo_track_drval_4_7_reg_1023;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_4_8_reg_1034_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_4_read_2_reg_3944_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_4_8_reg_1034 <= grp_dr2_int_cap_14_s_fu_2622_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_4_8_reg_1034 <= ap_phi_reg_pp0_iter3_calo_track_drval_4_8_reg_1034;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_4_9_reg_1045_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_4_read_2_reg_3944_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_4_9_reg_1045 <= grp_dr2_int_cap_14_s_fu_2634_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_4_9_reg_1045 <= ap_phi_reg_pp0_iter3_calo_track_drval_4_9_reg_1045;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_4_s_reg_946_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_4_read_2_reg_3944_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_4_s_reg_946 <= grp_dr2_int_cap_14_s_fu_2526_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_4_s_reg_946 <= ap_phi_reg_pp0_iter3_calo_track_drval_4_s_reg_946;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_5_1_reg_1067_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_5_read_2_reg_3940_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_5_1_reg_1067 <= grp_dr2_int_cap_14_s_fu_2658_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_5_1_reg_1067 <= ap_phi_reg_pp0_iter3_calo_track_drval_5_1_reg_1067;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_5_2_reg_1078_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_5_read_2_reg_3940_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_5_2_reg_1078 <= grp_dr2_int_cap_14_s_fu_2670_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_5_2_reg_1078 <= ap_phi_reg_pp0_iter3_calo_track_drval_5_2_reg_1078;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_5_3_reg_1089_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_5_read_2_reg_3940_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_5_3_reg_1089 <= grp_dr2_int_cap_14_s_fu_2682_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_5_3_reg_1089 <= ap_phi_reg_pp0_iter3_calo_track_drval_5_3_reg_1089;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_5_4_reg_1100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_5_read_2_reg_3940_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_5_4_reg_1100 <= grp_dr2_int_cap_14_s_fu_2694_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_5_4_reg_1100 <= ap_phi_reg_pp0_iter3_calo_track_drval_5_4_reg_1100;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_5_5_reg_1111_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_5_read_2_reg_3940_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_5_5_reg_1111 <= grp_dr2_int_cap_14_s_fu_2706_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_5_5_reg_1111 <= ap_phi_reg_pp0_iter3_calo_track_drval_5_5_reg_1111;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_5_6_reg_1122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_5_read_2_reg_3940_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_5_6_reg_1122 <= grp_dr2_int_cap_14_s_fu_2718_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_5_6_reg_1122 <= ap_phi_reg_pp0_iter3_calo_track_drval_5_6_reg_1122;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_5_7_reg_1133_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_5_read_2_reg_3940_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_5_7_reg_1133 <= grp_dr2_int_cap_14_s_fu_2730_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_5_7_reg_1133 <= ap_phi_reg_pp0_iter3_calo_track_drval_5_7_reg_1133;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_5_8_reg_1144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_5_read_2_reg_3940_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_5_8_reg_1144 <= grp_dr2_int_cap_14_s_fu_2742_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_5_8_reg_1144 <= ap_phi_reg_pp0_iter3_calo_track_drval_5_8_reg_1144;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_5_9_reg_1155_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_5_read_2_reg_3940_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_5_9_reg_1155 <= grp_dr2_int_cap_14_s_fu_2754_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_5_9_reg_1155 <= ap_phi_reg_pp0_iter3_calo_track_drval_5_9_reg_1155;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_5_s_reg_1056_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_5_read_2_reg_3940_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_5_s_reg_1056 <= grp_dr2_int_cap_14_s_fu_2646_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_5_s_reg_1056 <= ap_phi_reg_pp0_iter3_calo_track_drval_5_s_reg_1056;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_6_1_reg_1177_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_6_read_2_reg_3936_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_6_1_reg_1177 <= grp_dr2_int_cap_14_s_fu_2778_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_6_1_reg_1177 <= ap_phi_reg_pp0_iter3_calo_track_drval_6_1_reg_1177;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_6_2_reg_1188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_6_read_2_reg_3936_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_6_2_reg_1188 <= grp_dr2_int_cap_14_s_fu_2790_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_6_2_reg_1188 <= ap_phi_reg_pp0_iter3_calo_track_drval_6_2_reg_1188;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_6_3_reg_1199_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_6_read_2_reg_3936_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_6_3_reg_1199 <= grp_dr2_int_cap_14_s_fu_2802_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_6_3_reg_1199 <= ap_phi_reg_pp0_iter3_calo_track_drval_6_3_reg_1199;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_6_4_reg_1210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_6_read_2_reg_3936_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_6_4_reg_1210 <= grp_dr2_int_cap_14_s_fu_2814_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_6_4_reg_1210 <= ap_phi_reg_pp0_iter3_calo_track_drval_6_4_reg_1210;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_6_5_reg_1221_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_6_read_2_reg_3936_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_6_5_reg_1221 <= grp_dr2_int_cap_14_s_fu_2826_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_6_5_reg_1221 <= ap_phi_reg_pp0_iter3_calo_track_drval_6_5_reg_1221;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_6_6_reg_1232_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_6_read_2_reg_3936_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_6_6_reg_1232 <= grp_dr2_int_cap_14_s_fu_2838_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_6_6_reg_1232 <= ap_phi_reg_pp0_iter3_calo_track_drval_6_6_reg_1232;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_6_7_reg_1243_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_6_read_2_reg_3936_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_6_7_reg_1243 <= grp_dr2_int_cap_14_s_fu_2850_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_6_7_reg_1243 <= ap_phi_reg_pp0_iter3_calo_track_drval_6_7_reg_1243;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_6_8_reg_1254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_6_read_2_reg_3936_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_6_8_reg_1254 <= grp_dr2_int_cap_14_s_fu_2862_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_6_8_reg_1254 <= ap_phi_reg_pp0_iter3_calo_track_drval_6_8_reg_1254;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_6_9_reg_1265_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_6_read_2_reg_3936_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_6_9_reg_1265 <= grp_dr2_int_cap_14_s_fu_2874_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_6_9_reg_1265 <= ap_phi_reg_pp0_iter3_calo_track_drval_6_9_reg_1265;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_calo_track_drval_6_s_reg_1166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((isMu_6_read_2_reg_3936_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_6_s_reg_1166 <= grp_dr2_int_cap_14_s_fu_2766_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_calo_track_drval_6_s_reg_1166 <= ap_phi_reg_pp0_iter3_calo_track_drval_6_s_reg_1166;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter2_calo_track_drval_10_1_reg_1617 <= ap_phi_reg_pp0_iter1_calo_track_drval_10_1_reg_1617;
                ap_phi_reg_pp0_iter2_calo_track_drval_10_2_reg_1628 <= ap_phi_reg_pp0_iter1_calo_track_drval_10_2_reg_1628;
                ap_phi_reg_pp0_iter2_calo_track_drval_10_3_reg_1639 <= ap_phi_reg_pp0_iter1_calo_track_drval_10_3_reg_1639;
                ap_phi_reg_pp0_iter2_calo_track_drval_10_4_reg_1650 <= ap_phi_reg_pp0_iter1_calo_track_drval_10_4_reg_1650;
                ap_phi_reg_pp0_iter2_calo_track_drval_10_5_reg_1661 <= ap_phi_reg_pp0_iter1_calo_track_drval_10_5_reg_1661;
                ap_phi_reg_pp0_iter2_calo_track_drval_10_6_reg_1672 <= ap_phi_reg_pp0_iter1_calo_track_drval_10_6_reg_1672;
                ap_phi_reg_pp0_iter2_calo_track_drval_10_7_reg_1683 <= ap_phi_reg_pp0_iter1_calo_track_drval_10_7_reg_1683;
                ap_phi_reg_pp0_iter2_calo_track_drval_10_8_reg_1694 <= ap_phi_reg_pp0_iter1_calo_track_drval_10_8_reg_1694;
                ap_phi_reg_pp0_iter2_calo_track_drval_10_9_reg_1705 <= ap_phi_reg_pp0_iter1_calo_track_drval_10_9_reg_1705;
                ap_phi_reg_pp0_iter2_calo_track_drval_10_reg_1606 <= ap_phi_reg_pp0_iter1_calo_track_drval_10_reg_1606;
                ap_phi_reg_pp0_iter2_calo_track_drval_11_1_reg_1727 <= ap_phi_reg_pp0_iter1_calo_track_drval_11_1_reg_1727;
                ap_phi_reg_pp0_iter2_calo_track_drval_11_2_reg_1738 <= ap_phi_reg_pp0_iter1_calo_track_drval_11_2_reg_1738;
                ap_phi_reg_pp0_iter2_calo_track_drval_11_3_reg_1749 <= ap_phi_reg_pp0_iter1_calo_track_drval_11_3_reg_1749;
                ap_phi_reg_pp0_iter2_calo_track_drval_11_4_reg_1760 <= ap_phi_reg_pp0_iter1_calo_track_drval_11_4_reg_1760;
                ap_phi_reg_pp0_iter2_calo_track_drval_11_5_reg_1771 <= ap_phi_reg_pp0_iter1_calo_track_drval_11_5_reg_1771;
                ap_phi_reg_pp0_iter2_calo_track_drval_11_6_reg_1782 <= ap_phi_reg_pp0_iter1_calo_track_drval_11_6_reg_1782;
                ap_phi_reg_pp0_iter2_calo_track_drval_11_7_reg_1793 <= ap_phi_reg_pp0_iter1_calo_track_drval_11_7_reg_1793;
                ap_phi_reg_pp0_iter2_calo_track_drval_11_8_reg_1804 <= ap_phi_reg_pp0_iter1_calo_track_drval_11_8_reg_1804;
                ap_phi_reg_pp0_iter2_calo_track_drval_11_9_reg_1815 <= ap_phi_reg_pp0_iter1_calo_track_drval_11_9_reg_1815;
                ap_phi_reg_pp0_iter2_calo_track_drval_11_reg_1716 <= ap_phi_reg_pp0_iter1_calo_track_drval_11_reg_1716;
                ap_phi_reg_pp0_iter2_calo_track_drval_12_1_reg_1837 <= ap_phi_reg_pp0_iter1_calo_track_drval_12_1_reg_1837;
                ap_phi_reg_pp0_iter2_calo_track_drval_12_2_reg_1848 <= ap_phi_reg_pp0_iter1_calo_track_drval_12_2_reg_1848;
                ap_phi_reg_pp0_iter2_calo_track_drval_12_3_reg_1859 <= ap_phi_reg_pp0_iter1_calo_track_drval_12_3_reg_1859;
                ap_phi_reg_pp0_iter2_calo_track_drval_12_4_reg_1870 <= ap_phi_reg_pp0_iter1_calo_track_drval_12_4_reg_1870;
                ap_phi_reg_pp0_iter2_calo_track_drval_12_5_reg_1881 <= ap_phi_reg_pp0_iter1_calo_track_drval_12_5_reg_1881;
                ap_phi_reg_pp0_iter2_calo_track_drval_12_6_reg_1892 <= ap_phi_reg_pp0_iter1_calo_track_drval_12_6_reg_1892;
                ap_phi_reg_pp0_iter2_calo_track_drval_12_7_reg_1903 <= ap_phi_reg_pp0_iter1_calo_track_drval_12_7_reg_1903;
                ap_phi_reg_pp0_iter2_calo_track_drval_12_8_reg_1914 <= ap_phi_reg_pp0_iter1_calo_track_drval_12_8_reg_1914;
                ap_phi_reg_pp0_iter2_calo_track_drval_12_9_reg_1925 <= ap_phi_reg_pp0_iter1_calo_track_drval_12_9_reg_1925;
                ap_phi_reg_pp0_iter2_calo_track_drval_12_reg_1826 <= ap_phi_reg_pp0_iter1_calo_track_drval_12_reg_1826;
                ap_phi_reg_pp0_iter2_calo_track_drval_13_1_reg_1947 <= ap_phi_reg_pp0_iter1_calo_track_drval_13_1_reg_1947;
                ap_phi_reg_pp0_iter2_calo_track_drval_13_2_reg_1958 <= ap_phi_reg_pp0_iter1_calo_track_drval_13_2_reg_1958;
                ap_phi_reg_pp0_iter2_calo_track_drval_13_3_reg_1969 <= ap_phi_reg_pp0_iter1_calo_track_drval_13_3_reg_1969;
                ap_phi_reg_pp0_iter2_calo_track_drval_13_4_reg_1980 <= ap_phi_reg_pp0_iter1_calo_track_drval_13_4_reg_1980;
                ap_phi_reg_pp0_iter2_calo_track_drval_13_5_reg_1991 <= ap_phi_reg_pp0_iter1_calo_track_drval_13_5_reg_1991;
                ap_phi_reg_pp0_iter2_calo_track_drval_13_6_reg_2002 <= ap_phi_reg_pp0_iter1_calo_track_drval_13_6_reg_2002;
                ap_phi_reg_pp0_iter2_calo_track_drval_13_7_reg_2013 <= ap_phi_reg_pp0_iter1_calo_track_drval_13_7_reg_2013;
                ap_phi_reg_pp0_iter2_calo_track_drval_13_8_reg_2024 <= ap_phi_reg_pp0_iter1_calo_track_drval_13_8_reg_2024;
                ap_phi_reg_pp0_iter2_calo_track_drval_13_9_reg_2035 <= ap_phi_reg_pp0_iter1_calo_track_drval_13_9_reg_2035;
                ap_phi_reg_pp0_iter2_calo_track_drval_13_reg_1936 <= ap_phi_reg_pp0_iter1_calo_track_drval_13_reg_1936;
                ap_phi_reg_pp0_iter2_calo_track_drval_7_1_reg_1287 <= ap_phi_reg_pp0_iter1_calo_track_drval_7_1_reg_1287;
                ap_phi_reg_pp0_iter2_calo_track_drval_7_2_reg_1298 <= ap_phi_reg_pp0_iter1_calo_track_drval_7_2_reg_1298;
                ap_phi_reg_pp0_iter2_calo_track_drval_7_3_reg_1309 <= ap_phi_reg_pp0_iter1_calo_track_drval_7_3_reg_1309;
                ap_phi_reg_pp0_iter2_calo_track_drval_7_4_reg_1320 <= ap_phi_reg_pp0_iter1_calo_track_drval_7_4_reg_1320;
                ap_phi_reg_pp0_iter2_calo_track_drval_7_5_reg_1331 <= ap_phi_reg_pp0_iter1_calo_track_drval_7_5_reg_1331;
                ap_phi_reg_pp0_iter2_calo_track_drval_7_6_reg_1342 <= ap_phi_reg_pp0_iter1_calo_track_drval_7_6_reg_1342;
                ap_phi_reg_pp0_iter2_calo_track_drval_7_7_reg_1353 <= ap_phi_reg_pp0_iter1_calo_track_drval_7_7_reg_1353;
                ap_phi_reg_pp0_iter2_calo_track_drval_7_8_reg_1364 <= ap_phi_reg_pp0_iter1_calo_track_drval_7_8_reg_1364;
                ap_phi_reg_pp0_iter2_calo_track_drval_7_9_reg_1375 <= ap_phi_reg_pp0_iter1_calo_track_drval_7_9_reg_1375;
                ap_phi_reg_pp0_iter2_calo_track_drval_7_s_reg_1276 <= ap_phi_reg_pp0_iter1_calo_track_drval_7_s_reg_1276;
                ap_phi_reg_pp0_iter2_calo_track_drval_8_1_reg_1397 <= ap_phi_reg_pp0_iter1_calo_track_drval_8_1_reg_1397;
                ap_phi_reg_pp0_iter2_calo_track_drval_8_2_reg_1408 <= ap_phi_reg_pp0_iter1_calo_track_drval_8_2_reg_1408;
                ap_phi_reg_pp0_iter2_calo_track_drval_8_3_reg_1419 <= ap_phi_reg_pp0_iter1_calo_track_drval_8_3_reg_1419;
                ap_phi_reg_pp0_iter2_calo_track_drval_8_4_reg_1430 <= ap_phi_reg_pp0_iter1_calo_track_drval_8_4_reg_1430;
                ap_phi_reg_pp0_iter2_calo_track_drval_8_5_reg_1441 <= ap_phi_reg_pp0_iter1_calo_track_drval_8_5_reg_1441;
                ap_phi_reg_pp0_iter2_calo_track_drval_8_6_reg_1452 <= ap_phi_reg_pp0_iter1_calo_track_drval_8_6_reg_1452;
                ap_phi_reg_pp0_iter2_calo_track_drval_8_7_reg_1463 <= ap_phi_reg_pp0_iter1_calo_track_drval_8_7_reg_1463;
                ap_phi_reg_pp0_iter2_calo_track_drval_8_8_reg_1474 <= ap_phi_reg_pp0_iter1_calo_track_drval_8_8_reg_1474;
                ap_phi_reg_pp0_iter2_calo_track_drval_8_9_reg_1485 <= ap_phi_reg_pp0_iter1_calo_track_drval_8_9_reg_1485;
                ap_phi_reg_pp0_iter2_calo_track_drval_8_s_reg_1386 <= ap_phi_reg_pp0_iter1_calo_track_drval_8_s_reg_1386;
                ap_phi_reg_pp0_iter2_calo_track_drval_9_1_reg_1507 <= ap_phi_reg_pp0_iter1_calo_track_drval_9_1_reg_1507;
                ap_phi_reg_pp0_iter2_calo_track_drval_9_2_reg_1518 <= ap_phi_reg_pp0_iter1_calo_track_drval_9_2_reg_1518;
                ap_phi_reg_pp0_iter2_calo_track_drval_9_3_reg_1529 <= ap_phi_reg_pp0_iter1_calo_track_drval_9_3_reg_1529;
                ap_phi_reg_pp0_iter2_calo_track_drval_9_4_reg_1540 <= ap_phi_reg_pp0_iter1_calo_track_drval_9_4_reg_1540;
                ap_phi_reg_pp0_iter2_calo_track_drval_9_5_reg_1551 <= ap_phi_reg_pp0_iter1_calo_track_drval_9_5_reg_1551;
                ap_phi_reg_pp0_iter2_calo_track_drval_9_6_reg_1562 <= ap_phi_reg_pp0_iter1_calo_track_drval_9_6_reg_1562;
                ap_phi_reg_pp0_iter2_calo_track_drval_9_7_reg_1573 <= ap_phi_reg_pp0_iter1_calo_track_drval_9_7_reg_1573;
                ap_phi_reg_pp0_iter2_calo_track_drval_9_8_reg_1584 <= ap_phi_reg_pp0_iter1_calo_track_drval_9_8_reg_1584;
                ap_phi_reg_pp0_iter2_calo_track_drval_9_9_reg_1595 <= ap_phi_reg_pp0_iter1_calo_track_drval_9_9_reg_1595;
                ap_phi_reg_pp0_iter2_calo_track_drval_9_s_reg_1496 <= ap_phi_reg_pp0_iter1_calo_track_drval_9_s_reg_1496;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_calo_track_drval_10_1_reg_1617 <= ap_phi_reg_pp0_iter2_calo_track_drval_10_1_reg_1617;
                ap_phi_reg_pp0_iter3_calo_track_drval_10_2_reg_1628 <= ap_phi_reg_pp0_iter2_calo_track_drval_10_2_reg_1628;
                ap_phi_reg_pp0_iter3_calo_track_drval_10_3_reg_1639 <= ap_phi_reg_pp0_iter2_calo_track_drval_10_3_reg_1639;
                ap_phi_reg_pp0_iter3_calo_track_drval_10_4_reg_1650 <= ap_phi_reg_pp0_iter2_calo_track_drval_10_4_reg_1650;
                ap_phi_reg_pp0_iter3_calo_track_drval_10_5_reg_1661 <= ap_phi_reg_pp0_iter2_calo_track_drval_10_5_reg_1661;
                ap_phi_reg_pp0_iter3_calo_track_drval_10_6_reg_1672 <= ap_phi_reg_pp0_iter2_calo_track_drval_10_6_reg_1672;
                ap_phi_reg_pp0_iter3_calo_track_drval_10_7_reg_1683 <= ap_phi_reg_pp0_iter2_calo_track_drval_10_7_reg_1683;
                ap_phi_reg_pp0_iter3_calo_track_drval_10_8_reg_1694 <= ap_phi_reg_pp0_iter2_calo_track_drval_10_8_reg_1694;
                ap_phi_reg_pp0_iter3_calo_track_drval_10_9_reg_1705 <= ap_phi_reg_pp0_iter2_calo_track_drval_10_9_reg_1705;
                ap_phi_reg_pp0_iter3_calo_track_drval_10_reg_1606 <= ap_phi_reg_pp0_iter2_calo_track_drval_10_reg_1606;
                ap_phi_reg_pp0_iter3_calo_track_drval_11_1_reg_1727 <= ap_phi_reg_pp0_iter2_calo_track_drval_11_1_reg_1727;
                ap_phi_reg_pp0_iter3_calo_track_drval_11_2_reg_1738 <= ap_phi_reg_pp0_iter2_calo_track_drval_11_2_reg_1738;
                ap_phi_reg_pp0_iter3_calo_track_drval_11_3_reg_1749 <= ap_phi_reg_pp0_iter2_calo_track_drval_11_3_reg_1749;
                ap_phi_reg_pp0_iter3_calo_track_drval_11_4_reg_1760 <= ap_phi_reg_pp0_iter2_calo_track_drval_11_4_reg_1760;
                ap_phi_reg_pp0_iter3_calo_track_drval_11_5_reg_1771 <= ap_phi_reg_pp0_iter2_calo_track_drval_11_5_reg_1771;
                ap_phi_reg_pp0_iter3_calo_track_drval_11_6_reg_1782 <= ap_phi_reg_pp0_iter2_calo_track_drval_11_6_reg_1782;
                ap_phi_reg_pp0_iter3_calo_track_drval_11_7_reg_1793 <= ap_phi_reg_pp0_iter2_calo_track_drval_11_7_reg_1793;
                ap_phi_reg_pp0_iter3_calo_track_drval_11_8_reg_1804 <= ap_phi_reg_pp0_iter2_calo_track_drval_11_8_reg_1804;
                ap_phi_reg_pp0_iter3_calo_track_drval_11_9_reg_1815 <= ap_phi_reg_pp0_iter2_calo_track_drval_11_9_reg_1815;
                ap_phi_reg_pp0_iter3_calo_track_drval_11_reg_1716 <= ap_phi_reg_pp0_iter2_calo_track_drval_11_reg_1716;
                ap_phi_reg_pp0_iter3_calo_track_drval_12_1_reg_1837 <= ap_phi_reg_pp0_iter2_calo_track_drval_12_1_reg_1837;
                ap_phi_reg_pp0_iter3_calo_track_drval_12_2_reg_1848 <= ap_phi_reg_pp0_iter2_calo_track_drval_12_2_reg_1848;
                ap_phi_reg_pp0_iter3_calo_track_drval_12_3_reg_1859 <= ap_phi_reg_pp0_iter2_calo_track_drval_12_3_reg_1859;
                ap_phi_reg_pp0_iter3_calo_track_drval_12_4_reg_1870 <= ap_phi_reg_pp0_iter2_calo_track_drval_12_4_reg_1870;
                ap_phi_reg_pp0_iter3_calo_track_drval_12_5_reg_1881 <= ap_phi_reg_pp0_iter2_calo_track_drval_12_5_reg_1881;
                ap_phi_reg_pp0_iter3_calo_track_drval_12_6_reg_1892 <= ap_phi_reg_pp0_iter2_calo_track_drval_12_6_reg_1892;
                ap_phi_reg_pp0_iter3_calo_track_drval_12_7_reg_1903 <= ap_phi_reg_pp0_iter2_calo_track_drval_12_7_reg_1903;
                ap_phi_reg_pp0_iter3_calo_track_drval_12_8_reg_1914 <= ap_phi_reg_pp0_iter2_calo_track_drval_12_8_reg_1914;
                ap_phi_reg_pp0_iter3_calo_track_drval_12_9_reg_1925 <= ap_phi_reg_pp0_iter2_calo_track_drval_12_9_reg_1925;
                ap_phi_reg_pp0_iter3_calo_track_drval_12_reg_1826 <= ap_phi_reg_pp0_iter2_calo_track_drval_12_reg_1826;
                ap_phi_reg_pp0_iter3_calo_track_drval_13_1_reg_1947 <= ap_phi_reg_pp0_iter2_calo_track_drval_13_1_reg_1947;
                ap_phi_reg_pp0_iter3_calo_track_drval_13_2_reg_1958 <= ap_phi_reg_pp0_iter2_calo_track_drval_13_2_reg_1958;
                ap_phi_reg_pp0_iter3_calo_track_drval_13_3_reg_1969 <= ap_phi_reg_pp0_iter2_calo_track_drval_13_3_reg_1969;
                ap_phi_reg_pp0_iter3_calo_track_drval_13_4_reg_1980 <= ap_phi_reg_pp0_iter2_calo_track_drval_13_4_reg_1980;
                ap_phi_reg_pp0_iter3_calo_track_drval_13_5_reg_1991 <= ap_phi_reg_pp0_iter2_calo_track_drval_13_5_reg_1991;
                ap_phi_reg_pp0_iter3_calo_track_drval_13_6_reg_2002 <= ap_phi_reg_pp0_iter2_calo_track_drval_13_6_reg_2002;
                ap_phi_reg_pp0_iter3_calo_track_drval_13_7_reg_2013 <= ap_phi_reg_pp0_iter2_calo_track_drval_13_7_reg_2013;
                ap_phi_reg_pp0_iter3_calo_track_drval_13_8_reg_2024 <= ap_phi_reg_pp0_iter2_calo_track_drval_13_8_reg_2024;
                ap_phi_reg_pp0_iter3_calo_track_drval_13_9_reg_2035 <= ap_phi_reg_pp0_iter2_calo_track_drval_13_9_reg_2035;
                ap_phi_reg_pp0_iter3_calo_track_drval_13_reg_1936 <= ap_phi_reg_pp0_iter2_calo_track_drval_13_reg_1936;
                ap_phi_reg_pp0_iter3_calo_track_drval_7_1_reg_1287 <= ap_phi_reg_pp0_iter2_calo_track_drval_7_1_reg_1287;
                ap_phi_reg_pp0_iter3_calo_track_drval_7_2_reg_1298 <= ap_phi_reg_pp0_iter2_calo_track_drval_7_2_reg_1298;
                ap_phi_reg_pp0_iter3_calo_track_drval_7_3_reg_1309 <= ap_phi_reg_pp0_iter2_calo_track_drval_7_3_reg_1309;
                ap_phi_reg_pp0_iter3_calo_track_drval_7_4_reg_1320 <= ap_phi_reg_pp0_iter2_calo_track_drval_7_4_reg_1320;
                ap_phi_reg_pp0_iter3_calo_track_drval_7_5_reg_1331 <= ap_phi_reg_pp0_iter2_calo_track_drval_7_5_reg_1331;
                ap_phi_reg_pp0_iter3_calo_track_drval_7_6_reg_1342 <= ap_phi_reg_pp0_iter2_calo_track_drval_7_6_reg_1342;
                ap_phi_reg_pp0_iter3_calo_track_drval_7_7_reg_1353 <= ap_phi_reg_pp0_iter2_calo_track_drval_7_7_reg_1353;
                ap_phi_reg_pp0_iter3_calo_track_drval_7_8_reg_1364 <= ap_phi_reg_pp0_iter2_calo_track_drval_7_8_reg_1364;
                ap_phi_reg_pp0_iter3_calo_track_drval_7_9_reg_1375 <= ap_phi_reg_pp0_iter2_calo_track_drval_7_9_reg_1375;
                ap_phi_reg_pp0_iter3_calo_track_drval_7_s_reg_1276 <= ap_phi_reg_pp0_iter2_calo_track_drval_7_s_reg_1276;
                ap_phi_reg_pp0_iter3_calo_track_drval_8_1_reg_1397 <= ap_phi_reg_pp0_iter2_calo_track_drval_8_1_reg_1397;
                ap_phi_reg_pp0_iter3_calo_track_drval_8_2_reg_1408 <= ap_phi_reg_pp0_iter2_calo_track_drval_8_2_reg_1408;
                ap_phi_reg_pp0_iter3_calo_track_drval_8_3_reg_1419 <= ap_phi_reg_pp0_iter2_calo_track_drval_8_3_reg_1419;
                ap_phi_reg_pp0_iter3_calo_track_drval_8_4_reg_1430 <= ap_phi_reg_pp0_iter2_calo_track_drval_8_4_reg_1430;
                ap_phi_reg_pp0_iter3_calo_track_drval_8_5_reg_1441 <= ap_phi_reg_pp0_iter2_calo_track_drval_8_5_reg_1441;
                ap_phi_reg_pp0_iter3_calo_track_drval_8_6_reg_1452 <= ap_phi_reg_pp0_iter2_calo_track_drval_8_6_reg_1452;
                ap_phi_reg_pp0_iter3_calo_track_drval_8_7_reg_1463 <= ap_phi_reg_pp0_iter2_calo_track_drval_8_7_reg_1463;
                ap_phi_reg_pp0_iter3_calo_track_drval_8_8_reg_1474 <= ap_phi_reg_pp0_iter2_calo_track_drval_8_8_reg_1474;
                ap_phi_reg_pp0_iter3_calo_track_drval_8_9_reg_1485 <= ap_phi_reg_pp0_iter2_calo_track_drval_8_9_reg_1485;
                ap_phi_reg_pp0_iter3_calo_track_drval_8_s_reg_1386 <= ap_phi_reg_pp0_iter2_calo_track_drval_8_s_reg_1386;
                ap_phi_reg_pp0_iter3_calo_track_drval_9_1_reg_1507 <= ap_phi_reg_pp0_iter2_calo_track_drval_9_1_reg_1507;
                ap_phi_reg_pp0_iter3_calo_track_drval_9_2_reg_1518 <= ap_phi_reg_pp0_iter2_calo_track_drval_9_2_reg_1518;
                ap_phi_reg_pp0_iter3_calo_track_drval_9_3_reg_1529 <= ap_phi_reg_pp0_iter2_calo_track_drval_9_3_reg_1529;
                ap_phi_reg_pp0_iter3_calo_track_drval_9_4_reg_1540 <= ap_phi_reg_pp0_iter2_calo_track_drval_9_4_reg_1540;
                ap_phi_reg_pp0_iter3_calo_track_drval_9_5_reg_1551 <= ap_phi_reg_pp0_iter2_calo_track_drval_9_5_reg_1551;
                ap_phi_reg_pp0_iter3_calo_track_drval_9_6_reg_1562 <= ap_phi_reg_pp0_iter2_calo_track_drval_9_6_reg_1562;
                ap_phi_reg_pp0_iter3_calo_track_drval_9_7_reg_1573 <= ap_phi_reg_pp0_iter2_calo_track_drval_9_7_reg_1573;
                ap_phi_reg_pp0_iter3_calo_track_drval_9_8_reg_1584 <= ap_phi_reg_pp0_iter2_calo_track_drval_9_8_reg_1584;
                ap_phi_reg_pp0_iter3_calo_track_drval_9_9_reg_1595 <= ap_phi_reg_pp0_iter2_calo_track_drval_9_9_reg_1595;
                ap_phi_reg_pp0_iter3_calo_track_drval_9_s_reg_1496 <= ap_phi_reg_pp0_iter2_calo_track_drval_9_s_reg_1496;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter4_calo_track_drval_10_1_reg_1617 <= ap_phi_reg_pp0_iter3_calo_track_drval_10_1_reg_1617;
                ap_phi_reg_pp0_iter4_calo_track_drval_10_2_reg_1628 <= ap_phi_reg_pp0_iter3_calo_track_drval_10_2_reg_1628;
                ap_phi_reg_pp0_iter4_calo_track_drval_10_3_reg_1639 <= ap_phi_reg_pp0_iter3_calo_track_drval_10_3_reg_1639;
                ap_phi_reg_pp0_iter4_calo_track_drval_10_4_reg_1650 <= ap_phi_reg_pp0_iter3_calo_track_drval_10_4_reg_1650;
                ap_phi_reg_pp0_iter4_calo_track_drval_10_5_reg_1661 <= ap_phi_reg_pp0_iter3_calo_track_drval_10_5_reg_1661;
                ap_phi_reg_pp0_iter4_calo_track_drval_10_6_reg_1672 <= ap_phi_reg_pp0_iter3_calo_track_drval_10_6_reg_1672;
                ap_phi_reg_pp0_iter4_calo_track_drval_10_7_reg_1683 <= ap_phi_reg_pp0_iter3_calo_track_drval_10_7_reg_1683;
                ap_phi_reg_pp0_iter4_calo_track_drval_10_8_reg_1694 <= ap_phi_reg_pp0_iter3_calo_track_drval_10_8_reg_1694;
                ap_phi_reg_pp0_iter4_calo_track_drval_10_9_reg_1705 <= ap_phi_reg_pp0_iter3_calo_track_drval_10_9_reg_1705;
                ap_phi_reg_pp0_iter4_calo_track_drval_10_reg_1606 <= ap_phi_reg_pp0_iter3_calo_track_drval_10_reg_1606;
                ap_phi_reg_pp0_iter4_calo_track_drval_11_1_reg_1727 <= ap_phi_reg_pp0_iter3_calo_track_drval_11_1_reg_1727;
                ap_phi_reg_pp0_iter4_calo_track_drval_11_2_reg_1738 <= ap_phi_reg_pp0_iter3_calo_track_drval_11_2_reg_1738;
                ap_phi_reg_pp0_iter4_calo_track_drval_11_3_reg_1749 <= ap_phi_reg_pp0_iter3_calo_track_drval_11_3_reg_1749;
                ap_phi_reg_pp0_iter4_calo_track_drval_11_4_reg_1760 <= ap_phi_reg_pp0_iter3_calo_track_drval_11_4_reg_1760;
                ap_phi_reg_pp0_iter4_calo_track_drval_11_5_reg_1771 <= ap_phi_reg_pp0_iter3_calo_track_drval_11_5_reg_1771;
                ap_phi_reg_pp0_iter4_calo_track_drval_11_6_reg_1782 <= ap_phi_reg_pp0_iter3_calo_track_drval_11_6_reg_1782;
                ap_phi_reg_pp0_iter4_calo_track_drval_11_7_reg_1793 <= ap_phi_reg_pp0_iter3_calo_track_drval_11_7_reg_1793;
                ap_phi_reg_pp0_iter4_calo_track_drval_11_8_reg_1804 <= ap_phi_reg_pp0_iter3_calo_track_drval_11_8_reg_1804;
                ap_phi_reg_pp0_iter4_calo_track_drval_11_9_reg_1815 <= ap_phi_reg_pp0_iter3_calo_track_drval_11_9_reg_1815;
                ap_phi_reg_pp0_iter4_calo_track_drval_11_reg_1716 <= ap_phi_reg_pp0_iter3_calo_track_drval_11_reg_1716;
                ap_phi_reg_pp0_iter4_calo_track_drval_12_1_reg_1837 <= ap_phi_reg_pp0_iter3_calo_track_drval_12_1_reg_1837;
                ap_phi_reg_pp0_iter4_calo_track_drval_12_2_reg_1848 <= ap_phi_reg_pp0_iter3_calo_track_drval_12_2_reg_1848;
                ap_phi_reg_pp0_iter4_calo_track_drval_12_3_reg_1859 <= ap_phi_reg_pp0_iter3_calo_track_drval_12_3_reg_1859;
                ap_phi_reg_pp0_iter4_calo_track_drval_12_4_reg_1870 <= ap_phi_reg_pp0_iter3_calo_track_drval_12_4_reg_1870;
                ap_phi_reg_pp0_iter4_calo_track_drval_12_5_reg_1881 <= ap_phi_reg_pp0_iter3_calo_track_drval_12_5_reg_1881;
                ap_phi_reg_pp0_iter4_calo_track_drval_12_6_reg_1892 <= ap_phi_reg_pp0_iter3_calo_track_drval_12_6_reg_1892;
                ap_phi_reg_pp0_iter4_calo_track_drval_12_7_reg_1903 <= ap_phi_reg_pp0_iter3_calo_track_drval_12_7_reg_1903;
                ap_phi_reg_pp0_iter4_calo_track_drval_12_8_reg_1914 <= ap_phi_reg_pp0_iter3_calo_track_drval_12_8_reg_1914;
                ap_phi_reg_pp0_iter4_calo_track_drval_12_9_reg_1925 <= ap_phi_reg_pp0_iter3_calo_track_drval_12_9_reg_1925;
                ap_phi_reg_pp0_iter4_calo_track_drval_12_reg_1826 <= ap_phi_reg_pp0_iter3_calo_track_drval_12_reg_1826;
                ap_phi_reg_pp0_iter4_calo_track_drval_13_1_reg_1947 <= ap_phi_reg_pp0_iter3_calo_track_drval_13_1_reg_1947;
                ap_phi_reg_pp0_iter4_calo_track_drval_13_2_reg_1958 <= ap_phi_reg_pp0_iter3_calo_track_drval_13_2_reg_1958;
                ap_phi_reg_pp0_iter4_calo_track_drval_13_3_reg_1969 <= ap_phi_reg_pp0_iter3_calo_track_drval_13_3_reg_1969;
                ap_phi_reg_pp0_iter4_calo_track_drval_13_4_reg_1980 <= ap_phi_reg_pp0_iter3_calo_track_drval_13_4_reg_1980;
                ap_phi_reg_pp0_iter4_calo_track_drval_13_5_reg_1991 <= ap_phi_reg_pp0_iter3_calo_track_drval_13_5_reg_1991;
                ap_phi_reg_pp0_iter4_calo_track_drval_13_6_reg_2002 <= ap_phi_reg_pp0_iter3_calo_track_drval_13_6_reg_2002;
                ap_phi_reg_pp0_iter4_calo_track_drval_13_7_reg_2013 <= ap_phi_reg_pp0_iter3_calo_track_drval_13_7_reg_2013;
                ap_phi_reg_pp0_iter4_calo_track_drval_13_8_reg_2024 <= ap_phi_reg_pp0_iter3_calo_track_drval_13_8_reg_2024;
                ap_phi_reg_pp0_iter4_calo_track_drval_13_9_reg_2035 <= ap_phi_reg_pp0_iter3_calo_track_drval_13_9_reg_2035;
                ap_phi_reg_pp0_iter4_calo_track_drval_13_reg_1936 <= ap_phi_reg_pp0_iter3_calo_track_drval_13_reg_1936;
                ap_phi_reg_pp0_iter4_calo_track_drval_7_1_reg_1287 <= ap_phi_reg_pp0_iter3_calo_track_drval_7_1_reg_1287;
                ap_phi_reg_pp0_iter4_calo_track_drval_7_2_reg_1298 <= ap_phi_reg_pp0_iter3_calo_track_drval_7_2_reg_1298;
                ap_phi_reg_pp0_iter4_calo_track_drval_7_3_reg_1309 <= ap_phi_reg_pp0_iter3_calo_track_drval_7_3_reg_1309;
                ap_phi_reg_pp0_iter4_calo_track_drval_7_4_reg_1320 <= ap_phi_reg_pp0_iter3_calo_track_drval_7_4_reg_1320;
                ap_phi_reg_pp0_iter4_calo_track_drval_7_5_reg_1331 <= ap_phi_reg_pp0_iter3_calo_track_drval_7_5_reg_1331;
                ap_phi_reg_pp0_iter4_calo_track_drval_7_6_reg_1342 <= ap_phi_reg_pp0_iter3_calo_track_drval_7_6_reg_1342;
                ap_phi_reg_pp0_iter4_calo_track_drval_7_7_reg_1353 <= ap_phi_reg_pp0_iter3_calo_track_drval_7_7_reg_1353;
                ap_phi_reg_pp0_iter4_calo_track_drval_7_8_reg_1364 <= ap_phi_reg_pp0_iter3_calo_track_drval_7_8_reg_1364;
                ap_phi_reg_pp0_iter4_calo_track_drval_7_9_reg_1375 <= ap_phi_reg_pp0_iter3_calo_track_drval_7_9_reg_1375;
                ap_phi_reg_pp0_iter4_calo_track_drval_7_s_reg_1276 <= ap_phi_reg_pp0_iter3_calo_track_drval_7_s_reg_1276;
                ap_phi_reg_pp0_iter4_calo_track_drval_8_1_reg_1397 <= ap_phi_reg_pp0_iter3_calo_track_drval_8_1_reg_1397;
                ap_phi_reg_pp0_iter4_calo_track_drval_8_2_reg_1408 <= ap_phi_reg_pp0_iter3_calo_track_drval_8_2_reg_1408;
                ap_phi_reg_pp0_iter4_calo_track_drval_8_3_reg_1419 <= ap_phi_reg_pp0_iter3_calo_track_drval_8_3_reg_1419;
                ap_phi_reg_pp0_iter4_calo_track_drval_8_4_reg_1430 <= ap_phi_reg_pp0_iter3_calo_track_drval_8_4_reg_1430;
                ap_phi_reg_pp0_iter4_calo_track_drval_8_5_reg_1441 <= ap_phi_reg_pp0_iter3_calo_track_drval_8_5_reg_1441;
                ap_phi_reg_pp0_iter4_calo_track_drval_8_6_reg_1452 <= ap_phi_reg_pp0_iter3_calo_track_drval_8_6_reg_1452;
                ap_phi_reg_pp0_iter4_calo_track_drval_8_7_reg_1463 <= ap_phi_reg_pp0_iter3_calo_track_drval_8_7_reg_1463;
                ap_phi_reg_pp0_iter4_calo_track_drval_8_8_reg_1474 <= ap_phi_reg_pp0_iter3_calo_track_drval_8_8_reg_1474;
                ap_phi_reg_pp0_iter4_calo_track_drval_8_9_reg_1485 <= ap_phi_reg_pp0_iter3_calo_track_drval_8_9_reg_1485;
                ap_phi_reg_pp0_iter4_calo_track_drval_8_s_reg_1386 <= ap_phi_reg_pp0_iter3_calo_track_drval_8_s_reg_1386;
                ap_phi_reg_pp0_iter4_calo_track_drval_9_1_reg_1507 <= ap_phi_reg_pp0_iter3_calo_track_drval_9_1_reg_1507;
                ap_phi_reg_pp0_iter4_calo_track_drval_9_2_reg_1518 <= ap_phi_reg_pp0_iter3_calo_track_drval_9_2_reg_1518;
                ap_phi_reg_pp0_iter4_calo_track_drval_9_3_reg_1529 <= ap_phi_reg_pp0_iter3_calo_track_drval_9_3_reg_1529;
                ap_phi_reg_pp0_iter4_calo_track_drval_9_4_reg_1540 <= ap_phi_reg_pp0_iter3_calo_track_drval_9_4_reg_1540;
                ap_phi_reg_pp0_iter4_calo_track_drval_9_5_reg_1551 <= ap_phi_reg_pp0_iter3_calo_track_drval_9_5_reg_1551;
                ap_phi_reg_pp0_iter4_calo_track_drval_9_6_reg_1562 <= ap_phi_reg_pp0_iter3_calo_track_drval_9_6_reg_1562;
                ap_phi_reg_pp0_iter4_calo_track_drval_9_7_reg_1573 <= ap_phi_reg_pp0_iter3_calo_track_drval_9_7_reg_1573;
                ap_phi_reg_pp0_iter4_calo_track_drval_9_8_reg_1584 <= ap_phi_reg_pp0_iter3_calo_track_drval_9_8_reg_1584;
                ap_phi_reg_pp0_iter4_calo_track_drval_9_9_reg_1595 <= ap_phi_reg_pp0_iter3_calo_track_drval_9_9_reg_1595;
                ap_phi_reg_pp0_iter4_calo_track_drval_9_s_reg_1496 <= ap_phi_reg_pp0_iter3_calo_track_drval_9_s_reg_1496;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_port_reg_isMu_10_read <= isMu_10_read;
                ap_port_reg_isMu_11_read <= isMu_11_read;
                ap_port_reg_isMu_12_read <= isMu_12_read;
                ap_port_reg_isMu_13_read <= isMu_13_read;
                ap_port_reg_isMu_7_read <= isMu_7_read;
                ap_port_reg_isMu_8_read <= isMu_8_read;
                ap_port_reg_isMu_9_read <= isMu_9_read;
                ap_port_reg_track_10_hwEta_V_re <= track_10_hwEta_V_re;
                ap_port_reg_track_10_hwPhi_V_re <= track_10_hwPhi_V_re;
                ap_port_reg_track_11_hwEta_V_re <= track_11_hwEta_V_re;
                ap_port_reg_track_11_hwPhi_V_re <= track_11_hwPhi_V_re;
                ap_port_reg_track_12_hwEta_V_re <= track_12_hwEta_V_re;
                ap_port_reg_track_12_hwPhi_V_re <= track_12_hwPhi_V_re;
                ap_port_reg_track_13_hwEta_V_re <= track_13_hwEta_V_re;
                ap_port_reg_track_13_hwPhi_V_re <= track_13_hwPhi_V_re;
                ap_port_reg_track_7_hwEta_V_rea <= track_7_hwEta_V_rea;
                ap_port_reg_track_7_hwPhi_V_rea <= track_7_hwPhi_V_rea;
                ap_port_reg_track_8_hwEta_V_rea <= track_8_hwEta_V_rea;
                ap_port_reg_track_8_hwPhi_V_rea <= track_8_hwPhi_V_rea;
                ap_port_reg_track_9_hwEta_V_rea <= track_9_hwEta_V_rea;
                ap_port_reg_track_9_hwPhi_V_rea <= track_9_hwPhi_V_rea;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                calo_0_hwEta_V_read_2_reg_4369 <= calo_0_hwEta_V_read;
                calo_0_hwPhi_V_read_2_reg_4259 <= calo_0_hwPhi_V_read;
                calo_1_hwEta_V_read_2_reg_4358 <= calo_1_hwEta_V_read;
                calo_1_hwPhi_V_read_2_reg_4248 <= calo_1_hwPhi_V_read;
                calo_2_hwEta_V_read_2_reg_4347 <= calo_2_hwEta_V_read;
                calo_2_hwPhi_V_read_2_reg_4237 <= calo_2_hwPhi_V_read;
                calo_3_hwEta_V_read_2_reg_4336 <= calo_3_hwEta_V_read;
                calo_3_hwPhi_V_read_2_reg_4226 <= calo_3_hwPhi_V_read;
                calo_4_hwEta_V_read_2_reg_4325 <= calo_4_hwEta_V_read;
                calo_4_hwPhi_V_read_2_reg_4215 <= calo_4_hwPhi_V_read;
                calo_5_hwEta_V_read_2_reg_4314 <= calo_5_hwEta_V_read;
                calo_5_hwPhi_V_read_2_reg_4204 <= calo_5_hwPhi_V_read;
                calo_6_hwEta_V_read_2_reg_4303 <= calo_6_hwEta_V_read;
                calo_6_hwPhi_V_read_2_reg_4193 <= calo_6_hwPhi_V_read;
                calo_7_hwEta_V_read_2_reg_4292 <= calo_7_hwEta_V_read;
                calo_7_hwPhi_V_read_2_reg_4182 <= calo_7_hwPhi_V_read;
                calo_8_hwEta_V_read_2_reg_4281 <= calo_8_hwEta_V_read;
                calo_8_hwPhi_V_read_2_reg_4171 <= calo_8_hwPhi_V_read;
                calo_9_hwEta_V_read_2_reg_4270 <= calo_9_hwEta_V_read;
                calo_9_hwPhi_V_read_2_reg_4160 <= calo_9_hwPhi_V_read;
                isMu_0_read_2_reg_3960 <= (0=>isMu_0_read, others=>'-');
                isMu_0_read_2_reg_3960_pp0_iter1_reg <= isMu_0_read_2_reg_3960;
                isMu_0_read_2_reg_3960_pp0_iter2_reg <= isMu_0_read_2_reg_3960_pp0_iter1_reg;
                isMu_0_read_2_reg_3960_pp0_iter3_reg <= isMu_0_read_2_reg_3960_pp0_iter2_reg;
                isMu_1_read_2_reg_3956 <= (0=>isMu_1_read, others=>'-');
                isMu_1_read_2_reg_3956_pp0_iter1_reg <= isMu_1_read_2_reg_3956;
                isMu_1_read_2_reg_3956_pp0_iter2_reg <= isMu_1_read_2_reg_3956_pp0_iter1_reg;
                isMu_1_read_2_reg_3956_pp0_iter3_reg <= isMu_1_read_2_reg_3956_pp0_iter2_reg;
                isMu_2_read51_reg_3952 <= (0=>isMu_2_read, others=>'-');
                isMu_2_read51_reg_3952_pp0_iter1_reg <= isMu_2_read51_reg_3952;
                isMu_2_read51_reg_3952_pp0_iter2_reg <= isMu_2_read51_reg_3952_pp0_iter1_reg;
                isMu_2_read51_reg_3952_pp0_iter3_reg <= isMu_2_read51_reg_3952_pp0_iter2_reg;
                isMu_3_read_2_reg_3948 <= (0=>isMu_3_read, others=>'-');
                isMu_3_read_2_reg_3948_pp0_iter1_reg <= isMu_3_read_2_reg_3948;
                isMu_3_read_2_reg_3948_pp0_iter2_reg <= isMu_3_read_2_reg_3948_pp0_iter1_reg;
                isMu_3_read_2_reg_3948_pp0_iter3_reg <= isMu_3_read_2_reg_3948_pp0_iter2_reg;
                isMu_4_read_2_reg_3944 <= (0=>isMu_4_read, others=>'-');
                isMu_4_read_2_reg_3944_pp0_iter1_reg <= isMu_4_read_2_reg_3944;
                isMu_4_read_2_reg_3944_pp0_iter2_reg <= isMu_4_read_2_reg_3944_pp0_iter1_reg;
                isMu_4_read_2_reg_3944_pp0_iter3_reg <= isMu_4_read_2_reg_3944_pp0_iter2_reg;
                isMu_5_read_2_reg_3940 <= (0=>isMu_5_read, others=>'-');
                isMu_5_read_2_reg_3940_pp0_iter1_reg <= isMu_5_read_2_reg_3940;
                isMu_5_read_2_reg_3940_pp0_iter2_reg <= isMu_5_read_2_reg_3940_pp0_iter1_reg;
                isMu_5_read_2_reg_3940_pp0_iter3_reg <= isMu_5_read_2_reg_3940_pp0_iter2_reg;
                isMu_6_read_2_reg_3936 <= (0=>isMu_6_read, others=>'-');
                isMu_6_read_2_reg_3936_pp0_iter1_reg <= isMu_6_read_2_reg_3936;
                isMu_6_read_2_reg_3936_pp0_iter2_reg <= isMu_6_read_2_reg_3936_pp0_iter1_reg;
                isMu_6_read_2_reg_3936_pp0_iter3_reg <= isMu_6_read_2_reg_3936_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                isMu_10_read_2_reg_4392 <= (0=>ap_port_reg_isMu_10_read, others=>'-');
                isMu_10_read_2_reg_4392_pp0_iter1_reg <= isMu_10_read_2_reg_4392;
                isMu_10_read_2_reg_4392_pp0_iter2_reg <= isMu_10_read_2_reg_4392_pp0_iter1_reg;
                isMu_10_read_2_reg_4392_pp0_iter3_reg <= isMu_10_read_2_reg_4392_pp0_iter2_reg;
                isMu_11_read_2_reg_4388 <= (0=>ap_port_reg_isMu_11_read, others=>'-');
                isMu_11_read_2_reg_4388_pp0_iter1_reg <= isMu_11_read_2_reg_4388;
                isMu_11_read_2_reg_4388_pp0_iter2_reg <= isMu_11_read_2_reg_4388_pp0_iter1_reg;
                isMu_11_read_2_reg_4388_pp0_iter3_reg <= isMu_11_read_2_reg_4388_pp0_iter2_reg;
                isMu_12_read61_reg_4384 <= (0=>ap_port_reg_isMu_12_read, others=>'-');
                isMu_12_read61_reg_4384_pp0_iter1_reg <= isMu_12_read61_reg_4384;
                isMu_12_read61_reg_4384_pp0_iter2_reg <= isMu_12_read61_reg_4384_pp0_iter1_reg;
                isMu_12_read61_reg_4384_pp0_iter3_reg <= isMu_12_read61_reg_4384_pp0_iter2_reg;
                isMu_13_read_2_reg_4380 <= (0=>ap_port_reg_isMu_13_read, others=>'-');
                isMu_13_read_2_reg_4380_pp0_iter1_reg <= isMu_13_read_2_reg_4380;
                isMu_13_read_2_reg_4380_pp0_iter2_reg <= isMu_13_read_2_reg_4380_pp0_iter1_reg;
                isMu_13_read_2_reg_4380_pp0_iter3_reg <= isMu_13_read_2_reg_4380_pp0_iter2_reg;
                isMu_7_read_2_reg_4404 <= (0=>ap_port_reg_isMu_7_read, others=>'-');
                isMu_7_read_2_reg_4404_pp0_iter1_reg <= isMu_7_read_2_reg_4404;
                isMu_7_read_2_reg_4404_pp0_iter2_reg <= isMu_7_read_2_reg_4404_pp0_iter1_reg;
                isMu_7_read_2_reg_4404_pp0_iter3_reg <= isMu_7_read_2_reg_4404_pp0_iter2_reg;
                isMu_8_read_2_reg_4400 <= (0=>ap_port_reg_isMu_8_read, others=>'-');
                isMu_8_read_2_reg_4400_pp0_iter1_reg <= isMu_8_read_2_reg_4400;
                isMu_8_read_2_reg_4400_pp0_iter2_reg <= isMu_8_read_2_reg_4400_pp0_iter1_reg;
                isMu_8_read_2_reg_4400_pp0_iter3_reg <= isMu_8_read_2_reg_4400_pp0_iter2_reg;
                isMu_9_read_2_reg_4396 <= (0=>ap_port_reg_isMu_9_read, others=>'-');
                isMu_9_read_2_reg_4396_pp0_iter1_reg <= isMu_9_read_2_reg_4396;
                isMu_9_read_2_reg_4396_pp0_iter2_reg <= isMu_9_read_2_reg_4396_pp0_iter1_reg;
                isMu_9_read_2_reg_4396_pp0_iter3_reg <= isMu_9_read_2_reg_4396_pp0_iter2_reg;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to4, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to4 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((((ap_reset_idle_pp0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) or ((ap_reset_idle_pp0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_42300_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, isMu_0_read_2_read_fu_170_p2)
    begin
                ap_condition_42300 <= ((isMu_0_read_2_read_fu_170_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_42304_assign_proc : process(ap_CS_fsm_pp0_stage1, isMu_7_read_2_read_fu_416_p2, ap_block_pp0_stage1)
    begin
                ap_condition_42304 <= ((isMu_7_read_2_read_fu_416_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_42307_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, isMu_1_read_2_read_fu_164_p2)
    begin
                ap_condition_42307 <= ((isMu_1_read_2_read_fu_164_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_42311_assign_proc : process(ap_CS_fsm_pp0_stage1, isMu_8_read_2_read_fu_410_p2, ap_block_pp0_stage1)
    begin
                ap_condition_42311 <= ((isMu_8_read_2_read_fu_410_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_42314_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, isMu_2_read51_read_fu_158_p2)
    begin
                ap_condition_42314 <= ((isMu_2_read51_read_fu_158_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_42318_assign_proc : process(ap_CS_fsm_pp0_stage1, isMu_9_read_2_read_fu_404_p2, ap_block_pp0_stage1)
    begin
                ap_condition_42318 <= ((isMu_9_read_2_read_fu_404_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_42321_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, isMu_3_read_2_read_fu_152_p2)
    begin
                ap_condition_42321 <= ((isMu_3_read_2_read_fu_152_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_42325_assign_proc : process(ap_CS_fsm_pp0_stage1, isMu_10_read_2_read_fu_398_p2, ap_block_pp0_stage1)
    begin
                ap_condition_42325 <= ((isMu_10_read_2_read_fu_398_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_42328_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, isMu_4_read_2_read_fu_146_p2)
    begin
                ap_condition_42328 <= ((isMu_4_read_2_read_fu_146_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_42332_assign_proc : process(ap_CS_fsm_pp0_stage1, isMu_11_read_2_read_fu_392_p2, ap_block_pp0_stage1)
    begin
                ap_condition_42332 <= ((isMu_11_read_2_read_fu_392_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_42335_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, isMu_5_read_2_read_fu_140_p2)
    begin
                ap_condition_42335 <= ((isMu_5_read_2_read_fu_140_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_42339_assign_proc : process(ap_CS_fsm_pp0_stage1, isMu_12_read61_read_fu_386_p2, ap_block_pp0_stage1)
    begin
                ap_condition_42339 <= ((isMu_12_read61_read_fu_386_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_42342_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, isMu_6_read_2_read_fu_134_p2)
    begin
                ap_condition_42342 <= ((isMu_6_read_2_read_fu_134_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_42346_assign_proc : process(ap_CS_fsm_pp0_stage1, isMu_13_read_2_read_fu_380_p2, ap_block_pp0_stage1)
    begin
                ap_condition_42346 <= ((isMu_13_read_2_read_fu_380_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_61_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
                ap_condition_61 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to3_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to3 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to4 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_10_1_phi_fu_1621_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_10_read_2_reg_4392_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2418_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_10_1_reg_1617)
    begin
        if (((isMu_10_read_2_reg_4392_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_10_1_phi_fu_1621_p4 <= grp_dr2_int_cap_14_s_fu_2418_ap_return;
        else 
            ap_phi_mux_calo_track_drval_10_1_phi_fu_1621_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_10_1_reg_1617;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_10_2_phi_fu_1632_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_10_read_2_reg_4392_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2430_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_10_2_reg_1628)
    begin
        if (((isMu_10_read_2_reg_4392_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_10_2_phi_fu_1632_p4 <= grp_dr2_int_cap_14_s_fu_2430_ap_return;
        else 
            ap_phi_mux_calo_track_drval_10_2_phi_fu_1632_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_10_2_reg_1628;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_10_3_phi_fu_1643_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_10_read_2_reg_4392_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2442_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_10_3_reg_1639)
    begin
        if (((isMu_10_read_2_reg_4392_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_10_3_phi_fu_1643_p4 <= grp_dr2_int_cap_14_s_fu_2442_ap_return;
        else 
            ap_phi_mux_calo_track_drval_10_3_phi_fu_1643_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_10_3_reg_1639;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_10_4_phi_fu_1654_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_10_read_2_reg_4392_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2454_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_10_4_reg_1650)
    begin
        if (((isMu_10_read_2_reg_4392_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_10_4_phi_fu_1654_p4 <= grp_dr2_int_cap_14_s_fu_2454_ap_return;
        else 
            ap_phi_mux_calo_track_drval_10_4_phi_fu_1654_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_10_4_reg_1650;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_10_5_phi_fu_1665_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_10_read_2_reg_4392_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2466_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_10_5_reg_1661)
    begin
        if (((isMu_10_read_2_reg_4392_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_10_5_phi_fu_1665_p4 <= grp_dr2_int_cap_14_s_fu_2466_ap_return;
        else 
            ap_phi_mux_calo_track_drval_10_5_phi_fu_1665_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_10_5_reg_1661;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_10_6_phi_fu_1676_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_10_read_2_reg_4392_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2478_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_10_6_reg_1672)
    begin
        if (((isMu_10_read_2_reg_4392_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_10_6_phi_fu_1676_p4 <= grp_dr2_int_cap_14_s_fu_2478_ap_return;
        else 
            ap_phi_mux_calo_track_drval_10_6_phi_fu_1676_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_10_6_reg_1672;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_10_7_phi_fu_1687_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_10_read_2_reg_4392_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2490_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_10_7_reg_1683)
    begin
        if (((isMu_10_read_2_reg_4392_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_10_7_phi_fu_1687_p4 <= grp_dr2_int_cap_14_s_fu_2490_ap_return;
        else 
            ap_phi_mux_calo_track_drval_10_7_phi_fu_1687_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_10_7_reg_1683;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_10_8_phi_fu_1698_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_10_read_2_reg_4392_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2502_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_10_8_reg_1694)
    begin
        if (((isMu_10_read_2_reg_4392_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_10_8_phi_fu_1698_p4 <= grp_dr2_int_cap_14_s_fu_2502_ap_return;
        else 
            ap_phi_mux_calo_track_drval_10_8_phi_fu_1698_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_10_8_reg_1694;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_10_9_phi_fu_1709_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_10_read_2_reg_4392_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2514_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_10_9_reg_1705)
    begin
        if (((isMu_10_read_2_reg_4392_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_10_9_phi_fu_1709_p4 <= grp_dr2_int_cap_14_s_fu_2514_ap_return;
        else 
            ap_phi_mux_calo_track_drval_10_9_phi_fu_1709_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_10_9_reg_1705;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_10_phi_fu_1610_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_10_read_2_reg_4392_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2406_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_10_reg_1606)
    begin
        if (((isMu_10_read_2_reg_4392_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_10_phi_fu_1610_p4 <= grp_dr2_int_cap_14_s_fu_2406_ap_return;
        else 
            ap_phi_mux_calo_track_drval_10_phi_fu_1610_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_10_reg_1606;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_11_1_phi_fu_1731_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_11_read_2_reg_4388_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2538_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_11_1_reg_1727)
    begin
        if (((isMu_11_read_2_reg_4388_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_11_1_phi_fu_1731_p4 <= grp_dr2_int_cap_14_s_fu_2538_ap_return;
        else 
            ap_phi_mux_calo_track_drval_11_1_phi_fu_1731_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_11_1_reg_1727;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_11_2_phi_fu_1742_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_11_read_2_reg_4388_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2550_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_11_2_reg_1738)
    begin
        if (((isMu_11_read_2_reg_4388_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_11_2_phi_fu_1742_p4 <= grp_dr2_int_cap_14_s_fu_2550_ap_return;
        else 
            ap_phi_mux_calo_track_drval_11_2_phi_fu_1742_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_11_2_reg_1738;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_11_3_phi_fu_1753_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_11_read_2_reg_4388_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2562_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_11_3_reg_1749)
    begin
        if (((isMu_11_read_2_reg_4388_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_11_3_phi_fu_1753_p4 <= grp_dr2_int_cap_14_s_fu_2562_ap_return;
        else 
            ap_phi_mux_calo_track_drval_11_3_phi_fu_1753_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_11_3_reg_1749;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_11_4_phi_fu_1764_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_11_read_2_reg_4388_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2574_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_11_4_reg_1760)
    begin
        if (((isMu_11_read_2_reg_4388_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_11_4_phi_fu_1764_p4 <= grp_dr2_int_cap_14_s_fu_2574_ap_return;
        else 
            ap_phi_mux_calo_track_drval_11_4_phi_fu_1764_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_11_4_reg_1760;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_11_5_phi_fu_1775_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_11_read_2_reg_4388_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2586_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_11_5_reg_1771)
    begin
        if (((isMu_11_read_2_reg_4388_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_11_5_phi_fu_1775_p4 <= grp_dr2_int_cap_14_s_fu_2586_ap_return;
        else 
            ap_phi_mux_calo_track_drval_11_5_phi_fu_1775_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_11_5_reg_1771;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_11_6_phi_fu_1786_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_11_read_2_reg_4388_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2598_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_11_6_reg_1782)
    begin
        if (((isMu_11_read_2_reg_4388_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_11_6_phi_fu_1786_p4 <= grp_dr2_int_cap_14_s_fu_2598_ap_return;
        else 
            ap_phi_mux_calo_track_drval_11_6_phi_fu_1786_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_11_6_reg_1782;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_11_7_phi_fu_1797_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_11_read_2_reg_4388_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2610_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_11_7_reg_1793)
    begin
        if (((isMu_11_read_2_reg_4388_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_11_7_phi_fu_1797_p4 <= grp_dr2_int_cap_14_s_fu_2610_ap_return;
        else 
            ap_phi_mux_calo_track_drval_11_7_phi_fu_1797_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_11_7_reg_1793;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_11_8_phi_fu_1808_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_11_read_2_reg_4388_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2622_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_11_8_reg_1804)
    begin
        if (((isMu_11_read_2_reg_4388_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_11_8_phi_fu_1808_p4 <= grp_dr2_int_cap_14_s_fu_2622_ap_return;
        else 
            ap_phi_mux_calo_track_drval_11_8_phi_fu_1808_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_11_8_reg_1804;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_11_9_phi_fu_1819_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_11_read_2_reg_4388_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2634_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_11_9_reg_1815)
    begin
        if (((isMu_11_read_2_reg_4388_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_11_9_phi_fu_1819_p4 <= grp_dr2_int_cap_14_s_fu_2634_ap_return;
        else 
            ap_phi_mux_calo_track_drval_11_9_phi_fu_1819_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_11_9_reg_1815;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_11_phi_fu_1720_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_11_read_2_reg_4388_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2526_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_11_reg_1716)
    begin
        if (((isMu_11_read_2_reg_4388_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_11_phi_fu_1720_p4 <= grp_dr2_int_cap_14_s_fu_2526_ap_return;
        else 
            ap_phi_mux_calo_track_drval_11_phi_fu_1720_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_11_reg_1716;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_12_1_phi_fu_1841_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_12_read61_reg_4384_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2658_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_12_1_reg_1837)
    begin
        if (((isMu_12_read61_reg_4384_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_12_1_phi_fu_1841_p4 <= grp_dr2_int_cap_14_s_fu_2658_ap_return;
        else 
            ap_phi_mux_calo_track_drval_12_1_phi_fu_1841_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_12_1_reg_1837;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_12_2_phi_fu_1852_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_12_read61_reg_4384_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2670_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_12_2_reg_1848)
    begin
        if (((isMu_12_read61_reg_4384_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_12_2_phi_fu_1852_p4 <= grp_dr2_int_cap_14_s_fu_2670_ap_return;
        else 
            ap_phi_mux_calo_track_drval_12_2_phi_fu_1852_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_12_2_reg_1848;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_12_3_phi_fu_1863_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_12_read61_reg_4384_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2682_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_12_3_reg_1859)
    begin
        if (((isMu_12_read61_reg_4384_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_12_3_phi_fu_1863_p4 <= grp_dr2_int_cap_14_s_fu_2682_ap_return;
        else 
            ap_phi_mux_calo_track_drval_12_3_phi_fu_1863_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_12_3_reg_1859;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_12_4_phi_fu_1874_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_12_read61_reg_4384_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2694_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_12_4_reg_1870)
    begin
        if (((isMu_12_read61_reg_4384_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_12_4_phi_fu_1874_p4 <= grp_dr2_int_cap_14_s_fu_2694_ap_return;
        else 
            ap_phi_mux_calo_track_drval_12_4_phi_fu_1874_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_12_4_reg_1870;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_12_5_phi_fu_1885_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_12_read61_reg_4384_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2706_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_12_5_reg_1881)
    begin
        if (((isMu_12_read61_reg_4384_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_12_5_phi_fu_1885_p4 <= grp_dr2_int_cap_14_s_fu_2706_ap_return;
        else 
            ap_phi_mux_calo_track_drval_12_5_phi_fu_1885_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_12_5_reg_1881;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_12_6_phi_fu_1896_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_12_read61_reg_4384_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2718_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_12_6_reg_1892)
    begin
        if (((isMu_12_read61_reg_4384_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_12_6_phi_fu_1896_p4 <= grp_dr2_int_cap_14_s_fu_2718_ap_return;
        else 
            ap_phi_mux_calo_track_drval_12_6_phi_fu_1896_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_12_6_reg_1892;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_12_7_phi_fu_1907_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_12_read61_reg_4384_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2730_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_12_7_reg_1903)
    begin
        if (((isMu_12_read61_reg_4384_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_12_7_phi_fu_1907_p4 <= grp_dr2_int_cap_14_s_fu_2730_ap_return;
        else 
            ap_phi_mux_calo_track_drval_12_7_phi_fu_1907_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_12_7_reg_1903;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_12_8_phi_fu_1918_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_12_read61_reg_4384_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2742_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_12_8_reg_1914)
    begin
        if (((isMu_12_read61_reg_4384_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_12_8_phi_fu_1918_p4 <= grp_dr2_int_cap_14_s_fu_2742_ap_return;
        else 
            ap_phi_mux_calo_track_drval_12_8_phi_fu_1918_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_12_8_reg_1914;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_12_9_phi_fu_1929_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_12_read61_reg_4384_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2754_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_12_9_reg_1925)
    begin
        if (((isMu_12_read61_reg_4384_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_12_9_phi_fu_1929_p4 <= grp_dr2_int_cap_14_s_fu_2754_ap_return;
        else 
            ap_phi_mux_calo_track_drval_12_9_phi_fu_1929_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_12_9_reg_1925;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_12_phi_fu_1830_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_12_read61_reg_4384_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2646_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_12_reg_1826)
    begin
        if (((isMu_12_read61_reg_4384_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_12_phi_fu_1830_p4 <= grp_dr2_int_cap_14_s_fu_2646_ap_return;
        else 
            ap_phi_mux_calo_track_drval_12_phi_fu_1830_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_12_reg_1826;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_13_1_phi_fu_1951_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_13_read_2_reg_4380_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2778_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_13_1_reg_1947)
    begin
        if (((isMu_13_read_2_reg_4380_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_13_1_phi_fu_1951_p4 <= grp_dr2_int_cap_14_s_fu_2778_ap_return;
        else 
            ap_phi_mux_calo_track_drval_13_1_phi_fu_1951_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_13_1_reg_1947;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_13_2_phi_fu_1962_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_13_read_2_reg_4380_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2790_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_13_2_reg_1958)
    begin
        if (((isMu_13_read_2_reg_4380_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_13_2_phi_fu_1962_p4 <= grp_dr2_int_cap_14_s_fu_2790_ap_return;
        else 
            ap_phi_mux_calo_track_drval_13_2_phi_fu_1962_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_13_2_reg_1958;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_13_3_phi_fu_1973_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_13_read_2_reg_4380_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2802_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_13_3_reg_1969)
    begin
        if (((isMu_13_read_2_reg_4380_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_13_3_phi_fu_1973_p4 <= grp_dr2_int_cap_14_s_fu_2802_ap_return;
        else 
            ap_phi_mux_calo_track_drval_13_3_phi_fu_1973_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_13_3_reg_1969;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_13_4_phi_fu_1984_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_13_read_2_reg_4380_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2814_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_13_4_reg_1980)
    begin
        if (((isMu_13_read_2_reg_4380_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_13_4_phi_fu_1984_p4 <= grp_dr2_int_cap_14_s_fu_2814_ap_return;
        else 
            ap_phi_mux_calo_track_drval_13_4_phi_fu_1984_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_13_4_reg_1980;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_13_5_phi_fu_1995_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_13_read_2_reg_4380_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2826_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_13_5_reg_1991)
    begin
        if (((isMu_13_read_2_reg_4380_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_13_5_phi_fu_1995_p4 <= grp_dr2_int_cap_14_s_fu_2826_ap_return;
        else 
            ap_phi_mux_calo_track_drval_13_5_phi_fu_1995_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_13_5_reg_1991;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_13_6_phi_fu_2006_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_13_read_2_reg_4380_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2838_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_13_6_reg_2002)
    begin
        if (((isMu_13_read_2_reg_4380_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_13_6_phi_fu_2006_p4 <= grp_dr2_int_cap_14_s_fu_2838_ap_return;
        else 
            ap_phi_mux_calo_track_drval_13_6_phi_fu_2006_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_13_6_reg_2002;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_13_7_phi_fu_2017_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_13_read_2_reg_4380_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2850_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_13_7_reg_2013)
    begin
        if (((isMu_13_read_2_reg_4380_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_13_7_phi_fu_2017_p4 <= grp_dr2_int_cap_14_s_fu_2850_ap_return;
        else 
            ap_phi_mux_calo_track_drval_13_7_phi_fu_2017_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_13_7_reg_2013;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_13_8_phi_fu_2028_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_13_read_2_reg_4380_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2862_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_13_8_reg_2024)
    begin
        if (((isMu_13_read_2_reg_4380_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_13_8_phi_fu_2028_p4 <= grp_dr2_int_cap_14_s_fu_2862_ap_return;
        else 
            ap_phi_mux_calo_track_drval_13_8_phi_fu_2028_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_13_8_reg_2024;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_13_9_phi_fu_2039_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_13_read_2_reg_4380_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2874_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_13_9_reg_2035)
    begin
        if (((isMu_13_read_2_reg_4380_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_13_9_phi_fu_2039_p4 <= grp_dr2_int_cap_14_s_fu_2874_ap_return;
        else 
            ap_phi_mux_calo_track_drval_13_9_phi_fu_2039_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_13_9_reg_2035;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_13_phi_fu_1940_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_13_read_2_reg_4380_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2766_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_13_reg_1936)
    begin
        if (((isMu_13_read_2_reg_4380_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_13_phi_fu_1940_p4 <= grp_dr2_int_cap_14_s_fu_2766_ap_return;
        else 
            ap_phi_mux_calo_track_drval_13_phi_fu_1940_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_13_reg_1936;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_7_1_phi_fu_1291_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_7_read_2_reg_4404_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2058_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_7_1_reg_1287)
    begin
        if (((isMu_7_read_2_reg_4404_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_7_1_phi_fu_1291_p4 <= grp_dr2_int_cap_14_s_fu_2058_ap_return;
        else 
            ap_phi_mux_calo_track_drval_7_1_phi_fu_1291_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_7_1_reg_1287;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_7_2_phi_fu_1302_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_7_read_2_reg_4404_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2070_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_7_2_reg_1298)
    begin
        if (((isMu_7_read_2_reg_4404_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_7_2_phi_fu_1302_p4 <= grp_dr2_int_cap_14_s_fu_2070_ap_return;
        else 
            ap_phi_mux_calo_track_drval_7_2_phi_fu_1302_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_7_2_reg_1298;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_7_3_phi_fu_1313_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_7_read_2_reg_4404_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2082_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_7_3_reg_1309)
    begin
        if (((isMu_7_read_2_reg_4404_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_7_3_phi_fu_1313_p4 <= grp_dr2_int_cap_14_s_fu_2082_ap_return;
        else 
            ap_phi_mux_calo_track_drval_7_3_phi_fu_1313_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_7_3_reg_1309;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_7_4_phi_fu_1324_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_7_read_2_reg_4404_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2094_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_7_4_reg_1320)
    begin
        if (((isMu_7_read_2_reg_4404_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_7_4_phi_fu_1324_p4 <= grp_dr2_int_cap_14_s_fu_2094_ap_return;
        else 
            ap_phi_mux_calo_track_drval_7_4_phi_fu_1324_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_7_4_reg_1320;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_7_5_phi_fu_1335_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_7_read_2_reg_4404_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2106_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_7_5_reg_1331)
    begin
        if (((isMu_7_read_2_reg_4404_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_7_5_phi_fu_1335_p4 <= grp_dr2_int_cap_14_s_fu_2106_ap_return;
        else 
            ap_phi_mux_calo_track_drval_7_5_phi_fu_1335_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_7_5_reg_1331;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_7_6_phi_fu_1346_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_7_read_2_reg_4404_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2118_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_7_6_reg_1342)
    begin
        if (((isMu_7_read_2_reg_4404_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_7_6_phi_fu_1346_p4 <= grp_dr2_int_cap_14_s_fu_2118_ap_return;
        else 
            ap_phi_mux_calo_track_drval_7_6_phi_fu_1346_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_7_6_reg_1342;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_7_7_phi_fu_1357_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_7_read_2_reg_4404_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2130_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_7_7_reg_1353)
    begin
        if (((isMu_7_read_2_reg_4404_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_7_7_phi_fu_1357_p4 <= grp_dr2_int_cap_14_s_fu_2130_ap_return;
        else 
            ap_phi_mux_calo_track_drval_7_7_phi_fu_1357_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_7_7_reg_1353;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_7_8_phi_fu_1368_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_7_read_2_reg_4404_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2142_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_7_8_reg_1364)
    begin
        if (((isMu_7_read_2_reg_4404_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_7_8_phi_fu_1368_p4 <= grp_dr2_int_cap_14_s_fu_2142_ap_return;
        else 
            ap_phi_mux_calo_track_drval_7_8_phi_fu_1368_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_7_8_reg_1364;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_7_9_phi_fu_1379_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_7_read_2_reg_4404_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2154_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_7_9_reg_1375)
    begin
        if (((isMu_7_read_2_reg_4404_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_7_9_phi_fu_1379_p4 <= grp_dr2_int_cap_14_s_fu_2154_ap_return;
        else 
            ap_phi_mux_calo_track_drval_7_9_phi_fu_1379_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_7_9_reg_1375;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_7_s_phi_fu_1280_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_7_read_2_reg_4404_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2046_ap_return, ap_phi_reg_pp0_iter4_calo_track_drval_7_s_reg_1276, ap_block_pp0_stage1)
    begin
        if (((isMu_7_read_2_reg_4404_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_7_s_phi_fu_1280_p4 <= grp_dr2_int_cap_14_s_fu_2046_ap_return;
        else 
            ap_phi_mux_calo_track_drval_7_s_phi_fu_1280_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_7_s_reg_1276;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_8_1_phi_fu_1401_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_8_read_2_reg_4400_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2178_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_8_1_reg_1397)
    begin
        if (((isMu_8_read_2_reg_4400_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_8_1_phi_fu_1401_p4 <= grp_dr2_int_cap_14_s_fu_2178_ap_return;
        else 
            ap_phi_mux_calo_track_drval_8_1_phi_fu_1401_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_8_1_reg_1397;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_8_2_phi_fu_1412_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_8_read_2_reg_4400_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2190_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_8_2_reg_1408)
    begin
        if (((isMu_8_read_2_reg_4400_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_8_2_phi_fu_1412_p4 <= grp_dr2_int_cap_14_s_fu_2190_ap_return;
        else 
            ap_phi_mux_calo_track_drval_8_2_phi_fu_1412_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_8_2_reg_1408;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_8_3_phi_fu_1423_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_8_read_2_reg_4400_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2202_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_8_3_reg_1419)
    begin
        if (((isMu_8_read_2_reg_4400_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_8_3_phi_fu_1423_p4 <= grp_dr2_int_cap_14_s_fu_2202_ap_return;
        else 
            ap_phi_mux_calo_track_drval_8_3_phi_fu_1423_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_8_3_reg_1419;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_8_4_phi_fu_1434_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_8_read_2_reg_4400_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2214_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_8_4_reg_1430)
    begin
        if (((isMu_8_read_2_reg_4400_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_8_4_phi_fu_1434_p4 <= grp_dr2_int_cap_14_s_fu_2214_ap_return;
        else 
            ap_phi_mux_calo_track_drval_8_4_phi_fu_1434_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_8_4_reg_1430;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_8_5_phi_fu_1445_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_8_read_2_reg_4400_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2226_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_8_5_reg_1441)
    begin
        if (((isMu_8_read_2_reg_4400_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_8_5_phi_fu_1445_p4 <= grp_dr2_int_cap_14_s_fu_2226_ap_return;
        else 
            ap_phi_mux_calo_track_drval_8_5_phi_fu_1445_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_8_5_reg_1441;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_8_6_phi_fu_1456_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_8_read_2_reg_4400_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2238_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_8_6_reg_1452)
    begin
        if (((isMu_8_read_2_reg_4400_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_8_6_phi_fu_1456_p4 <= grp_dr2_int_cap_14_s_fu_2238_ap_return;
        else 
            ap_phi_mux_calo_track_drval_8_6_phi_fu_1456_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_8_6_reg_1452;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_8_7_phi_fu_1467_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_8_read_2_reg_4400_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2250_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_8_7_reg_1463)
    begin
        if (((isMu_8_read_2_reg_4400_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_8_7_phi_fu_1467_p4 <= grp_dr2_int_cap_14_s_fu_2250_ap_return;
        else 
            ap_phi_mux_calo_track_drval_8_7_phi_fu_1467_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_8_7_reg_1463;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_8_8_phi_fu_1478_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_8_read_2_reg_4400_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2262_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_8_8_reg_1474)
    begin
        if (((isMu_8_read_2_reg_4400_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_8_8_phi_fu_1478_p4 <= grp_dr2_int_cap_14_s_fu_2262_ap_return;
        else 
            ap_phi_mux_calo_track_drval_8_8_phi_fu_1478_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_8_8_reg_1474;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_8_9_phi_fu_1489_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_8_read_2_reg_4400_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2274_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_8_9_reg_1485)
    begin
        if (((isMu_8_read_2_reg_4400_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_8_9_phi_fu_1489_p4 <= grp_dr2_int_cap_14_s_fu_2274_ap_return;
        else 
            ap_phi_mux_calo_track_drval_8_9_phi_fu_1489_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_8_9_reg_1485;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_8_s_phi_fu_1390_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_8_read_2_reg_4400_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2166_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_8_s_reg_1386)
    begin
        if (((isMu_8_read_2_reg_4400_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_8_s_phi_fu_1390_p4 <= grp_dr2_int_cap_14_s_fu_2166_ap_return;
        else 
            ap_phi_mux_calo_track_drval_8_s_phi_fu_1390_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_8_s_reg_1386;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_9_1_phi_fu_1511_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_9_read_2_reg_4396_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2298_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_9_1_reg_1507)
    begin
        if (((isMu_9_read_2_reg_4396_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_9_1_phi_fu_1511_p4 <= grp_dr2_int_cap_14_s_fu_2298_ap_return;
        else 
            ap_phi_mux_calo_track_drval_9_1_phi_fu_1511_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_9_1_reg_1507;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_9_2_phi_fu_1522_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_9_read_2_reg_4396_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2310_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_9_2_reg_1518)
    begin
        if (((isMu_9_read_2_reg_4396_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_9_2_phi_fu_1522_p4 <= grp_dr2_int_cap_14_s_fu_2310_ap_return;
        else 
            ap_phi_mux_calo_track_drval_9_2_phi_fu_1522_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_9_2_reg_1518;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_9_3_phi_fu_1533_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_9_read_2_reg_4396_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2322_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_9_3_reg_1529)
    begin
        if (((isMu_9_read_2_reg_4396_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_9_3_phi_fu_1533_p4 <= grp_dr2_int_cap_14_s_fu_2322_ap_return;
        else 
            ap_phi_mux_calo_track_drval_9_3_phi_fu_1533_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_9_3_reg_1529;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_9_4_phi_fu_1544_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_9_read_2_reg_4396_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2334_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_9_4_reg_1540)
    begin
        if (((isMu_9_read_2_reg_4396_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_9_4_phi_fu_1544_p4 <= grp_dr2_int_cap_14_s_fu_2334_ap_return;
        else 
            ap_phi_mux_calo_track_drval_9_4_phi_fu_1544_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_9_4_reg_1540;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_9_5_phi_fu_1555_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_9_read_2_reg_4396_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2346_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_9_5_reg_1551)
    begin
        if (((isMu_9_read_2_reg_4396_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_9_5_phi_fu_1555_p4 <= grp_dr2_int_cap_14_s_fu_2346_ap_return;
        else 
            ap_phi_mux_calo_track_drval_9_5_phi_fu_1555_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_9_5_reg_1551;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_9_6_phi_fu_1566_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_9_read_2_reg_4396_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2358_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_9_6_reg_1562)
    begin
        if (((isMu_9_read_2_reg_4396_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_9_6_phi_fu_1566_p4 <= grp_dr2_int_cap_14_s_fu_2358_ap_return;
        else 
            ap_phi_mux_calo_track_drval_9_6_phi_fu_1566_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_9_6_reg_1562;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_9_7_phi_fu_1577_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_9_read_2_reg_4396_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2370_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_9_7_reg_1573)
    begin
        if (((isMu_9_read_2_reg_4396_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_9_7_phi_fu_1577_p4 <= grp_dr2_int_cap_14_s_fu_2370_ap_return;
        else 
            ap_phi_mux_calo_track_drval_9_7_phi_fu_1577_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_9_7_reg_1573;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_9_8_phi_fu_1588_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_9_read_2_reg_4396_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2382_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_9_8_reg_1584)
    begin
        if (((isMu_9_read_2_reg_4396_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_9_8_phi_fu_1588_p4 <= grp_dr2_int_cap_14_s_fu_2382_ap_return;
        else 
            ap_phi_mux_calo_track_drval_9_8_phi_fu_1588_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_9_8_reg_1584;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_9_9_phi_fu_1599_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_9_read_2_reg_4396_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2394_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_9_9_reg_1595)
    begin
        if (((isMu_9_read_2_reg_4396_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_9_9_phi_fu_1599_p4 <= grp_dr2_int_cap_14_s_fu_2394_ap_return;
        else 
            ap_phi_mux_calo_track_drval_9_9_phi_fu_1599_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_9_9_reg_1595;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_9_s_phi_fu_1500_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, isMu_9_read_2_reg_4396_pp0_iter3_reg, grp_dr2_int_cap_14_s_fu_2286_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter4_calo_track_drval_9_s_reg_1496)
    begin
        if (((isMu_9_read_2_reg_4396_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_9_s_phi_fu_1500_p4 <= grp_dr2_int_cap_14_s_fu_2286_ap_return;
        else 
            ap_phi_mux_calo_track_drval_9_s_phi_fu_1500_p4 <= ap_phi_reg_pp0_iter4_calo_track_drval_9_s_reg_1496;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_calo_track_drval_10_1_reg_1617 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_10_2_reg_1628 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_10_3_reg_1639 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_10_4_reg_1650 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_10_5_reg_1661 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_10_6_reg_1672 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_10_7_reg_1683 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_10_8_reg_1694 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_10_9_reg_1705 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_10_reg_1606 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_11_1_reg_1727 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_11_2_reg_1738 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_11_3_reg_1749 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_11_4_reg_1760 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_11_5_reg_1771 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_11_6_reg_1782 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_11_7_reg_1793 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_11_8_reg_1804 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_11_9_reg_1815 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_11_reg_1716 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_12_1_reg_1837 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_12_2_reg_1848 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_12_3_reg_1859 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_12_4_reg_1870 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_12_5_reg_1881 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_12_6_reg_1892 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_12_7_reg_1903 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_12_8_reg_1914 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_12_9_reg_1925 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_12_reg_1826 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_13_1_reg_1947 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_13_2_reg_1958 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_13_3_reg_1969 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_13_4_reg_1980 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_13_5_reg_1991 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_13_6_reg_2002 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_13_7_reg_2013 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_13_8_reg_2024 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_13_9_reg_2035 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_13_reg_1936 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_7_1_reg_1287 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_7_2_reg_1298 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_7_3_reg_1309 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_7_4_reg_1320 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_7_5_reg_1331 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_7_6_reg_1342 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_7_7_reg_1353 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_7_8_reg_1364 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_7_9_reg_1375 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_7_s_reg_1276 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_8_1_reg_1397 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_8_2_reg_1408 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_8_3_reg_1419 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_8_4_reg_1430 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_8_5_reg_1441 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_8_6_reg_1452 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_8_7_reg_1463 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_8_8_reg_1474 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_8_9_reg_1485 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_8_s_reg_1386 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_9_1_reg_1507 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_9_2_reg_1518 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_9_3_reg_1529 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_9_4_reg_1540 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_9_5_reg_1551 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_9_6_reg_1562 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_9_7_reg_1573 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_9_8_reg_1584 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_9_9_reg_1595 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_9_s_reg_1496 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_calo_track_drval_0_1_reg_517 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_0_2_reg_528 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_0_3_reg_539 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_0_4_reg_550 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_0_5_reg_561 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_0_6_reg_572 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_0_7_reg_583 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_0_8_reg_594 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_0_9_reg_605 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_0_s_reg_506 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_1_1_reg_627 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_1_2_reg_638 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_1_3_reg_649 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_1_4_reg_660 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_1_5_reg_671 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_1_6_reg_682 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_1_7_reg_693 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_1_8_reg_704 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_1_9_reg_715 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_1_s_reg_616 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_2_1_reg_737 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_2_2_reg_748 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_2_3_reg_759 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_2_4_reg_770 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_2_5_reg_781 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_2_6_reg_792 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_2_7_reg_803 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_2_8_reg_814 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_2_9_reg_825 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_2_s_reg_726 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_3_1_reg_847 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_3_2_reg_858 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_3_3_reg_869 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_3_4_reg_880 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_3_5_reg_891 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_3_6_reg_902 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_3_7_reg_913 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_3_8_reg_924 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_3_9_reg_935 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_3_s_reg_836 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_4_1_reg_957 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_4_2_reg_968 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_4_3_reg_979 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_4_4_reg_990 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_4_5_reg_1001 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_4_6_reg_1012 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_4_7_reg_1023 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_4_8_reg_1034 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_4_9_reg_1045 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_4_s_reg_946 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_5_1_reg_1067 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_5_2_reg_1078 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_5_3_reg_1089 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_5_4_reg_1100 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_5_5_reg_1111 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_5_6_reg_1122 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_5_7_reg_1133 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_5_8_reg_1144 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_5_9_reg_1155 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_5_s_reg_1056 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_6_1_reg_1177 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_6_2_reg_1188 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_6_3_reg_1199 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_6_4_reg_1210 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_6_5_reg_1221 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_6_6_reg_1232 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_6_7_reg_1243 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_6_8_reg_1254 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_6_9_reg_1265 <= ap_const_lv14_20D5;
    ap_phi_reg_pp0_iter3_calo_track_drval_6_s_reg_1166 <= ap_const_lv14_20D5;

    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to3)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to3 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= ap_phi_reg_pp0_iter4_calo_track_drval_0_s_reg_506;
    ap_return_1 <= ap_phi_reg_pp0_iter4_calo_track_drval_0_1_reg_517;
    ap_return_10 <= ap_phi_reg_pp0_iter4_calo_track_drval_1_s_reg_616;
    ap_return_100 <= ap_phi_mux_calo_track_drval_10_phi_fu_1610_p4;
    ap_return_101 <= ap_phi_mux_calo_track_drval_10_1_phi_fu_1621_p4;
    ap_return_102 <= ap_phi_mux_calo_track_drval_10_2_phi_fu_1632_p4;
    ap_return_103 <= ap_phi_mux_calo_track_drval_10_3_phi_fu_1643_p4;
    ap_return_104 <= ap_phi_mux_calo_track_drval_10_4_phi_fu_1654_p4;
    ap_return_105 <= ap_phi_mux_calo_track_drval_10_5_phi_fu_1665_p4;
    ap_return_106 <= ap_phi_mux_calo_track_drval_10_6_phi_fu_1676_p4;
    ap_return_107 <= ap_phi_mux_calo_track_drval_10_7_phi_fu_1687_p4;
    ap_return_108 <= ap_phi_mux_calo_track_drval_10_8_phi_fu_1698_p4;
    ap_return_109 <= ap_phi_mux_calo_track_drval_10_9_phi_fu_1709_p4;
    ap_return_11 <= ap_phi_reg_pp0_iter4_calo_track_drval_1_1_reg_627;
    ap_return_110 <= ap_phi_mux_calo_track_drval_11_phi_fu_1720_p4;
    ap_return_111 <= ap_phi_mux_calo_track_drval_11_1_phi_fu_1731_p4;
    ap_return_112 <= ap_phi_mux_calo_track_drval_11_2_phi_fu_1742_p4;
    ap_return_113 <= ap_phi_mux_calo_track_drval_11_3_phi_fu_1753_p4;
    ap_return_114 <= ap_phi_mux_calo_track_drval_11_4_phi_fu_1764_p4;
    ap_return_115 <= ap_phi_mux_calo_track_drval_11_5_phi_fu_1775_p4;
    ap_return_116 <= ap_phi_mux_calo_track_drval_11_6_phi_fu_1786_p4;
    ap_return_117 <= ap_phi_mux_calo_track_drval_11_7_phi_fu_1797_p4;
    ap_return_118 <= ap_phi_mux_calo_track_drval_11_8_phi_fu_1808_p4;
    ap_return_119 <= ap_phi_mux_calo_track_drval_11_9_phi_fu_1819_p4;
    ap_return_12 <= ap_phi_reg_pp0_iter4_calo_track_drval_1_2_reg_638;
    ap_return_120 <= ap_phi_mux_calo_track_drval_12_phi_fu_1830_p4;
    ap_return_121 <= ap_phi_mux_calo_track_drval_12_1_phi_fu_1841_p4;
    ap_return_122 <= ap_phi_mux_calo_track_drval_12_2_phi_fu_1852_p4;
    ap_return_123 <= ap_phi_mux_calo_track_drval_12_3_phi_fu_1863_p4;
    ap_return_124 <= ap_phi_mux_calo_track_drval_12_4_phi_fu_1874_p4;
    ap_return_125 <= ap_phi_mux_calo_track_drval_12_5_phi_fu_1885_p4;
    ap_return_126 <= ap_phi_mux_calo_track_drval_12_6_phi_fu_1896_p4;
    ap_return_127 <= ap_phi_mux_calo_track_drval_12_7_phi_fu_1907_p4;
    ap_return_128 <= ap_phi_mux_calo_track_drval_12_8_phi_fu_1918_p4;
    ap_return_129 <= ap_phi_mux_calo_track_drval_12_9_phi_fu_1929_p4;
    ap_return_13 <= ap_phi_reg_pp0_iter4_calo_track_drval_1_3_reg_649;
    ap_return_130 <= ap_phi_mux_calo_track_drval_13_phi_fu_1940_p4;
    ap_return_131 <= ap_phi_mux_calo_track_drval_13_1_phi_fu_1951_p4;
    ap_return_132 <= ap_phi_mux_calo_track_drval_13_2_phi_fu_1962_p4;
    ap_return_133 <= ap_phi_mux_calo_track_drval_13_3_phi_fu_1973_p4;
    ap_return_134 <= ap_phi_mux_calo_track_drval_13_4_phi_fu_1984_p4;
    ap_return_135 <= ap_phi_mux_calo_track_drval_13_5_phi_fu_1995_p4;
    ap_return_136 <= ap_phi_mux_calo_track_drval_13_6_phi_fu_2006_p4;
    ap_return_137 <= ap_phi_mux_calo_track_drval_13_7_phi_fu_2017_p4;
    ap_return_138 <= ap_phi_mux_calo_track_drval_13_8_phi_fu_2028_p4;
    ap_return_139 <= ap_phi_mux_calo_track_drval_13_9_phi_fu_2039_p4;
    ap_return_14 <= ap_phi_reg_pp0_iter4_calo_track_drval_1_4_reg_660;
    ap_return_15 <= ap_phi_reg_pp0_iter4_calo_track_drval_1_5_reg_671;
    ap_return_16 <= ap_phi_reg_pp0_iter4_calo_track_drval_1_6_reg_682;
    ap_return_17 <= ap_phi_reg_pp0_iter4_calo_track_drval_1_7_reg_693;
    ap_return_18 <= ap_phi_reg_pp0_iter4_calo_track_drval_1_8_reg_704;
    ap_return_19 <= ap_phi_reg_pp0_iter4_calo_track_drval_1_9_reg_715;
    ap_return_2 <= ap_phi_reg_pp0_iter4_calo_track_drval_0_2_reg_528;
    ap_return_20 <= ap_phi_reg_pp0_iter4_calo_track_drval_2_s_reg_726;
    ap_return_21 <= ap_phi_reg_pp0_iter4_calo_track_drval_2_1_reg_737;
    ap_return_22 <= ap_phi_reg_pp0_iter4_calo_track_drval_2_2_reg_748;
    ap_return_23 <= ap_phi_reg_pp0_iter4_calo_track_drval_2_3_reg_759;
    ap_return_24 <= ap_phi_reg_pp0_iter4_calo_track_drval_2_4_reg_770;
    ap_return_25 <= ap_phi_reg_pp0_iter4_calo_track_drval_2_5_reg_781;
    ap_return_26 <= ap_phi_reg_pp0_iter4_calo_track_drval_2_6_reg_792;
    ap_return_27 <= ap_phi_reg_pp0_iter4_calo_track_drval_2_7_reg_803;
    ap_return_28 <= ap_phi_reg_pp0_iter4_calo_track_drval_2_8_reg_814;
    ap_return_29 <= ap_phi_reg_pp0_iter4_calo_track_drval_2_9_reg_825;
    ap_return_3 <= ap_phi_reg_pp0_iter4_calo_track_drval_0_3_reg_539;
    ap_return_30 <= ap_phi_reg_pp0_iter4_calo_track_drval_3_s_reg_836;
    ap_return_31 <= ap_phi_reg_pp0_iter4_calo_track_drval_3_1_reg_847;
    ap_return_32 <= ap_phi_reg_pp0_iter4_calo_track_drval_3_2_reg_858;
    ap_return_33 <= ap_phi_reg_pp0_iter4_calo_track_drval_3_3_reg_869;
    ap_return_34 <= ap_phi_reg_pp0_iter4_calo_track_drval_3_4_reg_880;
    ap_return_35 <= ap_phi_reg_pp0_iter4_calo_track_drval_3_5_reg_891;
    ap_return_36 <= ap_phi_reg_pp0_iter4_calo_track_drval_3_6_reg_902;
    ap_return_37 <= ap_phi_reg_pp0_iter4_calo_track_drval_3_7_reg_913;
    ap_return_38 <= ap_phi_reg_pp0_iter4_calo_track_drval_3_8_reg_924;
    ap_return_39 <= ap_phi_reg_pp0_iter4_calo_track_drval_3_9_reg_935;
    ap_return_4 <= ap_phi_reg_pp0_iter4_calo_track_drval_0_4_reg_550;
    ap_return_40 <= ap_phi_reg_pp0_iter4_calo_track_drval_4_s_reg_946;
    ap_return_41 <= ap_phi_reg_pp0_iter4_calo_track_drval_4_1_reg_957;
    ap_return_42 <= ap_phi_reg_pp0_iter4_calo_track_drval_4_2_reg_968;
    ap_return_43 <= ap_phi_reg_pp0_iter4_calo_track_drval_4_3_reg_979;
    ap_return_44 <= ap_phi_reg_pp0_iter4_calo_track_drval_4_4_reg_990;
    ap_return_45 <= ap_phi_reg_pp0_iter4_calo_track_drval_4_5_reg_1001;
    ap_return_46 <= ap_phi_reg_pp0_iter4_calo_track_drval_4_6_reg_1012;
    ap_return_47 <= ap_phi_reg_pp0_iter4_calo_track_drval_4_7_reg_1023;
    ap_return_48 <= ap_phi_reg_pp0_iter4_calo_track_drval_4_8_reg_1034;
    ap_return_49 <= ap_phi_reg_pp0_iter4_calo_track_drval_4_9_reg_1045;
    ap_return_5 <= ap_phi_reg_pp0_iter4_calo_track_drval_0_5_reg_561;
    ap_return_50 <= ap_phi_reg_pp0_iter4_calo_track_drval_5_s_reg_1056;
    ap_return_51 <= ap_phi_reg_pp0_iter4_calo_track_drval_5_1_reg_1067;
    ap_return_52 <= ap_phi_reg_pp0_iter4_calo_track_drval_5_2_reg_1078;
    ap_return_53 <= ap_phi_reg_pp0_iter4_calo_track_drval_5_3_reg_1089;
    ap_return_54 <= ap_phi_reg_pp0_iter4_calo_track_drval_5_4_reg_1100;
    ap_return_55 <= ap_phi_reg_pp0_iter4_calo_track_drval_5_5_reg_1111;
    ap_return_56 <= ap_phi_reg_pp0_iter4_calo_track_drval_5_6_reg_1122;
    ap_return_57 <= ap_phi_reg_pp0_iter4_calo_track_drval_5_7_reg_1133;
    ap_return_58 <= ap_phi_reg_pp0_iter4_calo_track_drval_5_8_reg_1144;
    ap_return_59 <= ap_phi_reg_pp0_iter4_calo_track_drval_5_9_reg_1155;
    ap_return_6 <= ap_phi_reg_pp0_iter4_calo_track_drval_0_6_reg_572;
    ap_return_60 <= ap_phi_reg_pp0_iter4_calo_track_drval_6_s_reg_1166;
    ap_return_61 <= ap_phi_reg_pp0_iter4_calo_track_drval_6_1_reg_1177;
    ap_return_62 <= ap_phi_reg_pp0_iter4_calo_track_drval_6_2_reg_1188;
    ap_return_63 <= ap_phi_reg_pp0_iter4_calo_track_drval_6_3_reg_1199;
    ap_return_64 <= ap_phi_reg_pp0_iter4_calo_track_drval_6_4_reg_1210;
    ap_return_65 <= ap_phi_reg_pp0_iter4_calo_track_drval_6_5_reg_1221;
    ap_return_66 <= ap_phi_reg_pp0_iter4_calo_track_drval_6_6_reg_1232;
    ap_return_67 <= ap_phi_reg_pp0_iter4_calo_track_drval_6_7_reg_1243;
    ap_return_68 <= ap_phi_reg_pp0_iter4_calo_track_drval_6_8_reg_1254;
    ap_return_69 <= ap_phi_reg_pp0_iter4_calo_track_drval_6_9_reg_1265;
    ap_return_7 <= ap_phi_reg_pp0_iter4_calo_track_drval_0_7_reg_583;
    ap_return_70 <= ap_phi_mux_calo_track_drval_7_s_phi_fu_1280_p4;
    ap_return_71 <= ap_phi_mux_calo_track_drval_7_1_phi_fu_1291_p4;
    ap_return_72 <= ap_phi_mux_calo_track_drval_7_2_phi_fu_1302_p4;
    ap_return_73 <= ap_phi_mux_calo_track_drval_7_3_phi_fu_1313_p4;
    ap_return_74 <= ap_phi_mux_calo_track_drval_7_4_phi_fu_1324_p4;
    ap_return_75 <= ap_phi_mux_calo_track_drval_7_5_phi_fu_1335_p4;
    ap_return_76 <= ap_phi_mux_calo_track_drval_7_6_phi_fu_1346_p4;
    ap_return_77 <= ap_phi_mux_calo_track_drval_7_7_phi_fu_1357_p4;
    ap_return_78 <= ap_phi_mux_calo_track_drval_7_8_phi_fu_1368_p4;
    ap_return_79 <= ap_phi_mux_calo_track_drval_7_9_phi_fu_1379_p4;
    ap_return_8 <= ap_phi_reg_pp0_iter4_calo_track_drval_0_8_reg_594;
    ap_return_80 <= ap_phi_mux_calo_track_drval_8_s_phi_fu_1390_p4;
    ap_return_81 <= ap_phi_mux_calo_track_drval_8_1_phi_fu_1401_p4;
    ap_return_82 <= ap_phi_mux_calo_track_drval_8_2_phi_fu_1412_p4;
    ap_return_83 <= ap_phi_mux_calo_track_drval_8_3_phi_fu_1423_p4;
    ap_return_84 <= ap_phi_mux_calo_track_drval_8_4_phi_fu_1434_p4;
    ap_return_85 <= ap_phi_mux_calo_track_drval_8_5_phi_fu_1445_p4;
    ap_return_86 <= ap_phi_mux_calo_track_drval_8_6_phi_fu_1456_p4;
    ap_return_87 <= ap_phi_mux_calo_track_drval_8_7_phi_fu_1467_p4;
    ap_return_88 <= ap_phi_mux_calo_track_drval_8_8_phi_fu_1478_p4;
    ap_return_89 <= ap_phi_mux_calo_track_drval_8_9_phi_fu_1489_p4;
    ap_return_9 <= ap_phi_reg_pp0_iter4_calo_track_drval_0_9_reg_605;
    ap_return_90 <= ap_phi_mux_calo_track_drval_9_s_phi_fu_1500_p4;
    ap_return_91 <= ap_phi_mux_calo_track_drval_9_1_phi_fu_1511_p4;
    ap_return_92 <= ap_phi_mux_calo_track_drval_9_2_phi_fu_1522_p4;
    ap_return_93 <= ap_phi_mux_calo_track_drval_9_3_phi_fu_1533_p4;
    ap_return_94 <= ap_phi_mux_calo_track_drval_9_4_phi_fu_1544_p4;
    ap_return_95 <= ap_phi_mux_calo_track_drval_9_5_phi_fu_1555_p4;
    ap_return_96 <= ap_phi_mux_calo_track_drval_9_6_phi_fu_1566_p4;
    ap_return_97 <= ap_phi_mux_calo_track_drval_9_7_phi_fu_1577_p4;
    ap_return_98 <= ap_phi_mux_calo_track_drval_9_8_phi_fu_1588_p4;
    ap_return_99 <= ap_phi_mux_calo_track_drval_9_9_phi_fu_1599_p4;

    grp_dr2_int_cap_14_s_fu_2046_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2046_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2046_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2046_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_0_hwEta_V_rea, ap_port_reg_track_7_hwEta_V_rea, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2046_eta1_V <= ap_port_reg_track_7_hwEta_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2046_eta1_V <= track_0_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2046_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2046_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2046_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_0_hwEta_V_read, calo_0_hwEta_V_read_2_reg_4369, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2046_eta2_V <= calo_0_hwEta_V_read_2_reg_4369;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2046_eta2_V <= calo_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2046_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2046_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2046_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_0_hwPhi_V_rea, ap_port_reg_track_7_hwPhi_V_rea, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2046_phi1_V <= ap_port_reg_track_7_hwPhi_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2046_phi1_V <= track_0_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2046_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2046_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2046_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_0_hwPhi_V_read, calo_0_hwPhi_V_read_2_reg_4259, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2046_phi2_V <= calo_0_hwPhi_V_read_2_reg_4259;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2046_phi2_V <= calo_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2046_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2046_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2058_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2058_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2058_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2058_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_0_hwEta_V_rea, ap_port_reg_track_7_hwEta_V_rea, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2058_eta1_V <= ap_port_reg_track_7_hwEta_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2058_eta1_V <= track_0_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2058_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2058_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2058_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_1_hwEta_V_read, calo_1_hwEta_V_read_2_reg_4358, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2058_eta2_V <= calo_1_hwEta_V_read_2_reg_4358;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2058_eta2_V <= calo_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2058_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2058_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2058_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_0_hwPhi_V_rea, ap_port_reg_track_7_hwPhi_V_rea, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2058_phi1_V <= ap_port_reg_track_7_hwPhi_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2058_phi1_V <= track_0_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2058_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2058_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2058_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_1_hwPhi_V_read, calo_1_hwPhi_V_read_2_reg_4248, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2058_phi2_V <= calo_1_hwPhi_V_read_2_reg_4248;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2058_phi2_V <= calo_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2058_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2058_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2070_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2070_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2070_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2070_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_0_hwEta_V_rea, ap_port_reg_track_7_hwEta_V_rea, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2070_eta1_V <= ap_port_reg_track_7_hwEta_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2070_eta1_V <= track_0_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2070_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2070_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2070_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_2_hwEta_V_read, calo_2_hwEta_V_read_2_reg_4347, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2070_eta2_V <= calo_2_hwEta_V_read_2_reg_4347;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2070_eta2_V <= calo_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2070_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2070_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2070_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_0_hwPhi_V_rea, ap_port_reg_track_7_hwPhi_V_rea, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2070_phi1_V <= ap_port_reg_track_7_hwPhi_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2070_phi1_V <= track_0_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2070_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2070_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2070_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_2_hwPhi_V_read, calo_2_hwPhi_V_read_2_reg_4237, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2070_phi2_V <= calo_2_hwPhi_V_read_2_reg_4237;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2070_phi2_V <= calo_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2070_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2070_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2082_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2082_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2082_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2082_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_0_hwEta_V_rea, ap_port_reg_track_7_hwEta_V_rea, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2082_eta1_V <= ap_port_reg_track_7_hwEta_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2082_eta1_V <= track_0_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2082_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2082_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2082_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_3_hwEta_V_read, calo_3_hwEta_V_read_2_reg_4336, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2082_eta2_V <= calo_3_hwEta_V_read_2_reg_4336;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2082_eta2_V <= calo_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2082_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2082_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2082_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_0_hwPhi_V_rea, ap_port_reg_track_7_hwPhi_V_rea, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2082_phi1_V <= ap_port_reg_track_7_hwPhi_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2082_phi1_V <= track_0_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2082_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2082_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2082_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_3_hwPhi_V_read, calo_3_hwPhi_V_read_2_reg_4226, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2082_phi2_V <= calo_3_hwPhi_V_read_2_reg_4226;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2082_phi2_V <= calo_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2082_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2082_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2094_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2094_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2094_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2094_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_0_hwEta_V_rea, ap_port_reg_track_7_hwEta_V_rea, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2094_eta1_V <= ap_port_reg_track_7_hwEta_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2094_eta1_V <= track_0_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2094_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2094_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2094_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_4_hwEta_V_read, calo_4_hwEta_V_read_2_reg_4325, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2094_eta2_V <= calo_4_hwEta_V_read_2_reg_4325;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2094_eta2_V <= calo_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2094_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2094_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2094_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_0_hwPhi_V_rea, ap_port_reg_track_7_hwPhi_V_rea, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2094_phi1_V <= ap_port_reg_track_7_hwPhi_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2094_phi1_V <= track_0_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2094_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2094_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2094_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_4_hwPhi_V_read, calo_4_hwPhi_V_read_2_reg_4215, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2094_phi2_V <= calo_4_hwPhi_V_read_2_reg_4215;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2094_phi2_V <= calo_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2094_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2094_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2106_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2106_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2106_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2106_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_0_hwEta_V_rea, ap_port_reg_track_7_hwEta_V_rea, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2106_eta1_V <= ap_port_reg_track_7_hwEta_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2106_eta1_V <= track_0_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2106_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2106_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2106_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_5_hwEta_V_read, calo_5_hwEta_V_read_2_reg_4314, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2106_eta2_V <= calo_5_hwEta_V_read_2_reg_4314;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2106_eta2_V <= calo_5_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2106_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2106_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2106_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_0_hwPhi_V_rea, ap_port_reg_track_7_hwPhi_V_rea, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2106_phi1_V <= ap_port_reg_track_7_hwPhi_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2106_phi1_V <= track_0_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2106_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2106_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2106_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_5_hwPhi_V_read, calo_5_hwPhi_V_read_2_reg_4204, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2106_phi2_V <= calo_5_hwPhi_V_read_2_reg_4204;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2106_phi2_V <= calo_5_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2106_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2106_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2118_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2118_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2118_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2118_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_0_hwEta_V_rea, ap_port_reg_track_7_hwEta_V_rea, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2118_eta1_V <= ap_port_reg_track_7_hwEta_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2118_eta1_V <= track_0_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2118_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2118_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2118_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_6_hwEta_V_read, calo_6_hwEta_V_read_2_reg_4303, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2118_eta2_V <= calo_6_hwEta_V_read_2_reg_4303;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2118_eta2_V <= calo_6_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2118_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2118_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2118_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_0_hwPhi_V_rea, ap_port_reg_track_7_hwPhi_V_rea, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2118_phi1_V <= ap_port_reg_track_7_hwPhi_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2118_phi1_V <= track_0_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2118_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2118_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2118_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_6_hwPhi_V_read, calo_6_hwPhi_V_read_2_reg_4193, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2118_phi2_V <= calo_6_hwPhi_V_read_2_reg_4193;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2118_phi2_V <= calo_6_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2118_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2118_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2130_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2130_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2130_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2130_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_0_hwEta_V_rea, ap_port_reg_track_7_hwEta_V_rea, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2130_eta1_V <= ap_port_reg_track_7_hwEta_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2130_eta1_V <= track_0_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2130_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2130_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2130_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_7_hwEta_V_read, calo_7_hwEta_V_read_2_reg_4292, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2130_eta2_V <= calo_7_hwEta_V_read_2_reg_4292;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2130_eta2_V <= calo_7_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2130_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2130_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2130_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_0_hwPhi_V_rea, ap_port_reg_track_7_hwPhi_V_rea, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2130_phi1_V <= ap_port_reg_track_7_hwPhi_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2130_phi1_V <= track_0_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2130_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2130_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2130_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_7_hwPhi_V_read, calo_7_hwPhi_V_read_2_reg_4182, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2130_phi2_V <= calo_7_hwPhi_V_read_2_reg_4182;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2130_phi2_V <= calo_7_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2130_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2130_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2142_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2142_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2142_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2142_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_0_hwEta_V_rea, ap_port_reg_track_7_hwEta_V_rea, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2142_eta1_V <= ap_port_reg_track_7_hwEta_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2142_eta1_V <= track_0_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2142_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2142_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2142_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_8_hwEta_V_read, calo_8_hwEta_V_read_2_reg_4281, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2142_eta2_V <= calo_8_hwEta_V_read_2_reg_4281;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2142_eta2_V <= calo_8_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2142_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2142_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2142_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_0_hwPhi_V_rea, ap_port_reg_track_7_hwPhi_V_rea, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2142_phi1_V <= ap_port_reg_track_7_hwPhi_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2142_phi1_V <= track_0_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2142_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2142_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2142_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_8_hwPhi_V_read, calo_8_hwPhi_V_read_2_reg_4171, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2142_phi2_V <= calo_8_hwPhi_V_read_2_reg_4171;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2142_phi2_V <= calo_8_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2142_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2142_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2154_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2154_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2154_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2154_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_0_hwEta_V_rea, ap_port_reg_track_7_hwEta_V_rea, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2154_eta1_V <= ap_port_reg_track_7_hwEta_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2154_eta1_V <= track_0_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2154_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2154_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2154_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_9_hwEta_V_read, calo_9_hwEta_V_read_2_reg_4270, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2154_eta2_V <= calo_9_hwEta_V_read_2_reg_4270;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2154_eta2_V <= calo_9_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2154_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2154_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2154_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_0_hwPhi_V_rea, ap_port_reg_track_7_hwPhi_V_rea, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2154_phi1_V <= ap_port_reg_track_7_hwPhi_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2154_phi1_V <= track_0_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2154_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2154_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2154_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_9_hwPhi_V_read, calo_9_hwPhi_V_read_2_reg_4160, ap_condition_42300, ap_condition_42304)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42304)) then 
                grp_dr2_int_cap_14_s_fu_2154_phi2_V <= calo_9_hwPhi_V_read_2_reg_4160;
            elsif ((ap_const_boolean_1 = ap_condition_42300)) then 
                grp_dr2_int_cap_14_s_fu_2154_phi2_V <= calo_9_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2154_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2154_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2166_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2166_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2166_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2166_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_1_hwEta_V_rea, ap_port_reg_track_8_hwEta_V_rea, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2166_eta1_V <= ap_port_reg_track_8_hwEta_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2166_eta1_V <= track_1_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2166_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2166_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2166_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_0_hwEta_V_read, calo_0_hwEta_V_read_2_reg_4369, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2166_eta2_V <= calo_0_hwEta_V_read_2_reg_4369;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2166_eta2_V <= calo_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2166_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2166_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2166_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_1_hwPhi_V_rea, ap_port_reg_track_8_hwPhi_V_rea, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2166_phi1_V <= ap_port_reg_track_8_hwPhi_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2166_phi1_V <= track_1_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2166_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2166_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2166_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_0_hwPhi_V_read, calo_0_hwPhi_V_read_2_reg_4259, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2166_phi2_V <= calo_0_hwPhi_V_read_2_reg_4259;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2166_phi2_V <= calo_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2166_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2166_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2178_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2178_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2178_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2178_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_1_hwEta_V_rea, ap_port_reg_track_8_hwEta_V_rea, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2178_eta1_V <= ap_port_reg_track_8_hwEta_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2178_eta1_V <= track_1_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2178_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2178_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2178_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_1_hwEta_V_read, calo_1_hwEta_V_read_2_reg_4358, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2178_eta2_V <= calo_1_hwEta_V_read_2_reg_4358;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2178_eta2_V <= calo_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2178_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2178_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2178_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_1_hwPhi_V_rea, ap_port_reg_track_8_hwPhi_V_rea, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2178_phi1_V <= ap_port_reg_track_8_hwPhi_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2178_phi1_V <= track_1_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2178_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2178_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2178_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_1_hwPhi_V_read, calo_1_hwPhi_V_read_2_reg_4248, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2178_phi2_V <= calo_1_hwPhi_V_read_2_reg_4248;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2178_phi2_V <= calo_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2178_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2178_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2190_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2190_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2190_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2190_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_1_hwEta_V_rea, ap_port_reg_track_8_hwEta_V_rea, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2190_eta1_V <= ap_port_reg_track_8_hwEta_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2190_eta1_V <= track_1_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2190_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2190_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2190_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_2_hwEta_V_read, calo_2_hwEta_V_read_2_reg_4347, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2190_eta2_V <= calo_2_hwEta_V_read_2_reg_4347;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2190_eta2_V <= calo_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2190_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2190_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2190_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_1_hwPhi_V_rea, ap_port_reg_track_8_hwPhi_V_rea, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2190_phi1_V <= ap_port_reg_track_8_hwPhi_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2190_phi1_V <= track_1_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2190_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2190_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2190_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_2_hwPhi_V_read, calo_2_hwPhi_V_read_2_reg_4237, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2190_phi2_V <= calo_2_hwPhi_V_read_2_reg_4237;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2190_phi2_V <= calo_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2190_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2190_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2202_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2202_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2202_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2202_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_1_hwEta_V_rea, ap_port_reg_track_8_hwEta_V_rea, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2202_eta1_V <= ap_port_reg_track_8_hwEta_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2202_eta1_V <= track_1_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2202_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2202_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2202_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_3_hwEta_V_read, calo_3_hwEta_V_read_2_reg_4336, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2202_eta2_V <= calo_3_hwEta_V_read_2_reg_4336;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2202_eta2_V <= calo_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2202_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2202_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2202_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_1_hwPhi_V_rea, ap_port_reg_track_8_hwPhi_V_rea, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2202_phi1_V <= ap_port_reg_track_8_hwPhi_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2202_phi1_V <= track_1_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2202_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2202_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2202_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_3_hwPhi_V_read, calo_3_hwPhi_V_read_2_reg_4226, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2202_phi2_V <= calo_3_hwPhi_V_read_2_reg_4226;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2202_phi2_V <= calo_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2202_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2202_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2214_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2214_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2214_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2214_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_1_hwEta_V_rea, ap_port_reg_track_8_hwEta_V_rea, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2214_eta1_V <= ap_port_reg_track_8_hwEta_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2214_eta1_V <= track_1_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2214_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2214_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2214_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_4_hwEta_V_read, calo_4_hwEta_V_read_2_reg_4325, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2214_eta2_V <= calo_4_hwEta_V_read_2_reg_4325;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2214_eta2_V <= calo_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2214_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2214_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2214_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_1_hwPhi_V_rea, ap_port_reg_track_8_hwPhi_V_rea, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2214_phi1_V <= ap_port_reg_track_8_hwPhi_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2214_phi1_V <= track_1_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2214_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2214_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2214_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_4_hwPhi_V_read, calo_4_hwPhi_V_read_2_reg_4215, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2214_phi2_V <= calo_4_hwPhi_V_read_2_reg_4215;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2214_phi2_V <= calo_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2214_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2214_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2226_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2226_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2226_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2226_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_1_hwEta_V_rea, ap_port_reg_track_8_hwEta_V_rea, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2226_eta1_V <= ap_port_reg_track_8_hwEta_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2226_eta1_V <= track_1_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2226_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2226_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2226_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_5_hwEta_V_read, calo_5_hwEta_V_read_2_reg_4314, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2226_eta2_V <= calo_5_hwEta_V_read_2_reg_4314;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2226_eta2_V <= calo_5_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2226_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2226_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2226_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_1_hwPhi_V_rea, ap_port_reg_track_8_hwPhi_V_rea, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2226_phi1_V <= ap_port_reg_track_8_hwPhi_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2226_phi1_V <= track_1_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2226_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2226_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2226_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_5_hwPhi_V_read, calo_5_hwPhi_V_read_2_reg_4204, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2226_phi2_V <= calo_5_hwPhi_V_read_2_reg_4204;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2226_phi2_V <= calo_5_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2226_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2226_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2238_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2238_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2238_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2238_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_1_hwEta_V_rea, ap_port_reg_track_8_hwEta_V_rea, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2238_eta1_V <= ap_port_reg_track_8_hwEta_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2238_eta1_V <= track_1_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2238_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2238_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2238_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_6_hwEta_V_read, calo_6_hwEta_V_read_2_reg_4303, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2238_eta2_V <= calo_6_hwEta_V_read_2_reg_4303;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2238_eta2_V <= calo_6_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2238_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2238_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2238_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_1_hwPhi_V_rea, ap_port_reg_track_8_hwPhi_V_rea, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2238_phi1_V <= ap_port_reg_track_8_hwPhi_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2238_phi1_V <= track_1_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2238_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2238_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2238_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_6_hwPhi_V_read, calo_6_hwPhi_V_read_2_reg_4193, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2238_phi2_V <= calo_6_hwPhi_V_read_2_reg_4193;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2238_phi2_V <= calo_6_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2238_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2238_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2250_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2250_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2250_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2250_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_1_hwEta_V_rea, ap_port_reg_track_8_hwEta_V_rea, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2250_eta1_V <= ap_port_reg_track_8_hwEta_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2250_eta1_V <= track_1_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2250_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2250_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2250_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_7_hwEta_V_read, calo_7_hwEta_V_read_2_reg_4292, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2250_eta2_V <= calo_7_hwEta_V_read_2_reg_4292;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2250_eta2_V <= calo_7_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2250_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2250_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2250_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_1_hwPhi_V_rea, ap_port_reg_track_8_hwPhi_V_rea, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2250_phi1_V <= ap_port_reg_track_8_hwPhi_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2250_phi1_V <= track_1_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2250_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2250_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2250_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_7_hwPhi_V_read, calo_7_hwPhi_V_read_2_reg_4182, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2250_phi2_V <= calo_7_hwPhi_V_read_2_reg_4182;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2250_phi2_V <= calo_7_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2250_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2250_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2262_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2262_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2262_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2262_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_1_hwEta_V_rea, ap_port_reg_track_8_hwEta_V_rea, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2262_eta1_V <= ap_port_reg_track_8_hwEta_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2262_eta1_V <= track_1_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2262_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2262_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2262_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_8_hwEta_V_read, calo_8_hwEta_V_read_2_reg_4281, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2262_eta2_V <= calo_8_hwEta_V_read_2_reg_4281;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2262_eta2_V <= calo_8_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2262_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2262_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2262_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_1_hwPhi_V_rea, ap_port_reg_track_8_hwPhi_V_rea, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2262_phi1_V <= ap_port_reg_track_8_hwPhi_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2262_phi1_V <= track_1_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2262_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2262_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2262_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_8_hwPhi_V_read, calo_8_hwPhi_V_read_2_reg_4171, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2262_phi2_V <= calo_8_hwPhi_V_read_2_reg_4171;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2262_phi2_V <= calo_8_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2262_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2262_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2274_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2274_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2274_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2274_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_1_hwEta_V_rea, ap_port_reg_track_8_hwEta_V_rea, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2274_eta1_V <= ap_port_reg_track_8_hwEta_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2274_eta1_V <= track_1_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2274_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2274_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2274_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_9_hwEta_V_read, calo_9_hwEta_V_read_2_reg_4270, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2274_eta2_V <= calo_9_hwEta_V_read_2_reg_4270;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2274_eta2_V <= calo_9_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2274_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2274_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2274_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_1_hwPhi_V_rea, ap_port_reg_track_8_hwPhi_V_rea, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2274_phi1_V <= ap_port_reg_track_8_hwPhi_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2274_phi1_V <= track_1_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2274_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2274_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2274_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_9_hwPhi_V_read, calo_9_hwPhi_V_read_2_reg_4160, ap_condition_42307, ap_condition_42311)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42311)) then 
                grp_dr2_int_cap_14_s_fu_2274_phi2_V <= calo_9_hwPhi_V_read_2_reg_4160;
            elsif ((ap_const_boolean_1 = ap_condition_42307)) then 
                grp_dr2_int_cap_14_s_fu_2274_phi2_V <= calo_9_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2274_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2274_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2286_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2286_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2286_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2286_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_2_hwEta_V_rea, ap_port_reg_track_9_hwEta_V_rea, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2286_eta1_V <= ap_port_reg_track_9_hwEta_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2286_eta1_V <= track_2_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2286_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2286_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2286_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_0_hwEta_V_read, calo_0_hwEta_V_read_2_reg_4369, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2286_eta2_V <= calo_0_hwEta_V_read_2_reg_4369;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2286_eta2_V <= calo_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2286_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2286_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2286_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_2_hwPhi_V_rea, ap_port_reg_track_9_hwPhi_V_rea, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2286_phi1_V <= ap_port_reg_track_9_hwPhi_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2286_phi1_V <= track_2_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2286_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2286_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2286_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_0_hwPhi_V_read, calo_0_hwPhi_V_read_2_reg_4259, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2286_phi2_V <= calo_0_hwPhi_V_read_2_reg_4259;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2286_phi2_V <= calo_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2286_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2286_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2298_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2298_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2298_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2298_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_2_hwEta_V_rea, ap_port_reg_track_9_hwEta_V_rea, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2298_eta1_V <= ap_port_reg_track_9_hwEta_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2298_eta1_V <= track_2_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2298_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2298_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2298_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_1_hwEta_V_read, calo_1_hwEta_V_read_2_reg_4358, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2298_eta2_V <= calo_1_hwEta_V_read_2_reg_4358;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2298_eta2_V <= calo_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2298_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2298_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2298_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_2_hwPhi_V_rea, ap_port_reg_track_9_hwPhi_V_rea, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2298_phi1_V <= ap_port_reg_track_9_hwPhi_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2298_phi1_V <= track_2_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2298_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2298_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2298_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_1_hwPhi_V_read, calo_1_hwPhi_V_read_2_reg_4248, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2298_phi2_V <= calo_1_hwPhi_V_read_2_reg_4248;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2298_phi2_V <= calo_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2298_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2298_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2310_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2310_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2310_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2310_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_2_hwEta_V_rea, ap_port_reg_track_9_hwEta_V_rea, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2310_eta1_V <= ap_port_reg_track_9_hwEta_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2310_eta1_V <= track_2_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2310_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2310_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2310_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_2_hwEta_V_read, calo_2_hwEta_V_read_2_reg_4347, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2310_eta2_V <= calo_2_hwEta_V_read_2_reg_4347;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2310_eta2_V <= calo_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2310_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2310_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2310_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_2_hwPhi_V_rea, ap_port_reg_track_9_hwPhi_V_rea, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2310_phi1_V <= ap_port_reg_track_9_hwPhi_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2310_phi1_V <= track_2_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2310_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2310_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2310_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_2_hwPhi_V_read, calo_2_hwPhi_V_read_2_reg_4237, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2310_phi2_V <= calo_2_hwPhi_V_read_2_reg_4237;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2310_phi2_V <= calo_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2310_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2310_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2322_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2322_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2322_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2322_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_2_hwEta_V_rea, ap_port_reg_track_9_hwEta_V_rea, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2322_eta1_V <= ap_port_reg_track_9_hwEta_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2322_eta1_V <= track_2_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2322_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2322_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2322_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_3_hwEta_V_read, calo_3_hwEta_V_read_2_reg_4336, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2322_eta2_V <= calo_3_hwEta_V_read_2_reg_4336;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2322_eta2_V <= calo_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2322_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2322_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2322_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_2_hwPhi_V_rea, ap_port_reg_track_9_hwPhi_V_rea, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2322_phi1_V <= ap_port_reg_track_9_hwPhi_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2322_phi1_V <= track_2_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2322_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2322_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2322_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_3_hwPhi_V_read, calo_3_hwPhi_V_read_2_reg_4226, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2322_phi2_V <= calo_3_hwPhi_V_read_2_reg_4226;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2322_phi2_V <= calo_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2322_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2322_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2334_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2334_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2334_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2334_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_2_hwEta_V_rea, ap_port_reg_track_9_hwEta_V_rea, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2334_eta1_V <= ap_port_reg_track_9_hwEta_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2334_eta1_V <= track_2_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2334_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2334_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2334_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_4_hwEta_V_read, calo_4_hwEta_V_read_2_reg_4325, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2334_eta2_V <= calo_4_hwEta_V_read_2_reg_4325;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2334_eta2_V <= calo_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2334_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2334_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2334_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_2_hwPhi_V_rea, ap_port_reg_track_9_hwPhi_V_rea, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2334_phi1_V <= ap_port_reg_track_9_hwPhi_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2334_phi1_V <= track_2_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2334_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2334_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2334_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_4_hwPhi_V_read, calo_4_hwPhi_V_read_2_reg_4215, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2334_phi2_V <= calo_4_hwPhi_V_read_2_reg_4215;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2334_phi2_V <= calo_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2334_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2334_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2346_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2346_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2346_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2346_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_2_hwEta_V_rea, ap_port_reg_track_9_hwEta_V_rea, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2346_eta1_V <= ap_port_reg_track_9_hwEta_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2346_eta1_V <= track_2_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2346_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2346_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2346_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_5_hwEta_V_read, calo_5_hwEta_V_read_2_reg_4314, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2346_eta2_V <= calo_5_hwEta_V_read_2_reg_4314;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2346_eta2_V <= calo_5_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2346_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2346_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2346_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_2_hwPhi_V_rea, ap_port_reg_track_9_hwPhi_V_rea, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2346_phi1_V <= ap_port_reg_track_9_hwPhi_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2346_phi1_V <= track_2_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2346_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2346_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2346_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_5_hwPhi_V_read, calo_5_hwPhi_V_read_2_reg_4204, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2346_phi2_V <= calo_5_hwPhi_V_read_2_reg_4204;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2346_phi2_V <= calo_5_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2346_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2346_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2358_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2358_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2358_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2358_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_2_hwEta_V_rea, ap_port_reg_track_9_hwEta_V_rea, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2358_eta1_V <= ap_port_reg_track_9_hwEta_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2358_eta1_V <= track_2_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2358_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2358_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2358_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_6_hwEta_V_read, calo_6_hwEta_V_read_2_reg_4303, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2358_eta2_V <= calo_6_hwEta_V_read_2_reg_4303;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2358_eta2_V <= calo_6_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2358_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2358_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2358_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_2_hwPhi_V_rea, ap_port_reg_track_9_hwPhi_V_rea, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2358_phi1_V <= ap_port_reg_track_9_hwPhi_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2358_phi1_V <= track_2_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2358_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2358_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2358_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_6_hwPhi_V_read, calo_6_hwPhi_V_read_2_reg_4193, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2358_phi2_V <= calo_6_hwPhi_V_read_2_reg_4193;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2358_phi2_V <= calo_6_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2358_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2358_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2370_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2370_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2370_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2370_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_2_hwEta_V_rea, ap_port_reg_track_9_hwEta_V_rea, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2370_eta1_V <= ap_port_reg_track_9_hwEta_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2370_eta1_V <= track_2_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2370_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2370_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2370_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_7_hwEta_V_read, calo_7_hwEta_V_read_2_reg_4292, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2370_eta2_V <= calo_7_hwEta_V_read_2_reg_4292;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2370_eta2_V <= calo_7_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2370_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2370_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2370_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_2_hwPhi_V_rea, ap_port_reg_track_9_hwPhi_V_rea, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2370_phi1_V <= ap_port_reg_track_9_hwPhi_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2370_phi1_V <= track_2_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2370_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2370_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2370_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_7_hwPhi_V_read, calo_7_hwPhi_V_read_2_reg_4182, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2370_phi2_V <= calo_7_hwPhi_V_read_2_reg_4182;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2370_phi2_V <= calo_7_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2370_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2370_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2382_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2382_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2382_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2382_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_2_hwEta_V_rea, ap_port_reg_track_9_hwEta_V_rea, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2382_eta1_V <= ap_port_reg_track_9_hwEta_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2382_eta1_V <= track_2_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2382_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2382_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2382_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_8_hwEta_V_read, calo_8_hwEta_V_read_2_reg_4281, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2382_eta2_V <= calo_8_hwEta_V_read_2_reg_4281;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2382_eta2_V <= calo_8_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2382_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2382_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2382_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_2_hwPhi_V_rea, ap_port_reg_track_9_hwPhi_V_rea, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2382_phi1_V <= ap_port_reg_track_9_hwPhi_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2382_phi1_V <= track_2_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2382_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2382_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2382_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_8_hwPhi_V_read, calo_8_hwPhi_V_read_2_reg_4171, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2382_phi2_V <= calo_8_hwPhi_V_read_2_reg_4171;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2382_phi2_V <= calo_8_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2382_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2382_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2394_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2394_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2394_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2394_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_2_hwEta_V_rea, ap_port_reg_track_9_hwEta_V_rea, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2394_eta1_V <= ap_port_reg_track_9_hwEta_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2394_eta1_V <= track_2_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2394_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2394_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2394_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_9_hwEta_V_read, calo_9_hwEta_V_read_2_reg_4270, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2394_eta2_V <= calo_9_hwEta_V_read_2_reg_4270;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2394_eta2_V <= calo_9_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2394_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2394_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2394_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_2_hwPhi_V_rea, ap_port_reg_track_9_hwPhi_V_rea, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2394_phi1_V <= ap_port_reg_track_9_hwPhi_V_rea;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2394_phi1_V <= track_2_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2394_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2394_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2394_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_9_hwPhi_V_read, calo_9_hwPhi_V_read_2_reg_4160, ap_condition_42314, ap_condition_42318)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42318)) then 
                grp_dr2_int_cap_14_s_fu_2394_phi2_V <= calo_9_hwPhi_V_read_2_reg_4160;
            elsif ((ap_const_boolean_1 = ap_condition_42314)) then 
                grp_dr2_int_cap_14_s_fu_2394_phi2_V <= calo_9_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2394_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2394_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2406_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2406_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2406_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2406_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_3_hwEta_V_rea, ap_port_reg_track_10_hwEta_V_re, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2406_eta1_V <= ap_port_reg_track_10_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2406_eta1_V <= track_3_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2406_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2406_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2406_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_0_hwEta_V_read, calo_0_hwEta_V_read_2_reg_4369, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2406_eta2_V <= calo_0_hwEta_V_read_2_reg_4369;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2406_eta2_V <= calo_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2406_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2406_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2406_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_3_hwPhi_V_rea, ap_port_reg_track_10_hwPhi_V_re, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2406_phi1_V <= ap_port_reg_track_10_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2406_phi1_V <= track_3_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2406_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2406_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2406_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_0_hwPhi_V_read, calo_0_hwPhi_V_read_2_reg_4259, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2406_phi2_V <= calo_0_hwPhi_V_read_2_reg_4259;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2406_phi2_V <= calo_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2406_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2406_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2418_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2418_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2418_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2418_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_3_hwEta_V_rea, ap_port_reg_track_10_hwEta_V_re, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2418_eta1_V <= ap_port_reg_track_10_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2418_eta1_V <= track_3_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2418_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2418_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2418_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_1_hwEta_V_read, calo_1_hwEta_V_read_2_reg_4358, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2418_eta2_V <= calo_1_hwEta_V_read_2_reg_4358;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2418_eta2_V <= calo_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2418_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2418_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2418_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_3_hwPhi_V_rea, ap_port_reg_track_10_hwPhi_V_re, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2418_phi1_V <= ap_port_reg_track_10_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2418_phi1_V <= track_3_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2418_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2418_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2418_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_1_hwPhi_V_read, calo_1_hwPhi_V_read_2_reg_4248, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2418_phi2_V <= calo_1_hwPhi_V_read_2_reg_4248;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2418_phi2_V <= calo_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2418_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2418_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2430_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2430_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2430_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2430_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_3_hwEta_V_rea, ap_port_reg_track_10_hwEta_V_re, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2430_eta1_V <= ap_port_reg_track_10_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2430_eta1_V <= track_3_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2430_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2430_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2430_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_2_hwEta_V_read, calo_2_hwEta_V_read_2_reg_4347, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2430_eta2_V <= calo_2_hwEta_V_read_2_reg_4347;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2430_eta2_V <= calo_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2430_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2430_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2430_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_3_hwPhi_V_rea, ap_port_reg_track_10_hwPhi_V_re, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2430_phi1_V <= ap_port_reg_track_10_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2430_phi1_V <= track_3_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2430_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2430_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2430_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_2_hwPhi_V_read, calo_2_hwPhi_V_read_2_reg_4237, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2430_phi2_V <= calo_2_hwPhi_V_read_2_reg_4237;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2430_phi2_V <= calo_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2430_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2430_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2442_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2442_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2442_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2442_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_3_hwEta_V_rea, ap_port_reg_track_10_hwEta_V_re, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2442_eta1_V <= ap_port_reg_track_10_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2442_eta1_V <= track_3_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2442_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2442_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2442_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_3_hwEta_V_read, calo_3_hwEta_V_read_2_reg_4336, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2442_eta2_V <= calo_3_hwEta_V_read_2_reg_4336;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2442_eta2_V <= calo_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2442_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2442_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2442_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_3_hwPhi_V_rea, ap_port_reg_track_10_hwPhi_V_re, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2442_phi1_V <= ap_port_reg_track_10_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2442_phi1_V <= track_3_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2442_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2442_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2442_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_3_hwPhi_V_read, calo_3_hwPhi_V_read_2_reg_4226, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2442_phi2_V <= calo_3_hwPhi_V_read_2_reg_4226;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2442_phi2_V <= calo_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2442_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2442_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2454_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2454_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2454_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2454_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_3_hwEta_V_rea, ap_port_reg_track_10_hwEta_V_re, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2454_eta1_V <= ap_port_reg_track_10_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2454_eta1_V <= track_3_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2454_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2454_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2454_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_4_hwEta_V_read, calo_4_hwEta_V_read_2_reg_4325, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2454_eta2_V <= calo_4_hwEta_V_read_2_reg_4325;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2454_eta2_V <= calo_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2454_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2454_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2454_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_3_hwPhi_V_rea, ap_port_reg_track_10_hwPhi_V_re, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2454_phi1_V <= ap_port_reg_track_10_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2454_phi1_V <= track_3_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2454_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2454_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2454_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_4_hwPhi_V_read, calo_4_hwPhi_V_read_2_reg_4215, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2454_phi2_V <= calo_4_hwPhi_V_read_2_reg_4215;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2454_phi2_V <= calo_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2454_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2454_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2466_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2466_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2466_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2466_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_3_hwEta_V_rea, ap_port_reg_track_10_hwEta_V_re, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2466_eta1_V <= ap_port_reg_track_10_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2466_eta1_V <= track_3_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2466_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2466_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2466_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_5_hwEta_V_read, calo_5_hwEta_V_read_2_reg_4314, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2466_eta2_V <= calo_5_hwEta_V_read_2_reg_4314;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2466_eta2_V <= calo_5_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2466_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2466_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2466_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_3_hwPhi_V_rea, ap_port_reg_track_10_hwPhi_V_re, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2466_phi1_V <= ap_port_reg_track_10_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2466_phi1_V <= track_3_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2466_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2466_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2466_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_5_hwPhi_V_read, calo_5_hwPhi_V_read_2_reg_4204, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2466_phi2_V <= calo_5_hwPhi_V_read_2_reg_4204;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2466_phi2_V <= calo_5_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2466_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2466_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2478_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2478_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2478_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2478_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_3_hwEta_V_rea, ap_port_reg_track_10_hwEta_V_re, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2478_eta1_V <= ap_port_reg_track_10_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2478_eta1_V <= track_3_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2478_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2478_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2478_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_6_hwEta_V_read, calo_6_hwEta_V_read_2_reg_4303, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2478_eta2_V <= calo_6_hwEta_V_read_2_reg_4303;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2478_eta2_V <= calo_6_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2478_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2478_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2478_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_3_hwPhi_V_rea, ap_port_reg_track_10_hwPhi_V_re, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2478_phi1_V <= ap_port_reg_track_10_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2478_phi1_V <= track_3_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2478_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2478_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2478_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_6_hwPhi_V_read, calo_6_hwPhi_V_read_2_reg_4193, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2478_phi2_V <= calo_6_hwPhi_V_read_2_reg_4193;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2478_phi2_V <= calo_6_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2478_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2478_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2490_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2490_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2490_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2490_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_3_hwEta_V_rea, ap_port_reg_track_10_hwEta_V_re, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2490_eta1_V <= ap_port_reg_track_10_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2490_eta1_V <= track_3_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2490_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2490_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2490_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_7_hwEta_V_read, calo_7_hwEta_V_read_2_reg_4292, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2490_eta2_V <= calo_7_hwEta_V_read_2_reg_4292;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2490_eta2_V <= calo_7_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2490_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2490_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2490_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_3_hwPhi_V_rea, ap_port_reg_track_10_hwPhi_V_re, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2490_phi1_V <= ap_port_reg_track_10_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2490_phi1_V <= track_3_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2490_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2490_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2490_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_7_hwPhi_V_read, calo_7_hwPhi_V_read_2_reg_4182, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2490_phi2_V <= calo_7_hwPhi_V_read_2_reg_4182;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2490_phi2_V <= calo_7_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2490_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2490_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2502_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2502_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2502_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2502_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_3_hwEta_V_rea, ap_port_reg_track_10_hwEta_V_re, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2502_eta1_V <= ap_port_reg_track_10_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2502_eta1_V <= track_3_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2502_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2502_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2502_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_8_hwEta_V_read, calo_8_hwEta_V_read_2_reg_4281, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2502_eta2_V <= calo_8_hwEta_V_read_2_reg_4281;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2502_eta2_V <= calo_8_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2502_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2502_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2502_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_3_hwPhi_V_rea, ap_port_reg_track_10_hwPhi_V_re, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2502_phi1_V <= ap_port_reg_track_10_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2502_phi1_V <= track_3_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2502_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2502_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2502_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_8_hwPhi_V_read, calo_8_hwPhi_V_read_2_reg_4171, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2502_phi2_V <= calo_8_hwPhi_V_read_2_reg_4171;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2502_phi2_V <= calo_8_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2502_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2502_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2514_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2514_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2514_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2514_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_3_hwEta_V_rea, ap_port_reg_track_10_hwEta_V_re, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2514_eta1_V <= ap_port_reg_track_10_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2514_eta1_V <= track_3_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2514_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2514_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2514_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_9_hwEta_V_read, calo_9_hwEta_V_read_2_reg_4270, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2514_eta2_V <= calo_9_hwEta_V_read_2_reg_4270;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2514_eta2_V <= calo_9_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2514_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2514_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2514_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_3_hwPhi_V_rea, ap_port_reg_track_10_hwPhi_V_re, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2514_phi1_V <= ap_port_reg_track_10_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2514_phi1_V <= track_3_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2514_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2514_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2514_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_9_hwPhi_V_read, calo_9_hwPhi_V_read_2_reg_4160, ap_condition_42321, ap_condition_42325)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42325)) then 
                grp_dr2_int_cap_14_s_fu_2514_phi2_V <= calo_9_hwPhi_V_read_2_reg_4160;
            elsif ((ap_const_boolean_1 = ap_condition_42321)) then 
                grp_dr2_int_cap_14_s_fu_2514_phi2_V <= calo_9_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2514_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2514_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2526_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2526_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2526_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2526_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_4_hwEta_V_rea, ap_port_reg_track_11_hwEta_V_re, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2526_eta1_V <= ap_port_reg_track_11_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2526_eta1_V <= track_4_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2526_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2526_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2526_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_0_hwEta_V_read, calo_0_hwEta_V_read_2_reg_4369, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2526_eta2_V <= calo_0_hwEta_V_read_2_reg_4369;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2526_eta2_V <= calo_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2526_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2526_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2526_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_4_hwPhi_V_rea, ap_port_reg_track_11_hwPhi_V_re, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2526_phi1_V <= ap_port_reg_track_11_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2526_phi1_V <= track_4_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2526_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2526_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2526_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_0_hwPhi_V_read, calo_0_hwPhi_V_read_2_reg_4259, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2526_phi2_V <= calo_0_hwPhi_V_read_2_reg_4259;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2526_phi2_V <= calo_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2526_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2526_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2538_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2538_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2538_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2538_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_4_hwEta_V_rea, ap_port_reg_track_11_hwEta_V_re, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2538_eta1_V <= ap_port_reg_track_11_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2538_eta1_V <= track_4_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2538_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2538_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2538_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_1_hwEta_V_read, calo_1_hwEta_V_read_2_reg_4358, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2538_eta2_V <= calo_1_hwEta_V_read_2_reg_4358;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2538_eta2_V <= calo_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2538_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2538_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2538_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_4_hwPhi_V_rea, ap_port_reg_track_11_hwPhi_V_re, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2538_phi1_V <= ap_port_reg_track_11_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2538_phi1_V <= track_4_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2538_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2538_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2538_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_1_hwPhi_V_read, calo_1_hwPhi_V_read_2_reg_4248, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2538_phi2_V <= calo_1_hwPhi_V_read_2_reg_4248;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2538_phi2_V <= calo_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2538_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2538_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2550_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2550_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2550_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2550_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_4_hwEta_V_rea, ap_port_reg_track_11_hwEta_V_re, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2550_eta1_V <= ap_port_reg_track_11_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2550_eta1_V <= track_4_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2550_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2550_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2550_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_2_hwEta_V_read, calo_2_hwEta_V_read_2_reg_4347, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2550_eta2_V <= calo_2_hwEta_V_read_2_reg_4347;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2550_eta2_V <= calo_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2550_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2550_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2550_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_4_hwPhi_V_rea, ap_port_reg_track_11_hwPhi_V_re, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2550_phi1_V <= ap_port_reg_track_11_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2550_phi1_V <= track_4_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2550_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2550_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2550_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_2_hwPhi_V_read, calo_2_hwPhi_V_read_2_reg_4237, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2550_phi2_V <= calo_2_hwPhi_V_read_2_reg_4237;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2550_phi2_V <= calo_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2550_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2550_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2562_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2562_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2562_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2562_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_4_hwEta_V_rea, ap_port_reg_track_11_hwEta_V_re, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2562_eta1_V <= ap_port_reg_track_11_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2562_eta1_V <= track_4_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2562_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2562_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2562_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_3_hwEta_V_read, calo_3_hwEta_V_read_2_reg_4336, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2562_eta2_V <= calo_3_hwEta_V_read_2_reg_4336;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2562_eta2_V <= calo_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2562_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2562_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2562_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_4_hwPhi_V_rea, ap_port_reg_track_11_hwPhi_V_re, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2562_phi1_V <= ap_port_reg_track_11_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2562_phi1_V <= track_4_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2562_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2562_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2562_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_3_hwPhi_V_read, calo_3_hwPhi_V_read_2_reg_4226, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2562_phi2_V <= calo_3_hwPhi_V_read_2_reg_4226;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2562_phi2_V <= calo_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2562_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2562_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2574_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2574_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2574_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2574_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_4_hwEta_V_rea, ap_port_reg_track_11_hwEta_V_re, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2574_eta1_V <= ap_port_reg_track_11_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2574_eta1_V <= track_4_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2574_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2574_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2574_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_4_hwEta_V_read, calo_4_hwEta_V_read_2_reg_4325, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2574_eta2_V <= calo_4_hwEta_V_read_2_reg_4325;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2574_eta2_V <= calo_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2574_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2574_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2574_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_4_hwPhi_V_rea, ap_port_reg_track_11_hwPhi_V_re, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2574_phi1_V <= ap_port_reg_track_11_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2574_phi1_V <= track_4_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2574_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2574_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2574_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_4_hwPhi_V_read, calo_4_hwPhi_V_read_2_reg_4215, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2574_phi2_V <= calo_4_hwPhi_V_read_2_reg_4215;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2574_phi2_V <= calo_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2574_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2574_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2586_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2586_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2586_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2586_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_4_hwEta_V_rea, ap_port_reg_track_11_hwEta_V_re, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2586_eta1_V <= ap_port_reg_track_11_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2586_eta1_V <= track_4_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2586_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2586_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2586_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_5_hwEta_V_read, calo_5_hwEta_V_read_2_reg_4314, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2586_eta2_V <= calo_5_hwEta_V_read_2_reg_4314;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2586_eta2_V <= calo_5_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2586_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2586_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2586_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_4_hwPhi_V_rea, ap_port_reg_track_11_hwPhi_V_re, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2586_phi1_V <= ap_port_reg_track_11_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2586_phi1_V <= track_4_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2586_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2586_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2586_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_5_hwPhi_V_read, calo_5_hwPhi_V_read_2_reg_4204, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2586_phi2_V <= calo_5_hwPhi_V_read_2_reg_4204;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2586_phi2_V <= calo_5_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2586_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2586_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2598_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2598_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2598_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2598_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_4_hwEta_V_rea, ap_port_reg_track_11_hwEta_V_re, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2598_eta1_V <= ap_port_reg_track_11_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2598_eta1_V <= track_4_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2598_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2598_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2598_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_6_hwEta_V_read, calo_6_hwEta_V_read_2_reg_4303, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2598_eta2_V <= calo_6_hwEta_V_read_2_reg_4303;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2598_eta2_V <= calo_6_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2598_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2598_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2598_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_4_hwPhi_V_rea, ap_port_reg_track_11_hwPhi_V_re, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2598_phi1_V <= ap_port_reg_track_11_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2598_phi1_V <= track_4_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2598_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2598_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2598_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_6_hwPhi_V_read, calo_6_hwPhi_V_read_2_reg_4193, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2598_phi2_V <= calo_6_hwPhi_V_read_2_reg_4193;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2598_phi2_V <= calo_6_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2598_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2598_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2610_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2610_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2610_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2610_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_4_hwEta_V_rea, ap_port_reg_track_11_hwEta_V_re, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2610_eta1_V <= ap_port_reg_track_11_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2610_eta1_V <= track_4_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2610_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2610_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2610_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_7_hwEta_V_read, calo_7_hwEta_V_read_2_reg_4292, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2610_eta2_V <= calo_7_hwEta_V_read_2_reg_4292;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2610_eta2_V <= calo_7_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2610_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2610_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2610_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_4_hwPhi_V_rea, ap_port_reg_track_11_hwPhi_V_re, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2610_phi1_V <= ap_port_reg_track_11_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2610_phi1_V <= track_4_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2610_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2610_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2610_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_7_hwPhi_V_read, calo_7_hwPhi_V_read_2_reg_4182, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2610_phi2_V <= calo_7_hwPhi_V_read_2_reg_4182;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2610_phi2_V <= calo_7_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2610_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2610_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2622_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2622_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2622_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2622_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_4_hwEta_V_rea, ap_port_reg_track_11_hwEta_V_re, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2622_eta1_V <= ap_port_reg_track_11_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2622_eta1_V <= track_4_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2622_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2622_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2622_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_8_hwEta_V_read, calo_8_hwEta_V_read_2_reg_4281, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2622_eta2_V <= calo_8_hwEta_V_read_2_reg_4281;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2622_eta2_V <= calo_8_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2622_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2622_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2622_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_4_hwPhi_V_rea, ap_port_reg_track_11_hwPhi_V_re, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2622_phi1_V <= ap_port_reg_track_11_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2622_phi1_V <= track_4_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2622_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2622_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2622_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_8_hwPhi_V_read, calo_8_hwPhi_V_read_2_reg_4171, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2622_phi2_V <= calo_8_hwPhi_V_read_2_reg_4171;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2622_phi2_V <= calo_8_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2622_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2622_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2634_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2634_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2634_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2634_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_4_hwEta_V_rea, ap_port_reg_track_11_hwEta_V_re, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2634_eta1_V <= ap_port_reg_track_11_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2634_eta1_V <= track_4_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2634_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2634_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2634_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_9_hwEta_V_read, calo_9_hwEta_V_read_2_reg_4270, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2634_eta2_V <= calo_9_hwEta_V_read_2_reg_4270;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2634_eta2_V <= calo_9_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2634_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2634_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2634_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_4_hwPhi_V_rea, ap_port_reg_track_11_hwPhi_V_re, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2634_phi1_V <= ap_port_reg_track_11_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2634_phi1_V <= track_4_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2634_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2634_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2634_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_9_hwPhi_V_read, calo_9_hwPhi_V_read_2_reg_4160, ap_condition_42328, ap_condition_42332)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42332)) then 
                grp_dr2_int_cap_14_s_fu_2634_phi2_V <= calo_9_hwPhi_V_read_2_reg_4160;
            elsif ((ap_const_boolean_1 = ap_condition_42328)) then 
                grp_dr2_int_cap_14_s_fu_2634_phi2_V <= calo_9_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2634_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2634_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2646_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2646_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2646_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2646_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_5_hwEta_V_rea, ap_port_reg_track_12_hwEta_V_re, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2646_eta1_V <= ap_port_reg_track_12_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2646_eta1_V <= track_5_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2646_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2646_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2646_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_0_hwEta_V_read, calo_0_hwEta_V_read_2_reg_4369, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2646_eta2_V <= calo_0_hwEta_V_read_2_reg_4369;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2646_eta2_V <= calo_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2646_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2646_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2646_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_5_hwPhi_V_rea, ap_port_reg_track_12_hwPhi_V_re, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2646_phi1_V <= ap_port_reg_track_12_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2646_phi1_V <= track_5_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2646_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2646_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2646_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_0_hwPhi_V_read, calo_0_hwPhi_V_read_2_reg_4259, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2646_phi2_V <= calo_0_hwPhi_V_read_2_reg_4259;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2646_phi2_V <= calo_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2646_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2646_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2658_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2658_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2658_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2658_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_5_hwEta_V_rea, ap_port_reg_track_12_hwEta_V_re, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2658_eta1_V <= ap_port_reg_track_12_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2658_eta1_V <= track_5_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2658_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2658_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2658_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_1_hwEta_V_read, calo_1_hwEta_V_read_2_reg_4358, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2658_eta2_V <= calo_1_hwEta_V_read_2_reg_4358;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2658_eta2_V <= calo_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2658_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2658_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2658_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_5_hwPhi_V_rea, ap_port_reg_track_12_hwPhi_V_re, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2658_phi1_V <= ap_port_reg_track_12_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2658_phi1_V <= track_5_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2658_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2658_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2658_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_1_hwPhi_V_read, calo_1_hwPhi_V_read_2_reg_4248, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2658_phi2_V <= calo_1_hwPhi_V_read_2_reg_4248;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2658_phi2_V <= calo_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2658_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2658_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2670_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2670_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2670_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2670_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_5_hwEta_V_rea, ap_port_reg_track_12_hwEta_V_re, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2670_eta1_V <= ap_port_reg_track_12_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2670_eta1_V <= track_5_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2670_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2670_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2670_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_2_hwEta_V_read, calo_2_hwEta_V_read_2_reg_4347, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2670_eta2_V <= calo_2_hwEta_V_read_2_reg_4347;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2670_eta2_V <= calo_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2670_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2670_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2670_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_5_hwPhi_V_rea, ap_port_reg_track_12_hwPhi_V_re, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2670_phi1_V <= ap_port_reg_track_12_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2670_phi1_V <= track_5_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2670_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2670_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2670_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_2_hwPhi_V_read, calo_2_hwPhi_V_read_2_reg_4237, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2670_phi2_V <= calo_2_hwPhi_V_read_2_reg_4237;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2670_phi2_V <= calo_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2670_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2670_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2682_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2682_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2682_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2682_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_5_hwEta_V_rea, ap_port_reg_track_12_hwEta_V_re, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2682_eta1_V <= ap_port_reg_track_12_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2682_eta1_V <= track_5_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2682_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2682_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2682_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_3_hwEta_V_read, calo_3_hwEta_V_read_2_reg_4336, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2682_eta2_V <= calo_3_hwEta_V_read_2_reg_4336;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2682_eta2_V <= calo_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2682_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2682_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2682_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_5_hwPhi_V_rea, ap_port_reg_track_12_hwPhi_V_re, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2682_phi1_V <= ap_port_reg_track_12_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2682_phi1_V <= track_5_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2682_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2682_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2682_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_3_hwPhi_V_read, calo_3_hwPhi_V_read_2_reg_4226, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2682_phi2_V <= calo_3_hwPhi_V_read_2_reg_4226;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2682_phi2_V <= calo_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2682_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2682_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2694_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2694_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2694_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2694_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_5_hwEta_V_rea, ap_port_reg_track_12_hwEta_V_re, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2694_eta1_V <= ap_port_reg_track_12_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2694_eta1_V <= track_5_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2694_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2694_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2694_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_4_hwEta_V_read, calo_4_hwEta_V_read_2_reg_4325, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2694_eta2_V <= calo_4_hwEta_V_read_2_reg_4325;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2694_eta2_V <= calo_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2694_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2694_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2694_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_5_hwPhi_V_rea, ap_port_reg_track_12_hwPhi_V_re, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2694_phi1_V <= ap_port_reg_track_12_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2694_phi1_V <= track_5_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2694_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2694_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2694_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_4_hwPhi_V_read, calo_4_hwPhi_V_read_2_reg_4215, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2694_phi2_V <= calo_4_hwPhi_V_read_2_reg_4215;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2694_phi2_V <= calo_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2694_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2694_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2706_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2706_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2706_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2706_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_5_hwEta_V_rea, ap_port_reg_track_12_hwEta_V_re, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2706_eta1_V <= ap_port_reg_track_12_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2706_eta1_V <= track_5_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2706_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2706_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2706_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_5_hwEta_V_read, calo_5_hwEta_V_read_2_reg_4314, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2706_eta2_V <= calo_5_hwEta_V_read_2_reg_4314;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2706_eta2_V <= calo_5_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2706_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2706_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2706_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_5_hwPhi_V_rea, ap_port_reg_track_12_hwPhi_V_re, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2706_phi1_V <= ap_port_reg_track_12_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2706_phi1_V <= track_5_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2706_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2706_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2706_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_5_hwPhi_V_read, calo_5_hwPhi_V_read_2_reg_4204, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2706_phi2_V <= calo_5_hwPhi_V_read_2_reg_4204;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2706_phi2_V <= calo_5_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2706_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2706_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2718_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2718_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2718_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2718_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_5_hwEta_V_rea, ap_port_reg_track_12_hwEta_V_re, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2718_eta1_V <= ap_port_reg_track_12_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2718_eta1_V <= track_5_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2718_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2718_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2718_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_6_hwEta_V_read, calo_6_hwEta_V_read_2_reg_4303, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2718_eta2_V <= calo_6_hwEta_V_read_2_reg_4303;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2718_eta2_V <= calo_6_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2718_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2718_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2718_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_5_hwPhi_V_rea, ap_port_reg_track_12_hwPhi_V_re, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2718_phi1_V <= ap_port_reg_track_12_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2718_phi1_V <= track_5_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2718_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2718_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2718_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_6_hwPhi_V_read, calo_6_hwPhi_V_read_2_reg_4193, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2718_phi2_V <= calo_6_hwPhi_V_read_2_reg_4193;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2718_phi2_V <= calo_6_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2718_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2718_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2730_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2730_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2730_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2730_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_5_hwEta_V_rea, ap_port_reg_track_12_hwEta_V_re, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2730_eta1_V <= ap_port_reg_track_12_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2730_eta1_V <= track_5_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2730_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2730_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2730_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_7_hwEta_V_read, calo_7_hwEta_V_read_2_reg_4292, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2730_eta2_V <= calo_7_hwEta_V_read_2_reg_4292;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2730_eta2_V <= calo_7_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2730_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2730_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2730_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_5_hwPhi_V_rea, ap_port_reg_track_12_hwPhi_V_re, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2730_phi1_V <= ap_port_reg_track_12_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2730_phi1_V <= track_5_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2730_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2730_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2730_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_7_hwPhi_V_read, calo_7_hwPhi_V_read_2_reg_4182, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2730_phi2_V <= calo_7_hwPhi_V_read_2_reg_4182;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2730_phi2_V <= calo_7_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2730_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2730_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2742_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2742_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2742_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2742_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_5_hwEta_V_rea, ap_port_reg_track_12_hwEta_V_re, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2742_eta1_V <= ap_port_reg_track_12_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2742_eta1_V <= track_5_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2742_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2742_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2742_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_8_hwEta_V_read, calo_8_hwEta_V_read_2_reg_4281, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2742_eta2_V <= calo_8_hwEta_V_read_2_reg_4281;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2742_eta2_V <= calo_8_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2742_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2742_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2742_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_5_hwPhi_V_rea, ap_port_reg_track_12_hwPhi_V_re, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2742_phi1_V <= ap_port_reg_track_12_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2742_phi1_V <= track_5_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2742_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2742_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2742_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_8_hwPhi_V_read, calo_8_hwPhi_V_read_2_reg_4171, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2742_phi2_V <= calo_8_hwPhi_V_read_2_reg_4171;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2742_phi2_V <= calo_8_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2742_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2742_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2754_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2754_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2754_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2754_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_5_hwEta_V_rea, ap_port_reg_track_12_hwEta_V_re, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2754_eta1_V <= ap_port_reg_track_12_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2754_eta1_V <= track_5_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2754_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2754_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2754_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_9_hwEta_V_read, calo_9_hwEta_V_read_2_reg_4270, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2754_eta2_V <= calo_9_hwEta_V_read_2_reg_4270;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2754_eta2_V <= calo_9_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2754_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2754_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2754_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_5_hwPhi_V_rea, ap_port_reg_track_12_hwPhi_V_re, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2754_phi1_V <= ap_port_reg_track_12_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2754_phi1_V <= track_5_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2754_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2754_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2754_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_9_hwPhi_V_read, calo_9_hwPhi_V_read_2_reg_4160, ap_condition_42335, ap_condition_42339)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42339)) then 
                grp_dr2_int_cap_14_s_fu_2754_phi2_V <= calo_9_hwPhi_V_read_2_reg_4160;
            elsif ((ap_const_boolean_1 = ap_condition_42335)) then 
                grp_dr2_int_cap_14_s_fu_2754_phi2_V <= calo_9_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2754_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2754_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2766_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2766_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2766_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2766_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_6_hwEta_V_rea, ap_port_reg_track_13_hwEta_V_re, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2766_eta1_V <= ap_port_reg_track_13_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2766_eta1_V <= track_6_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2766_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2766_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2766_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_0_hwEta_V_read, calo_0_hwEta_V_read_2_reg_4369, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2766_eta2_V <= calo_0_hwEta_V_read_2_reg_4369;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2766_eta2_V <= calo_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2766_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2766_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2766_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_6_hwPhi_V_rea, ap_port_reg_track_13_hwPhi_V_re, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2766_phi1_V <= ap_port_reg_track_13_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2766_phi1_V <= track_6_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2766_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2766_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2766_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_0_hwPhi_V_read, calo_0_hwPhi_V_read_2_reg_4259, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2766_phi2_V <= calo_0_hwPhi_V_read_2_reg_4259;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2766_phi2_V <= calo_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2766_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2766_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2778_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2778_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2778_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2778_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_6_hwEta_V_rea, ap_port_reg_track_13_hwEta_V_re, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2778_eta1_V <= ap_port_reg_track_13_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2778_eta1_V <= track_6_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2778_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2778_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2778_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_1_hwEta_V_read, calo_1_hwEta_V_read_2_reg_4358, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2778_eta2_V <= calo_1_hwEta_V_read_2_reg_4358;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2778_eta2_V <= calo_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2778_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2778_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2778_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_6_hwPhi_V_rea, ap_port_reg_track_13_hwPhi_V_re, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2778_phi1_V <= ap_port_reg_track_13_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2778_phi1_V <= track_6_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2778_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2778_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2778_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_1_hwPhi_V_read, calo_1_hwPhi_V_read_2_reg_4248, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2778_phi2_V <= calo_1_hwPhi_V_read_2_reg_4248;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2778_phi2_V <= calo_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2778_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2778_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2790_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2790_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2790_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2790_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_6_hwEta_V_rea, ap_port_reg_track_13_hwEta_V_re, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2790_eta1_V <= ap_port_reg_track_13_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2790_eta1_V <= track_6_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2790_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2790_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2790_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_2_hwEta_V_read, calo_2_hwEta_V_read_2_reg_4347, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2790_eta2_V <= calo_2_hwEta_V_read_2_reg_4347;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2790_eta2_V <= calo_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2790_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2790_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2790_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_6_hwPhi_V_rea, ap_port_reg_track_13_hwPhi_V_re, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2790_phi1_V <= ap_port_reg_track_13_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2790_phi1_V <= track_6_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2790_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2790_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2790_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_2_hwPhi_V_read, calo_2_hwPhi_V_read_2_reg_4237, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2790_phi2_V <= calo_2_hwPhi_V_read_2_reg_4237;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2790_phi2_V <= calo_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2790_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2790_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2802_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2802_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2802_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2802_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_6_hwEta_V_rea, ap_port_reg_track_13_hwEta_V_re, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2802_eta1_V <= ap_port_reg_track_13_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2802_eta1_V <= track_6_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2802_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2802_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2802_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_3_hwEta_V_read, calo_3_hwEta_V_read_2_reg_4336, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2802_eta2_V <= calo_3_hwEta_V_read_2_reg_4336;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2802_eta2_V <= calo_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2802_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2802_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2802_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_6_hwPhi_V_rea, ap_port_reg_track_13_hwPhi_V_re, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2802_phi1_V <= ap_port_reg_track_13_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2802_phi1_V <= track_6_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2802_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2802_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2802_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_3_hwPhi_V_read, calo_3_hwPhi_V_read_2_reg_4226, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2802_phi2_V <= calo_3_hwPhi_V_read_2_reg_4226;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2802_phi2_V <= calo_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2802_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2802_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2814_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2814_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2814_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2814_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_6_hwEta_V_rea, ap_port_reg_track_13_hwEta_V_re, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2814_eta1_V <= ap_port_reg_track_13_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2814_eta1_V <= track_6_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2814_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2814_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2814_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_4_hwEta_V_read, calo_4_hwEta_V_read_2_reg_4325, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2814_eta2_V <= calo_4_hwEta_V_read_2_reg_4325;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2814_eta2_V <= calo_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2814_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2814_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2814_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_6_hwPhi_V_rea, ap_port_reg_track_13_hwPhi_V_re, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2814_phi1_V <= ap_port_reg_track_13_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2814_phi1_V <= track_6_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2814_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2814_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2814_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_4_hwPhi_V_read, calo_4_hwPhi_V_read_2_reg_4215, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2814_phi2_V <= calo_4_hwPhi_V_read_2_reg_4215;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2814_phi2_V <= calo_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2814_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2814_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2826_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2826_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2826_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2826_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_6_hwEta_V_rea, ap_port_reg_track_13_hwEta_V_re, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2826_eta1_V <= ap_port_reg_track_13_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2826_eta1_V <= track_6_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2826_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2826_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2826_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_5_hwEta_V_read, calo_5_hwEta_V_read_2_reg_4314, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2826_eta2_V <= calo_5_hwEta_V_read_2_reg_4314;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2826_eta2_V <= calo_5_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2826_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2826_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2826_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_6_hwPhi_V_rea, ap_port_reg_track_13_hwPhi_V_re, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2826_phi1_V <= ap_port_reg_track_13_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2826_phi1_V <= track_6_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2826_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2826_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2826_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_5_hwPhi_V_read, calo_5_hwPhi_V_read_2_reg_4204, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2826_phi2_V <= calo_5_hwPhi_V_read_2_reg_4204;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2826_phi2_V <= calo_5_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2826_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2826_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2838_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2838_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2838_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2838_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_6_hwEta_V_rea, ap_port_reg_track_13_hwEta_V_re, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2838_eta1_V <= ap_port_reg_track_13_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2838_eta1_V <= track_6_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2838_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2838_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2838_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_6_hwEta_V_read, calo_6_hwEta_V_read_2_reg_4303, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2838_eta2_V <= calo_6_hwEta_V_read_2_reg_4303;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2838_eta2_V <= calo_6_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2838_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2838_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2838_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_6_hwPhi_V_rea, ap_port_reg_track_13_hwPhi_V_re, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2838_phi1_V <= ap_port_reg_track_13_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2838_phi1_V <= track_6_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2838_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2838_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2838_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_6_hwPhi_V_read, calo_6_hwPhi_V_read_2_reg_4193, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2838_phi2_V <= calo_6_hwPhi_V_read_2_reg_4193;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2838_phi2_V <= calo_6_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2838_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2838_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2850_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2850_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2850_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2850_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_6_hwEta_V_rea, ap_port_reg_track_13_hwEta_V_re, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2850_eta1_V <= ap_port_reg_track_13_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2850_eta1_V <= track_6_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2850_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2850_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2850_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_7_hwEta_V_read, calo_7_hwEta_V_read_2_reg_4292, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2850_eta2_V <= calo_7_hwEta_V_read_2_reg_4292;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2850_eta2_V <= calo_7_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2850_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2850_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2850_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_6_hwPhi_V_rea, ap_port_reg_track_13_hwPhi_V_re, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2850_phi1_V <= ap_port_reg_track_13_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2850_phi1_V <= track_6_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2850_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2850_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2850_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_7_hwPhi_V_read, calo_7_hwPhi_V_read_2_reg_4182, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2850_phi2_V <= calo_7_hwPhi_V_read_2_reg_4182;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2850_phi2_V <= calo_7_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2850_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2850_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2862_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2862_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2862_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2862_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_6_hwEta_V_rea, ap_port_reg_track_13_hwEta_V_re, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2862_eta1_V <= ap_port_reg_track_13_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2862_eta1_V <= track_6_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2862_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2862_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2862_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_8_hwEta_V_read, calo_8_hwEta_V_read_2_reg_4281, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2862_eta2_V <= calo_8_hwEta_V_read_2_reg_4281;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2862_eta2_V <= calo_8_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2862_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2862_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2862_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_6_hwPhi_V_rea, ap_port_reg_track_13_hwPhi_V_re, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2862_phi1_V <= ap_port_reg_track_13_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2862_phi1_V <= track_6_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2862_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2862_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2862_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_8_hwPhi_V_read, calo_8_hwPhi_V_read_2_reg_4171, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2862_phi2_V <= calo_8_hwPhi_V_read_2_reg_4171;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2862_phi2_V <= calo_8_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2862_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2862_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2874_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2874_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2874_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2874_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_6_hwEta_V_rea, ap_port_reg_track_13_hwEta_V_re, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2874_eta1_V <= ap_port_reg_track_13_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2874_eta1_V <= track_6_hwEta_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2874_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2874_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2874_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_9_hwEta_V_read, calo_9_hwEta_V_read_2_reg_4270, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2874_eta2_V <= calo_9_hwEta_V_read_2_reg_4270;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2874_eta2_V <= calo_9_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2874_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2874_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2874_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, track_6_hwPhi_V_rea, ap_port_reg_track_13_hwPhi_V_re, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2874_phi1_V <= ap_port_reg_track_13_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2874_phi1_V <= track_6_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_14_s_fu_2874_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2874_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2874_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, calo_9_hwPhi_V_read, calo_9_hwPhi_V_read_2_reg_4160, ap_condition_42342, ap_condition_42346)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_42346)) then 
                grp_dr2_int_cap_14_s_fu_2874_phi2_V <= calo_9_hwPhi_V_read_2_reg_4160;
            elsif ((ap_const_boolean_1 = ap_condition_42342)) then 
                grp_dr2_int_cap_14_s_fu_2874_phi2_V <= calo_9_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2874_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2874_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;

    isMu_0_read_2_read_fu_170_p2 <= (0=>isMu_0_read, others=>'-');
    isMu_10_read_2_read_fu_398_p2 <= (0=>ap_port_reg_isMu_10_read, others=>'-');
    isMu_11_read_2_read_fu_392_p2 <= (0=>ap_port_reg_isMu_11_read, others=>'-');
    isMu_12_read61_read_fu_386_p2 <= (0=>ap_port_reg_isMu_12_read, others=>'-');
    isMu_13_read_2_read_fu_380_p2 <= (0=>ap_port_reg_isMu_13_read, others=>'-');
    isMu_1_read_2_read_fu_164_p2 <= (0=>isMu_1_read, others=>'-');
    isMu_2_read51_read_fu_158_p2 <= (0=>isMu_2_read, others=>'-');
    isMu_3_read_2_read_fu_152_p2 <= (0=>isMu_3_read, others=>'-');
    isMu_4_read_2_read_fu_146_p2 <= (0=>isMu_4_read, others=>'-');
    isMu_5_read_2_read_fu_140_p2 <= (0=>isMu_5_read, others=>'-');
    isMu_6_read_2_read_fu_134_p2 <= (0=>isMu_6_read, others=>'-');
    isMu_7_read_2_read_fu_416_p2 <= (0=>ap_port_reg_isMu_7_read, others=>'-');
    isMu_8_read_2_read_fu_410_p2 <= (0=>ap_port_reg_isMu_8_read, others=>'-');
    isMu_9_read_2_read_fu_404_p2 <= (0=>ap_port_reg_isMu_9_read, others=>'-');
end behav;
