// Seed: 2145044436
module module_0 (
    output tri0  id_0,
    input  uwire id_1,
    output tri   id_2,
    output wor   id_3
);
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1,
    input wand id_2,
    input tri1 id_3,
    input supply0 id_4,
    output wor id_5,
    output tri id_6,
    input wand id_7,
    inout uwire id_8,
    input uwire id_9,
    output supply1 id_10 id_44,
    input wor id_11,
    output supply0 id_12,
    input supply0 id_13,
    input wor id_14,
    output uwire id_15,
    input supply1 id_16,
    input tri id_17,
    output wor id_18,
    input tri0 id_19,
    output supply1 id_20,
    output wor id_21,
    input wor id_22,
    output supply1 id_23,
    output wire id_24,
    output tri1 id_25,
    output uwire id_26,
    input supply1 id_27,
    input wor id_28,
    input tri id_29,
    input tri0 id_30,
    output uwire id_31,
    output wor id_32,
    output uwire id_33,
    input wire id_34,
    output tri id_35,
    input supply1 id_36,
    output supply0 id_37,
    output tri1 id_38,
    input supply1 id_39,
    output tri1 id_40,
    input uwire id_41,
    input supply1 id_42
);
  assign id_37 = id_28;
  int  id_45;
  wire id_46;
  module_0(
      id_44, id_0, id_20, id_12
  ); id_47(
      .id_0(1),
      .id_1(1),
      .id_2(1 == 1),
      .id_3(1),
      .id_4(id_10),
      .id_5(1),
      .id_6(id_35),
      .id_7((1)),
      .id_8(1),
      .id_9(1'b0),
      .id_10(1'b0)
  );
endmodule
