[TEST 0 - 46.json]
	MEM WRITE: cce2 / (52450) => 46 / (70)
	MEM WRITE: cce3 / (52451) => e3 / (227)
	MEM WRITE: cce4 / (52452) => ed / (237)
	MEM WRITE: e3 / (227) => 85 / (133)
	MEM READ: cce2 / (52450) => 46 / (70)
[OP START 52450 -> 0x46 -> lsr]
	REGS:
		PC: 52450 (cce2)
		SP: 251 (fb)
		A:  140 (8c)
		X:  32 (20)
		Y:  175 (af)
		P:  35 (23)
		|C|Z|I|D|B|X|V|N|
		|1|1|0|0|0|1|0|0|
	ADDRESSING MODE: ZERO_PAGE
	MEM READ: cce3 / (52451) => e3 / (227)
	MEM READ: e3 / (227) => 85 / (133)
	MEM WRITE: e3 / (227) => 42 / (66)
[OP END @ 52451]
Done..
