Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 05:48:29 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/splin_pf/NonUniformILP/splin_pf_NonUniformILP_19_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 SharedReg78_instance/s6_reg_c/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SharedReg52_instance/Y_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.179ns (5.620%)  route 3.006ns (94.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.952ns = ( 6.952 - 4.000 ) 
    Source Clock Delay      (SCD):    3.545ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.187ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.952ns
    Common Clock Delay      (CCD):    1.707ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.608ns (routing 1.167ns, distribution 1.441ns)
  Clock Net Delay (Destination): 2.305ns (routing 1.060ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=10618, routed)       2.608     3.545    SharedReg78_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X123Y238       FDCE                                         r  SharedReg78_instance/s6_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y238       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.626 r  SharedReg78_instance/s6_reg_c/Q
                         net (fo=246, routed)         2.958     6.584    SharedReg52_instance/s6_reg_c
    SLR Crossing[0->1]   
    SLICE_X125Y401       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     6.682 r  SharedReg52_instance/s6_reg_gate__6/O
                         net (fo=1, routed)           0.048     6.730    SharedReg52_instance/s6_reg_gate__6_n_0
    SLICE_X125Y401       FDCE                                         r  SharedReg52_instance/Y_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=10618, routed)       2.305     6.952    SharedReg52_instance/clk_IBUF_BUFG
    SLICE_X125Y401       FDCE                                         r  SharedReg52_instance/Y_reg[26]/C
                         clock pessimism              0.398     7.349    
                         inter-SLR compensation      -0.187     7.163    
                         clock uncertainty           -0.035     7.127    
    SLICE_X125Y401       FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.025     7.152    SharedReg52_instance/Y_reg[26]
  -------------------------------------------------------------------
                         required time                          7.152    
                         arrival time                          -6.730    
  -------------------------------------------------------------------
                         slack                                  0.422    




