// Seed: 3622200844
module module_0 (
    output tri id_0,
    input wor id_1,
    output tri1 id_2,
    input tri id_3,
    output wand id_4,
    input supply1 id_5,
    input wand id_6,
    input wire id_7,
    input supply1 id_8,
    input supply0 id_9,
    input supply1 id_10,
    input wand id_11,
    input supply1 id_12,
    output supply0 id_13,
    output wor id_14,
    input wire id_15,
    input wand id_16,
    input tri id_17
);
  assign id_0 = 1;
  always @(posedge id_1) #1;
endmodule
module module_1 (
    input  uwire id_0,
    input  uwire id_1,
    input  tri   id_2,
    output tri   id_3,
    output tri1  id_4,
    input  uwire id_5,
    output tri0  id_6
);
  wire id_8;
  module_0(
      id_6,
      id_5,
      id_4,
      id_0,
      id_6,
      id_1,
      id_5,
      id_5,
      id_0,
      id_0,
      id_0,
      id_5,
      id_5,
      id_3,
      id_3,
      id_2,
      id_0,
      id_2
  );
endmodule
