// Seed: 214728836
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    input supply1 id_2,
    input uwire id_3,
    output tri0 id_4
    , id_11,
    input supply1 id_5,
    output tri0 id_6,
    input supply1 id_7,
    input supply1 id_8,
    output supply1 id_9
);
  wire id_12;
  assign module_1.id_19 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output wand id_3,
    output tri0 id_4,
    output tri1 id_5,
    output wire id_6,
    output supply1 id_7
    , id_29, id_30,
    input tri0 id_8,
    input wand id_9,
    output wire id_10,
    input tri id_11,
    input supply0 id_12,
    input wor id_13,
    output supply0 id_14,
    output wand id_15,
    input supply1 id_16,
    input supply1 id_17,
    input wor id_18,
    input tri id_19,
    output uwire id_20,
    input wand id_21,
    input tri id_22,
    output supply0 id_23,
    input tri1 id_24
    , id_31,
    output uwire id_25,
    input tri1 id_26,
    input tri0 id_27
);
  wire id_32;
  nor primCall (
      id_14, id_22, id_9, id_32, id_19, id_16, id_29, id_18, id_1, id_13, id_17, id_31, id_24
  );
  module_0 modCall_1 (
      id_4,
      id_27,
      id_27,
      id_16,
      id_3,
      id_9,
      id_20,
      id_19,
      id_12,
      id_14
  );
endmodule
