
*** Running vivado
    with args -log design_1_conv1_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_conv1_0_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_conv1_0_1.tcl -notrace
Command: synth_design -top design_1_conv1_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5700 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 459.453 ; gain = 104.652
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_conv1_0_1' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ip/design_1_conv1_0_1/synth/design_1_conv1_0_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'conv1' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1.v:12]
	Parameter ap_ST_fsm_state1 bound to: 28'b0000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 28'b0000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 28'b0000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 28'b0000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 28'b0000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 28'b0000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 28'b0000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 28'b0000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 28'b0000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 28'b0000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 28'b0000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 28'b0000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 28'b0000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 28'b0000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 28'b0000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 28'b0000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 28'b0000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 28'b0000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 28'b0000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 28'b0000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 28'b0000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 28'b0000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 28'b0000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 28'b0000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 28'b0001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 28'b0010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 28'b0100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 28'b1000000000000000000000000000 
	Parameter C_S_AXI_CTL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_INPUT_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_INPUT_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_INPUT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_INPUT_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_INPUT_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_INPUT_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_INPUT_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_INPUT_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_INPUT_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_INPUT_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_INPUT_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WEIGHT_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_WEIGHT_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WEIGHT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WEIGHT_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_WEIGHT_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_WEIGHT_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_WEIGHT_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_WEIGHT_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_WEIGHT_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WEIGHT_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WEIGHT_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_BIAS_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BIAS_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_BIAS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_BIAS_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BIAS_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BIAS_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BIAS_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BIAS_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BIAS_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_BIAS_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_BIAS_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_OUTPUT_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_OUTPUT_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_OUTPUT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_OUTPUT_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_OUTPUT_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_OUTPUT_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_OUTPUT_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_OUTPUT_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_OUTPUT_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_OUTPUT_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_OUTPUT_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_CTL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_DATA_INPUT_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_DATA_WEIGHT_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_DATA_BIAS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_DATA_OUTPUT_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1.v:505]
INFO: [Synth 8-6157] synthesizing module 'conv1_CTL_s_axi' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_CTL_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_AP_RETURN_0 bound to: 7'b0010000 
	Parameter ADDR_INPUT_R_DATA_0 bound to: 7'b0011000 
	Parameter ADDR_INPUT_R_CTRL bound to: 7'b0011100 
	Parameter ADDR_WEIGHTS_DATA_0 bound to: 7'b0100000 
	Parameter ADDR_WEIGHTS_CTRL bound to: 7'b0100100 
	Parameter ADDR_WEIGHTS_3_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_WEIGHTS_3_CTRL bound to: 7'b0101100 
	Parameter ADDR_WEIGHTS_5_DATA_0 bound to: 7'b0110000 
	Parameter ADDR_WEIGHTS_5_CTRL bound to: 7'b0110100 
	Parameter ADDR_WEIGHTS_6_DATA_0 bound to: 7'b0111000 
	Parameter ADDR_WEIGHTS_6_CTRL bound to: 7'b0111100 
	Parameter ADDR_BIAS_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_BIAS_CTRL bound to: 7'b1000100 
	Parameter ADDR_BIAS_3_DATA_0 bound to: 7'b1001000 
	Parameter ADDR_BIAS_3_CTRL bound to: 7'b1001100 
	Parameter ADDR_BIAS_5_DATA_0 bound to: 7'b1010000 
	Parameter ADDR_BIAS_5_CTRL bound to: 7'b1010100 
	Parameter ADDR_BIAS_6_DATA_0 bound to: 7'b1011000 
	Parameter ADDR_BIAS_6_CTRL bound to: 7'b1011100 
	Parameter ADDR_OUTPUT_R_DATA_0 bound to: 7'b1100000 
	Parameter ADDR_OUTPUT_R_CTRL bound to: 7'b1100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_CTL_s_axi.v:264]
INFO: [Synth 8-6155] done synthesizing module 'conv1_CTL_s_axi' (1#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_CTL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_INPUT_m_axi' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_INPUT_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_INPUT_m_axi_throttl' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_INPUT_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_INPUT_m_axi_throttl' (2#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_INPUT_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_INPUT_m_axi_write' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_INPUT_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_INPUT_m_axi_fifo' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_INPUT_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_INPUT_m_axi_fifo' (3#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_INPUT_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_INPUT_m_axi_reg_slice' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_INPUT_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_INPUT_m_axi_reg_slice' (4#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_INPUT_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_INPUT_m_axi_fifo__parameterized0' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_INPUT_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_INPUT_m_axi_fifo__parameterized0' (4#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_INPUT_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_INPUT_m_axi_buffer' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_INPUT_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_INPUT_m_axi_buffer' (5#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_INPUT_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_INPUT_m_axi_fifo__parameterized1' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_INPUT_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_INPUT_m_axi_fifo__parameterized1' (5#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_INPUT_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_INPUT_m_axi_fifo__parameterized2' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_INPUT_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_INPUT_m_axi_fifo__parameterized2' (5#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_INPUT_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_INPUT_m_axi.v:2064]
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_INPUT_m_axi_write' (6#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_INPUT_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_INPUT_m_axi_read' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_INPUT_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_INPUT_m_axi_buffer__parameterized0' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_INPUT_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_INPUT_m_axi_buffer__parameterized0' (6#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_INPUT_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_INPUT_m_axi_reg_slice__parameterized0' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_INPUT_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_INPUT_m_axi_reg_slice__parameterized0' (6#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_INPUT_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_INPUT_m_axi.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_INPUT_m_axi_read' (7#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_INPUT_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_INPUT_m_axi' (8#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_INPUT_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_WEIGHT_m_axi' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_WEIGHT_m_axi_throttl' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_WEIGHT_m_axi_throttl' (9#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_WEIGHT_m_axi_write' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_WEIGHT_m_axi_fifo' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_WEIGHT_m_axi_fifo' (10#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_WEIGHT_m_axi_reg_slice' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_WEIGHT_m_axi_reg_slice' (11#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_WEIGHT_m_axi_fifo__parameterized0' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_WEIGHT_m_axi_fifo__parameterized0' (11#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_WEIGHT_m_axi_buffer' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_WEIGHT_m_axi_buffer' (12#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_WEIGHT_m_axi_fifo__parameterized1' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_WEIGHT_m_axi_fifo__parameterized1' (12#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_WEIGHT_m_axi_fifo__parameterized2' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_WEIGHT_m_axi_fifo__parameterized2' (12#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:2064]
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_WEIGHT_m_axi_write' (13#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_WEIGHT_m_axi_read' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_WEIGHT_m_axi_buffer__parameterized0' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_WEIGHT_m_axi_buffer__parameterized0' (13#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_WEIGHT_m_axi_reg_slice__parameterized0' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_WEIGHT_m_axi_reg_slice__parameterized0' (13#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_WEIGHT_m_axi_read' (14#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_WEIGHT_m_axi' (15#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_BIAS_m_axi' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_BIAS_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_BIAS_m_axi_throttl' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_BIAS_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_BIAS_m_axi_throttl' (16#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_BIAS_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_BIAS_m_axi_write' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_BIAS_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_BIAS_m_axi_fifo' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_BIAS_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_BIAS_m_axi_fifo' (17#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_BIAS_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_BIAS_m_axi_reg_slice' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_BIAS_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_BIAS_m_axi_reg_slice' (18#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_BIAS_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_BIAS_m_axi_fifo__parameterized0' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_BIAS_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_BIAS_m_axi_fifo__parameterized0' (18#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_BIAS_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_BIAS_m_axi_buffer' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_BIAS_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_BIAS_m_axi_buffer' (19#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_BIAS_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_BIAS_m_axi_fifo__parameterized1' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_BIAS_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_BIAS_m_axi_fifo__parameterized1' (19#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_BIAS_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_BIAS_m_axi_fifo__parameterized2' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_BIAS_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_BIAS_m_axi_fifo__parameterized2' (19#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_BIAS_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_BIAS_m_axi.v:2064]
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_BIAS_m_axi_write' (20#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_BIAS_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_BIAS_m_axi_read' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_BIAS_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_BIAS_m_axi_buffer__parameterized0' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_BIAS_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_BIAS_m_axi_buffer__parameterized0' (20#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_BIAS_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_BIAS_m_axi_reg_slice__parameterized0' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_BIAS_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_BIAS_m_axi_reg_slice__parameterized0' (20#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_BIAS_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_BIAS_m_axi.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_BIAS_m_axi_read' (21#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_BIAS_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_BIAS_m_axi' (22#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_BIAS_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_OUTPUT_m_axi' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_OUTPUT_m_axi_throttl' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_OUTPUT_m_axi_throttl' (23#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_OUTPUT_m_axi_write' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_OUTPUT_m_axi_fifo' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_OUTPUT_m_axi_fifo' (24#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_OUTPUT_m_axi_reg_slice' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_OUTPUT_m_axi_reg_slice' (25#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_OUTPUT_m_axi_fifo__parameterized0' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_OUTPUT_m_axi_fifo__parameterized0' (25#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_OUTPUT_m_axi_buffer' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_OUTPUT_m_axi_buffer' (26#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_OUTPUT_m_axi_fifo__parameterized1' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_OUTPUT_m_axi_fifo__parameterized1' (26#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_OUTPUT_m_axi_fifo__parameterized2' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_OUTPUT_m_axi_fifo__parameterized2' (26#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:2064]
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_OUTPUT_m_axi_write' (27#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_OUTPUT_m_axi_read' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_OUTPUT_m_axi_buffer__parameterized0' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_OUTPUT_m_axi_buffer__parameterized0' (27#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'conv1_DATA_OUTPUT_m_axi_reg_slice__parameterized0' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_OUTPUT_m_axi_reg_slice__parameterized0' (27#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_OUTPUT_m_axi_read' (28#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'conv1_DATA_OUTPUT_m_axi' (29#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv1_input_oc_0' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_input_oc_0.v:58]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_input_oc_0_ram' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_input_oc_0.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_input_oc_0.v:25]
INFO: [Synth 8-6155] done synthesizing module 'conv1_input_oc_0_ram' (30#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_input_oc_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv1_input_oc_0' (31#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_input_oc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'conv1_weights_oc_0' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_weights_oc_0.v:58]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 150 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_weights_oc_0_ram' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_weights_oc_0.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 150 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_weights_oc_0.v:25]
INFO: [Synth 8-6155] done synthesizing module 'conv1_weights_oc_0_ram' (32#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_weights_oc_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv1_weights_oc_0' (33#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_weights_oc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'conv1_weights_3_oc' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_weights_3_oc.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2400 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_weights_3_oc_ram' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_weights_3_oc.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 2400 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_weights_3_oc.v:22]
INFO: [Synth 8-6155] done synthesizing module 'conv1_weights_3_oc_ram' (34#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_weights_3_oc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv1_weights_3_oc' (35#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_weights_3_oc.v:46]
INFO: [Synth 8-6157] synthesizing module 'conv1_weights_5_oc' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_weights_5_oc.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 48000 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_weights_5_oc_ram' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_weights_5_oc.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 16 - type: integer 
	Parameter MEM_SIZE bound to: 48000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_weights_5_oc.v:22]
INFO: [Synth 8-6155] done synthesizing module 'conv1_weights_5_oc_ram' (36#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_weights_5_oc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv1_weights_5_oc' (37#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_weights_5_oc.v:46]
INFO: [Synth 8-6157] synthesizing module 'conv1_bias_oc' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_bias_oc.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_bias_oc_ram' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_bias_oc.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_bias_oc.v:22]
INFO: [Synth 8-6155] done synthesizing module 'conv1_bias_oc_ram' (38#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_bias_oc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv1_bias_oc' (39#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_bias_oc.v:46]
INFO: [Synth 8-6157] synthesizing module 'conv1_bias_3_oc' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_bias_3_oc.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_bias_3_oc_ram' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_bias_3_oc.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_bias_3_oc.v:22]
INFO: [Synth 8-6155] done synthesizing module 'conv1_bias_3_oc_ram' (40#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_bias_3_oc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv1_bias_3_oc' (41#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_bias_3_oc.v:46]
INFO: [Synth 8-6157] synthesizing module 'conv1_bias_5_oc' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_bias_5_oc.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 120 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_bias_5_oc_ram' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_bias_5_oc.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 120 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_bias_5_oc.v:22]
INFO: [Synth 8-6155] done synthesizing module 'conv1_bias_5_oc_ram' (42#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_bias_5_oc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv1_bias_5_oc' (43#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_bias_5_oc.v:46]
INFO: [Synth 8-6157] synthesizing module 'conv1_output1_oc' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_output1_oc.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4704 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_output1_oc_ram' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_output1_oc.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 4704 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_output1_oc.v:22]
INFO: [Synth 8-6155] done synthesizing module 'conv1_output1_oc_ram' (44#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_output1_oc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv1_output1_oc' (45#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_output1_oc.v:46]
INFO: [Synth 8-6157] synthesizing module 'conv1_output2_oc' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_output2_oc.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1176 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_output2_oc_ram' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_output2_oc.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1176 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_output2_oc.v:22]
INFO: [Synth 8-6155] done synthesizing module 'conv1_output2_oc_ram' (46#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_output2_oc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv1_output2_oc' (47#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_output2_oc.v:46]
INFO: [Synth 8-6157] synthesizing module 'conv1_output3_oc' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_output3_oc.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1600 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_output3_oc_ram' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_output3_oc.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1600 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_output3_oc.v:22]
INFO: [Synth 8-6155] done synthesizing module 'conv1_output3_oc_ram' (48#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_output3_oc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv1_output3_oc' (49#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_output3_oc.v:46]
INFO: [Synth 8-6157] synthesizing module 'conv1_output4_oc' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_output4_oc.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 400 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_output4_oc_ram' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_output4_oc.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 400 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_output4_oc.v:22]
INFO: [Synth 8-6155] done synthesizing module 'conv1_output4_oc_ram' (50#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_output4_oc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv1_output4_oc' (51#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_output4_oc.v:46]
INFO: [Synth 8-6157] synthesizing module 'conv1_output6_oc' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_output6_oc.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_output6_oc_ram' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_output6_oc.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_output6_oc.v:22]
INFO: [Synth 8-6155] done synthesizing module 'conv1_output6_oc_ram' (52#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_output6_oc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv1_output6_oc' (53#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_output6_oc.v:46]
INFO: [Synth 8-6157] synthesizing module 'convulution1' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state140 bound to: 15'b100000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:95]
INFO: [Synth 8-6157] synthesizing module 'conv1_fadd_32ns_3bkb' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_fadd_32ns_3bkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv1_ap_fadd_3_full_dsp_32' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/ip/conv1_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/ip/conv1_ap_fadd_3_full_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'conv1_ap_fadd_3_full_dsp_32' (71#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/ip/conv1_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'conv1_fadd_32ns_3bkb' (72#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_fadd_32ns_3bkb.v:11]
INFO: [Synth 8-6157] synthesizing module 'conv1_fmul_32ns_3cud' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_fmul_32ns_3cud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv1_ap_fmul_2_max_dsp_32' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/ip/conv1_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/ip/conv1_ap_fmul_2_max_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'conv1_ap_fmul_2_max_dsp_32' (80#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/ip/conv1_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'conv1_fmul_32ns_3cud' (81#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_fmul_32ns_3cud.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:2375]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:2381]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:2619]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:2623]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:2627]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:2631]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:2635]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:2639]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:2643]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:2647]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:2661]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:2667]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:2673]
INFO: [Synth 8-6155] done synthesizing module 'convulution1' (82#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:10]
INFO: [Synth 8-6157] synthesizing module 'convolution_3' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convolution_3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_state17 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_state18 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_state19 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_state20 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_state21 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_state22 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_state23 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state24 bound to: 16'b1000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convolution_3.v:78]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convolution_3.v:857]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convolution_3.v:879]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convolution_3.v:883]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convolution_3.v:889]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convolution_3.v:903]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convolution_3.v:937]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convolution_3.v:941]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convolution_3.v:957]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convolution_3.v:999]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convolution_3.v:1023]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convolution_3.v:1029]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convolution_3.v:1035]
INFO: [Synth 8-6155] done synthesizing module 'convolution_3' (83#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convolution_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'convolution_5' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convolution_5.v:10]
	Parameter ap_ST_fsm_state1 bound to: 23'b00000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 23'b00000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 23'b00000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 23'b00000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 23'b00000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 23'b00000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 23'b00000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 23'b00000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 23'b00000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 23'b00000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 23'b00000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 23'b00000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 23'b00000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 23'b00000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 23'b00000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 23'b00000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 23'b00000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 23'b00000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 23'b00001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 23'b00010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 23'b00100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 23'b01000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 23'b10000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convolution_5.v:85]
INFO: [Synth 8-6155] done synthesizing module 'convolution_5' (84#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convolution_5.v:10]
INFO: [Synth 8-6157] synthesizing module 'fc_6' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/fc_6.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1 - type: integer 
	Parameter ap_ST_fsm_state2 bound to: 2 - type: integer 
	Parameter ap_ST_fsm_state3 bound to: 4 - type: integer 
	Parameter ap_ST_fsm_state4 bound to: 8 - type: integer 
	Parameter ap_ST_fsm_state5 bound to: 16 - type: integer 
	Parameter ap_ST_fsm_state6 bound to: 32 - type: integer 
	Parameter ap_ST_fsm_state7 bound to: 64 - type: integer 
	Parameter ap_ST_fsm_state8 bound to: 128 - type: integer 
	Parameter ap_ST_fsm_state9 bound to: 256 - type: integer 
	Parameter ap_ST_fsm_state10 bound to: 512 - type: integer 
	Parameter ap_ST_fsm_state11 bound to: 1024 - type: integer 
	Parameter ap_ST_fsm_state12 bound to: 2048 - type: integer 
	Parameter ap_ST_fsm_state13 bound to: 4096 - type: integer 
	Parameter ap_ST_fsm_state14 bound to: 8192 - type: integer 
	Parameter ap_ST_fsm_state15 bound to: 16384 - type: integer 
	Parameter ap_ST_fsm_state16 bound to: 32768 - type: integer 
	Parameter ap_ST_fsm_state17 bound to: 65536 - type: integer 
	Parameter ap_ST_fsm_state18 bound to: 131072 - type: integer 
	Parameter ap_ST_fsm_state19 bound to: 262144 - type: integer 
	Parameter ap_ST_fsm_state20 bound to: 524288 - type: integer 
	Parameter ap_ST_fsm_state21 bound to: 1048576 - type: integer 
	Parameter ap_ST_fsm_state22 bound to: 2097152 - type: integer 
	Parameter ap_ST_fsm_state23 bound to: 4194304 - type: integer 
	Parameter ap_ST_fsm_state24 bound to: 8388608 - type: integer 
	Parameter ap_ST_fsm_state25 bound to: 16777216 - type: integer 
	Parameter ap_ST_fsm_state26 bound to: 33554432 - type: integer 
	Parameter ap_ST_fsm_state27 bound to: 67108864 - type: integer 
	Parameter ap_ST_fsm_state28 bound to: 134217728 - type: integer 
	Parameter ap_ST_fsm_state29 bound to: 268435456 - type: integer 
	Parameter ap_ST_fsm_state30 bound to: 536870912 - type: integer 
	Parameter ap_ST_fsm_state31 bound to: 1073741824 - type: integer 
	Parameter ap_ST_fsm_state32 bound to: -2147483648 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/fc_6.v:268]
INFO: [Synth 8-6155] done synthesizing module 'fc_6' (85#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/fc_6.v:10]
INFO: [Synth 8-6157] synthesizing module 'maxpool_2' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/maxpool_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state7 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state8 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/maxpool_2.v:56]
INFO: [Synth 8-6157] synthesizing module 'conv1_fcmp_32ns_3dEe' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_fcmp_32ns_3dEe.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'conv1_ap_fcmp_0_no_dsp_32' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/ip/conv1_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/ip/conv1_ap_fcmp_0_no_dsp_32.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'conv1_ap_fcmp_0_no_dsp_32' (89#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/ip/conv1_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'conv1_fcmp_32ns_3dEe' (90#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_fcmp_32ns_3dEe.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/maxpool_2.v:442]
INFO: [Synth 8-6155] done synthesizing module 'maxpool_2' (91#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/maxpool_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'maxpool_4' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/maxpool_4.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state7 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state8 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/maxpool_4.v:56]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/maxpool_4.v:436]
INFO: [Synth 8-6155] done synthesizing module 'maxpool_4' (92#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/maxpool_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'store_weights_5' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/store_weights_5.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_state2 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state3 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_state9 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_state10 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state11 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_state12 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_state13 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/store_weights_5.v:148]
INFO: [Synth 8-6155] done synthesizing module 'store_weights_5' (93#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/store_weights_5.v:10]
INFO: [Synth 8-6157] synthesizing module 'store_weights_3' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/store_weights_3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_state2 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state3 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_state9 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_state10 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state11 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_state12 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_state13 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/store_weights_3.v:148]
INFO: [Synth 8-6155] done synthesizing module 'store_weights_3' (94#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/store_weights_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_1' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/relu_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/relu_1.v:50]
INFO: [Synth 8-6155] done synthesizing module 'relu_1' (95#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/relu_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_3' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/relu_3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/relu_3.v:50]
INFO: [Synth 8-6155] done synthesizing module 'relu_3' (96#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/relu_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_4' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/relu_4.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/relu_4.v:50]
INFO: [Synth 8-6155] done synthesizing module 'relu_4' (97#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/relu_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_2' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/relu_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/relu_2.v:50]
INFO: [Synth 8-6155] done synthesizing module 'relu_2' (98#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/relu_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'store_weights' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/store_weights.v:10]
	Parameter ap_ST_fsm_state1 bound to: 12'b000000000001 
	Parameter ap_ST_fsm_state2 bound to: 12'b000000000010 
	Parameter ap_ST_fsm_state3 bound to: 12'b000000000100 
	Parameter ap_ST_fsm_state4 bound to: 12'b000000001000 
	Parameter ap_ST_fsm_state5 bound to: 12'b000000010000 
	Parameter ap_ST_fsm_state6 bound to: 12'b000000100000 
	Parameter ap_ST_fsm_state7 bound to: 12'b000001000000 
	Parameter ap_ST_fsm_state8 bound to: 12'b000010000000 
	Parameter ap_ST_fsm_state9 bound to: 12'b000100000000 
	Parameter ap_ST_fsm_state10 bound to: 12'b001000000000 
	Parameter ap_ST_fsm_state11 bound to: 12'b010000000000 
	Parameter ap_ST_fsm_state12 bound to: 12'b100000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/store_weights.v:147]
INFO: [Synth 8-6155] done synthesizing module 'store_weights' (99#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/store_weights.v:10]
INFO: [Synth 8-6157] synthesizing module 'store_input' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/store_input.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/store_input.v:146]
INFO: [Synth 8-6155] done synthesizing module 'store_input' (100#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/store_input.v:10]
INFO: [Synth 8-6157] synthesizing module 'store_bias_5' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/store_bias_5.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/store_bias_5.v:144]
INFO: [Synth 8-6155] done synthesizing module 'store_bias_5' (101#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/store_bias_5.v:10]
INFO: [Synth 8-6157] synthesizing module 'store_bias_3' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/store_bias_3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/store_bias_3.v:144]
INFO: [Synth 8-6155] done synthesizing module 'store_bias_3' (102#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/store_bias_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'store_output' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/store_output.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state7 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state8 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/store_output.v:141]
INFO: [Synth 8-6155] done synthesizing module 'store_output' (103#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/store_output.v:10]
INFO: [Synth 8-6157] synthesizing module 'store_bias' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/store_bias.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/store_bias.v:144]
INFO: [Synth 8-6155] done synthesizing module 'store_bias' (104#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/store_bias.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv1' (105#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_conv1_0_1' (106#1) [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ip/design_1_conv1_0_1/synth/design_1_conv1_0_1.v:61]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized3 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized2 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized73 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized73 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized73 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized73 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized73 has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_operation_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_operation_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_operation_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_operation_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_operation_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_operation_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_operation_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port m_axis_result_tready
WARNING: [Synth 8-3331] design store_bias has unconnected port m_axi_bias_AWREADY
WARNING: [Synth 8-3331] design store_bias has unconnected port m_axi_bias_WREADY
WARNING: [Synth 8-3331] design store_bias has unconnected port m_axi_bias_RLAST
WARNING: [Synth 8-3331] design store_bias has unconnected port m_axi_bias_RID[0]
WARNING: [Synth 8-3331] design store_bias has unconnected port m_axi_bias_RUSER[0]
WARNING: [Synth 8-3331] design store_bias has unconnected port m_axi_bias_RRESP[1]
WARNING: [Synth 8-3331] design store_bias has unconnected port m_axi_bias_RRESP[0]
WARNING: [Synth 8-3331] design store_bias has unconnected port m_axi_bias_BVALID
WARNING: [Synth 8-3331] design store_bias has unconnected port m_axi_bias_BRESP[1]
WARNING: [Synth 8-3331] design store_bias has unconnected port m_axi_bias_BRESP[0]
WARNING: [Synth 8-3331] design store_bias has unconnected port m_axi_bias_BID[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 669.387 ; gain = 314.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 669.387 ; gain = 314.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 669.387 ; gain = 314.586
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 844 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ip/design_1_conv1_0_1/constraints/conv1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ip/design_1_conv1_0_1/constraints/conv1_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.runs/design_1_conv1_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.runs/design_1_conv1_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  FDE => FDRE: 15 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.710 . Memory (MB): peak = 1057.594 ; gain = 9.332
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:52 ; elapsed = 00:01:05 . Memory (MB): peak = 1057.594 ; gain = 702.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:52 ; elapsed = 00:01:05 . Memory (MB): peak = 1057.594 ; gain = 702.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.runs/design_1_conv1_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:05 . Memory (MB): peak = 1057.594 ; gain = 702.793
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'conv1_CTL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'conv1_CTL_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv1_DATA_INPUT_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_INPUT_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_INPUT_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_INPUT_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv1_DATA_INPUT_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv1_DATA_WEIGHT_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv1_DATA_WEIGHT_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv1_DATA_BIAS_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_BIAS_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_BIAS_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_BIAS_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv1_DATA_BIAS_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv1_DATA_OUTPUT_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv1_DATA_OUTPUT_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_104_reg_2210_reg' and it is trimmed from '14' to '13' bits. [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:1164]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_788_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_806_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_840_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_1666_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_788_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_806_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_840_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_reg_1661" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_154_reg_827_reg[0:0]' into 'tmp_180_cast_reg_807_reg[0:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convolution_3.v:953]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_155_reg_927_reg' and it is trimmed from '12' to '11' bits. [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convolution_3.v:477]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_154_reg_827_reg' and it is trimmed from '11' to '10' bits. [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convolution_3.v:517]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_173_reg_882_reg' and it is trimmed from '13' to '12' bits. [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convolution_3.v:529]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_mid2_reg_802_reg' and it is trimmed from '5' to '4' bits. [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convolution_3.v:520]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_165_reg_877_reg' and it is trimmed from '12' to '11' bits. [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convolution_3.v:528]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_280_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_450_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_468_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_fu_496_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_292_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_368_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_8_cast_reg_426_reg[2:0]' into 'tmp_8_reg_421_reg[2:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convolution_5.v:329]
INFO: [Synth 8-4471] merging register 'tmp_9_cast_reg_449_reg[2:0]' into 'tmp_9_cast1_reg_444_reg[2:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convolution_5.v:337]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_147_reg_472_reg' and it is trimmed from '15' to '14' bits. [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convolution_5.v:316]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_146_reg_467_reg' and it is trimmed from '17' to '16' bits. [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convolution_5.v:315]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_142_reg_462_reg' and it is trimmed from '10' to '9' bits. [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convolution_5.v:314]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond3_fu_194_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond2_fu_222_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_242_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_262_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_188_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_254_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tmp_s_reg_562_reg[0:0]' into 'tmp_74_cast_reg_549_reg[0:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/maxpool_2.v:524]
INFO: [Synth 8-4471] merging register 'tmp_54_reg_567_reg[0:0]' into 'tmp_74_cast_reg_549_reg[0:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/maxpool_2.v:514]
INFO: [Synth 8-4471] merging register 'tmp_4_reg_580_reg[0:0]' into 'tmp_74_cast_reg_549_reg[0:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/maxpool_2.v:536]
INFO: [Synth 8-4471] merging register 'tmp_57_reg_593_reg[1:0]' into 'tmp_71_cast_reg_544_reg[1:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/maxpool_2.v:520]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_54_reg_567_reg' and it is trimmed from '11' to '10' bits. [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/maxpool_2.v:270]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_57_reg_593_reg' and it is trimmed from '12' to '11' bits. [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/maxpool_2.v:277]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond4_fu_178_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_341_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_258_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_317_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_415_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs_fu_487_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs7_fu_505_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tmp_s_reg_524_reg[0:0]' into 'tmp_39_reg_506_reg[0:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/maxpool_4.v:514]
INFO: [Synth 8-4471] merging register 'tmp_5_reg_542_reg[0:0]' into 'tmp_39_reg_506_reg[0:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/maxpool_4.v:518]
INFO: [Synth 8-4471] merging register 'tmp_46_reg_555_reg[0:0]' into 'tmp_39_reg_506_reg[0:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/maxpool_4.v:500]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_43_reg_529_reg' and it is trimmed from '10' to '9' bits. [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/maxpool_4.v:265]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_46_reg_555_reg' and it is trimmed from '11' to '10' bits. [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/maxpool_4.v:272]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond4_fu_172_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_fu_307_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_236_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_283_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_377_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs_fu_449_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs7_fu_467_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_9_reg_337_reg' and it is trimmed from '64' to '16' bits. [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/store_weights_5.v:307]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_318_reg' and it is trimmed from '64' to '16' bits. [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/store_weights_5.v:314]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond3_fu_147_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_258_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond2_fu_171_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_fu_214_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_16_reg_357_reg' and it is trimmed from '64' to '12' bits. [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/store_weights_3.v:318]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_15_reg_338_reg' and it is trimmed from '64' to '12' bits. [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/store_weights_3.v:311]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_reg_325_reg' and it is trimmed from '64' to '32' bits. [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/store_weights_3.v:305]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond3_fu_145_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_278_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_191_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_234_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_35_reg_281_reg[1:0]' into 'tmp_50_cast_reg_268_reg[1:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/relu_1.v:343]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_35_reg_281_reg' and it is trimmed from '12' to '11' bits. [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/relu_1.v:181]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond2_fu_96_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs_fu_242_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_142_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_193_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tmp_27_reg_275_reg[0:0]' into 'tmp_25_reg_262_reg[0:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/relu_3.v:333]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_27_reg_275_reg' and it is trimmed from '11' to '10' bits. [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/relu_3.v:185]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_98_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_236_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_fu_140_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_187_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_23_reg_253_reg' and it is trimmed from '10' to '9' bits. [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/relu_4.v:183]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_92_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_214_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_fu_126_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_165_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_31_reg_281_reg[0:0]' into 'tmp_43_cast_reg_268_reg[0:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/relu_2.v:341]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_31_reg_281_reg' and it is trimmed from '11' to '10' bits. [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/relu_2.v:181]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond2_fu_96_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs_fu_242_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_fu_142_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_193_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_20_reg_274_reg' and it is trimmed from '64' to '8' bits. [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/store_weights.v:285]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond2_fu_120_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_208_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_154_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_212_reg' and it is trimmed from '12' to '10' bits. [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/store_input.v:236]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_103_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_145_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_94_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_92_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_fu_101_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_fu_94_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_i_fu_597_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_i1_fu_655_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs_fu_637_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs5_fu_695_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'conv1_CTL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'conv1_CTL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv1_DATA_INPUT_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv1_DATA_INPUT_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv1_DATA_WEIGHT_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv1_DATA_WEIGHT_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv1_DATA_BIAS_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv1_DATA_BIAS_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv1_DATA_OUTPUT_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv1_DATA_OUTPUT_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:17 . Memory (MB): peak = 1057.594 ; gain = 702.793
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'conv1_fadd_32ns_3bkb:/conv1_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'conv1_fadd_32ns_3bkb:/conv1_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'conv1_fadd_32ns_3bkb:/conv1_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'conv1_fadd_32ns_3bkb:/conv1_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'conv1_fadd_32ns_3bkb:/conv1_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'conv1_fadd_32ns_3bkb:/conv1_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'conv1_fmul_32ns_3cud:/conv1_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'conv1_fmul_32ns_3cud:/conv1_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'conv1_fmul_32ns_3cud:/conv1_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'conv1_fmul_32ns_3cud:/conv1_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'conv1_fcmp_32ns_3dEe:/conv1_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'conv1_fcmp_32ns_3dEe:/conv1_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'conv1_fcmp_32ns_3dEe:/conv1_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'conv1_fcmp_32ns_3dEe:/conv1_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'conv1_fcmp_32ns_3dEe:/conv1_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'conv1_fcmp_32ns_3dEe:/conv1_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'conv1_fcmp_32ns_3dEe:/conv1_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'conv1_fcmp_32ns_3dEe:/conv1_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |conv1__GB0    |           1|     28745|
|2     |conv1__GB1    |           1|     28547|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element bus_read/fifo_rctl/q_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_BIAS_m_axi.v:456]
WARNING: [Synth 8-6014] Unused sequential element bus_read/fifo_rctl/q_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v:456]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'conv1_fmul_32ns_3cud_U41/ce_r_reg' into 'conv1_fadd_32ns_3bkb_U40/ce_r_reg' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_fmul_32ns_3cud.v:53]
WARNING: [Synth 8-6014] Unused sequential element conv1_fmul_32ns_3cud_U41/ce_r_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_fmul_32ns_3cud.v:53]
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_280_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_450_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_292_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'conv1_fmul_32ns_3cud_U54/ce_r_reg' into 'conv1_fadd_32ns_3bkb_U53/ce_r_reg' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_fmul_32ns_3cud.v:53]
WARNING: [Synth 8-6014] Unused sequential element conv1_fmul_32ns_3cud_U54/ce_r_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_fmul_32ns_3cud.v:53]
INFO: [Synth 8-5546] ROM "exitcond3_fu_194_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'conv1_fmul_32ns_3cud_U60/ce_r_reg' into 'conv1_fadd_32ns_3bkb_U59/ce_r_reg' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_fmul_32ns_3cud.v:53]
WARNING: [Synth 8-6014] Unused sequential element conv1_fmul_32ns_3cud_U60/ce_r_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_fmul_32ns_3cud.v:53]
INFO: [Synth 8-5546] ROM "exitcond_fu_254_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_487_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs7_fu_505_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_449_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs7_fu_467_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_147_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'tmp_46_reg_1666_reg[7:0]' into 'tmp_46_reg_1666_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
INFO: [Synth 8-4471] merging register 'tmp_46_reg_1666_reg[7:0]' into 'tmp_46_reg_1666_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
INFO: [Synth 8-4471] merging register 'tmp_46_reg_1666_reg[7:0]' into 'tmp_46_reg_1666_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
INFO: [Synth 8-4471] merging register 'tmp_46_reg_1666_reg[7:0]' into 'tmp_46_reg_1666_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
INFO: [Synth 8-4471] merging register 'tmp_46_reg_1666_reg[7:0]' into 'tmp_46_reg_1666_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
INFO: [Synth 8-4471] merging register 'tmp_46_reg_1666_reg[7:0]' into 'tmp_46_reg_1666_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
INFO: [Synth 8-4471] merging register 'tmp_46_reg_1666_reg[7:0]' into 'tmp_46_reg_1666_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
INFO: [Synth 8-4471] merging register 'tmp_46_reg_1666_reg[7:0]' into 'tmp_46_reg_1666_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
INFO: [Synth 8-4471] merging register 'tmp_46_reg_1666_reg[7:0]' into 'tmp_46_reg_1666_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
INFO: [Synth 8-4471] merging register 'tmp_46_reg_1666_reg[7:0]' into 'tmp_46_reg_1666_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
INFO: [Synth 8-4471] merging register 'tmp_46_reg_1666_reg[7:0]' into 'tmp_46_reg_1666_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
INFO: [Synth 8-4471] merging register 'tmp_46_reg_1666_reg[7:0]' into 'tmp_46_reg_1666_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
INFO: [Synth 8-4471] merging register 'tmp_46_reg_1666_reg[7:0]' into 'tmp_46_reg_1666_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
INFO: [Synth 8-4471] merging register 'tmp_46_reg_1666_reg[7:0]' into 'tmp_46_reg_1666_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
INFO: [Synth 8-4471] merging register 'tmp_46_reg_1666_reg[7:0]' into 'tmp_46_reg_1666_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
INFO: [Synth 8-4471] merging register 'tmp_46_reg_1666_reg[7:0]' into 'tmp_46_reg_1666_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
INFO: [Synth 8-4471] merging register 'tmp_46_reg_1666_reg[7:0]' into 'tmp_46_reg_1666_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
INFO: [Synth 8-4471] merging register 'tmp_46_reg_1666_reg[7:0]' into 'tmp_46_reg_1666_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
INFO: [Synth 8-4471] merging register 'tmp_46_reg_1666_reg[7:0]' into 'tmp_46_reg_1666_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
INFO: [Synth 8-4471] merging register 'tmp_46_reg_1666_reg[7:0]' into 'tmp_46_reg_1666_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
INFO: [Synth 8-4471] merging register 'tmp_46_reg_1666_reg[7:0]' into 'tmp_46_reg_1666_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
INFO: [Synth 8-4471] merging register 'tmp_46_reg_1666_reg[7:0]' into 'tmp_46_reg_1666_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
INFO: [Synth 8-4471] merging register 'tmp_46_reg_1666_reg[7:0]' into 'tmp_46_reg_1666_reg[7:0]' [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_1666_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_1666_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_1666_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_1666_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_1666_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_1666_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_1666_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_1666_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_1666_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_1666_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_1666_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_1666_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_1666_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_1666_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_1666_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_1666_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_1666_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_1666_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_1666_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_1666_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_1666_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_1666_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_1666_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/convulution1.v:977]
INFO: [Synth 8-5544] ROM "data11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element bus_read/fifo_rctl/q_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v:456]
WARNING: [Synth 8-6014] Unused sequential element bus_read/fifo_rctl/q_reg was removed.  [c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ipshared/6393/hdl/verilog/conv1_DATA_INPUT_m_axi.v:456]
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
warning: Removed RAM conv1_DATA_WEIGHT_m_axi_U/bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element conv1_DATA_WEIGHT_m_axi_U/bus_write/buff_wdata/mem_reg was removed. 
warning: Removed RAM conv1_DATA_INPUT_m_axi_U/bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element conv1_DATA_INPUT_m_axi_U/bus_write/buff_wdata/mem_reg was removed. 
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_relu_1_fu_418/tmp_50_cast_reg_268_reg[8]' (FDE) to 'inst/i_17_0/grp_relu_1_fu_418/tmp_50_cast_reg_268_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_maxpool_2_fu_390/tmp_71_cast_reg_544_reg[8]' (FDE) to 'inst/i_17_0/grp_maxpool_2_fu_390/tmp_71_cast_reg_544_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_maxpool_2_fu_390/tmp_71_cast_reg_544_reg[2]' (FDE) to 'inst/i_17_0/grp_maxpool_2_fu_390/tmp_74_cast_reg_549_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_relu_1_fu_418/tmp_50_cast_reg_268_reg[0]' (FD) to 'inst/i_17_0/grp_relu_1_fu_418/tmp_50_cast_reg_268_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/grp_relu_1_fu_418/\tmp_50_cast_reg_268_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_maxpool_2_fu_390/tmp_71_cast_reg_544_reg[0]' (FD) to 'inst/i_17_0/grp_maxpool_2_fu_390/tmp_74_cast_reg_549_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_maxpool_2_fu_390/tmp_71_cast_reg_544_reg[1]' (FD) to 'inst/i_17_0/grp_maxpool_2_fu_390/tmp_74_cast_reg_549_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_3_fu_362/tmp_180_cast_reg_807_reg[9]' (FDE) to 'inst/i_17_0/grp_convolution_3_fu_362/tmp_180_cast_reg_807_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_3_fu_362/tmp_180_cast_reg_807_reg[1]' (FDE) to 'inst/i_17_0/grp_convolution_3_fu_362/tmp_mid2_reg_802_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_relu_2_fu_433/tmp_43_cast_reg_268_reg[7]' (FDE) to 'inst/i_17_0/grp_relu_2_fu_433/tmp_43_cast_reg_268_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_maxpool_2_fu_390/tmp_74_cast_reg_549_reg[7]' (FDE) to 'inst/i_17_0/grp_maxpool_2_fu_390/tmp_74_cast_reg_549_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/grp_relu_2_fu_433/\tmp_43_cast_reg_268_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/grp_maxpool_2_fu_390/\tmp_74_cast_reg_549_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_3_fu_362/tmp_mid2_reg_802_reg[3]' (FDE) to 'inst/i_17_0/grp_convolution_3_fu_362/tmp_mid2_v_reg_797_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_3_fu_362/tmp_mid2_reg_802_reg[2]' (FDE) to 'inst/i_17_0/grp_convolution_3_fu_362/tmp_mid2_v_reg_797_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_3_fu_362/tmp_mid2_reg_802_reg[1]' (FDE) to 'inst/i_17_0/grp_convolution_3_fu_362/tmp_mid2_v_reg_797_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_3_fu_362/tmp_mid2_reg_802_reg[0]' (FDE) to 'inst/i_17_0/grp_convolution_3_fu_362/tmp_mid2_v_reg_797_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_17_0/grp_convolution_3_fu_362/\conv1_fadd_32ns_3bkb_U40/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_maxpool_4_fu_396/tmp_39_reg_506_reg[1]' (FDE) to 'inst/i_17_0/grp_maxpool_4_fu_396/tmp_41_reg_511_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_maxpool_4_fu_396/tmp_39_reg_506_reg[2]' (FDE) to 'inst/i_17_0/grp_maxpool_4_fu_396/tmp_41_reg_511_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/grp_convolution_3_fu_362/\tmp_180_cast_reg_807_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/grp_relu_3_fu_423/\tmp_25_reg_262_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/grp_maxpool_4_fu_396/\tmp_39_reg_506_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[63]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[62]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[61]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[60]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[59]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[58]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[57]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[56]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[55]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[54]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[53]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[52]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[51]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[50]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[49]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[48]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[47]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[46]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[45]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[44]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[43]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[42]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[41]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[40]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[39]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[38]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[37]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[36]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[35]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[34]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[33]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[32]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[31]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[30]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[29]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[28]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[27]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[26]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[25]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[24]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[23]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[22]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[21]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[20]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[19]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[18]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[17]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[16]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[3]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_9_cast_reg_449_reg[9]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_9_cast1_reg_444_reg[16]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[4]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[5]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[6]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[7]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[8]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[9]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[10]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[11]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[12]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_165_cast_reg_408_reg[0]' (FDR) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_165_cast_reg_408_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_165_cast_reg_408_reg[1]' (FDR) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_165_cast_reg_408_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_165_cast_reg_408_reg[2]' (FDR) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_165_cast_reg_408_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/grp_convolution_5_fu_370/\tmp_165_cast_reg_408_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_165_cast_reg_408_reg[4]' (FDE) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_reg_402_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_165_cast_reg_408_reg[5]' (FDE) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_reg_402_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_165_cast_reg_408_reg[6]' (FDE) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_reg_402_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_165_cast_reg_408_reg[7]' (FDE) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_reg_402_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_165_cast_reg_408_reg[8]' (FDE) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_reg_402_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_165_cast_reg_408_reg[9]' (FDE) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_reg_402_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_165_cast_reg_408_reg[10]' (FDE) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_reg_402_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/grp_convolution_5_fu_370/\tmp_165_cast_reg_408_reg[11] )
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[13]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[14]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_reg_421_reg[15]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_9_cast_reg_449_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_9_cast_reg_449_reg[3]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_9_cast_reg_449_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_9_cast_reg_449_reg[4]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_9_cast_reg_449_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_9_cast_reg_449_reg[5]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_9_cast_reg_449_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_9_cast_reg_449_reg[6]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_9_cast_reg_449_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_9_cast_reg_449_reg[7]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_9_cast_reg_449_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_cast_reg_426_reg[7]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_9_cast_reg_449_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_9_cast_reg_449_reg[8]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_cast_reg_426_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_cast_reg_426_reg[3]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_cast_reg_426_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_cast_reg_426_reg[4]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_cast_reg_426_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_cast_reg_426_reg[5]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_cast_reg_426_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_17_0/grp_convolution_5_fu_370/tmp_8_cast_reg_426_reg[6]' (FD) to 'inst/i_17_0/grp_convolution_5_fu_370/tmp_9_cast1_reg_444_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/grp_convolution_5_fu_370/\tmp_9_cast1_reg_444_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_17_0/grp_convolution_5_fu_370/\conv1_fadd_32ns_3bkb_U53/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_write/rs_wreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_BIAS_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_17_0/conv1_DATA_BIAS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[39] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (int_ap_return_reg[31]) is unused and will be removed from module conv1_CTL_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/q_buf_reg[31]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[7]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[6]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[5]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[4]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[3]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[2]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[1]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[0]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[3]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[2]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[1]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[0]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/pout_reg[2]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/pout_reg[1]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/pout_reg[0]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/full_n_reg) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/data_vld_reg) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/empty_n_reg) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/full_n_reg) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/s_ready_t_reg) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[63]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[62]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[61]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[60]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[59]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[58]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[57]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[56]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[55]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[54]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[53]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[52]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[51]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[50]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[49]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[48]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[47]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[46]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[45]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[44]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[43]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[42]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[41]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[40]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[39]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[38]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[37]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[36]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[35]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[34]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[33]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[32]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[31]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[30]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[29]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[28]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[27]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[26]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[25]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[24]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[23]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[22]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[21]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[20]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[19]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[18]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[17]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[16]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[15]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[14]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[13]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[12]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[11]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[10]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[9]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[8]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[7]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[6]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[5]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[4]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[3]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[2]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[1]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[0]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[31]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[30]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[29]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/pout_reg[2]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/pout_reg[1]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/pout_reg[0]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/empty_n_reg) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[63]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[62]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[61]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[60]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[59]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[58]) is unused and will be removed from module conv1_DATA_BIAS_m_axi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:52 ; elapsed = 00:02:14 . Memory (MB): peak = 1057.594 ; gain = 702.793
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/conv1_DATA_BIAS_m_axi_U/i_17_6/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/conv1_DATA_OUTPUT_m_axi_U/i_17_2/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_1/weights_3_oc_U/conv1_weights_3_oc_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_1/weights_3_oc_U/conv1_weights_3_oc_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_1/weights_3_oc_U/conv1_weights_3_oc_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_1/weights_3_oc_U/conv1_weights_3_oc_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_2/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_2/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_2/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_2/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_2/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_2/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_2/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_2/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_2/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_1_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_2/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_1_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_2/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_1_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_2/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_1_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_2/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_1_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_2/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_1_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_2/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_1_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_2/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_1_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_2/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_1_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_2/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_1_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_2/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_1_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_2/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_1_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_2/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_1_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_2/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_1_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_2/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_1_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_2/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_1_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_2/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_1_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_2/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_1_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_2/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_1_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_2/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_1_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_2/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_1_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_2/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_1_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_2/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_1_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_2/weights_5_oc_U/conv1_weights_5_oc_ram_U/ram_reg_1_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_4/bias_5_oc_U/conv1_bias_5_oc_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_4/bias_5_oc_U/conv1_bias_5_oc_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_5/output1_oc_U/conv1_output1_oc_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_5/output1_oc_U/conv1_output1_oc_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_5/output1_oc_U/conv1_output1_oc_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_5/output1_oc_U/conv1_output1_oc_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_5/output1_oc_U/conv1_output1_oc_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_5/output1_oc_U/conv1_output1_oc_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_5/output1_oc_U/conv1_output1_oc_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_5/output1_oc_U/conv1_output1_oc_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_6/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_6/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_7/output3_oc_U/conv1_output3_oc_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_7/output3_oc_U/conv1_output3_oc_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_8/output4_oc_U/conv1_output4_oc_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_8/output4_oc_U/conv1_output4_oc_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_16/output5_oc_0_0_U/conv1_bias_5_oc_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_0/i_17_16/output5_oc_0_0_U/conv1_bias_5_oc_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_1/i_17_14/weights_oc_0_U/conv1_weights_oc_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_1/i_17_14/weights_oc_0_U/conv1_weights_oc_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_1/i_17_15/input_oc_0_U/conv1_input_oc_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_1/i_17_15/input_oc_0_U/conv1_input_oc_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_1/i_17_22/conv1_DATA_WEIGHT_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_17_1/i_17_136/conv1_DATA_INPUT_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |conv1__GB0    |           1|     16937|
|2     |conv1__GB1    |           1|     16611|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:09 ; elapsed = 00:02:32 . Memory (MB): peak = 1057.594 ; gain = 702.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:16 ; elapsed = 00:02:40 . Memory (MB): peak = 1079.676 ; gain = 724.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |conv1__GB0    |           1|     16937|
|2     |conv1__GB1    |           1|     16611|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/output1_oc_U/conv1_output1_oc_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/output1_oc_U/conv1_output1_oc_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/output1_oc_U/conv1_output1_oc_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/output1_oc_U/conv1_output1_oc_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/output1_oc_U/conv1_output1_oc_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/output1_oc_U/conv1_output1_oc_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/output1_oc_U/conv1_output1_oc_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/output1_oc_U/conv1_output1_oc_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/output2_oc_U/conv1_output2_oc_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/output3_oc_U/conv1_output3_oc_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/output3_oc_U/conv1_output3_oc_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/output4_oc_U/conv1_output4_oc_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/output4_oc_U/conv1_output4_oc_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/output5_oc_0_0_U/conv1_bias_5_oc_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/output5_oc_0_0_U/conv1_bias_5_oc_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/weights_oc_0_U/conv1_weights_oc_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/weights_oc_0_U/conv1_weights_oc_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_oc_0_U/conv1_input_oc_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/input_oc_0_U/conv1_input_oc_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/conv1_DATA_INPUT_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:29 ; elapsed = 00:02:53 . Memory (MB): peak = 1167.688 ; gain = 812.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net output1_oc_we0 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_17_3467 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net weights_5_oc_we0 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_17_3469 is driving 45 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net n_17_3470 is driving 48 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net n_17_3471 is driving 48 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net n_17_3472 is driving 43 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \grp_convolution_5_fu_370/ap_CS_fsm_state7  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:31 ; elapsed = 00:02:56 . Memory (MB): peak = 1167.688 ; gain = 812.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:32 ; elapsed = 00:02:56 . Memory (MB): peak = 1167.688 ; gain = 812.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:35 ; elapsed = 00:02:59 . Memory (MB): peak = 1167.688 ; gain = 812.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:35 ; elapsed = 00:02:59 . Memory (MB): peak = 1167.688 ; gain = 812.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:36 ; elapsed = 00:03:00 . Memory (MB): peak = 1167.688 ; gain = 812.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:36 ; elapsed = 00:03:00 . Memory (MB): peak = 1167.688 ; gain = 812.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   314|
|2     |DSP48E1    |     5|
|3     |DSP48E1_1  |     5|
|4     |DSP48E1_2  |     5|
|5     |DSP48E1_3  |     5|
|6     |DSP48E1_4  |     5|
|7     |LUT1       |   111|
|8     |LUT2       |  1282|
|9     |LUT3       |  1982|
|10    |LUT4       |  1303|
|11    |LUT5       |  1013|
|12    |LUT6       |  2251|
|13    |MUXCY      |   664|
|14    |MUXF7      |    37|
|15    |RAM16X1S   |    96|
|16    |RAMB18E1   |     4|
|17    |RAMB18E1_1 |     2|
|18    |RAMB18E1_2 |     1|
|19    |RAMB36E1_1 |    32|
|20    |RAMB36E1_3 |     8|
|21    |RAMB36E1_4 |     4|
|22    |RAMB36E1_5 |     2|
|23    |RAMB36E1_6 |     4|
|24    |RAMB36E1_7 |    32|
|25    |SRL16E     |   666|
|26    |XORCY      |   125|
|27    |FDE        |    15|
|28    |FDRE       |  9720|
|29    |FDSE       |    65|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:36 ; elapsed = 00:03:00 . Memory (MB): peak = 1167.688 ; gain = 812.887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1565 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:48 ; elapsed = 00:02:32 . Memory (MB): peak = 1167.688 ; gain = 424.680
Synthesis Optimization Complete : Time (s): cpu = 00:02:36 ; elapsed = 00:03:00 . Memory (MB): peak = 1167.688 ; gain = 812.887
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1365 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 295 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 184 instances
  FDE => FDRE: 15 instances
  RAM16X1S => RAM32X1S (RAMS32): 96 instances

INFO: [Common 17-83] Releasing license: Synthesis
815 Infos, 293 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:46 ; elapsed = 00:03:13 . Memory (MB): peak = 1167.688 ; gain = 824.359
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.runs/design_1_conv1_0_1_synth_1/design_1_conv1_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1167.688 ; gain = 0.000
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.srcs/sources_1/bd/design_1/ip/design_1_conv1_0_1/design_1_conv1_0_1.xci
INFO: [Coretcl 2-1174] Renamed 725 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Patel/Downloads/ECE527/exp/MP4/lenet/Lenet.runs/design_1_conv1_0_1_synth_1/design_1_conv1_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1167.688 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_conv1_0_1_utilization_synth.rpt -pb design_1_conv1_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.337 . Memory (MB): peak = 1167.688 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct 25 23:45:05 2018...
