// Seed: 1438558381
`timescale 1 ps / 1 ps
module module_0 (
    inout id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    output reg id_4,
    output id_5
);
  logic id_6 = 1;
  always @(1 * "" - 1) begin
    SystemTFIdentifier(id_2);
  end
  always @(posedge id_0) id_4 <= id_2;
endmodule
