{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep  6 16:09:07 2019 " "Info: Processing started: Fri Sep  6 16:09:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off codificador -c codificador " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off codificador -c codificador" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "B D0 13.800 ns Longest " "Info: Longest tpd from source pin \"B\" to destination pin \"D0\" is 13.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns B 1 PIN PIN_184 4 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_184; Fanout = 4; PIN Node = 'B'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "codificador.bdf" "" { Schematic "/media/IAN ZAQUE/Ué...FS/roteiros-TEC401-Circuitos-Digitais-master/roteiro6/figura1/codificador/codificador.bdf" { { 96 24 192 112 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.900 ns) 4.300 ns inst~3 2 COMB LC3_A32 1 " "Info: 2: + IC(1.900 ns) + CELL(1.900 ns) = 4.300 ns; Loc. = LC3_A32; Fanout = 1; COMB Node = 'inst~3'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.800 ns" { B inst~3 } "NODE_NAME" } } { "codificador.bdf" "" { Schematic "/media/IAN ZAQUE/Ué...FS/roteiros-TEC401-Circuitos-Digitais-master/roteiro6/figura1/codificador/codificador.bdf" { { 8 424 488 56 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(8.600 ns) 13.800 ns D0 3 PIN PIN_9 0 " "Info: 3: + IC(0.900 ns) + CELL(8.600 ns) = 13.800 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'D0'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.500 ns" { inst~3 D0 } "NODE_NAME" } } { "codificador.bdf" "" { Schematic "/media/IAN ZAQUE/Ué...FS/roteiros-TEC401-Circuitos-Digitais-master/roteiro6/figura1/codificador/codificador.bdf" { { 264 640 816 280 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.000 ns ( 79.71 % ) " "Info: Total cell delay = 11.000 ns ( 79.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.800 ns ( 20.29 % ) " "Info: Total interconnect delay = 2.800 ns ( 20.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "13.800 ns" { B inst~3 D0 } "NODE_NAME" } } { "/opt/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.0/quartus/linux/Technology_Viewer.qrui" "13.800 ns" { B {} B~out {} inst~3 {} D0 {} } { 0.000ns 0.000ns 1.900ns 0.900ns } { 0.000ns 0.500ns 1.900ns 8.600ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "141 " "Info: Peak virtual memory: 141 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep  6 16:09:09 2019 " "Info: Processing ended: Fri Sep  6 16:09:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
