# Makefile with variables

#Variables declaration
CC = gcc
SRC := $(wildcard *.c)
OBJ = $(SRC:%.c = %.o)
NAME := school
# the rules

.PHONY: all

all : $(NAME)
%.o : %.c
	$(CC) -c $< -o $@
$(NAME) : $(OBJ)
	$(CC) $(OBJ) -o school


