RV32I Base Instruction Set
imm[31:12] rd 0110111 LUI
imm[31:12] rd 0010111 AUIPC
imm[20|10:1|11|19:12] rd 1101111 JAL
imm[11:0] rs1 000 rd 1100111 JALR
imm[12|10:5] rs2 rs1 000 imm[4:1|11] 1100011 BEQ
imm[12|10:5] rs2 rs1 001 imm[4:1|11] 1100011 BNE
imm[12|10:5] rs2 rs1 100 imm[4:1|11] 1100011 BLT
imm[12|10:5] rs2 rs1 101 imm[4:1|11] 1100011 BGE
imm[12|10:5] rs2 rs1 110 imm[4:1|11] 1100011 BLTU
imm[12|10:5] rs2 rs1 111 imm[4:1|11] 1100011 BGEU
imm[11:0] rs1 000 rd 0000011 LB
imm[11:0] rs1 001 rd 0000011 LH
imm[11:0] rs1 010 rd 0000011 LW
imm[11:0] rs1 100 rd 0000011 LBU
imm[11:0] rs1 101 rd 0000011 LHU
imm[11:5] rs2 rs1 000 imm[4:0] 0100011 SB
imm[11:5] rs2 rs1 001 imm[4:0] 0100011 SH
imm[11:5] rs2 rs1 010 imm[4:0] 0100011 SW
imm[11:0] rs1 000 rd 0010011 ADDI
imm[11:0] rs1 010 rd 0010011 SLTI
imm[11:0] rs1 011 rd 0010011 SLTIU
imm[11:0] rs1 100 rd 0010011 XORI
imm[11:0] rs1 110 rd 0010011 ORI
imm[11:0] rs1 111 rd 0010011 ANDI
0000000 shamt rs1 001 rd 0010011 SLLI
0000000 shamt rs1 101 rd 0010011 SRLI
0100000 shamt rs1 101 rd 0010011 SRAI
0000000 rs2 rs1 000 rd 0110011 ADD
0100000 rs2 rs1 000 rd 0110011 SUB
0000000 rs2 rs1 001 rd 0110011 SLL
0000000 rs2 rs1 010 rd 0110011 SLT
0000000 rs2 rs1 011 rd 0110011 SLTU
0000000 rs2 rs1 100 rd 0110011 XOR
0000000 rs2 rs1 101 rd 0110011 SRL
0100000 rs2 rs1 101 rd 0110011 SRA
0000000 rs2 rs1 110 rd 0110011 OR
0000000 rs2 rs1 111 rd 0110011 AND
fm pred succ rs1 000 rd 0001111 FENCE
1000 0011 0011 00000 000 00000 0001111 FENCE_TSO
0000 0001 0000 00000 000 00000 0001111 PAUSE
000000000000 00000 000 00000 1110011 ECALL
000000000001 00000 000 00000 1110011 EBREAK


RV64I Base Instruction Set (in addition to RV32I)
imm[11:0] rs1 110 rd 0000011 LWU
imm[11:0] rs1 011 rd 0000011 LD
imm[11:5] rs2 rs1 011 imm[4:0] 0100011 SD
000000 shamt rs1 001 rd 0010011 SLLI
000000 shamt rs1 101 rd 0010011 SRLI
010000 shamt rs1 101 rd 0010011 SRAI
imm[11:0] rs1 000 rd 0011011 ADDIW
0000000 shamt rs1 001 rd 0011011 SLLIW
0000000 shamt rs1 101 rd 0011011 SRLIW
0100000 shamt rs1 101 rd 0011011 SRAIW
0000000 rs2 rs1 000 rd 0111011 ADDW
0100000 rs2 rs1 000 rd 0111011 SUBW
0000000 rs2 rs1 001 rd 0111011 SLLW
0000000 rs2 rs1 101 rd 0111011 SRLW
0100000 rs2 rs1 101 rd 0111011 SRAW


RV32/RV64 Zifencei Standard Extension
imm[11:0] rs1 001 rd 0001111 FENCE_I


RV32/RV64 Zicsr Standard Extension
csr rs1 001 rd 1110011 CSRRW
csr rs1 010 rd 1110011 CSRRS
csr rs1 011 rd 1110011 CSRRC
csr uimm 101 rd 1110011 CSRRWI
csr uimm 110 rd 1110011 CSRRSI
csr uimm 111 rd 1110011 CSRRCI


RV32M Standard Extension
0000001 rs2 rs1 000 rd 0110011 MUL
0000001 rs2 rs1 001 rd 0110011 MULH
0000001 rs2 rs1 010 rd 0110011 MULHSU
0000001 rs2 rs1 011 rd 0110011 MULHU
0000001 rs2 rs1 100 rd 0110011 DIV
0000001 rs2 rs1 101 rd 0110011 DIVU
0000001 rs2 rs1 110 rd 0110011 REM
0000001 rs2 rs1 111 rd 0110011 REMU


RV64M Standard Extension (in addition to RV32M)
0000001 rs2 rs1 000 rd 0111011 MULW
0000001 rs2 rs1 100 rd 0111011 DIVW
0000001 rs2 rs1 101 rd 0111011 DIVUW
0000001 rs2 rs1 110 rd 0111011 REMW
0000001 rs2 rs1 111 rd 0111011 REMUW


RV32A Standard Extension
00010 aq rl 00000 rs1 010 rd 0101111 LR_W
00011 aq rl rs2 rs1 010 rd 0101111 SC_W
00001 aq rl rs2 rs1 010 rd 0101111 AMOSWAP_W
00000 aq rl rs2 rs1 010 rd 0101111 AMOADD_W
00100 aq rl rs2 rs1 010 rd 0101111 AMOXOR_W
01100 aq rl rs2 rs1 010 rd 0101111 AMOAND_W
01000 aq rl rs2 rs1 010 rd 0101111 AMOOR_W
10000 aq rl rs2 rs1 010 rd 0101111 AMOMIN_W
10100 aq rl rs2 rs1 010 rd 0101111 AMOMAX_W
11000 aq rl rs2 rs1 010 rd 0101111 AMOMINU_W
11100 aq rl rs2 rs1 010 rd 0101111 AMOMAXU_W


RV64A Standard Extension (in addition to RV32A)
00010 aq rl 00000 rs1 011 rd 0101111 LR_D
00011 aq rl rs2 rs1 011 rd 0101111 SC_D
00001 aq rl rs2 rs1 011 rd 0101111 AMOSWAP_D
00000 aq rl rs2 rs1 011 rd 0101111 AMOADD_D
00100 aq rl rs2 rs1 011 rd 0101111 AMOXOR_D
01100 aq rl rs2 rs1 011 rd 0101111 AMOAND_D
01000 aq rl rs2 rs1 011 rd 0101111 AMOOR_D
10000 aq rl rs2 rs1 011 rd 0101111 AMOMIN_D
10100 aq rl rs2 rs1 011 rd 0101111 AMOMAX_D
11000 aq rl rs2 rs1 011 rd 0101111 AMOMINU_D
11100 aq rl rs2 rs1 011 rd 0101111 AMOMAXU_D


RV32F Standard Extension
imm[11:0] rs1 010 rd 0000111 FLW
imm[11:5] rs2 rs1 010 imm[4:0] 0100111 FSW
rs3 00 rs2 rs1 rm rd 1000011 FMADD_S
rs3 00 rs2 rs1 rm rd 1000111 FMSUB_S
rs3 00 rs2 rs1 rm rd 1001011 FNMSUB_S
rs3 00 rs2 rs1 rm rd 1001111 FNMADD_S
0000000 rs2 rs1 rm rd 1010011 FADD_S
0000100 rs2 rs1 rm rd 1010011 FSUB_S
0001000 rs2 rs1 rm rd 1010011 FMUL_S
0001100 rs2 rs1 rm rd 1010011 FDIV_S
0101100 00000 rs1 rm rd 1010011 FSQRT_S
0010000 rs2 rs1 000 rd 1010011 FSGNJ_S
0010000 rs2 rs1 001 rd 1010011 FSGNJN_S
0010000 rs2 rs1 010 rd 1010011 FSGNJX_S
0010100 rs2 rs1 000 rd 1010011 FMIN_S
0010100 rs2 rs1 001 rd 1010011 FMAX_S
1100000 00000 rs1 rm rd 1010011 FCVT_W_S
1100000 00001 rs1 rm rd 1010011 FCVT_WU_S
1110000 00000 rs1 000 rd 1010011 FMV_X_W
1010000 rs2 rs1 010 rd 1010011 FEQ_S
1010000 rs2 rs1 001 rd 1010011 FLT_S
1010000 rs2 rs1 000 rd 1010011 FLE_S
1110000 00000 rs1 001 rd 1010011 FCLASS_S
1101000 00000 rs1 rm rd 1010011 FCVT_S_W
1101000 00001 rs1 rm rd 1010011 FCVT_S_WU
1111000 00000 rs1 000 rd 1010011 FMV_W_X


RV64F Standard Extension (in addition to RV32F)
1100000 00010 rs1 rm rd 1010011 FCVT_L_S
1100000 00011 rs1 rm rd 1010011 FCVT_LU_S
1101000 00010 rs1 rm rd 1010011 FCVT_S_L
1101000 00011 rs1 rm rd 1010011 FCVT_S_LU


RV32D Standard Extension
imm[11:0] rs1 011 rd 0000111 FLD
imm[11:5] rs2 rs1 011 imm[4:0] 0100111 FSD
rs3 01 rs2 rs1 rm rd 1000011 FMADD_D
rs3 01 rs2 rs1 rm rd 1000111 FMSUB_D
rs3 01 rs2 rs1 rm rd 1001011 FNMSUB_D
rs3 01 rs2 rs1 rm rd 1001111 FNMADD_D
0000001 rs2 rs1 rm rd 1010011 FADD_D
0000101 rs2 rs1 rm rd 1010011 FSUB_D
0001001 rs2 rs1 rm rd 1010011 FMUL_D
0001101 rs2 rs1 rm rd 1010011 FDIV_D
0101101 00000 rs1 rm rd 1010011 FSQRT_D
0010001 rs2 rs1 000 rd 1010011 FSGNJ_D
0010001 rs2 rs1 001 rd 1010011 FSGNJN_D
0010001 rs2 rs1 010 rd 1010011 FSGNJX_D
0010101 rs2 rs1 000 rd 1010011 FMIN_D
0010101 rs2 rs1 001 rd 1010011 FMAX_D
0100000 00001 rs1 rm rd 1010011 FCVT_S_D
0100001 00000 rs1 rm rd 1010011 FCVT_D_S
1010001 rs2 rs1 010 rd 1010011 FEQ_D
1010001 rs2 rs1 001 rd 1010011 FLT_D
1010001 rs2 rs1 000 rd 1010011 FLE_D
1110001 00000 rs1 001 rd 1010011 FCLASS_D
1100001 00000 rs1 rm rd 1010011 FCVT_W_D
1100001 00001 rs1 rm rd 1010011 FCVT_WU_D
1101001 00000 rs1 rm rd 1010011 FCVT_D_W
1101001 00001 rs1 rm rd 1010011 FCVT_D_WU


RV64D Standard Extension (in addition to RV32D)
1100001 00010 rs1 rm rd 1010011 FCVT_L_D
1100001 00011 rs1 rm rd 1010011 FCVT_LU_D
1110001 00000 rs1 000 rd 1010011 FMV_X_D
1101001 00010 rs1 rm rd 1010011 FCVT_D_L
1101001 00011 rs1 rm rd 1010011 FCVT_D_LU
1111001 00000 rs1 000 rd 1010011 FMV_D_X


RV32Q Standard Extension
imm[11:0] rs1 100 rd 0000111 FLQ
imm[11:5] rs2 rs1 100 imm[4:0] 0100111 FSQ
rs3 11 rs2 rs1 rm rd 1000011 FMADD_Q
rs3 11 rs2 rs1 rm rd 1000111 FMSUB_Q
rs3 11 rs2 rs1 rm rd 1001011 FNMSUB_Q
rs3 11 rs2 rs1 rm rd 1001111 FNMADD_Q
0000011 rs2 rs1 rm rd 1010011 FADD_Q
0000111 rs2 rs1 rm rd 1010011 FSUB_Q
0001011 rs2 rs1 rm rd 1010011 FMUL_Q
0001111 rs2 rs1 rm rd 1010011 FDIV_Q
0101111 00000 rs1 rm rd 1010011 FSQRT_Q
0010011 rs2 rs1 000 rd 1010011 FSGNJ_Q
0010011 rs2 rs1 001 rd 1010011 FSGNJN_Q
0010011 rs2 rs1 010 rd 1010011 FSGNJX_Q
0010111 rs2 rs1 000 rd 1010011 FMIN_Q
0010111 rs2 rs1 001 rd 1010011 FMAX_Q
0100000 00011 rs1 rm rd 1010011 FCVT_S_Q
0100011 00000 rs1 rm rd 1010011 FCVT_Q_S
0100001 00011 rs1 rm rd 1010011 FCVT_D_Q
0100011 00001 rs1 rm rd 1010011 FCVT_Q_D
1010011 rs2 rs1 010 rd 1010011 FEQ_Q
1010011 rs2 rs1 001 rd 1010011 FLT_Q
1010011 rs2 rs1 000 rd 1010011 FLE_Q
1110011 00000 rs1 001 rd 1010011 FCLASS_Q
1100011 00000 rs1 rm rd 1010011 FCVT_W_Q
1100011 00001 rs1 rm rd 1010011 FCVT_WU_Q
1101011 00000 rs1 rm rd 1010011 FCVT_Q_W
1101011 00001 rs1 rm rd 1010011 FCVT_Q_WU


RV64Q Standard Extension (in addition to RV32Q)
1100011 00010 rs1 rm rd 1010011 FCVT_L_Q
1100011 00011 rs1 rm rd 1010011 FCVT_LU_Q
1101011 00010 rs1 rm rd 1010011 FCVT_Q_L
1101011 00011 rs1 rm rd 1010011 FCVT_Q_LU


RV32Zfh Standard Extension
imm[11:0] rs1 001 rd 0000111 FLH
imm[11:5] rs2 rs1 001 imm[4:0] 0100111 FSH
rs3 10 rs2 rs1 rm rd 1000011 FMADD_H
rs3 10 rs2 rs1 rm rd 1000111 FMSUB_H
rs3 10 rs2 rs1 rm rd 1001011 FNMSUB_H
rs3 10 rs2 rs1 rm rd 1001111 FNMADD_H
0000010 rs2 rs1 rm rd 1010011 FADD_H
0000110 rs2 rs1 rm rd 1010011 FSUB_H
0001010 rs2 rs1 rm rd 1010011 FMUL_H
0001110 rs2 rs1 rm rd 1010011 FDIV_H
0101110 00000 rs1 rm rd 1010011 FSQRT_H
0010010 rs2 rs1 000 rd 1010011 FSGNJ_H
0010010 rs2 rs1 001 rd 1010011 FSGNJN_H
0010010 rs2 rs1 010 rd 1010011 FSGNJX_H
0010110 rs2 rs1 000 rd 1010011 FMIN_H
0010110 rs2 rs1 001 rd 1010011 FMAX_H
0100000 00010 rs1 rm rd 1010011 FCVT_S_H
0100010 00000 rs1 rm rd 1010011 FCVT_H_S
0100001 00010 rs1 rm rd 1010011 FCVT_D_H
0100010 00001 rs1 rm rd 1010011 FCVT_H_D
0100011 00010 rs1 rm rd 1010011 FCVT_Q_H
0100010 00011 rs1 rm rd 1010011 FCVT_H_Q
1010010 rs2 rs1 010 rd 1010011 FEQ_H
1010010 rs2 rs1 001 rd 1010011 FLT_H
1010010 rs2 rs1 000 rd 1010011 FLE_H
1110010 00000 rs1 001 rd 1010011 FCLASS_H
1100010 00000 rs1 rm rd 1010011 FCVT_W_H
1100010 00001 rs1 rm rd 1010011 FCVT_WU_H
1110010 00000 rs1 000 rd 1010011 FMV_X_H
1101010 00000 rs1 rm rd 1010011 FCVT_H_W
1101010 00001 rs1 rm rd 1010011 FCVT_H_WU
1111010 00000 rs1 000 rd 1010011 FMV_H_X

RV64Zfh Standard Extension (in addition to RV32Zfh)
1100010 00010 rs1 rm rd 1010011 FCVT_L_H
1100010 00011 rs1 rm rd 1010011 FCVT_LU_H
1101010 00010 rs1 rm rd 1010011 FCVT_H_L
1101010 00011 rs1 rm rd 1010011 FCVT_H_LU


Zawrs Standard Extension
000000001101 00000 000 00000 1110011 WRS_NTO
000000011101 00000 000 00000 1110011 WRS_STO

## RISC-V control and status register (CSR) address map.
### Floating-Point Control and Status Registers
| Number | Privilege  | Name     | Description |
|--------|------------|----------|-------------|
| 0x001  | Read write |fflags    | Floating-Point Accrued Exceptions. |
| 0x002  | Read write |frm       | Floating-Point Dynamic Rounding Mode. |
| 0x003  | Read write |fcsr      | Floating-Point Control and Status Register (frm + fflags). |
### Counters and Timers
| Number | Privilege  | Name     | Description |
|--------|------------|----------|-------------|
| 0xC00  | Read-only  | cycle    | Cycle counter for RDCYCLE instruction. |
| 0xC01  | Read-only  | time     | Timer for RDTIME instruction. |
| 0xC02  | Read-only  | instret  | Instructions-retired counter for RDINSTRET instruction. |
| 0xC80  | Read-only  | cycleh   | Upper 32 bits of cycle, RV32I only. |
| 0xC81  | Read-only  | timeh    | Upper 32 bits of time, RV32I only. |
| 0xC82  | Read-only  | instreth | Upper 32 bits of instret, RV32I only. |


## Opcode vs Instruction type
**0x03**:


**0x07**:


**0x0B**:


**0x0F**:


**0x03**:


**0x07**:


**0x0B**:


**0x0F**:


**0x03**:


**0x07**:


**0x0B**:


**0x0F**:


**0x03**:


**0x07**:


**0x0B**:


**0x0F**:


**0x03**:


**0x07**:


**0x0B**:


**0x0F**:


**0x03**:


**0x07**:


**0x0B**:


**0x0F**:


**0x03**:


**0x07**:


**0x0B**:


**0x0F**:


**0x03**:


**0x07**:


**0x0B**:


**0x0F**:









