{
  "Top": "pool5",
  "RtlTop": "pool5",
  "RtlPrefix": "",
  "RtlSubPrefix": "pool5_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "inp_img": {
      "index": "0",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "inp_img_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "inp_img_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "out_img": {
      "index": "1",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_img_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_img_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "pool5"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "68104",
    "Latency": "68103"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "pool5",
    "Version": "1.0",
    "DisplayName": "Pool5",
    "Revision": "2113926597",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_pool5_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/AlexNet-FPGA-implementation\/Pool5\/src\/pool5.h",
      "..\/..\/AlexNet-FPGA-implementation\/Pool5\/src\/pool5.cpp"
    ],
    "TestBench": ["..\/..\/AlexNet-FPGA-implementation\/Pool5\/src\/testbench.cpp"],
    "Vhdl": [
      "impl\/vhdl\/pool5_control_s_axi.vhd",
      "impl\/vhdl\/pool5_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/pool5_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/pool5_gmem_m_axi.vhd",
      "impl\/vhdl\/pool5_mul_3ns_6ns_8_1_1.vhd",
      "impl\/vhdl\/pool5_pool5_Pipeline_L4.vhd",
      "impl\/vhdl\/pool5_pool5_Pipeline_L5_L6.vhd",
      "impl\/vhdl\/pool5_sparsemux_11_4_32_1_1.vhd",
      "impl\/vhdl\/pool5.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/pool5_control_s_axi.v",
      "impl\/verilog\/pool5_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/pool5_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/pool5_gmem_m_axi.v",
      "impl\/verilog\/pool5_mul_3ns_6ns_8_1_1.v",
      "impl\/verilog\/pool5_pool5_Pipeline_L4.v",
      "impl\/verilog\/pool5_pool5_Pipeline_L5_L6.v",
      "impl\/verilog\/pool5_sparsemux_11_4_32_1_1.v",
      "impl\/verilog\/pool5.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/pool5_v1_0\/data\/pool5.mdd",
      "impl\/misc\/drivers\/pool5_v1_0\/data\/pool5.tcl",
      "impl\/misc\/drivers\/pool5_v1_0\/data\/pool5.yaml",
      "impl\/misc\/drivers\/pool5_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/pool5_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/pool5_v1_0\/src\/xpool5.c",
      "impl\/misc\/drivers\/pool5_v1_0\/src\/xpool5.h",
      "impl\/misc\/drivers\/pool5_v1_0\/src\/xpool5_hw.h",
      "impl\/misc\/drivers\/pool5_v1_0\/src\/xpool5_linux.c",
      "impl\/misc\/drivers\/pool5_v1_0\/src\/xpool5_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": ["impl\/misc\/pool5_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/pool5.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [{
        "Name": "pool5_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name pool5_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "inp_img_1",
          "access": "W",
          "description": "Data signal of inp_img",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inp_img",
              "access": "W",
              "description": "Bit 31 to 0 of inp_img"
            }]
        },
        {
          "offset": "0x14",
          "name": "inp_img_2",
          "access": "W",
          "description": "Data signal of inp_img",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inp_img",
              "access": "W",
              "description": "Bit 63 to 32 of inp_img"
            }]
        },
        {
          "offset": "0x1c",
          "name": "out_img_1",
          "access": "W",
          "description": "Data signal of out_img",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_img",
              "access": "W",
              "description": "Bit 31 to 0 of out_img"
            }]
        },
        {
          "offset": "0x20",
          "name": "out_img_2",
          "access": "W",
          "description": "Data signal of out_img",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_img",
              "access": "W",
              "description": "Bit 63 to 32 of out_img"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "inp_img"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "out_img"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "inp_img"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "inp_img"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "out_img"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "out_img"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "pool5",
      "BindInstances": "add_ln51_1_fu_365_p2 add_ln51_2_fu_371_p2 icmp_ln51_fu_377_p2 add_ln51_fu_383_p2 empty_41_fu_393_p2 control_s_axi_U gmem_m_axi_U",
      "Instances": [
        {
          "ModuleName": "pool5_Pipeline_L4",
          "InstanceName": "grp_pool5_Pipeline_L4_fu_247",
          "BindInstances": "icmp_ln57_fu_435_p2 add_ln57_fu_441_p2"
        },
        {
          "ModuleName": "pool5_Pipeline_L5_L6",
          "InstanceName": "grp_pool5_Pipeline_L5_L6_fu_280",
          "BindInstances": "icmp_ln68_fu_693_p2 add_ln68_fu_699_p2 icmp_ln71_fu_714_p2 select_ln71_fu_720_p3 select_ln71_1_fu_728_p3 add_ln68_1_fu_736_p2 select_ln68_fu_742_p3 mul_3ns_6ns_8_1_1_U31 tmp1_fu_980_p2 empty_28_fu_989_p2 empty_29_fu_1006_p2 tmp2_fu_760_p2 empty_30_fu_770_p2 empty_31_fu_788_p2 tmp3_fu_924_p2 tmp4_fu_794_p2 add_ln76_1_fu_955_p2 add_ln76_3_fu_860_p2 icmp_ln76_fu_866_p2 sparsemux_11_4_32_1_1_U32 sparsemux_11_4_32_1_1_U33 icmp_ln156_fu_1263_p2 icmp_ln156_1_fu_1269_p2 or_ln156_fu_1275_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U29 and_ln156_fu_1281_p2 tmp_48_fu_1287_p3 icmp_ln156_2_fu_1341_p2 icmp_ln156_3_fu_1347_p2 or_ln156_1_fu_1353_p2 icmp_ln156_4_fu_1359_p2 icmp_ln156_5_fu_1365_p2 or_ln156_2_fu_1371_p2 and_ln156_1_fu_1377_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U29 and_ln156_2_fu_1383_p2 tmp_49_fu_1389_p3 icmp_ln156_6_fu_1437_p2 icmp_ln156_7_fu_1443_p2 or_ln156_3_fu_1449_p2 icmp_ln156_8_fu_1455_p2 icmp_ln156_9_fu_1461_p2 or_ln156_4_fu_1467_p2 and_ln156_3_fu_1473_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U29 and_ln156_4_fu_1479_p2 tmp_50_fu_1485_p3 icmp_ln156_10_fu_1528_p2 icmp_ln156_11_fu_1534_p2 or_ln156_5_fu_1540_p2 icmp_ln156_12_fu_1546_p2 icmp_ln156_13_fu_1552_p2 or_ln156_6_fu_1558_p2 and_ln156_5_fu_1564_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U29 and_ln156_6_fu_1570_p2 tmp_51_fu_1576_p3 icmp_ln156_14_fu_1619_p2 icmp_ln156_15_fu_1625_p2 or_ln156_7_fu_1631_p2 icmp_ln156_16_fu_1637_p2 icmp_ln156_17_fu_1643_p2 or_ln156_8_fu_1649_p2 and_ln156_7_fu_1655_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U29 and_ln156_8_fu_1661_p2 tmp_52_fu_1667_p3 icmp_ln156_18_fu_1710_p2 icmp_ln156_19_fu_1716_p2 or_ln156_9_fu_1722_p2 icmp_ln156_20_fu_1728_p2 icmp_ln156_21_fu_1734_p2 or_ln156_10_fu_1740_p2 and_ln156_9_fu_1746_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U29 and_ln156_10_fu_1752_p2 tmp_53_fu_1758_p3 icmp_ln156_22_fu_1801_p2 icmp_ln156_23_fu_1807_p2 or_ln156_11_fu_1813_p2 icmp_ln156_24_fu_1819_p2 icmp_ln156_25_fu_1825_p2 or_ln156_12_fu_1831_p2 and_ln156_11_fu_1837_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U30 and_ln156_12_fu_1843_p2 tmp_54_fu_1849_p3 icmp_ln156_26_fu_1892_p2 icmp_ln156_27_fu_1898_p2 or_ln156_13_fu_1904_p2 icmp_ln156_28_fu_1910_p2 icmp_ln156_29_fu_1916_p2 or_ln156_14_fu_1922_p2 and_ln156_13_fu_1928_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U30 and_ln156_14_fu_1934_p2 tmp_55_fu_1940_p3 icmp_ln156_30_fu_1983_p2 icmp_ln156_31_fu_1989_p2 or_ln156_15_fu_1995_p2 icmp_ln156_32_fu_2001_p2 icmp_ln156_33_fu_2007_p2 or_ln156_16_fu_2013_p2 and_ln156_15_fu_2019_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U30 and_ln156_16_fu_2025_p2 tmp_56_fu_2031_p3 add_ln71_fu_892_p2 add_ln71_1_fu_898_p2"
        }
      ]
    },
    "Info": {
      "pool5_Pipeline_L4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pool5_Pipeline_L5_L6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pool5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "pool5_Pipeline_L4": {
        "Latency": {
          "LatencyBest": "16",
          "LatencyAvg": "16",
          "LatencyWorst": "16",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "L4",
            "TripCount": "13",
            "Latency": "14",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "467",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "192",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "pool5_Pipeline_L5_L6": {
        "Latency": {
          "LatencyBest": "237",
          "LatencyAvg": "237",
          "LatencyWorst": "237",
          "PipelineII": "222",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "L5_L6",
            "TripCount": "36",
            "Latency": "235",
            "PipelineII": "6",
            "PipelineDepth": "26"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "FF": "2439",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2620",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "pool5": {
        "Latency": {
          "LatencyBest": "68103",
          "LatencyAvg": "68103",
          "LatencyWorst": "68103",
          "PipelineII": "68104",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_51_1",
            "TripCount": "256",
            "Latency": "68096",
            "PipelineII": "",
            "PipelineDepth": "266"
          }],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "FF": "4783",
          "AVAIL_FF": "460800",
          "UTIL_FF": "1",
          "LUT": "4241",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-01-25 23:57:39 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
