/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_moca_intc_l2_lo.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 2/28/12 5:33p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Feb 28 11:03:19 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_moca_intc_l2_lo.h $
 * 
 * Hydra_Software_Devel/1   2/28/12 5:33p tdo
 * SW7435-40: Need 7435B0 public/central RDB (magnum) headers checked into
 * clearcase
 *
 ***************************************************************************/

#ifndef BCHP_MOCA_INTC_L2_LO_H__
#define BCHP_MOCA_INTC_L2_LO_H__

/***************************************************************************
 *MOCA_INTC_L2_LO - MOCA_INTC_L2 registers LO
 ***************************************************************************/
#define BCHP_MOCA_INTC_L2_LO_L2_GPIO_STATUS      0x00ff8800 /* GPIO L2 controller Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_GPIO_SET         0x00ff8804 /* GPIO L2 controller Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_GPIO_CLR         0x00ff8808 /* GPIO L2 controller Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_GPIO_MASK_STATUS 0x00ff880c /* GPIO L2 controller Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_GPIO_MASK_SET    0x00ff8810 /* GPIO L2 controller Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_GPIO_MASK_CLR    0x00ff8814 /* GPIO L2 controller Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS0_STATUS      0x00ff8818 /* Assorted system related interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS0_SET         0x00ff881c /* Assorted system related interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS0_CLR         0x00ff8820 /* Assorted system related interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS0_MASK_STATUS 0x00ff8824 /* Assorted system related interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS0_MASK_SET    0x00ff8828 /* Assorted system related interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS0_MASK_CLR    0x00ff882c /* Assorted system related interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS1_STATUS      0x00ff8830 /* Assorted system related interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS1_SET         0x00ff8834 /* Assorted system related interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS1_CLR         0x00ff8838 /* Assorted system related interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS1_MASK_STATUS 0x00ff883c /* Assorted system related interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS1_MASK_SET    0x00ff8840 /* Assorted system related interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS1_MASK_CLR    0x00ff8844 /* Assorted system related interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY0_STATUS 0x00ff8848 /* LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY0_SET 0x00ff884c /* LLM queue empty interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY0_CLR 0x00ff8850 /* LLM queue empty interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY0_MASK_STATUS 0x00ff8854 /* LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY0_MASK_SET 0x00ff8858 /* LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY0_MASK_CLR 0x00ff885c /* LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY1_STATUS 0x00ff8860 /* LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY1_SET 0x00ff8864 /* LLM queue empty interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY1_CLR 0x00ff8868 /* LLM queue empty interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY1_MASK_STATUS 0x00ff886c /* LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY1_MASK_SET 0x00ff8870 /* LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY1_MASK_CLR 0x00ff8874 /* LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY2_STATUS 0x00ff8878 /* LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY2_SET 0x00ff887c /* LLM queue empty interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY2_CLR 0x00ff8880 /* LLM queue empty interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY2_MASK_STATUS 0x00ff8884 /* LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY2_MASK_SET 0x00ff8888 /* LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY2_MASK_CLR 0x00ff888c /* LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY3_STATUS 0x00ff8890 /* LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY3_SET 0x00ff8894 /* LLM queue empty interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY3_CLR 0x00ff8898 /* LLM queue empty interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY3_MASK_STATUS 0x00ff889c /* LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY3_MASK_SET 0x00ff88a0 /* LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY3_MASK_CLR 0x00ff88a4 /* LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY4_STATUS 0x00ff88a8 /* LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY4_SET 0x00ff88ac /* LLM queue empty interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY4_CLR 0x00ff88b0 /* LLM queue empty interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY4_MASK_STATUS 0x00ff88b4 /* LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY4_MASK_SET 0x00ff88b8 /* LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY4_MASK_CLR 0x00ff88bc /* LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY5_STATUS 0x00ff88c0 /* LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY5_SET 0x00ff88c4 /* LLM queue empty interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY5_CLR 0x00ff88c8 /* LLM queue empty interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY5_MASK_STATUS 0x00ff88cc /* LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY5_MASK_SET 0x00ff88d0 /* LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY5_MASK_CLR 0x00ff88d4 /* LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY6_STATUS 0x00ff88d8 /* LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY6_SET 0x00ff88dc /* LLM queue empty interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY6_CLR 0x00ff88e0 /* LLM queue empty interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY6_MASK_STATUS 0x00ff88e4 /* LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY6_MASK_SET 0x00ff88e8 /* LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY6_MASK_CLR 0x00ff88ec /* LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY7_STATUS 0x00ff88f0 /* LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY7_SET 0x00ff88f4 /* LLM queue empty interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY7_CLR 0x00ff88f8 /* LLM queue empty interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY7_MASK_STATUS 0x00ff88fc /* LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY7_MASK_SET 0x00ff8900 /* LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY7_MASK_CLR 0x00ff8904 /* LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE0_STATUS 0x00ff8908 /* LLM command complete interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE0_SET 0x00ff890c /* LLM command complete interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE0_CLR 0x00ff8910 /* LLM command complete interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE0_MASK_STATUS 0x00ff8914 /* LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE0_MASK_SET 0x00ff8918 /* LLM command complete interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE0_MASK_CLR 0x00ff891c /* LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE1_STATUS 0x00ff8920 /* LLM command complete interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE1_SET 0x00ff8924 /* LLM command complete interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE1_CLR 0x00ff8928 /* LLM command complete interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE1_MASK_STATUS 0x00ff892c /* LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE1_MASK_SET 0x00ff8930 /* LLM command complete interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE1_MASK_CLR 0x00ff8934 /* LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE2_STATUS 0x00ff8938 /* LLM command complete interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE2_SET 0x00ff893c /* LLM command complete interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE2_CLR 0x00ff8940 /* LLM command complete interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE2_MASK_STATUS 0x00ff8944 /* LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE2_MASK_SET 0x00ff8948 /* LLM command complete interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE2_MASK_CLR 0x00ff894c /* LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE3_STATUS 0x00ff8950 /* LLM command complete interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE3_SET 0x00ff8954 /* LLM command complete interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE3_CLR 0x00ff8958 /* LLM command complete interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE3_MASK_STATUS 0x00ff895c /* LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE3_MASK_SET 0x00ff8960 /* LLM command complete interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE3_MASK_CLR 0x00ff8964 /* LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE4_STATUS 0x00ff8968 /* LLM command complete interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE4_SET 0x00ff896c /* LLM command complete interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE4_CLR 0x00ff8970 /* LLM command complete interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE4_MASK_STATUS 0x00ff8974 /* LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE4_MASK_SET 0x00ff8978 /* LLM command complete interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE4_MASK_CLR 0x00ff897c /* LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE5_STATUS 0x00ff8980 /* LLM command complete interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE5_SET 0x00ff8984 /* LLM command complete interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE5_CLR 0x00ff8988 /* LLM command complete interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE5_MASK_STATUS 0x00ff898c /* LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE5_MASK_SET 0x00ff8990 /* LLM command complete interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE5_MASK_CLR 0x00ff8994 /* LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE6_STATUS 0x00ff8998 /* LLM command complete interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE6_SET 0x00ff899c /* LLM command complete interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE6_CLR 0x00ff89a0 /* LLM command complete interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE6_MASK_STATUS 0x00ff89a4 /* LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE6_MASK_SET 0x00ff89a8 /* LLM command complete interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE6_MASK_CLR 0x00ff89ac /* LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE7_STATUS 0x00ff89b0 /* LLM command complete interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE7_SET 0x00ff89b4 /* LLM command complete interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE7_CLR 0x00ff89b8 /* LLM command complete interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE7_MASK_STATUS 0x00ff89bc /* LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE7_MASK_SET 0x00ff89c0 /* LLM command complete interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE7_MASK_CLR 0x00ff89c4 /* LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_FIFO_STATUS_STATUS 0x00ff89c8 /* LLM FIFO status controller Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_FIFO_STATUS_SET 0x00ff89cc /* LLM FIFO status controller Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_FIFO_STATUS_CLR 0x00ff89d0 /* LLM FIFO status controller Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_FIFO_STATUS_MASK_STATUS 0x00ff89d4 /* LLM FIFO status controller Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_FIFO_STATUS_MASK_SET 0x00ff89d8 /* LLM FIFO status controller Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_FIFO_STATUS_MASK_CLR 0x00ff89dc /* LLM FIFO status controller Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH0_STATUS 0x00ff89e0 /* LLM buffer high threshold interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH0_SET 0x00ff89e4 /* LLM buffer high threshold interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH0_CLR 0x00ff89e8 /* LLM buffer high threshold interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH0_MASK_STATUS 0x00ff89ec /* LLM buffer high threshold interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH0_MASK_SET 0x00ff89f0 /* LLM buffer high threshold interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH0_MASK_CLR 0x00ff89f4 /* LLM buffer high threshold interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH1_STATUS 0x00ff89f8 /* LLM buffer high threshold interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH1_SET 0x00ff89fc /* LLM buffer high threshold interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH1_CLR 0x00ff8a00 /* LLM buffer high threshold interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH1_MASK_STATUS 0x00ff8a04 /* LLM buffer high threshold interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH1_MASK_SET 0x00ff8a08 /* LLM buffer high threshold interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH1_MASK_CLR 0x00ff8a0c /* LLM buffer high threshold interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW0_STATUS 0x00ff8a10 /* LLM buffer low threshold interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW0_SET 0x00ff8a14 /* LLM buffer low threshold interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW0_CLR 0x00ff8a18 /* LLM buffer low threshold interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW0_MASK_STATUS 0x00ff8a1c /* LLM buffer low threshold interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW0_MASK_SET 0x00ff8a20 /* LLM buffer low threshold interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW0_MASK_CLR 0x00ff8a24 /* LLM buffer low threshold interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW1_STATUS 0x00ff8a28 /* LLM buffer low threshold interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW1_SET 0x00ff8a2c /* LLM buffer low threshold interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW1_CLR 0x00ff8a30 /* LLM buffer low threshold interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW1_MASK_STATUS 0x00ff8a34 /* LLM buffer low threshold interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW1_MASK_SET 0x00ff8a38 /* LLM buffer low threshold interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW1_MASK_CLR 0x00ff8a3c /* LLM buffer low threshold interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_STATUS_STATUS 0x00ff8a40 /* Assorted ECL status and error interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_STATUS_SET   0x00ff8a44 /* Assorted ECL status and error interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_STATUS_CLR   0x00ff8a48 /* Assorted ECL status and error interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_STATUS_MASK_STATUS 0x00ff8a4c /* Assorted ECL status and error interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_STATUS_MASK_SET 0x00ff8a50 /* Assorted ECL status and error interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_STATUS_MASK_CLR 0x00ff8a54 /* Assorted ECL status and error interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PQOS_STATUS 0x00ff8a58 /* ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PQOS_SET 0x00ff8a5c /* ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PQOS_CLR 0x00ff8a60 /* ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PQOS_MASK_STATUS 0x00ff8a64 /* ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PQOS_MASK_SET 0x00ff8a68 /* ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PQOS_MASK_CLR 0x00ff8a6c /* ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PRI_STATUS 0x00ff8a70 /* ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PRI_SET 0x00ff8a74 /* ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PRI_CLR 0x00ff8a78 /* ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PRI_MASK_STATUS 0x00ff8a7c /* ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PRI_MASK_SET 0x00ff8a80 /* ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PRI_MASK_CLR 0x00ff8a84 /* ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PQOS_STATUS 0x00ff8a88 /* ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PQOS_SET 0x00ff8a8c /* ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PQOS_CLR 0x00ff8a90 /* ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PQOS_MASK_STATUS 0x00ff8a94 /* ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PQOS_MASK_SET 0x00ff8a98 /* ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PQOS_MASK_CLR 0x00ff8a9c /* ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PRI_STATUS 0x00ff8aa0 /* ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PRI_SET 0x00ff8aa4 /* ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PRI_CLR 0x00ff8aa8 /* ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PRI_MASK_STATUS 0x00ff8aac /* ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PRI_MASK_SET 0x00ff8ab0 /* ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PRI_MASK_CLR 0x00ff8ab4 /* ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PQOS_STATUS 0x00ff8ab8 /* ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PQOS_SET 0x00ff8abc /* ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PQOS_CLR 0x00ff8ac0 /* ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PQOS_MASK_STATUS 0x00ff8ac4 /* ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PQOS_MASK_SET 0x00ff8ac8 /* ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PQOS_MASK_CLR 0x00ff8acc /* ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PRI_STATUS 0x00ff8ad0 /* ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PRI_SET 0x00ff8ad4 /* ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PRI_CLR 0x00ff8ad8 /* ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PRI_MASK_STATUS 0x00ff8adc /* ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PRI_MASK_SET 0x00ff8ae0 /* ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PRI_MASK_CLR 0x00ff8ae4 /* ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_RX_DMA_STATUS 0x00ff8ae8 /* ECL RX DMA interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_RX_DMA_SET   0x00ff8aec /* ECL RX DMA interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_RX_DMA_CLR   0x00ff8af0 /* ECL RX DMA interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_RX_DMA_MASK_STATUS 0x00ff8af4 /* ECL RX DMA interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_RX_DMA_MASK_SET 0x00ff8af8 /* ECL RX DMA interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_RX_DMA_MASK_CLR 0x00ff8afc /* ECL RX DMA interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_STATUS_STATUS 0x00ff8b00 /* Assorted MAC status and error interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_STATUS_SET   0x00ff8b04 /* Assorted MAC status and error interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_STATUS_CLR   0x00ff8b08 /* Assorted MAC status and error interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_STATUS_MASK_STATUS 0x00ff8b0c /* Assorted MAC status and error interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_STATUS_MASK_SET 0x00ff8b10 /* Assorted MAC status and error interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_STATUS_MASK_CLR 0x00ff8b14 /* Assorted MAC status and error interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER0_STATUS 0x00ff8b18 /* Network and System timers Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER0_SET   0x00ff8b1c /* Network and System timers Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER0_CLR   0x00ff8b20 /* Network and System timers Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER0_MASK_STATUS 0x00ff8b24 /* Network and System timers Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER0_MASK_SET 0x00ff8b28 /* Network and System timers Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER0_MASK_CLR 0x00ff8b2c /* Network and System timers Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER1_STATUS 0x00ff8b30 /* Network and System timers Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER1_SET   0x00ff8b34 /* Network and System timers Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER1_CLR   0x00ff8b38 /* Network and System timers Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER1_MASK_STATUS 0x00ff8b3c /* Network and System timers Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER1_MASK_SET 0x00ff8b40 /* Network and System timers Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER1_MASK_CLR 0x00ff8b44 /* Network and System timers Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER2_STATUS 0x00ff8b48 /* Network and System timers Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER2_SET   0x00ff8b4c /* Network and System timers Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER2_CLR   0x00ff8b50 /* Network and System timers Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER2_MASK_STATUS 0x00ff8b54 /* Network and System timers Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER2_MASK_SET 0x00ff8b58 /* Network and System timers Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER2_MASK_CLR 0x00ff8b5c /* Network and System timers Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER3_STATUS 0x00ff8b60 /* Network and System timers Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER3_SET   0x00ff8b64 /* Network and System timers Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER3_CLR   0x00ff8b68 /* Network and System timers Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER3_MASK_STATUS 0x00ff8b6c /* Network and System timers Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER3_MASK_SET 0x00ff8b70 /* Network and System timers Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER3_MASK_CLR 0x00ff8b74 /* Network and System timers Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA0_TX_DMA_STATUS 0x00ff8b78 /* MAC DATA 0 TX DMA interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA0_TX_DMA_SET 0x00ff8b7c /* MAC DATA 0 TX DMA interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA0_TX_DMA_CLR 0x00ff8b80 /* MAC DATA 0 TX DMA interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA0_TX_DMA_MASK_STATUS 0x00ff8b84 /* MAC DATA 0 TX DMA interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA0_TX_DMA_MASK_SET 0x00ff8b88 /* MAC DATA 0 TX DMA interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA0_TX_DMA_MASK_CLR 0x00ff8b8c /* MAC DATA 0 TX DMA interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA1_TX_DMA_STATUS 0x00ff8b90 /* MAC DATA 1 TX DMA interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA1_TX_DMA_SET 0x00ff8b94 /* MAC DATA 1 TX DMA interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA1_TX_DMA_CLR 0x00ff8b98 /* MAC DATA 1 TX DMA interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA1_TX_DMA_MASK_STATUS 0x00ff8b9c /* MAC DATA 1 TX DMA interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA1_TX_DMA_MASK_SET 0x00ff8ba0 /* MAC DATA 1 TX DMA interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA1_TX_DMA_MASK_CLR 0x00ff8ba4 /* MAC DATA 1 TX DMA interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC0_STATUS 0x00ff8ba8 /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC0_SET 0x00ff8bac /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC0_CLR 0x00ff8bb0 /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC0_MASK_STATUS 0x00ff8bb4 /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC0_MASK_SET 0x00ff8bb8 /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC0_MASK_CLR 0x00ff8bbc /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC1_STATUS 0x00ff8bc0 /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC1_SET 0x00ff8bc4 /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC1_CLR 0x00ff8bc8 /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC1_MASK_STATUS 0x00ff8bcc /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC1_MASK_SET 0x00ff8bd0 /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC1_MASK_CLR 0x00ff8bd4 /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP0_STATUS 0x00ff8bd8 /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP0_SET 0x00ff8bdc /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP0_CLR 0x00ff8be0 /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP0_MASK_STATUS 0x00ff8be4 /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP0_MASK_SET 0x00ff8be8 /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP0_MASK_CLR 0x00ff8bec /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP1_STATUS 0x00ff8bf0 /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP1_SET 0x00ff8bf4 /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP1_CLR 0x00ff8bf8 /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP1_MASK_STATUS 0x00ff8bfc /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP1_MASK_SET 0x00ff8c00 /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP1_MASK_CLR 0x00ff8c04 /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK0_STATUS 0x00ff8c08 /* MAC RX DMA link interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK0_SET 0x00ff8c0c /* MAC RX DMA link interrupts for 10 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK0_CLR 0x00ff8c10 /* MAC RX DMA link interrupts for 10 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK0_MASK_STATUS 0x00ff8c14 /* MAC RX DMA link interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK0_MASK_SET 0x00ff8c18 /* MAC RX DMA link interrupts for 10 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK0_MASK_CLR 0x00ff8c1c /* MAC RX DMA link interrupts for 10 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK1_STATUS 0x00ff8c20 /* MAC RX DMA link interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK1_SET 0x00ff8c24 /* MAC RX DMA link interrupts for 10 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK1_CLR 0x00ff8c28 /* MAC RX DMA link interrupts for 10 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK1_MASK_STATUS 0x00ff8c2c /* MAC RX DMA link interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK1_MASK_SET 0x00ff8c30 /* MAC RX DMA link interrupts for 10 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK1_MASK_CLR 0x00ff8c34 /* MAC RX DMA link interrupts for 10 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_CONFIG_DMA_STATUS 0x00ff8c38 /* MAC CONFIG 0 DMA interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_CONFIG_DMA_SET 0x00ff8c3c /* MAC CONFIG 0 DMA interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_CONFIG_DMA_CLR 0x00ff8c40 /* MAC CONFIG 0 DMA interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_CONFIG_DMA_MASK_STATUS 0x00ff8c44 /* MAC CONFIG 0 DMA interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_CONFIG_DMA_MASK_SET 0x00ff8c48 /* MAC CONFIG 0 DMA interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_CONFIG_DMA_MASK_CLR 0x00ff8c4c /* MAC CONFIG 0 DMA interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DESC_STATUS 0x00ff8c50 /* MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DESC_SET 0x00ff8c54 /* MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DESC_CLR 0x00ff8c58 /* MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DESC_MASK_STATUS 0x00ff8c5c /* MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DESC_MASK_SET 0x00ff8c60 /* MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DESC_MASK_CLR 0x00ff8c64 /* MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DROP_STATUS 0x00ff8c68 /* MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DROP_SET 0x00ff8c6c /* MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DROP_CLR 0x00ff8c70 /* MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DROP_MASK_STATUS 0x00ff8c74 /* MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DROP_MASK_SET 0x00ff8c78 /* MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DROP_MASK_CLR 0x00ff8c7c /* MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_LINK_STATUS 0x00ff8c80 /* MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_LINK_SET 0x00ff8c84 /* MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_LINK_CLR 0x00ff8c88 /* MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_LINK_MASK_STATUS 0x00ff8c8c /* MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_LINK_MASK_SET 0x00ff8c90 /* MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_LINK_MASK_CLR 0x00ff8c94 /* MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT0_STATUS   0x00ff8c98 /* Software Interrupt controller Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT0_SET      0x00ff8c9c /* Software Interrupt controller Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT0_CLR      0x00ff8ca0 /* Software Interrupt controller Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT0_MASK_STATUS 0x00ff8ca4 /* Software Interrupt controller Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT0_MASK_SET 0x00ff8ca8 /* Software Interrupt controller Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT0_MASK_CLR 0x00ff8cac /* Software Interrupt controller Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT1_STATUS   0x00ff8cb0 /* Software Interrupt controller Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT1_SET      0x00ff8cb4 /* Software Interrupt controller Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT1_CLR      0x00ff8cb8 /* Software Interrupt controller Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT1_MASK_STATUS 0x00ff8cbc /* Software Interrupt controller Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT1_MASK_SET 0x00ff8cc0 /* Software Interrupt controller Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT1_MASK_CLR 0x00ff8cc4 /* Software Interrupt controller Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT2_STATUS   0x00ff8cc8 /* Software Interrupt controller Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT2_SET      0x00ff8ccc /* Software Interrupt controller Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT2_CLR      0x00ff8cd0 /* Software Interrupt controller Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT2_MASK_STATUS 0x00ff8cd4 /* Software Interrupt controller Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT2_MASK_SET 0x00ff8cd8 /* Software Interrupt controller Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT2_MASK_CLR 0x00ff8cdc /* Software Interrupt controller Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT3_STATUS   0x00ff8ce0 /* Software Interrupt controller Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT3_SET      0x00ff8ce4 /* Software Interrupt controller Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT3_CLR      0x00ff8ce8 /* Software Interrupt controller Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT3_MASK_STATUS 0x00ff8cec /* Software Interrupt controller Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT3_MASK_SET 0x00ff8cf0 /* Software Interrupt controller Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT3_MASK_CLR 0x00ff8cf4 /* Software Interrupt controller Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M0_STATUS      0x00ff8cf8 /* Reserved interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M0_SET         0x00ff8cfc /* Reserved interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M0_CLR         0x00ff8d00 /* Reserved interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M0_MASK_STATUS 0x00ff8d04 /* Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M0_MASK_SET    0x00ff8d08 /* Reserved interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M0_MASK_CLR    0x00ff8d0c /* Reserved interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M1_STATUS      0x00ff8d10 /* Reserved interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M1_SET         0x00ff8d14 /* Reserved interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M1_CLR         0x00ff8d18 /* Reserved interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M1_MASK_STATUS 0x00ff8d1c /* Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M1_MASK_SET    0x00ff8d20 /* Reserved interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M1_MASK_CLR    0x00ff8d24 /* Reserved interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED0_STATUS 0x00ff8d28 /* Reserved interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED0_SET    0x00ff8d2c /* Reserved interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED0_CLR    0x00ff8d30 /* Reserved interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED0_MASK_STATUS 0x00ff8d34 /* Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED0_MASK_SET 0x00ff8d38 /* Reserved interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED0_MASK_CLR 0x00ff8d3c /* Reserved interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED1_STATUS 0x00ff8d40 /* Reserved interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED1_SET    0x00ff8d44 /* Reserved interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED1_CLR    0x00ff8d48 /* Reserved interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED1_MASK_STATUS 0x00ff8d4c /* Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED1_MASK_SET 0x00ff8d50 /* Reserved interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED1_MASK_CLR 0x00ff8d54 /* Reserved interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED2_STATUS 0x00ff8d58 /* Reserved interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED2_SET    0x00ff8d5c /* Reserved interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED2_CLR    0x00ff8d60 /* Reserved interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED2_MASK_STATUS 0x00ff8d64 /* Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED2_MASK_SET 0x00ff8d68 /* Reserved interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED2_MASK_CLR 0x00ff8d6c /* Reserved interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED3_STATUS 0x00ff8d70 /* Reserved interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED3_SET    0x00ff8d74 /* Reserved interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED3_CLR    0x00ff8d78 /* Reserved interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED3_MASK_STATUS 0x00ff8d7c /* Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED3_MASK_SET 0x00ff8d80 /* Reserved interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED3_MASK_CLR 0x00ff8d84 /* Reserved interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */

#endif /* #ifndef BCHP_MOCA_INTC_L2_LO_H__ */

/* End of File */
