// Seed: 1553233201
module module_0 (
    id_1,
    id_2,
    id_3[1 :-1],
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19[1 : 1],
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30
);
  output wire id_30;
  inout wire id_29;
  input wire id_28;
  output wire id_27;
  inout wire id_26;
  output wire id_25;
  output wire id_24;
  inout wire id_23;
  inout wire id_22;
  input wire id_21;
  output wire id_20;
  inout logic [7:0] id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input logic [7:0] id_3;
  input wire id_2;
  output wire id_1;
  wire id_31;
endmodule
module module_1 #(
    parameter id_10 = 32'd33,
    parameter id_15 = 32'd99,
    parameter id_2  = 32'd34,
    parameter id_3  = 32'd19,
    parameter id_5  = 32'd15,
    parameter id_6  = 32'd35,
    parameter id_7  = 32'd87,
    parameter id_8  = 32'd53
) (
    id_1,
    _id_2,
    _id_3[id_15+""&id_7 : 1*id_2==id_5],
    id_4,
    _id_5,
    _id_6,
    _id_7,
    _id_8[-1 : 1-1'b0],
    id_9,
    _id_10,
    id_11[1'b0<->-1'h0 :-1],
    id_12,
    id_13,
    id_14[id_6 : id_2],
    _id_15,
    id_16,
    id_17[id_3 :-1],
    id_18,
    id_19
);
  inout wire id_19;
  input wire id_18;
  output logic [7:0] id_17;
  inout wire id_16;
  inout wire _id_15;
  inout logic [7:0] id_14;
  inout wire id_13;
  input wire id_12;
  input logic [7:0] id_11;
  inout wire _id_10;
  input wire id_9;
  inout logic [7:0] _id_8;
  inout wire _id_7;
  input wire _id_6;
  module_0 modCall_1 (
      id_13,
      id_19,
      id_11,
      id_9,
      id_19,
      id_13,
      id_4,
      id_4,
      id_1,
      id_12,
      id_12,
      id_4,
      id_18,
      id_16,
      id_16,
      id_16,
      id_12,
      id_19,
      id_14,
      id_13,
      id_12,
      id_13,
      id_16,
      id_4,
      id_19,
      id_19,
      id_13,
      id_9,
      id_13,
      id_13
  );
  output wire _id_5;
  output wire id_4;
  input logic [7:0] _id_3;
  inout wire _id_2;
  output wire id_1;
  wire [id_8 : id_10] id_20;
endmodule
