INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Logic Design with HDL/Project_Simple_Computer/Project_Simple_Computer.srcs/sources_1/new/BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Logic Design with HDL/Project_Simple_Computer/Project_Simple_Computer.srcs/sources_1/new/INPUT1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INPUT1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Logic Design with HDL/Project_Simple_Computer/Project_Simple_Computer.srcs/sources_1/new/Simple_Calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2led7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Logic Design with HDL/Project_Simple_Computer/Project_Simple_Computer.srcs/sim_1/new/INPUT1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INPUT1_tb
