$date
	Tue Mar 12 17:33:50 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TM_AddSub4 $end
$scope module AddSub4 $end
$var wire 4 ! a [3:0] $end
$var wire 4 " b [3:0] $end
$var wire 1 # sel $end
$var wire 4 $ sum [3:0] $end
$var wire 1 % cout $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x%
bx $
x#
bx "
bx !
$end
#10000
b110 $
0%
0#
b1 "
b101 !
#20000
b100 $
1%
1#
#30000
b0 $
0%
0#
b0 "
b0 !
#40000
1%
1#
#50000
b100 $
0%
0#
b10 "
b10 !
#60000
b0 $
1%
1#
#70000
b110 $
0%
0#
b101 "
b1 !
#80000
b1100 $
1#
#90000
