src/test/test_riscvcpu.d src/test/test_riscvcpu.o: \
 ../src/test/test_riscvcpu.cpp \
 /home/cyborg9/riscvsim/include/test/catch.hpp \
 /home/cyborg9/riscvsim/include/cpucore/RISCVCpu.h \
 /home/cyborg9/riscvsim/include/cpucore/InstructionDecode.h \
 /home/cyborg9/riscvsim/include/instruction/0_Instructions.h \
 /home/cyborg9/riscvsim/include/cpucore/cputypes.h \
 /home/cyborg9/riscvsim/include/cpucore/Signals.h \
 /home/cyborg9/riscvsim/include/instruction/IInstructions.h \
 /home/cyborg9/riscvsim/include/instruction/InstructionSignals.h \
 /home/cyborg9/riscvsim/include/cpucore/RegisterFile.h \
 /home/cyborg9/riscvsim/include/cpucore/InstructionFetch.h \
 /home/cyborg9/riscvsim/include/cpucore/Memory.h \
 /home/cyborg9/riscvsim/include/cpucore/InstructionExecute.h \
 /home/cyborg9/riscvsim/include/cpucore/InstructionMemory.h \
 /home/cyborg9/riscvsim/include/cpucore/InstructionWriteback.h

/home/cyborg9/riscvsim/include/test/catch.hpp:

/home/cyborg9/riscvsim/include/cpucore/RISCVCpu.h:

/home/cyborg9/riscvsim/include/cpucore/InstructionDecode.h:

/home/cyborg9/riscvsim/include/instruction/0_Instructions.h:

/home/cyborg9/riscvsim/include/cpucore/cputypes.h:

/home/cyborg9/riscvsim/include/cpucore/Signals.h:

/home/cyborg9/riscvsim/include/instruction/IInstructions.h:

/home/cyborg9/riscvsim/include/instruction/InstructionSignals.h:

/home/cyborg9/riscvsim/include/cpucore/RegisterFile.h:

/home/cyborg9/riscvsim/include/cpucore/InstructionFetch.h:

/home/cyborg9/riscvsim/include/cpucore/Memory.h:

/home/cyborg9/riscvsim/include/cpucore/InstructionExecute.h:

/home/cyborg9/riscvsim/include/cpucore/InstructionMemory.h:

/home/cyborg9/riscvsim/include/cpucore/InstructionWriteback.h:
