<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z020clg400-1" LaunchTime="1639884035">
  <File Type="BITSTR-BMM" Name="Zynq_Design_wrapper_bd.bmm"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="Zynq_Design_wrapper_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="Zynq_Design_wrapper_timing_summary_init.rpt"/>
  <File Type="ROUTE-PWR" Name="Zynq_Design_wrapper_power_routed.rpt"/>
  <File Type="PA-TCL" Name="Zynq_Design_wrapper.tcl"/>
  <File Type="OPT-TIMING" Name="Zynq_Design_wrapper_timing_summary_opted.rpt"/>
  <File Type="OPT-DCP" Name="Zynq_Design_wrapper_opt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="Zynq_Design_wrapper_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="Zynq_Design_wrapper_reports.tcl"/>
  <File Type="OPT-DRC" Name="Zynq_Design_wrapper_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="Zynq_Design_wrapper.hwdef"/>
  <File Type="PWROPT-DCP" Name="Zynq_Design_wrapper_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="Zynq_Design_wrapper_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="Zynq_Design_wrapper_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="Zynq_Design_wrapper_placed.dcp"/>
  <File Type="PLACE-IO" Name="Zynq_Design_wrapper_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="Zynq_Design_wrapper_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="Zynq_Design_wrapper_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="Zynq_Design_wrapper_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="Zynq_Design_wrapper_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="Zynq_Design_wrapper_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="Zynq_Design_wrapper_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BGN" Name="Zynq_Design_wrapper.bgn"/>
  <File Type="PLACE-TIMING" Name="Zynq_Design_wrapper_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="Zynq_Design_wrapper_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="Zynq_Design_wrapper.bin"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="Zynq_Design_wrapper_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="Zynq_Design_wrapper_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="Zynq_Design_wrapper_drc_physopted.rpt"/>
  <File Type="BITSTR-MSK" Name="Zynq_Design_wrapper.msk"/>
  <File Type="PHYSOPT-TIMING" Name="Zynq_Design_wrapper_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="Zynq_Design_wrapper_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="Zynq_Design_wrapper_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="Zynq_Design_wrapper_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="Zynq_Design_wrapper_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="Zynq_Design_wrapper_drc_routed.pb"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="Zynq_Design_wrapper.ltx"/>
  <File Type="ROUTE-DRC-RPX" Name="Zynq_Design_wrapper_drc_routed.rpx"/>
  <File Type="BITSTR-MMI" Name="Zynq_Design_wrapper.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="Zynq_Design_wrapper_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="Zynq_Design_wrapper_methodology_drc_routed.rpx"/>
  <File Type="BITSTR-SYSDEF" Name="Zynq_Design_wrapper.sysdef"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="Zynq_Design_wrapper_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="Zynq_Design_wrapper_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="Zynq_Design_wrapper_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="Zynq_Design_wrapper_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="Zynq_Design_wrapper_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="Zynq_Design_wrapper_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="Zynq_Design_wrapper_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="Zynq_Design_wrapper_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="Zynq_Design_wrapper_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="Zynq_Design_wrapper_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="Zynq_Design_wrapper_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="Zynq_Design_wrapper_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="Zynq_Design_wrapper_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="Zynq_Design_wrapper_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="Zynq_Design_wrapper_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="Zynq_Design_wrapper_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="Zynq_Design_wrapper_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="Zynq_Design_wrapper_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="Zynq_Design_wrapper_bus_skew_postroute_physopted.pb"/>
  <File Type="BG-BIT" Name="Zynq_Design_wrapper.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="Zynq_Design_wrapper_bus_skew_postroute_physopted.rpx"/>
  <File Type="BITSTR-RBT" Name="Zynq_Design_wrapper.rbt"/>
  <File Type="BITSTR-NKY" Name="Zynq_Design_wrapper.nky"/>
  <File Type="BG-DRC" Name="Zynq_Design_wrapper.drc"/>
  <File Type="RDI-RDI" Name="Zynq_Design_wrapper.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/AXI4_Lite_Slave.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/new/AXI4_Lite_Slave.vhd"/>
        <Attr Name="ImportTime" Val="1619379998"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Local_Bus_Register_Block.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/new/Local_Bus_Register_Block.vhd"/>
        <Attr Name="ImportTime" Val="1621735086"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/AXI_UART_Control_Adapter.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/new/AXI_UART_Control_Adapter.vhd"/>
        <Attr Name="ImportTime" Val="1619894946"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/Zynq_Design/Zynq_Design.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/bd/Zynq_Design/Zynq_Design.bd"/>
        <Attr Name="ImportTime" Val="1621735143"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/Zynq_Design/hdl/Zynq_Design_wrapper.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/bd/Zynq_Design/hdl/Zynq_Design_wrapper.vhd"/>
        <Attr Name="ImportTime" Val="1621735146"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/SSD_Controller.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/new/SSD_Controller.vhd"/>
        <Attr Name="ImportTime" Val="1620511493"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Microphone_Driver.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/new/Microphone_Driver.vhd"/>
        <Attr Name="ImportTime" Val="1621129673"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Microphone_Controller_Timer.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/new/Microphone_Controller_Timer.vhd"/>
        <Attr Name="ImportTime" Val="1621108370"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/FIFO_Interface.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/new/FIFO_Interface.vhd"/>
        <Attr Name="ImportTime" Val="1621104740"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/FIFO_READ_INTERFACE.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/new/FIFO_READ_INTERFACE.vhd"/>
        <Attr Name="ImportTime" Val="1621115042"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/Zynq_Design/ip/Zynq_Design_axi_traffic_gen_mask_0_0.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_axi_traffic_gen_mask_0_0.coe"/>
        <Attr Name="ImportTime" Val="1619658169"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/Zynq_Design/ip/Zynq_Design_axi_traffic_gen_control_0_0.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_axi_traffic_gen_control_0_0.coe"/>
        <Attr Name="ImportTime" Val="1619658190"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/Zynq_Design/ip/Zynq_Design_axi_traffic_gen_data_0_0.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_axi_traffic_gen_data_0_0.coe"/>
        <Attr Name="ImportTime" Val="1619823345"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/Zynq_Design/ip/Zynq_Design_axi_traffic_gen_addr_0_0.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_axi_traffic_gen_addr_0_0.coe"/>
        <Attr Name="ImportTime" Val="1620496716"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Zynq_Design_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/Xilinx/Zybo-Z7-Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Interrupt_Test/Interrupt_Test.srcs/constrs_1/imports/Xilinx/Zybo-Z7-Master.xdc"/>
        <Attr Name="ImportTime" Val="1591584237"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="Zynq_Design_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Zynq_Design_AXI4_Lite_Slave_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Zynq_Design_rst_ps7_0_50M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Zynq_Design_system_ila_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Zynq_Design_UART_V1_9_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Zynq_Design_AXI_UART_Control_Ada_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Zynq_Design_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Zynq_Design_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Zynq_Design_Local_Bus_Register_B_0_0"/>
</GenRun>
