#-----------------------------------------------------------
# Vivado v2018.3_AR72075 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Sep 12 22:21:39 2020
# Process ID: 20092
# Current directory: /work/mpsoc/zcu102/irq_pl/project_1
# Command line: vivado project_1.xpr
# Log file: /work/mpsoc/zcu102/irq_pl/project_1/vivado.log
# Journal file: /work/mpsoc/zcu102/irq_pl/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
INFO: [Project 1-313] Project file moved from '/home/alvin/xilinx/mpsoc/customers/uio/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/alvin/vivado/2018.3/vivado/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 6455.715 ; gain = 86.500 ; free physical = 7051 ; free virtual = 70671
update_compile_order -fileset sources_1
open_bd_design {/work/mpsoc/zcu102/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/Base_Zynq_MPSoC.bd}
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - zynq_ultra_ps_e_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <Base_Zynq_MPSoC> from BD file </work/mpsoc/zcu102/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/Base_Zynq_MPSoC.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 6777.312 ; gain = 0.000 ; free physical = 6954 ; free virtual = 70553
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 13 08:16:53 2020...
