INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/idoti/adunare_virgula_mobila/adunare_virgula_mobila.srcs/sources_1/new/AdunaMantise.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdunaMantise
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/idoti/adunare_virgula_mobila/adunare_virgula_mobila.srcs/sources_1/new/AjustareExponent.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AjustareExponent
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/idoti/adunare_virgula_mobila/adunare_virgula_mobila.srcs/sources_1/new/AlegeExponent.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AlegeExponent
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/idoti/adunare_virgula_mobila/adunare_virgula_mobila.srcs/sources_1/new/AliniereMantise.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AliniereMantise
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/idoti/adunare_virgula_mobila/adunare_virgula_mobila.srcs/sources_1/new/ComparaExponenti.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ComparaExponenti
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/idoti/adunare_virgula_mobila/adunare_virgula_mobila.srcs/sources_1/new/Concatenare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Concatenare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/idoti/adunare_virgula_mobila/adunare_virgula_mobila.srcs/sources_1/new/Normalizare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalizare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/idoti/adunare_virgula_mobila/adunare_virgula_mobila.srcs/sources_1/new/ParsareNumere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ParsareNumere
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/idoti/adunare_virgula_mobila/adunare_virgula_mobila.srcs/sources_1/new/Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/idoti/adunare_virgula_mobila/adunare_virgula_mobila.srcs/sources_1/new/RegExp16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegExp16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/idoti/adunare_virgula_mobila/adunare_virgula_mobila.srcs/sources_1/new/RegExp8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegExp8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/idoti/adunare_virgula_mobila/adunare_virgula_mobila.srcs/sources_1/new/RegMant24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMant24
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/idoti/adunare_virgula_mobila/adunare_virgula_mobila.srcs/sources_1/new/RegMant26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMant26
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/idoti/adunare_virgula_mobila/adunare_virgula_mobila.srcs/sources_1/new/RegMant48.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMant48
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/idoti/adunare_virgula_mobila/adunare_virgula_mobila.srcs/sources_1/new/RegMant57.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMant57
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/idoti/adunare_virgula_mobila/adunare_virgula_mobila.srcs/sim_1/new/Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sim
