
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 9)  (130 537)  (130 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (131 537)  (131 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 1)  (185 529)  (185 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (16 9)  (184 537)  (184 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (1 11)  (205 538)  (205 538)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (13 1)  (269 529)  (269 529)  routing T_5_33.span4_vert_1 <X> T_5_33.span4_horz_r_0
 (14 1)  (270 529)  (270 529)  routing T_5_33.span4_vert_1 <X> T_5_33.span4_horz_r_0
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (12 4)  (268 532)  (268 532)  routing T_5_33.lc_trk_g1_3 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g1_3 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (6 10)  (252 539)  (252 539)  routing T_5_33.span4_vert_3 <X> T_5_33.lc_trk_g1_3
 (7 10)  (253 539)  (253 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_3 lc_trk_g1_3
 (8 10)  (254 539)  (254 539)  routing T_5_33.span4_vert_3 <X> T_5_33.lc_trk_g1_3


IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (16 8)  (292 536)  (292 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (4 0)  (358 528)  (358 528)  routing T_7_33.span4_horz_r_8 <X> T_7_33.lc_trk_g0_0
 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (5 1)  (359 529)  (359 529)  routing T_7_33.span4_horz_r_8 <X> T_7_33.lc_trk_g0_0
 (7 1)  (361 529)  (361 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (16 4)  (346 532)  (346 532)  IOB_0 IO Functioning bit
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (0 9)  (365 537)  (365 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (5 0)  (413 528)  (413 528)  routing T_8_33.span4_horz_r_1 <X> T_8_33.lc_trk_g0_1
 (7 0)  (415 528)  (415 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_1 lc_trk_g0_1
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (8 1)  (416 529)  (416 529)  routing T_8_33.span4_horz_r_1 <X> T_8_33.lc_trk_g0_1
 (17 1)  (401 529)  (401 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (14 7)  (432 534)  (432 534)  routing T_8_33.span4_horz_l_14 <X> T_8_33.span4_horz_r_2
 (3 9)  (423 537)  (423 537)  IO control bit: BIOUP_IE_0

 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0



IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (16 8)  (550 536)  (550 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (11 2)  (633 531)  (633 531)  routing T_12_33.span4_vert_7 <X> T_12_33.span4_horz_l_13
 (12 2)  (634 531)  (634 531)  routing T_12_33.span4_vert_7 <X> T_12_33.span4_horz_l_13
 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0

 (14 7)  (636 534)  (636 534)  routing T_12_33.span4_horz_l_14 <X> T_12_33.span4_horz_r_2


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (5 2)  (833 531)  (833 531)  routing T_16_33.span12_vert_3 <X> T_16_33.lc_trk_g0_3
 (7 2)  (835 531)  (835 531)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_3 lc_trk_g0_3
 (8 2)  (836 531)  (836 531)  routing T_16_33.span12_vert_3 <X> T_16_33.lc_trk_g0_3
 (8 3)  (836 530)  (836 530)  routing T_16_33.span12_vert_3 <X> T_16_33.lc_trk_g0_3
 (14 4)  (852 532)  (852 532)  routing T_16_33.lc_trk_g0_3 <X> T_16_33.wire_gbuf/in
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (6 6)  (834 535)  (834 535)  routing T_16_33.span12_vert_15 <X> T_16_33.lc_trk_g0_7
 (7 6)  (835 535)  (835 535)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_15 lc_trk_g0_7
 (14 7)  (852 534)  (852 534)  routing T_16_33.span4_horz_l_14 <X> T_16_33.span4_horz_r_2
 (13 10)  (851 539)  (851 539)  routing T_16_33.lc_trk_g0_7 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (12 11)  (850 538)  (850 538)  routing T_16_33.lc_trk_g0_7 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (16 14)  (820 543)  (820 543)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (4 0)  (890 528)  (890 528)  routing T_17_33.span4_vert_40 <X> T_17_33.lc_trk_g0_0
 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (4 1)  (890 529)  (890 529)  routing T_17_33.span4_vert_40 <X> T_17_33.lc_trk_g0_0
 (5 1)  (891 529)  (891 529)  routing T_17_33.span4_vert_40 <X> T_17_33.lc_trk_g0_0
 (6 1)  (892 529)  (892 529)  routing T_17_33.span4_vert_40 <X> T_17_33.lc_trk_g0_0
 (7 1)  (893 529)  (893 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_40 lc_trk_g0_0
 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (14 4)  (910 532)  (910 532)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 4)  (911 532)  (911 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (16 4)  (878 532)  (878 532)  IOB_0 IO Functioning bit
 (13 5)  (909 533)  (909 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (910 533)  (910 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 5)  (911 533)  (911 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (4 15)  (890 542)  (890 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (5 15)  (891 542)  (891 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (7 15)  (893 542)  (893 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (13 1)  (963 529)  (963 529)  routing T_18_33.span4_vert_1 <X> T_18_33.span4_horz_r_0
 (14 1)  (964 529)  (964 529)  routing T_18_33.span4_vert_1 <X> T_18_33.span4_horz_r_0
 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0

 (6 6)  (1000 535)  (1000 535)  routing T_19_33.span4_vert_7 <X> T_19_33.lc_trk_g0_7
 (7 6)  (1001 535)  (1001 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_7 lc_trk_g0_7
 (8 6)  (1002 535)  (1002 535)  routing T_19_33.span4_vert_7 <X> T_19_33.lc_trk_g0_7
 (13 10)  (1017 539)  (1017 539)  routing T_19_33.lc_trk_g0_7 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (12 11)  (1016 538)  (1016 538)  routing T_19_33.lc_trk_g0_7 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (12 4)  (1070 532)  (1070 532)  routing T_20_33.lc_trk_g1_3 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g1_3 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (4 8)  (1052 536)  (1052 536)  routing T_20_33.span4_horz_r_8 <X> T_20_33.lc_trk_g1_0
 (5 9)  (1053 537)  (1053 537)  routing T_20_33.span4_horz_r_8 <X> T_20_33.lc_trk_g1_0
 (7 9)  (1055 537)  (1055 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (6 10)  (1054 539)  (1054 539)  routing T_20_33.span12_vert_11 <X> T_20_33.lc_trk_g1_3
 (7 10)  (1055 539)  (1055 539)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_11 lc_trk_g1_3
 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_0 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (13 3)  (1125 530)  (1125 530)  routing T_21_33.span4_vert_7 <X> T_21_33.span4_horz_r_1
 (14 3)  (1126 530)  (1126 530)  routing T_21_33.span4_vert_7 <X> T_21_33.span4_horz_r_1
 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0

 (13 13)  (1287 541)  (1287 541)  routing T_24_33.span4_vert_19 <X> T_24_33.span4_horz_r_3
 (14 13)  (1288 541)  (1288 541)  routing T_24_33.span4_vert_19 <X> T_24_33.span4_horz_r_3


IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (14 3)  (1342 530)  (1342 530)  routing T_25_33.span4_horz_l_13 <X> T_25_33.span4_horz_r_1
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (4 4)  (1322 532)  (1322 532)  routing T_25_33.span4_vert_12 <X> T_25_33.lc_trk_g0_4
 (13 4)  (1341 532)  (1341 532)  routing T_25_33.lc_trk_g0_4 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (4 5)  (1322 533)  (1322 533)  routing T_25_33.span4_vert_12 <X> T_25_33.lc_trk_g0_4
 (6 5)  (1324 533)  (1324 533)  routing T_25_33.span4_vert_12 <X> T_25_33.lc_trk_g0_4
 (7 5)  (1325 533)  (1325 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_12 lc_trk_g0_4
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (13 7)  (1341 534)  (1341 534)  routing T_25_33.span4_vert_37 <X> T_25_33.span4_horz_r_2


IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (12 4)  (1382 532)  (1382 532)  routing T_26_33.lc_trk_g1_3 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (12 5)  (1382 533)  (1382 533)  routing T_26_33.lc_trk_g1_3 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (13 7)  (1383 534)  (1383 534)  routing T_26_33.span4_vert_37 <X> T_26_33.span4_horz_r_2
 (5 10)  (1365 539)  (1365 539)  routing T_26_33.span4_horz_r_11 <X> T_26_33.lc_trk_g1_3
 (7 10)  (1367 539)  (1367 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (1368 539)  (1368 539)  routing T_26_33.span4_horz_r_11 <X> T_26_33.lc_trk_g1_3


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_1 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (5 8)  (1419 536)  (1419 536)  routing T_27_33.span4_horz_r_9 <X> T_27_33.lc_trk_g1_1
 (7 8)  (1421 536)  (1421 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (1422 536)  (1422 536)  routing T_27_33.span4_horz_r_9 <X> T_27_33.lc_trk_g1_1


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (4 14)  (1472 543)  (1472 543)  routing T_28_33.span4_horz_r_14 <X> T_28_33.lc_trk_g1_6
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit
 (5 15)  (1473 542)  (1473 542)  routing T_28_33.span4_horz_r_14 <X> T_28_33.lc_trk_g1_6
 (7 15)  (1475 542)  (1475 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (12 4)  (1544 532)  (1544 532)  routing T_29_33.lc_trk_g1_1 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (5 8)  (1527 536)  (1527 536)  routing T_29_33.span12_vert_1 <X> T_29_33.lc_trk_g1_1
 (7 8)  (1529 536)  (1529 536)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_1 lc_trk_g1_1
 (8 8)  (1530 536)  (1530 536)  routing T_29_33.span12_vert_1 <X> T_29_33.lc_trk_g1_1
 (8 9)  (1530 537)  (1530 537)  routing T_29_33.span12_vert_1 <X> T_29_33.lc_trk_g1_1
 (12 10)  (1544 539)  (1544 539)  routing T_29_33.lc_trk_g1_6 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1545 539)  (1545 539)  routing T_29_33.lc_trk_g1_6 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (12 11)  (1544 538)  (1544 538)  routing T_29_33.lc_trk_g1_6 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (4 14)  (1526 543)  (1526 543)  routing T_29_33.span4_horz_r_14 <X> T_29_33.lc_trk_g1_6
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit
 (5 15)  (1527 542)  (1527 542)  routing T_29_33.span4_horz_r_14 <X> T_29_33.lc_trk_g1_6
 (7 15)  (1529 542)  (1529 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (17 1)  (1569 529)  (1569 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 2)  (1569 531)  (1569 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (17 5)  (1569 533)  (1569 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (14 7)  (1600 534)  (1600 534)  routing T_30_33.span4_horz_l_14 <X> T_30_33.span4_horz_r_2
 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0



IO_Tile_31_33

 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (13 4)  (1653 532)  (1653 532)  routing T_31_33.lc_trk_g0_6 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1622 532)  (1622 532)  IOB_0 IO Functioning bit
 (12 5)  (1652 533)  (1652 533)  routing T_31_33.lc_trk_g0_6 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (5 6)  (1635 535)  (1635 535)  routing T_31_33.span4_vert_31 <X> T_31_33.lc_trk_g0_7
 (6 6)  (1636 535)  (1636 535)  routing T_31_33.span4_vert_31 <X> T_31_33.lc_trk_g0_7
 (7 6)  (1637 535)  (1637 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_31 lc_trk_g0_7
 (4 7)  (1634 534)  (1634 534)  routing T_31_33.span4_horz_r_6 <X> T_31_33.lc_trk_g0_6
 (5 7)  (1635 534)  (1635 534)  routing T_31_33.span4_horz_r_6 <X> T_31_33.lc_trk_g0_6
 (7 7)  (1637 534)  (1637 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_6 lc_trk_g0_6
 (8 7)  (1638 534)  (1638 534)  routing T_31_33.span4_vert_31 <X> T_31_33.lc_trk_g0_7
 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g0_7 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (12 11)  (1652 538)  (1652 538)  routing T_31_33.lc_trk_g0_7 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_17_32

 (11 6)  (885 518)  (885 518)  routing T_17_32.sp4_v_b_9 <X> T_17_32.sp4_v_t_40
 (13 6)  (887 518)  (887 518)  routing T_17_32.sp4_v_b_9 <X> T_17_32.sp4_v_t_40


RAM_Tile_25_32

 (4 2)  (1310 514)  (1310 514)  routing T_25_32.sp4_v_b_0 <X> T_25_32.sp4_v_t_37


LogicTile_26_32

 (4 2)  (1352 514)  (1352 514)  routing T_26_32.sp4_v_b_0 <X> T_26_32.sp4_v_t_37


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_3_31

 (3 0)  (129 496)  (129 496)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_v_b_0


LogicTile_6_31

 (3 0)  (291 496)  (291 496)  routing T_6_31.sp12_v_t_23 <X> T_6_31.sp12_v_b_0


LogicTile_11_31

 (3 0)  (549 496)  (549 496)  routing T_11_31.sp12_v_t_23 <X> T_11_31.sp12_v_b_0


RAM_Tile_25_31

 (19 0)  (1325 496)  (1325 496)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_b_3 sp4_v_b_13


LogicTile_26_31

 (19 0)  (1367 496)  (1367 496)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_29_31

 (12 0)  (1522 496)  (1522 496)  routing T_29_31.sp4_v_b_2 <X> T_29_31.sp4_h_r_2
 (11 1)  (1521 497)  (1521 497)  routing T_29_31.sp4_v_b_2 <X> T_29_31.sp4_h_r_2


LogicTile_31_31

 (9 11)  (1627 507)  (1627 507)  routing T_31_31.sp4_v_b_7 <X> T_31_31.sp4_v_t_42


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (12 4)  (1738 500)  (1738 500)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (5 14)  (1731 510)  (1731 510)  routing T_33_31.span4_horz_39 <X> T_33_31.lc_trk_g1_7
 (6 14)  (1732 510)  (1732 510)  routing T_33_31.span4_horz_39 <X> T_33_31.lc_trk_g1_7
 (7 14)  (1733 510)  (1733 510)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_39 lc_trk_g1_7
 (8 14)  (1734 510)  (1734 510)  routing T_33_31.span4_horz_39 <X> T_33_31.lc_trk_g1_7


IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (17 5)  (0 485)  (0 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 488)  (1 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 489)  (1 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_2_30

 (3 5)  (75 485)  (75 485)  routing T_2_30.sp12_h_l_23 <X> T_2_30.sp12_h_r_0


LogicTile_4_30

 (3 5)  (183 485)  (183 485)  routing T_4_30.sp12_h_l_23 <X> T_4_30.sp12_h_r_0


LogicTile_6_30

 (2 8)  (290 488)  (290 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_8_30

 (2 8)  (398 488)  (398 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_9_30

 (11 5)  (449 485)  (449 485)  routing T_9_30.sp4_h_l_44 <X> T_9_30.sp4_h_r_5
 (13 5)  (451 485)  (451 485)  routing T_9_30.sp4_h_l_44 <X> T_9_30.sp4_h_r_5


LogicTile_10_30

 (3 1)  (495 481)  (495 481)  routing T_10_30.sp12_h_l_23 <X> T_10_30.sp12_v_b_0


LogicTile_11_30

 (6 13)  (552 493)  (552 493)  routing T_11_30.sp4_h_l_44 <X> T_11_30.sp4_h_r_9


LogicTile_12_30

 (3 1)  (603 481)  (603 481)  routing T_12_30.sp12_h_l_23 <X> T_12_30.sp12_v_b_0


LogicTile_13_30

 (11 12)  (665 492)  (665 492)  routing T_13_30.sp4_h_l_40 <X> T_13_30.sp4_v_b_11
 (13 12)  (667 492)  (667 492)  routing T_13_30.sp4_h_l_40 <X> T_13_30.sp4_v_b_11
 (12 13)  (666 493)  (666 493)  routing T_13_30.sp4_h_l_40 <X> T_13_30.sp4_v_b_11


LogicTile_14_30

 (3 1)  (711 481)  (711 481)  routing T_14_30.sp12_h_l_23 <X> T_14_30.sp12_v_b_0
 (2 12)  (710 492)  (710 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_15_30

 (8 1)  (770 481)  (770 481)  routing T_15_30.sp4_h_r_1 <X> T_15_30.sp4_v_b_1
 (4 4)  (766 484)  (766 484)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_3
 (6 4)  (768 484)  (768 484)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_3
 (5 5)  (767 485)  (767 485)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_3


LogicTile_16_30

 (3 1)  (819 481)  (819 481)  routing T_16_30.sp12_h_l_23 <X> T_16_30.sp12_v_b_0
 (19 13)  (835 493)  (835 493)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_17_30

 (11 4)  (885 484)  (885 484)  routing T_17_30.sp4_h_l_46 <X> T_17_30.sp4_v_b_5
 (13 4)  (887 484)  (887 484)  routing T_17_30.sp4_h_l_46 <X> T_17_30.sp4_v_b_5
 (12 5)  (886 485)  (886 485)  routing T_17_30.sp4_h_l_46 <X> T_17_30.sp4_v_b_5


LogicTile_18_30

 (3 0)  (931 480)  (931 480)  routing T_18_30.sp12_h_r_0 <X> T_18_30.sp12_v_b_0
 (3 1)  (931 481)  (931 481)  routing T_18_30.sp12_h_r_0 <X> T_18_30.sp12_v_b_0


LogicTile_21_30

 (12 8)  (1102 488)  (1102 488)  routing T_21_30.sp4_v_b_8 <X> T_21_30.sp4_h_r_8
 (11 9)  (1101 489)  (1101 489)  routing T_21_30.sp4_v_b_8 <X> T_21_30.sp4_h_r_8


LogicTile_24_30

 (4 10)  (1256 490)  (1256 490)  routing T_24_30.sp4_v_b_6 <X> T_24_30.sp4_v_t_43


RAM_Tile_25_30

 (10 3)  (1316 483)  (1316 483)  routing T_25_30.sp4_h_l_45 <X> T_25_30.sp4_v_t_36


LogicTile_26_30

 (3 0)  (1351 480)  (1351 480)  routing T_26_30.sp12_h_r_0 <X> T_26_30.sp12_v_b_0
 (3 1)  (1351 481)  (1351 481)  routing T_26_30.sp12_h_r_0 <X> T_26_30.sp12_v_b_0


LogicTile_28_30

 (3 0)  (1459 480)  (1459 480)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 1)  (1459 481)  (1459 481)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 2)  (1459 482)  (1459 482)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23
 (3 3)  (1459 483)  (1459 483)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23


LogicTile_30_30

 (3 2)  (1567 482)  (1567 482)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_h_l_23
 (3 3)  (1567 483)  (1567 483)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_h_l_23


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 482)  (1743 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 489)  (1742 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 489)  (1743 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit


IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_5_29

 (8 3)  (242 467)  (242 467)  routing T_5_29.sp4_v_b_10 <X> T_5_29.sp4_v_t_36
 (10 3)  (244 467)  (244 467)  routing T_5_29.sp4_v_b_10 <X> T_5_29.sp4_v_t_36
 (4 6)  (238 470)  (238 470)  routing T_5_29.sp4_h_r_9 <X> T_5_29.sp4_v_t_38
 (6 6)  (240 470)  (240 470)  routing T_5_29.sp4_h_r_9 <X> T_5_29.sp4_v_t_38
 (5 7)  (239 471)  (239 471)  routing T_5_29.sp4_h_r_9 <X> T_5_29.sp4_v_t_38


LogicTile_6_29

 (2 8)  (290 472)  (290 472)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_7_29

 (4 13)  (346 477)  (346 477)  routing T_7_29.sp4_v_t_41 <X> T_7_29.sp4_h_r_9


LogicTile_10_29

 (3 3)  (495 467)  (495 467)  routing T_10_29.sp12_v_b_0 <X> T_10_29.sp12_h_l_23


LogicTile_11_29

 (4 12)  (550 476)  (550 476)  routing T_11_29.sp4_h_l_44 <X> T_11_29.sp4_v_b_9
 (5 13)  (551 477)  (551 477)  routing T_11_29.sp4_h_l_44 <X> T_11_29.sp4_v_b_9


LogicTile_12_29

 (8 11)  (608 475)  (608 475)  routing T_12_29.sp4_v_b_4 <X> T_12_29.sp4_v_t_42
 (10 11)  (610 475)  (610 475)  routing T_12_29.sp4_v_b_4 <X> T_12_29.sp4_v_t_42


LogicTile_14_29

 (3 0)  (711 464)  (711 464)  routing T_14_29.sp12_h_r_0 <X> T_14_29.sp12_v_b_0
 (3 1)  (711 465)  (711 465)  routing T_14_29.sp12_h_r_0 <X> T_14_29.sp12_v_b_0


LogicTile_18_29

 (3 0)  (931 464)  (931 464)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0
 (3 1)  (931 465)  (931 465)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0
 (9 3)  (937 467)  (937 467)  routing T_18_29.sp4_v_b_1 <X> T_18_29.sp4_v_t_36


LogicTile_19_29

 (8 11)  (990 475)  (990 475)  routing T_19_29.sp4_v_b_4 <X> T_19_29.sp4_v_t_42
 (10 11)  (992 475)  (992 475)  routing T_19_29.sp4_v_b_4 <X> T_19_29.sp4_v_t_42


LogicTile_21_29

 (8 11)  (1098 475)  (1098 475)  routing T_21_29.sp4_v_b_4 <X> T_21_29.sp4_v_t_42
 (10 11)  (1100 475)  (1100 475)  routing T_21_29.sp4_v_b_4 <X> T_21_29.sp4_v_t_42


LogicTile_24_29

 (19 6)  (1271 470)  (1271 470)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_26_29

 (3 0)  (1351 464)  (1351 464)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_v_b_0
 (3 1)  (1351 465)  (1351 465)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_v_b_0
 (3 2)  (1351 466)  (1351 466)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_h_l_23
 (3 3)  (1351 467)  (1351 467)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_h_l_23


LogicTile_30_29

 (3 0)  (1567 464)  (1567 464)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_v_b_0
 (3 2)  (1567 466)  (1567 466)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_h_l_23
 (3 3)  (1567 467)  (1567 467)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_h_l_23


LogicTile_32_29

 (8 5)  (1680 469)  (1680 469)  routing T_32_29.sp4_h_r_4 <X> T_32_29.sp4_v_b_4


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (0 9)  (1726 473)  (1726 473)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (16 9)  (1742 473)  (1742 473)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 473)  (1743 473)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0



LogicTile_16_28

 (3 6)  (819 454)  (819 454)  routing T_16_28.sp12_v_b_0 <X> T_16_28.sp12_v_t_23


LogicTile_17_28

 (4 14)  (878 462)  (878 462)  routing T_17_28.sp4_v_b_9 <X> T_17_28.sp4_v_t_44


LogicTile_21_28

 (19 4)  (1109 452)  (1109 452)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_28_28

 (3 0)  (1459 448)  (1459 448)  routing T_28_28.sp12_h_r_0 <X> T_28_28.sp12_v_b_0
 (3 1)  (1459 449)  (1459 449)  routing T_28_28.sp12_h_r_0 <X> T_28_28.sp12_v_b_0


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 450)  (1743 450)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (5 2)  (12 434)  (12 434)  routing T_0_27.span4_horz_27 <X> T_0_27.lc_trk_g0_3
 (6 2)  (11 434)  (11 434)  routing T_0_27.span4_horz_27 <X> T_0_27.lc_trk_g0_3
 (7 2)  (10 434)  (10 434)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_27 lc_trk_g0_3
 (17 2)  (0 434)  (0 434)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (8 3)  (9 435)  (9 435)  routing T_0_27.span4_horz_27 <X> T_0_27.lc_trk_g0_3
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (4 4)  (13 436)  (13 436)  routing T_0_27.span4_horz_12 <X> T_0_27.lc_trk_g0_4
 (4 5)  (13 437)  (13 437)  routing T_0_27.span4_horz_12 <X> T_0_27.lc_trk_g0_4
 (6 5)  (11 437)  (11 437)  routing T_0_27.span4_horz_12 <X> T_0_27.lc_trk_g0_4
 (7 5)  (10 437)  (10 437)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_12 lc_trk_g0_4
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (10 10)  (7 442)  (7 442)  routing T_0_27.lc_trk_g0_4 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 443)  (5 443)  routing T_0_27.lc_trk_g0_3 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_2_27

 (5 6)  (77 438)  (77 438)  routing T_2_27.sp4_h_r_0 <X> T_2_27.sp4_h_l_38
 (4 7)  (76 439)  (76 439)  routing T_2_27.sp4_h_r_0 <X> T_2_27.sp4_h_l_38


LogicTile_3_27

 (3 0)  (129 432)  (129 432)  routing T_3_27.sp12_v_t_23 <X> T_3_27.sp12_v_b_0
 (9 2)  (135 434)  (135 434)  routing T_3_27.sp4_h_r_10 <X> T_3_27.sp4_h_l_36
 (10 2)  (136 434)  (136 434)  routing T_3_27.sp4_h_r_10 <X> T_3_27.sp4_h_l_36


LogicTile_6_27

 (4 3)  (292 435)  (292 435)  routing T_6_27.sp4_v_b_7 <X> T_6_27.sp4_h_l_37


LogicTile_7_27

 (10 14)  (352 446)  (352 446)  routing T_7_27.sp4_v_b_5 <X> T_7_27.sp4_h_l_47


RAM_Tile_8_27

 (3 1)  (399 433)  (399 433)  routing T_8_27.sp12_h_l_23 <X> T_8_27.sp12_v_b_0


LogicTile_18_27

 (3 0)  (931 432)  (931 432)  routing T_18_27.sp12_h_r_0 <X> T_18_27.sp12_v_b_0
 (3 1)  (931 433)  (931 433)  routing T_18_27.sp12_h_r_0 <X> T_18_27.sp12_v_b_0


LogicTile_22_27

 (3 4)  (1147 436)  (1147 436)  routing T_22_27.sp12_v_b_0 <X> T_22_27.sp12_h_r_0
 (3 5)  (1147 437)  (1147 437)  routing T_22_27.sp12_v_b_0 <X> T_22_27.sp12_h_r_0


LogicTile_26_27

 (3 0)  (1351 432)  (1351 432)  routing T_26_27.sp12_h_r_0 <X> T_26_27.sp12_v_b_0
 (3 1)  (1351 433)  (1351 433)  routing T_26_27.sp12_h_r_0 <X> T_26_27.sp12_v_b_0


LogicTile_28_27

 (2 4)  (1458 436)  (1458 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_29_27

 (11 2)  (1521 434)  (1521 434)  routing T_29_27.sp4_v_b_11 <X> T_29_27.sp4_v_t_39
 (12 3)  (1522 435)  (1522 435)  routing T_29_27.sp4_v_b_11 <X> T_29_27.sp4_v_t_39


LogicTile_30_27

 (3 0)  (1567 432)  (1567 432)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_v_b_0
 (3 1)  (1567 433)  (1567 433)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_v_b_0
 (3 2)  (1567 434)  (1567 434)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_h_l_23
 (3 3)  (1567 435)  (1567 435)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_h_l_23


LogicTile_31_27

 (8 11)  (1626 443)  (1626 443)  routing T_31_27.sp4_h_l_42 <X> T_31_27.sp4_v_t_42


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 441)  (1742 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 441)  (1743 441)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_6_26

 (19 7)  (307 423)  (307 423)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_7_26

 (19 5)  (361 421)  (361 421)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_13_26

 (10 4)  (664 420)  (664 420)  routing T_13_26.sp4_v_t_46 <X> T_13_26.sp4_h_r_4
 (13 12)  (667 428)  (667 428)  routing T_13_26.sp4_v_t_46 <X> T_13_26.sp4_v_b_11


LogicTile_15_26

 (4 4)  (766 420)  (766 420)  routing T_15_26.sp4_v_t_38 <X> T_15_26.sp4_v_b_3
 (5 4)  (767 420)  (767 420)  routing T_15_26.sp4_v_t_38 <X> T_15_26.sp4_h_r_3
 (8 5)  (770 421)  (770 421)  routing T_15_26.sp4_v_t_36 <X> T_15_26.sp4_v_b_4
 (10 5)  (772 421)  (772 421)  routing T_15_26.sp4_v_t_36 <X> T_15_26.sp4_v_b_4


LogicTile_17_26

 (4 1)  (878 417)  (878 417)  routing T_17_26.sp4_h_l_41 <X> T_17_26.sp4_h_r_0
 (6 1)  (880 417)  (880 417)  routing T_17_26.sp4_h_l_41 <X> T_17_26.sp4_h_r_0
 (9 1)  (883 417)  (883 417)  routing T_17_26.sp4_v_t_40 <X> T_17_26.sp4_v_b_1
 (10 1)  (884 417)  (884 417)  routing T_17_26.sp4_v_t_40 <X> T_17_26.sp4_v_b_1
 (8 5)  (882 421)  (882 421)  routing T_17_26.sp4_h_l_41 <X> T_17_26.sp4_v_b_4
 (9 5)  (883 421)  (883 421)  routing T_17_26.sp4_h_l_41 <X> T_17_26.sp4_v_b_4


LogicTile_18_26

 (15 2)  (943 418)  (943 418)  routing T_18_26.sp4_h_r_13 <X> T_18_26.lc_trk_g0_5
 (16 2)  (944 418)  (944 418)  routing T_18_26.sp4_h_r_13 <X> T_18_26.lc_trk_g0_5
 (17 2)  (945 418)  (945 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (946 418)  (946 418)  routing T_18_26.sp4_h_r_13 <X> T_18_26.lc_trk_g0_5
 (27 4)  (955 420)  (955 420)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 420)  (956 420)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 420)  (957 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 420)  (958 420)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 420)  (959 420)  routing T_18_26.lc_trk_g0_5 <X> T_18_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 420)  (960 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (963 420)  (963 420)  routing T_18_26.lc_trk_g2_6 <X> T_18_26.input_2_2
 (38 4)  (966 420)  (966 420)  LC_2 Logic Functioning bit
 (39 4)  (967 420)  (967 420)  LC_2 Logic Functioning bit
 (42 4)  (970 420)  (970 420)  LC_2 Logic Functioning bit
 (43 4)  (971 420)  (971 420)  LC_2 Logic Functioning bit
 (26 5)  (954 421)  (954 421)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 421)  (956 421)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 421)  (957 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (960 421)  (960 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (961 421)  (961 421)  routing T_18_26.lc_trk_g2_6 <X> T_18_26.input_2_2
 (35 5)  (963 421)  (963 421)  routing T_18_26.lc_trk_g2_6 <X> T_18_26.input_2_2
 (39 5)  (967 421)  (967 421)  LC_2 Logic Functioning bit
 (42 5)  (970 421)  (970 421)  LC_2 Logic Functioning bit
 (51 5)  (979 421)  (979 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (27 8)  (955 424)  (955 424)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 424)  (956 424)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 424)  (957 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 424)  (958 424)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 424)  (959 424)  routing T_18_26.lc_trk_g0_5 <X> T_18_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 424)  (960 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (963 424)  (963 424)  routing T_18_26.lc_trk_g2_6 <X> T_18_26.input_2_4
 (38 8)  (966 424)  (966 424)  LC_4 Logic Functioning bit
 (43 8)  (971 424)  (971 424)  LC_4 Logic Functioning bit
 (22 9)  (950 425)  (950 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (954 425)  (954 425)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 425)  (956 425)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 425)  (957 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (960 425)  (960 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (961 425)  (961 425)  routing T_18_26.lc_trk_g2_6 <X> T_18_26.input_2_4
 (35 9)  (963 425)  (963 425)  routing T_18_26.lc_trk_g2_6 <X> T_18_26.input_2_4
 (38 9)  (966 425)  (966 425)  LC_4 Logic Functioning bit
 (39 9)  (967 425)  (967 425)  LC_4 Logic Functioning bit
 (42 9)  (970 425)  (970 425)  LC_4 Logic Functioning bit
 (43 9)  (971 425)  (971 425)  LC_4 Logic Functioning bit
 (53 9)  (981 425)  (981 425)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (25 10)  (953 426)  (953 426)  routing T_18_26.sp4_h_r_38 <X> T_18_26.lc_trk_g2_6
 (22 11)  (950 427)  (950 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (951 427)  (951 427)  routing T_18_26.sp4_h_r_38 <X> T_18_26.lc_trk_g2_6
 (24 11)  (952 427)  (952 427)  routing T_18_26.sp4_h_r_38 <X> T_18_26.lc_trk_g2_6
 (27 12)  (955 428)  (955 428)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 428)  (956 428)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 428)  (957 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 428)  (958 428)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 428)  (959 428)  routing T_18_26.lc_trk_g0_5 <X> T_18_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 428)  (960 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (963 428)  (963 428)  routing T_18_26.lc_trk_g2_6 <X> T_18_26.input_2_6
 (39 12)  (967 428)  (967 428)  LC_6 Logic Functioning bit
 (42 12)  (970 428)  (970 428)  LC_6 Logic Functioning bit
 (48 12)  (976 428)  (976 428)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (26 13)  (954 429)  (954 429)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 429)  (956 429)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 429)  (957 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (960 429)  (960 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (961 429)  (961 429)  routing T_18_26.lc_trk_g2_6 <X> T_18_26.input_2_6
 (35 13)  (963 429)  (963 429)  routing T_18_26.lc_trk_g2_6 <X> T_18_26.input_2_6
 (39 13)  (967 429)  (967 429)  LC_6 Logic Functioning bit
 (42 13)  (970 429)  (970 429)  LC_6 Logic Functioning bit
 (43 13)  (971 429)  (971 429)  LC_6 Logic Functioning bit
 (26 14)  (954 430)  (954 430)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_7/in_0
 (28 14)  (956 430)  (956 430)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 430)  (957 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 430)  (959 430)  routing T_18_26.lc_trk_g2_6 <X> T_18_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 430)  (960 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 430)  (961 430)  routing T_18_26.lc_trk_g2_6 <X> T_18_26.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 430)  (963 430)  routing T_18_26.lc_trk_g0_5 <X> T_18_26.input_2_7
 (38 14)  (966 430)  (966 430)  LC_7 Logic Functioning bit
 (39 14)  (967 430)  (967 430)  LC_7 Logic Functioning bit
 (43 14)  (971 430)  (971 430)  LC_7 Logic Functioning bit
 (14 15)  (942 431)  (942 431)  routing T_18_26.sp4_r_v_b_44 <X> T_18_26.lc_trk_g3_4
 (17 15)  (945 431)  (945 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (955 431)  (955 431)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 431)  (956 431)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 431)  (957 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 431)  (958 431)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 431)  (959 431)  routing T_18_26.lc_trk_g2_6 <X> T_18_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 431)  (960 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (39 15)  (967 431)  (967 431)  LC_7 Logic Functioning bit
 (42 15)  (970 431)  (970 431)  LC_7 Logic Functioning bit
 (46 15)  (974 431)  (974 431)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_19_26

 (4 4)  (986 420)  (986 420)  routing T_19_26.sp4_h_l_38 <X> T_19_26.sp4_v_b_3
 (5 5)  (987 421)  (987 421)  routing T_19_26.sp4_h_l_38 <X> T_19_26.sp4_v_b_3


LogicTile_20_26

 (3 7)  (1039 423)  (1039 423)  routing T_20_26.sp12_h_l_23 <X> T_20_26.sp12_v_t_23


LogicTile_21_26

 (11 10)  (1101 426)  (1101 426)  routing T_21_26.sp4_h_l_38 <X> T_21_26.sp4_v_t_45


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 402)  (0 402)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (17 5)  (0 405)  (0 405)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 408)  (1 408)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25

 (3 5)  (75 405)  (75 405)  routing T_2_25.sp12_h_l_23 <X> T_2_25.sp12_h_r_0


LogicTile_3_25



LogicTile_4_25

 (3 5)  (183 405)  (183 405)  routing T_4_25.sp12_h_l_23 <X> T_4_25.sp12_h_r_0


LogicTile_5_25

 (9 15)  (243 415)  (243 415)  routing T_5_25.sp4_v_b_2 <X> T_5_25.sp4_v_t_47
 (10 15)  (244 415)  (244 415)  routing T_5_25.sp4_v_b_2 <X> T_5_25.sp4_v_t_47


LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25

 (3 5)  (399 405)  (399 405)  routing T_8_25.sp12_h_l_23 <X> T_8_25.sp12_h_r_0


LogicTile_9_25



LogicTile_10_25



LogicTile_11_25

 (11 4)  (557 404)  (557 404)  routing T_11_25.sp4_v_t_44 <X> T_11_25.sp4_v_b_5
 (13 4)  (559 404)  (559 404)  routing T_11_25.sp4_v_t_44 <X> T_11_25.sp4_v_b_5


LogicTile_12_25

 (8 7)  (608 407)  (608 407)  routing T_12_25.sp4_h_r_10 <X> T_12_25.sp4_v_t_41
 (9 7)  (609 407)  (609 407)  routing T_12_25.sp4_h_r_10 <X> T_12_25.sp4_v_t_41
 (10 7)  (610 407)  (610 407)  routing T_12_25.sp4_h_r_10 <X> T_12_25.sp4_v_t_41


LogicTile_13_25



LogicTile_14_25

 (3 1)  (711 401)  (711 401)  routing T_14_25.sp12_h_l_23 <X> T_14_25.sp12_v_b_0
 (27 2)  (735 402)  (735 402)  routing T_14_25.lc_trk_g3_1 <X> T_14_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 402)  (736 402)  routing T_14_25.lc_trk_g3_1 <X> T_14_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 402)  (737 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 402)  (739 402)  routing T_14_25.lc_trk_g0_6 <X> T_14_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 402)  (740 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (40 2)  (748 402)  (748 402)  LC_1 Logic Functioning bit
 (42 2)  (750 402)  (750 402)  LC_1 Logic Functioning bit
 (22 3)  (730 403)  (730 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (731 403)  (731 403)  routing T_14_25.sp4_v_b_22 <X> T_14_25.lc_trk_g0_6
 (24 3)  (732 403)  (732 403)  routing T_14_25.sp4_v_b_22 <X> T_14_25.lc_trk_g0_6
 (27 3)  (735 403)  (735 403)  routing T_14_25.lc_trk_g3_0 <X> T_14_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 403)  (736 403)  routing T_14_25.lc_trk_g3_0 <X> T_14_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 403)  (737 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 403)  (739 403)  routing T_14_25.lc_trk_g0_6 <X> T_14_25.wire_logic_cluster/lc_1/in_3
 (40 3)  (748 403)  (748 403)  LC_1 Logic Functioning bit
 (41 3)  (749 403)  (749 403)  LC_1 Logic Functioning bit
 (42 3)  (750 403)  (750 403)  LC_1 Logic Functioning bit
 (43 3)  (751 403)  (751 403)  LC_1 Logic Functioning bit
 (47 3)  (755 403)  (755 403)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (2 12)  (710 412)  (710 412)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (17 12)  (725 412)  (725 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (16 13)  (724 413)  (724 413)  routing T_14_25.sp12_v_b_8 <X> T_14_25.lc_trk_g3_0
 (17 13)  (725 413)  (725 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0


LogicTile_15_25

 (5 13)  (767 413)  (767 413)  routing T_15_25.sp4_h_r_9 <X> T_15_25.sp4_v_b_9


LogicTile_16_25

 (3 1)  (819 401)  (819 401)  routing T_16_25.sp12_h_l_23 <X> T_16_25.sp12_v_b_0
 (2 8)  (818 408)  (818 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_17_25

 (11 4)  (885 404)  (885 404)  routing T_17_25.sp4_h_l_46 <X> T_17_25.sp4_v_b_5
 (13 4)  (887 404)  (887 404)  routing T_17_25.sp4_h_l_46 <X> T_17_25.sp4_v_b_5
 (12 5)  (886 405)  (886 405)  routing T_17_25.sp4_h_l_46 <X> T_17_25.sp4_v_b_5


LogicTile_18_25

 (3 0)  (931 400)  (931 400)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0
 (3 1)  (931 401)  (931 401)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0


LogicTile_19_25

 (4 4)  (986 404)  (986 404)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_v_b_3
 (6 4)  (988 404)  (988 404)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_v_b_3
 (5 5)  (987 405)  (987 405)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_v_b_3
 (5 15)  (987 415)  (987 415)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_v_t_44


LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25

 (25 0)  (1481 400)  (1481 400)  routing T_28_25.sp4_v_b_10 <X> T_28_25.lc_trk_g0_2
 (22 1)  (1478 401)  (1478 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1479 401)  (1479 401)  routing T_28_25.sp4_v_b_10 <X> T_28_25.lc_trk_g0_2
 (25 1)  (1481 401)  (1481 401)  routing T_28_25.sp4_v_b_10 <X> T_28_25.lc_trk_g0_2
 (27 2)  (1483 402)  (1483 402)  routing T_28_25.lc_trk_g3_3 <X> T_28_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (1484 402)  (1484 402)  routing T_28_25.lc_trk_g3_3 <X> T_28_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (1485 402)  (1485 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1488 402)  (1488 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (40 2)  (1496 402)  (1496 402)  LC_1 Logic Functioning bit
 (41 2)  (1497 402)  (1497 402)  LC_1 Logic Functioning bit
 (42 2)  (1498 402)  (1498 402)  LC_1 Logic Functioning bit
 (26 3)  (1482 403)  (1482 403)  routing T_28_25.lc_trk_g2_3 <X> T_28_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (1484 403)  (1484 403)  routing T_28_25.lc_trk_g2_3 <X> T_28_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (1485 403)  (1485 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1486 403)  (1486 403)  routing T_28_25.lc_trk_g3_3 <X> T_28_25.wire_logic_cluster/lc_1/in_1
 (31 3)  (1487 403)  (1487 403)  routing T_28_25.lc_trk_g0_2 <X> T_28_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (1488 403)  (1488 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (1490 403)  (1490 403)  routing T_28_25.lc_trk_g1_2 <X> T_28_25.input_2_1
 (35 3)  (1491 403)  (1491 403)  routing T_28_25.lc_trk_g1_2 <X> T_28_25.input_2_1
 (36 3)  (1492 403)  (1492 403)  LC_1 Logic Functioning bit
 (40 3)  (1496 403)  (1496 403)  LC_1 Logic Functioning bit
 (41 3)  (1497 403)  (1497 403)  LC_1 Logic Functioning bit
 (42 3)  (1498 403)  (1498 403)  LC_1 Logic Functioning bit
 (43 3)  (1499 403)  (1499 403)  LC_1 Logic Functioning bit
 (53 3)  (1509 403)  (1509 403)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (25 4)  (1481 404)  (1481 404)  routing T_28_25.sp4_h_r_10 <X> T_28_25.lc_trk_g1_2
 (22 5)  (1478 405)  (1478 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1479 405)  (1479 405)  routing T_28_25.sp4_h_r_10 <X> T_28_25.lc_trk_g1_2
 (24 5)  (1480 405)  (1480 405)  routing T_28_25.sp4_h_r_10 <X> T_28_25.lc_trk_g1_2
 (21 8)  (1477 408)  (1477 408)  routing T_28_25.sp4_v_t_22 <X> T_28_25.lc_trk_g2_3
 (22 8)  (1478 408)  (1478 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1479 408)  (1479 408)  routing T_28_25.sp4_v_t_22 <X> T_28_25.lc_trk_g2_3
 (21 9)  (1477 409)  (1477 409)  routing T_28_25.sp4_v_t_22 <X> T_28_25.lc_trk_g2_3
 (22 12)  (1478 412)  (1478 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1479 412)  (1479 412)  routing T_28_25.sp12_v_b_11 <X> T_28_25.lc_trk_g3_3


LogicTile_29_25



LogicTile_30_25

 (3 0)  (1567 400)  (1567 400)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_v_b_0
 (3 2)  (1567 402)  (1567 402)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_h_l_23


LogicTile_31_25



LogicTile_32_25

 (8 14)  (1680 414)  (1680 414)  routing T_32_25.sp4_v_t_41 <X> T_32_25.sp4_h_l_47
 (9 14)  (1681 414)  (1681 414)  routing T_32_25.sp4_v_t_41 <X> T_32_25.sp4_h_l_47
 (10 14)  (1682 414)  (1682 414)  routing T_32_25.sp4_v_t_41 <X> T_32_25.sp4_h_l_47


IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24

 (19 2)  (253 386)  (253 386)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_6_24

 (3 4)  (291 388)  (291 388)  routing T_6_24.sp12_v_b_0 <X> T_6_24.sp12_h_r_0
 (3 5)  (291 389)  (291 389)  routing T_6_24.sp12_v_b_0 <X> T_6_24.sp12_h_r_0


LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24

 (7 13)  (553 397)  (553 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (3 4)  (603 388)  (603 388)  routing T_12_24.sp12_v_b_0 <X> T_12_24.sp12_h_r_0
 (3 5)  (603 389)  (603 389)  routing T_12_24.sp12_v_b_0 <X> T_12_24.sp12_h_r_0
 (7 13)  (607 397)  (607 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (2 8)  (710 392)  (710 392)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (7 13)  (715 397)  (715 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (7 13)  (769 397)  (769 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (37 4)  (853 388)  (853 388)  LC_2 Logic Functioning bit
 (39 4)  (855 388)  (855 388)  LC_2 Logic Functioning bit
 (40 4)  (856 388)  (856 388)  LC_2 Logic Functioning bit
 (42 4)  (858 388)  (858 388)  LC_2 Logic Functioning bit
 (52 4)  (868 388)  (868 388)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (842 389)  (842 389)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 389)  (843 389)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 389)  (844 389)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 389)  (845 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 389)  (852 389)  LC_2 Logic Functioning bit
 (38 5)  (854 389)  (854 389)  LC_2 Logic Functioning bit
 (41 5)  (857 389)  (857 389)  LC_2 Logic Functioning bit
 (43 5)  (859 389)  (859 389)  LC_2 Logic Functioning bit
 (22 12)  (838 396)  (838 396)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (839 396)  (839 396)  routing T_16_24.sp12_v_b_11 <X> T_16_24.lc_trk_g3_3


LogicTile_17_24

 (5 15)  (879 399)  (879 399)  routing T_17_24.sp4_h_l_44 <X> T_17_24.sp4_v_t_44


LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24

 (3 7)  (1255 391)  (1255 391)  routing T_24_24.sp12_h_l_23 <X> T_24_24.sp12_v_t_23


RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



LogicTile_3_23

 (3 4)  (129 372)  (129 372)  routing T_3_23.sp12_v_t_23 <X> T_3_23.sp12_h_r_0


LogicTile_4_23

 (3 4)  (183 372)  (183 372)  routing T_4_23.sp12_v_t_23 <X> T_4_23.sp12_h_r_0


LogicTile_9_23

 (2 4)  (440 372)  (440 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_10_23

 (2 4)  (494 372)  (494 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 6)  (511 374)  (511 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_12_23

 (8 9)  (608 377)  (608 377)  routing T_12_23.sp4_h_l_42 <X> T_12_23.sp4_v_b_7
 (9 9)  (609 377)  (609 377)  routing T_12_23.sp4_h_l_42 <X> T_12_23.sp4_v_b_7


LogicTile_13_23

 (8 9)  (662 377)  (662 377)  routing T_13_23.sp4_h_l_42 <X> T_13_23.sp4_v_b_7
 (9 9)  (663 377)  (663 377)  routing T_13_23.sp4_h_l_42 <X> T_13_23.sp4_v_b_7


LogicTile_15_23

 (3 5)  (765 373)  (765 373)  routing T_15_23.sp12_h_l_23 <X> T_15_23.sp12_h_r_0


LogicTile_17_23

 (8 1)  (882 369)  (882 369)  routing T_17_23.sp4_h_r_1 <X> T_17_23.sp4_v_b_1


LogicTile_18_23

 (3 0)  (931 368)  (931 368)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_b_0
 (3 1)  (931 369)  (931 369)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_b_0
 (19 13)  (947 381)  (947 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_25_23

 (2 12)  (1308 380)  (1308 380)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_28_23

 (12 15)  (1468 383)  (1468 383)  routing T_28_23.sp4_h_l_46 <X> T_28_23.sp4_v_t_46


LogicTile_30_23

 (3 2)  (1567 370)  (1567 370)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23
 (3 3)  (1567 371)  (1567 371)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 377)  (1742 377)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (17 5)  (0 357)  (0 357)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 360)  (1 360)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_2_22

 (3 5)  (75 357)  (75 357)  routing T_2_22.sp12_h_l_23 <X> T_2_22.sp12_h_r_0


LogicTile_4_22

 (3 5)  (183 357)  (183 357)  routing T_4_22.sp12_h_l_23 <X> T_4_22.sp12_h_r_0


LogicTile_6_22

 (19 8)  (307 360)  (307 360)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


RAM_Tile_8_22

 (2 8)  (398 360)  (398 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20
 (19 10)  (415 362)  (415 362)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10


LogicTile_10_22

 (2 12)  (494 364)  (494 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_22

 (32 6)  (578 358)  (578 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 358)  (579 358)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 358)  (580 358)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (40 6)  (586 358)  (586 358)  LC_3 Logic Functioning bit
 (42 6)  (588 358)  (588 358)  LC_3 Logic Functioning bit
 (52 6)  (598 358)  (598 358)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (573 359)  (573 359)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 359)  (574 359)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 359)  (575 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 359)  (577 359)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (41 7)  (587 359)  (587 359)  LC_3 Logic Functioning bit
 (43 7)  (589 359)  (589 359)  LC_3 Logic Functioning bit
 (4 12)  (550 364)  (550 364)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_v_b_9
 (22 12)  (568 364)  (568 364)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (569 364)  (569 364)  routing T_11_22.sp12_v_b_19 <X> T_11_22.lc_trk_g3_3
 (5 13)  (551 365)  (551 365)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_v_b_9
 (6 13)  (552 365)  (552 365)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_h_r_9
 (15 13)  (561 365)  (561 365)  routing T_11_22.sp4_v_t_29 <X> T_11_22.lc_trk_g3_0
 (16 13)  (562 365)  (562 365)  routing T_11_22.sp4_v_t_29 <X> T_11_22.lc_trk_g3_0
 (17 13)  (563 365)  (563 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (567 365)  (567 365)  routing T_11_22.sp12_v_b_19 <X> T_11_22.lc_trk_g3_3


LogicTile_13_22

 (11 0)  (665 352)  (665 352)  routing T_13_22.sp4_v_t_46 <X> T_13_22.sp4_v_b_2
 (12 1)  (666 353)  (666 353)  routing T_13_22.sp4_v_t_46 <X> T_13_22.sp4_v_b_2
 (11 4)  (665 356)  (665 356)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_5
 (13 4)  (667 356)  (667 356)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_5
 (12 5)  (666 357)  (666 357)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_5


LogicTile_14_22

 (3 1)  (711 353)  (711 353)  routing T_14_22.sp12_h_l_23 <X> T_14_22.sp12_v_b_0
 (2 12)  (710 364)  (710 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (11 14)  (719 366)  (719 366)  routing T_14_22.sp4_v_b_8 <X> T_14_22.sp4_v_t_46
 (12 15)  (720 367)  (720 367)  routing T_14_22.sp4_v_b_8 <X> T_14_22.sp4_v_t_46


LogicTile_15_22

 (4 4)  (766 356)  (766 356)  routing T_15_22.sp4_v_t_38 <X> T_15_22.sp4_v_b_3
 (11 5)  (773 357)  (773 357)  routing T_15_22.sp4_h_l_44 <X> T_15_22.sp4_h_r_5
 (13 5)  (775 357)  (775 357)  routing T_15_22.sp4_h_l_44 <X> T_15_22.sp4_h_r_5
 (8 9)  (770 361)  (770 361)  routing T_15_22.sp4_v_t_41 <X> T_15_22.sp4_v_b_7
 (10 9)  (772 361)  (772 361)  routing T_15_22.sp4_v_t_41 <X> T_15_22.sp4_v_b_7
 (4 12)  (766 364)  (766 364)  routing T_15_22.sp4_h_l_44 <X> T_15_22.sp4_v_b_9
 (5 13)  (767 365)  (767 365)  routing T_15_22.sp4_h_l_44 <X> T_15_22.sp4_v_b_9


LogicTile_16_22

 (3 1)  (819 353)  (819 353)  routing T_16_22.sp12_h_l_23 <X> T_16_22.sp12_v_b_0


LogicTile_17_22

 (4 0)  (878 352)  (878 352)  routing T_17_22.sp4_v_t_41 <X> T_17_22.sp4_v_b_0
 (6 0)  (880 352)  (880 352)  routing T_17_22.sp4_v_t_41 <X> T_17_22.sp4_v_b_0
 (9 1)  (883 353)  (883 353)  routing T_17_22.sp4_v_t_36 <X> T_17_22.sp4_v_b_1
 (9 5)  (883 357)  (883 357)  routing T_17_22.sp4_v_t_41 <X> T_17_22.sp4_v_b_4
 (13 12)  (887 364)  (887 364)  routing T_17_22.sp4_h_l_46 <X> T_17_22.sp4_v_b_11
 (12 13)  (886 365)  (886 365)  routing T_17_22.sp4_h_l_46 <X> T_17_22.sp4_v_b_11


LogicTile_19_22

 (13 4)  (995 356)  (995 356)  routing T_19_22.sp4_h_l_40 <X> T_19_22.sp4_v_b_5
 (12 5)  (994 357)  (994 357)  routing T_19_22.sp4_h_l_40 <X> T_19_22.sp4_v_b_5
 (11 12)  (993 364)  (993 364)  routing T_19_22.sp4_v_t_38 <X> T_19_22.sp4_v_b_11
 (13 12)  (995 364)  (995 364)  routing T_19_22.sp4_v_t_38 <X> T_19_22.sp4_v_b_11
 (10 15)  (992 367)  (992 367)  routing T_19_22.sp4_h_l_40 <X> T_19_22.sp4_v_t_47


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_4_21

 (3 4)  (183 340)  (183 340)  routing T_4_21.sp12_v_t_23 <X> T_4_21.sp12_h_r_0


LogicTile_10_21

 (2 4)  (494 340)  (494 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_11_21

 (9 1)  (555 337)  (555 337)  routing T_11_21.sp4_v_t_40 <X> T_11_21.sp4_v_b_1
 (10 1)  (556 337)  (556 337)  routing T_11_21.sp4_v_t_40 <X> T_11_21.sp4_v_b_1
 (3 8)  (549 344)  (549 344)  routing T_11_21.sp12_v_t_22 <X> T_11_21.sp12_v_b_1


LogicTile_12_21

 (15 6)  (615 342)  (615 342)  routing T_12_21.sp4_v_b_21 <X> T_12_21.lc_trk_g1_5
 (16 6)  (616 342)  (616 342)  routing T_12_21.sp4_v_b_21 <X> T_12_21.lc_trk_g1_5
 (17 6)  (617 342)  (617 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (19 8)  (619 344)  (619 344)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (22 10)  (622 346)  (622 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (17 13)  (617 349)  (617 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 14)  (621 350)  (621 350)  routing T_12_21.sp4_v_t_18 <X> T_12_21.lc_trk_g3_7
 (22 14)  (622 350)  (622 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (623 350)  (623 350)  routing T_12_21.sp4_v_t_18 <X> T_12_21.lc_trk_g3_7
 (27 14)  (627 350)  (627 350)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 350)  (629 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 350)  (630 350)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 350)  (631 350)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 350)  (632 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 350)  (633 350)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 350)  (634 350)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 350)  (635 350)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.input_2_7
 (41 14)  (641 350)  (641 350)  LC_7 Logic Functioning bit
 (27 15)  (627 351)  (627 351)  routing T_12_21.lc_trk_g3_0 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 351)  (628 351)  routing T_12_21.lc_trk_g3_0 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 351)  (629 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 351)  (631 351)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 351)  (632 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (633 351)  (633 351)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.input_2_7
 (35 15)  (635 351)  (635 351)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.input_2_7
 (42 15)  (642 351)  (642 351)  LC_7 Logic Functioning bit


LogicTile_13_21

 (14 0)  (668 336)  (668 336)  routing T_13_21.wire_logic_cluster/lc_0/out <X> T_13_21.lc_trk_g0_0
 (26 0)  (680 336)  (680 336)  routing T_13_21.lc_trk_g1_7 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 336)  (681 336)  routing T_13_21.lc_trk_g1_4 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 336)  (683 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 336)  (684 336)  routing T_13_21.lc_trk_g1_4 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 336)  (686 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 336)  (688 336)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 336)  (690 336)  LC_0 Logic Functioning bit
 (37 0)  (691 336)  (691 336)  LC_0 Logic Functioning bit
 (39 0)  (693 336)  (693 336)  LC_0 Logic Functioning bit
 (43 0)  (697 336)  (697 336)  LC_0 Logic Functioning bit
 (45 0)  (699 336)  (699 336)  LC_0 Logic Functioning bit
 (47 0)  (701 336)  (701 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (8 1)  (662 337)  (662 337)  routing T_13_21.sp4_h_l_42 <X> T_13_21.sp4_v_b_1
 (9 1)  (663 337)  (663 337)  routing T_13_21.sp4_h_l_42 <X> T_13_21.sp4_v_b_1
 (10 1)  (664 337)  (664 337)  routing T_13_21.sp4_h_l_42 <X> T_13_21.sp4_v_b_1
 (17 1)  (671 337)  (671 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (680 337)  (680 337)  routing T_13_21.lc_trk_g1_7 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 337)  (681 337)  routing T_13_21.lc_trk_g1_7 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 337)  (683 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 337)  (685 337)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 337)  (686 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (690 337)  (690 337)  LC_0 Logic Functioning bit
 (37 1)  (691 337)  (691 337)  LC_0 Logic Functioning bit
 (39 1)  (693 337)  (693 337)  LC_0 Logic Functioning bit
 (40 1)  (694 337)  (694 337)  LC_0 Logic Functioning bit
 (42 1)  (696 337)  (696 337)  LC_0 Logic Functioning bit
 (43 1)  (697 337)  (697 337)  LC_0 Logic Functioning bit
 (44 1)  (698 337)  (698 337)  LC_0 Logic Functioning bit
 (0 2)  (654 338)  (654 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (1 2)  (655 338)  (655 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 2)  (656 338)  (656 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 4)  (657 340)  (657 340)  routing T_13_21.sp12_v_b_0 <X> T_13_21.sp12_h_r_0
 (3 5)  (657 341)  (657 341)  routing T_13_21.sp12_v_b_0 <X> T_13_21.sp12_h_r_0
 (22 5)  (676 341)  (676 341)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (678 341)  (678 341)  routing T_13_21.bot_op_2 <X> T_13_21.lc_trk_g1_2
 (21 6)  (675 342)  (675 342)  routing T_13_21.lft_op_7 <X> T_13_21.lc_trk_g1_7
 (22 6)  (676 342)  (676 342)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (678 342)  (678 342)  routing T_13_21.lft_op_7 <X> T_13_21.lc_trk_g1_7
 (15 7)  (669 343)  (669 343)  routing T_13_21.sp4_v_t_9 <X> T_13_21.lc_trk_g1_4
 (16 7)  (670 343)  (670 343)  routing T_13_21.sp4_v_t_9 <X> T_13_21.lc_trk_g1_4
 (17 7)  (671 343)  (671 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (0 14)  (654 350)  (654 350)  routing T_13_21.glb_netwk_4 <X> T_13_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 350)  (655 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_14_21

 (0 2)  (708 338)  (708 338)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (1 2)  (709 338)  (709 338)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 2)  (710 338)  (710 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (708 340)  (708 340)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_7/cen
 (1 4)  (709 340)  (709 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (708 341)  (708 341)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_7/cen
 (1 5)  (709 341)  (709 341)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_7/cen
 (25 8)  (733 344)  (733 344)  routing T_14_21.bnl_op_2 <X> T_14_21.lc_trk_g2_2
 (22 9)  (730 345)  (730 345)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (733 345)  (733 345)  routing T_14_21.bnl_op_2 <X> T_14_21.lc_trk_g2_2
 (32 10)  (740 346)  (740 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 346)  (741 346)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 346)  (744 346)  LC_5 Logic Functioning bit
 (37 10)  (745 346)  (745 346)  LC_5 Logic Functioning bit
 (38 10)  (746 346)  (746 346)  LC_5 Logic Functioning bit
 (39 10)  (747 346)  (747 346)  LC_5 Logic Functioning bit
 (45 10)  (753 346)  (753 346)  LC_5 Logic Functioning bit
 (48 10)  (756 346)  (756 346)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (31 11)  (739 347)  (739 347)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 347)  (744 347)  LC_5 Logic Functioning bit
 (37 11)  (745 347)  (745 347)  LC_5 Logic Functioning bit
 (38 11)  (746 347)  (746 347)  LC_5 Logic Functioning bit
 (39 11)  (747 347)  (747 347)  LC_5 Logic Functioning bit
 (44 11)  (752 347)  (752 347)  LC_5 Logic Functioning bit
 (21 12)  (729 348)  (729 348)  routing T_14_21.sp4_h_r_43 <X> T_14_21.lc_trk_g3_3
 (22 12)  (730 348)  (730 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (731 348)  (731 348)  routing T_14_21.sp4_h_r_43 <X> T_14_21.lc_trk_g3_3
 (24 12)  (732 348)  (732 348)  routing T_14_21.sp4_h_r_43 <X> T_14_21.lc_trk_g3_3
 (21 13)  (729 349)  (729 349)  routing T_14_21.sp4_h_r_43 <X> T_14_21.lc_trk_g3_3
 (0 14)  (708 350)  (708 350)  routing T_14_21.glb_netwk_4 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 350)  (709 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_15_21

 (5 10)  (767 346)  (767 346)  routing T_15_21.sp4_v_b_6 <X> T_15_21.sp4_h_l_43
 (4 12)  (766 348)  (766 348)  routing T_15_21.sp4_v_t_44 <X> T_15_21.sp4_v_b_9


LogicTile_16_21

 (3 5)  (819 341)  (819 341)  routing T_16_21.sp12_h_l_23 <X> T_16_21.sp12_h_r_0


LogicTile_17_21

 (6 0)  (880 336)  (880 336)  routing T_17_21.sp4_h_r_7 <X> T_17_21.sp4_v_b_0
 (11 8)  (885 344)  (885 344)  routing T_17_21.sp4_v_t_40 <X> T_17_21.sp4_v_b_8
 (12 9)  (886 345)  (886 345)  routing T_17_21.sp4_v_t_40 <X> T_17_21.sp4_v_b_8
 (3 13)  (877 349)  (877 349)  routing T_17_21.sp12_h_l_22 <X> T_17_21.sp12_h_r_1


LogicTile_18_21

 (3 0)  (931 336)  (931 336)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_b_0
 (3 1)  (931 337)  (931 337)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_b_0
 (2 4)  (930 340)  (930 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_19_21

 (6 8)  (988 344)  (988 344)  routing T_19_21.sp4_v_t_38 <X> T_19_21.sp4_v_b_6
 (5 9)  (987 345)  (987 345)  routing T_19_21.sp4_v_t_38 <X> T_19_21.sp4_v_b_6


LogicTile_20_21

 (3 0)  (1039 336)  (1039 336)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0
 (3 1)  (1039 337)  (1039 337)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0


LogicTile_21_21

 (3 7)  (1093 343)  (1093 343)  routing T_21_21.sp12_h_l_23 <X> T_21_21.sp12_v_t_23
 (2 8)  (1092 344)  (1092 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_22_21

 (3 0)  (1147 336)  (1147 336)  routing T_22_21.sp12_h_r_0 <X> T_22_21.sp12_v_b_0
 (3 1)  (1147 337)  (1147 337)  routing T_22_21.sp12_h_r_0 <X> T_22_21.sp12_v_b_0
 (2 4)  (1146 340)  (1146 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_24_21

 (3 2)  (1255 338)  (1255 338)  routing T_24_21.sp12_h_r_0 <X> T_24_21.sp12_h_l_23
 (3 3)  (1255 339)  (1255 339)  routing T_24_21.sp12_h_r_0 <X> T_24_21.sp12_h_l_23
 (11 5)  (1263 341)  (1263 341)  routing T_24_21.sp4_h_l_44 <X> T_24_21.sp4_h_r_5
 (13 5)  (1265 341)  (1265 341)  routing T_24_21.sp4_h_l_44 <X> T_24_21.sp4_h_r_5


RAM_Tile_25_21

 (8 8)  (1314 344)  (1314 344)  routing T_25_21.sp4_h_l_42 <X> T_25_21.sp4_h_r_7


LogicTile_28_21

 (10 15)  (1466 351)  (1466 351)  routing T_28_21.sp4_h_l_40 <X> T_28_21.sp4_v_t_47


LogicTile_29_21

 (8 9)  (1518 345)  (1518 345)  routing T_29_21.sp4_h_l_42 <X> T_29_21.sp4_v_b_7
 (9 9)  (1519 345)  (1519 345)  routing T_29_21.sp4_h_l_42 <X> T_29_21.sp4_v_b_7
 (3 15)  (1513 351)  (1513 351)  routing T_29_21.sp12_h_l_22 <X> T_29_21.sp12_v_t_22


LogicTile_30_21

 (3 2)  (1567 338)  (1567 338)  routing T_30_21.sp12_v_t_23 <X> T_30_21.sp12_h_l_23


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (17 5)  (1743 341)  (1743 341)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 344)  (1742 344)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (17 5)  (0 325)  (0 325)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_3_20

 (11 8)  (137 328)  (137 328)  routing T_3_20.sp4_h_r_3 <X> T_3_20.sp4_v_b_8


LogicTile_4_20

 (3 5)  (183 325)  (183 325)  routing T_4_20.sp12_h_l_23 <X> T_4_20.sp12_h_r_0
 (19 15)  (199 335)  (199 335)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_20

 (3 8)  (291 328)  (291 328)  routing T_6_20.sp12_h_r_1 <X> T_6_20.sp12_v_b_1
 (3 9)  (291 329)  (291 329)  routing T_6_20.sp12_h_r_1 <X> T_6_20.sp12_v_b_1
 (3 14)  (291 334)  (291 334)  routing T_6_20.sp12_h_r_1 <X> T_6_20.sp12_v_t_22
 (3 15)  (291 335)  (291 335)  routing T_6_20.sp12_h_r_1 <X> T_6_20.sp12_v_t_22


LogicTile_10_20

 (3 1)  (495 321)  (495 321)  routing T_10_20.sp12_h_l_23 <X> T_10_20.sp12_v_b_0
 (5 8)  (497 328)  (497 328)  routing T_10_20.sp4_v_t_43 <X> T_10_20.sp4_h_r_6


LogicTile_11_20

 (28 0)  (574 320)  (574 320)  routing T_11_20.lc_trk_g2_1 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 320)  (575 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 320)  (578 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 320)  (579 320)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 320)  (580 320)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (42 0)  (588 320)  (588 320)  LC_0 Logic Functioning bit
 (46 0)  (592 320)  (592 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (572 321)  (572 321)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 321)  (573 321)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 321)  (575 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 321)  (577 321)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 321)  (578 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (579 321)  (579 321)  routing T_11_20.lc_trk_g2_0 <X> T_11_20.input_2_0
 (21 4)  (567 324)  (567 324)  routing T_11_20.sp4_h_r_19 <X> T_11_20.lc_trk_g1_3
 (22 4)  (568 324)  (568 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (569 324)  (569 324)  routing T_11_20.sp4_h_r_19 <X> T_11_20.lc_trk_g1_3
 (24 4)  (570 324)  (570 324)  routing T_11_20.sp4_h_r_19 <X> T_11_20.lc_trk_g1_3
 (21 5)  (567 325)  (567 325)  routing T_11_20.sp4_h_r_19 <X> T_11_20.lc_trk_g1_3
 (16 8)  (562 328)  (562 328)  routing T_11_20.sp4_v_b_33 <X> T_11_20.lc_trk_g2_1
 (17 8)  (563 328)  (563 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (564 328)  (564 328)  routing T_11_20.sp4_v_b_33 <X> T_11_20.lc_trk_g2_1
 (14 9)  (560 329)  (560 329)  routing T_11_20.sp4_r_v_b_32 <X> T_11_20.lc_trk_g2_0
 (17 9)  (563 329)  (563 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (564 329)  (564 329)  routing T_11_20.sp4_v_b_33 <X> T_11_20.lc_trk_g2_1
 (22 13)  (568 333)  (568 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (571 333)  (571 333)  routing T_11_20.sp4_r_v_b_42 <X> T_11_20.lc_trk_g3_2


LogicTile_12_20

 (14 0)  (614 320)  (614 320)  routing T_12_20.bnr_op_0 <X> T_12_20.lc_trk_g0_0
 (16 0)  (616 320)  (616 320)  routing T_12_20.sp4_v_b_9 <X> T_12_20.lc_trk_g0_1
 (17 0)  (617 320)  (617 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (618 320)  (618 320)  routing T_12_20.sp4_v_b_9 <X> T_12_20.lc_trk_g0_1
 (14 1)  (614 321)  (614 321)  routing T_12_20.bnr_op_0 <X> T_12_20.lc_trk_g0_0
 (17 1)  (617 321)  (617 321)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (618 321)  (618 321)  routing T_12_20.sp4_v_b_9 <X> T_12_20.lc_trk_g0_1
 (29 2)  (629 322)  (629 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 322)  (631 322)  routing T_12_20.lc_trk_g1_5 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 322)  (632 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 322)  (634 322)  routing T_12_20.lc_trk_g1_5 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 322)  (635 322)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.input_2_1
 (38 2)  (638 322)  (638 322)  LC_1 Logic Functioning bit
 (41 2)  (641 322)  (641 322)  LC_1 Logic Functioning bit
 (42 2)  (642 322)  (642 322)  LC_1 Logic Functioning bit
 (48 2)  (648 322)  (648 322)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (29 3)  (629 323)  (629 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 323)  (632 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (633 323)  (633 323)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.input_2_1
 (35 3)  (635 323)  (635 323)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.input_2_1
 (43 3)  (643 323)  (643 323)  LC_1 Logic Functioning bit
 (15 6)  (615 326)  (615 326)  routing T_12_20.bot_op_5 <X> T_12_20.lc_trk_g1_5
 (17 6)  (617 326)  (617 326)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (2 8)  (602 328)  (602 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (21 10)  (621 330)  (621 330)  routing T_12_20.rgt_op_7 <X> T_12_20.lc_trk_g2_7
 (22 10)  (622 330)  (622 330)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (624 330)  (624 330)  routing T_12_20.rgt_op_7 <X> T_12_20.lc_trk_g2_7


LogicTile_13_20

 (21 0)  (675 320)  (675 320)  routing T_13_20.wire_logic_cluster/lc_3/out <X> T_13_20.lc_trk_g0_3
 (22 0)  (676 320)  (676 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (679 320)  (679 320)  routing T_13_20.wire_logic_cluster/lc_2/out <X> T_13_20.lc_trk_g0_2
 (36 0)  (690 320)  (690 320)  LC_0 Logic Functioning bit
 (38 0)  (692 320)  (692 320)  LC_0 Logic Functioning bit
 (41 0)  (695 320)  (695 320)  LC_0 Logic Functioning bit
 (43 0)  (697 320)  (697 320)  LC_0 Logic Functioning bit
 (45 0)  (699 320)  (699 320)  LC_0 Logic Functioning bit
 (15 1)  (669 321)  (669 321)  routing T_13_20.sp4_v_t_5 <X> T_13_20.lc_trk_g0_0
 (16 1)  (670 321)  (670 321)  routing T_13_20.sp4_v_t_5 <X> T_13_20.lc_trk_g0_0
 (17 1)  (671 321)  (671 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (676 321)  (676 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (680 321)  (680 321)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 321)  (682 321)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 321)  (683 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (37 1)  (691 321)  (691 321)  LC_0 Logic Functioning bit
 (39 1)  (693 321)  (693 321)  LC_0 Logic Functioning bit
 (40 1)  (694 321)  (694 321)  LC_0 Logic Functioning bit
 (42 1)  (696 321)  (696 321)  LC_0 Logic Functioning bit
 (44 1)  (698 321)  (698 321)  LC_0 Logic Functioning bit
 (0 2)  (654 322)  (654 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (1 2)  (655 322)  (655 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 322)  (668 322)  routing T_13_20.wire_logic_cluster/lc_4/out <X> T_13_20.lc_trk_g0_4
 (17 3)  (671 323)  (671 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (14 4)  (668 324)  (668 324)  routing T_13_20.wire_logic_cluster/lc_0/out <X> T_13_20.lc_trk_g1_0
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 324)  (688 324)  routing T_13_20.lc_trk_g1_0 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 324)  (690 324)  LC_2 Logic Functioning bit
 (37 4)  (691 324)  (691 324)  LC_2 Logic Functioning bit
 (38 4)  (692 324)  (692 324)  LC_2 Logic Functioning bit
 (39 4)  (693 324)  (693 324)  LC_2 Logic Functioning bit
 (45 4)  (699 324)  (699 324)  LC_2 Logic Functioning bit
 (48 4)  (702 324)  (702 324)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (17 5)  (671 325)  (671 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (36 5)  (690 325)  (690 325)  LC_2 Logic Functioning bit
 (37 5)  (691 325)  (691 325)  LC_2 Logic Functioning bit
 (38 5)  (692 325)  (692 325)  LC_2 Logic Functioning bit
 (39 5)  (693 325)  (693 325)  LC_2 Logic Functioning bit
 (44 5)  (698 325)  (698 325)  LC_2 Logic Functioning bit
 (48 5)  (702 325)  (702 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (668 326)  (668 326)  routing T_13_20.sp4_v_t_1 <X> T_13_20.lc_trk_g1_4
 (17 6)  (671 326)  (671 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (29 6)  (683 326)  (683 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 326)  (685 326)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 326)  (686 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 326)  (688 326)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 326)  (689 326)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.input_2_3
 (36 6)  (690 326)  (690 326)  LC_3 Logic Functioning bit
 (38 6)  (692 326)  (692 326)  LC_3 Logic Functioning bit
 (41 6)  (695 326)  (695 326)  LC_3 Logic Functioning bit
 (43 6)  (697 326)  (697 326)  LC_3 Logic Functioning bit
 (45 6)  (699 326)  (699 326)  LC_3 Logic Functioning bit
 (47 6)  (701 326)  (701 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (14 7)  (668 327)  (668 327)  routing T_13_20.sp4_v_t_1 <X> T_13_20.lc_trk_g1_4
 (16 7)  (670 327)  (670 327)  routing T_13_20.sp4_v_t_1 <X> T_13_20.lc_trk_g1_4
 (17 7)  (671 327)  (671 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (672 327)  (672 327)  routing T_13_20.sp4_r_v_b_29 <X> T_13_20.lc_trk_g1_5
 (22 7)  (676 327)  (676 327)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (678 327)  (678 327)  routing T_13_20.bot_op_6 <X> T_13_20.lc_trk_g1_6
 (26 7)  (680 327)  (680 327)  routing T_13_20.lc_trk_g0_3 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 327)  (683 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (686 327)  (686 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (687 327)  (687 327)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.input_2_3
 (34 7)  (688 327)  (688 327)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.input_2_3
 (35 7)  (689 327)  (689 327)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.input_2_3
 (36 7)  (690 327)  (690 327)  LC_3 Logic Functioning bit
 (37 7)  (691 327)  (691 327)  LC_3 Logic Functioning bit
 (38 7)  (692 327)  (692 327)  LC_3 Logic Functioning bit
 (40 7)  (694 327)  (694 327)  LC_3 Logic Functioning bit
 (41 7)  (695 327)  (695 327)  LC_3 Logic Functioning bit
 (42 7)  (696 327)  (696 327)  LC_3 Logic Functioning bit
 (43 7)  (697 327)  (697 327)  LC_3 Logic Functioning bit
 (44 7)  (698 327)  (698 327)  LC_3 Logic Functioning bit
 (26 8)  (680 328)  (680 328)  routing T_13_20.lc_trk_g0_4 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 328)  (681 328)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 328)  (683 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 328)  (684 328)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 328)  (686 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 328)  (687 328)  routing T_13_20.lc_trk_g3_0 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 328)  (688 328)  routing T_13_20.lc_trk_g3_0 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 328)  (690 328)  LC_4 Logic Functioning bit
 (37 8)  (691 328)  (691 328)  LC_4 Logic Functioning bit
 (38 8)  (692 328)  (692 328)  LC_4 Logic Functioning bit
 (39 8)  (693 328)  (693 328)  LC_4 Logic Functioning bit
 (41 8)  (695 328)  (695 328)  LC_4 Logic Functioning bit
 (42 8)  (696 328)  (696 328)  LC_4 Logic Functioning bit
 (43 8)  (697 328)  (697 328)  LC_4 Logic Functioning bit
 (45 8)  (699 328)  (699 328)  LC_4 Logic Functioning bit
 (47 8)  (701 328)  (701 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (22 9)  (676 329)  (676 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 329)  (677 329)  routing T_13_20.sp4_v_b_42 <X> T_13_20.lc_trk_g2_2
 (24 9)  (678 329)  (678 329)  routing T_13_20.sp4_v_b_42 <X> T_13_20.lc_trk_g2_2
 (29 9)  (683 329)  (683 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 329)  (684 329)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 329)  (686 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (689 329)  (689 329)  routing T_13_20.lc_trk_g0_2 <X> T_13_20.input_2_4
 (37 9)  (691 329)  (691 329)  LC_4 Logic Functioning bit
 (39 9)  (693 329)  (693 329)  LC_4 Logic Functioning bit
 (42 9)  (696 329)  (696 329)  LC_4 Logic Functioning bit
 (44 9)  (698 329)  (698 329)  LC_4 Logic Functioning bit
 (25 10)  (679 330)  (679 330)  routing T_13_20.wire_logic_cluster/lc_6/out <X> T_13_20.lc_trk_g2_6
 (22 11)  (676 331)  (676 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (14 12)  (668 332)  (668 332)  routing T_13_20.sp4_h_r_40 <X> T_13_20.lc_trk_g3_0
 (31 12)  (685 332)  (685 332)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 332)  (686 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 332)  (688 332)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 332)  (690 332)  LC_6 Logic Functioning bit
 (37 12)  (691 332)  (691 332)  LC_6 Logic Functioning bit
 (38 12)  (692 332)  (692 332)  LC_6 Logic Functioning bit
 (39 12)  (693 332)  (693 332)  LC_6 Logic Functioning bit
 (45 12)  (699 332)  (699 332)  LC_6 Logic Functioning bit
 (14 13)  (668 333)  (668 333)  routing T_13_20.sp4_h_r_40 <X> T_13_20.lc_trk_g3_0
 (15 13)  (669 333)  (669 333)  routing T_13_20.sp4_h_r_40 <X> T_13_20.lc_trk_g3_0
 (16 13)  (670 333)  (670 333)  routing T_13_20.sp4_h_r_40 <X> T_13_20.lc_trk_g3_0
 (17 13)  (671 333)  (671 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (36 13)  (690 333)  (690 333)  LC_6 Logic Functioning bit
 (37 13)  (691 333)  (691 333)  LC_6 Logic Functioning bit
 (38 13)  (692 333)  (692 333)  LC_6 Logic Functioning bit
 (39 13)  (693 333)  (693 333)  LC_6 Logic Functioning bit
 (44 13)  (698 333)  (698 333)  LC_6 Logic Functioning bit
 (0 14)  (654 334)  (654 334)  routing T_13_20.glb_netwk_4 <X> T_13_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 334)  (655 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (31 14)  (685 334)  (685 334)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 334)  (686 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 334)  (687 334)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 334)  (690 334)  LC_7 Logic Functioning bit
 (37 14)  (691 334)  (691 334)  LC_7 Logic Functioning bit
 (38 14)  (692 334)  (692 334)  LC_7 Logic Functioning bit
 (39 14)  (693 334)  (693 334)  LC_7 Logic Functioning bit
 (45 14)  (699 334)  (699 334)  LC_7 Logic Functioning bit
 (52 14)  (706 334)  (706 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (676 335)  (676 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (31 15)  (685 335)  (685 335)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 335)  (690 335)  LC_7 Logic Functioning bit
 (37 15)  (691 335)  (691 335)  LC_7 Logic Functioning bit
 (38 15)  (692 335)  (692 335)  LC_7 Logic Functioning bit
 (39 15)  (693 335)  (693 335)  LC_7 Logic Functioning bit
 (44 15)  (698 335)  (698 335)  LC_7 Logic Functioning bit
 (48 15)  (702 335)  (702 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_14_20

 (22 0)  (730 320)  (730 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (22 1)  (730 321)  (730 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (733 321)  (733 321)  routing T_14_20.sp4_r_v_b_33 <X> T_14_20.lc_trk_g0_2
 (3 2)  (711 322)  (711 322)  routing T_14_20.sp12_h_r_0 <X> T_14_20.sp12_h_l_23
 (29 2)  (737 322)  (737 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 322)  (738 322)  routing T_14_20.lc_trk_g0_4 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 322)  (739 322)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 322)  (741 322)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 322)  (744 322)  LC_1 Logic Functioning bit
 (38 2)  (746 322)  (746 322)  LC_1 Logic Functioning bit
 (40 2)  (748 322)  (748 322)  LC_1 Logic Functioning bit
 (41 2)  (749 322)  (749 322)  LC_1 Logic Functioning bit
 (42 2)  (750 322)  (750 322)  LC_1 Logic Functioning bit
 (43 2)  (751 322)  (751 322)  LC_1 Logic Functioning bit
 (53 2)  (761 322)  (761 322)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (3 3)  (711 323)  (711 323)  routing T_14_20.sp12_h_r_0 <X> T_14_20.sp12_h_l_23
 (17 3)  (725 323)  (725 323)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (31 3)  (739 323)  (739 323)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 323)  (744 323)  LC_1 Logic Functioning bit
 (38 3)  (746 323)  (746 323)  LC_1 Logic Functioning bit
 (40 3)  (748 323)  (748 323)  LC_1 Logic Functioning bit
 (41 3)  (749 323)  (749 323)  LC_1 Logic Functioning bit
 (42 3)  (750 323)  (750 323)  LC_1 Logic Functioning bit
 (43 3)  (751 323)  (751 323)  LC_1 Logic Functioning bit
 (1 6)  (709 326)  (709 326)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (1 7)  (709 327)  (709 327)  routing T_14_20.glb_netwk_4 <X> T_14_20.glb2local_0
 (6 9)  (714 329)  (714 329)  routing T_14_20.sp4_h_l_43 <X> T_14_20.sp4_h_r_6
 (25 10)  (733 330)  (733 330)  routing T_14_20.bnl_op_6 <X> T_14_20.lc_trk_g2_6
 (26 10)  (734 330)  (734 330)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 330)  (737 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 330)  (739 330)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 330)  (740 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 330)  (741 330)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 330)  (744 330)  LC_5 Logic Functioning bit
 (37 10)  (745 330)  (745 330)  LC_5 Logic Functioning bit
 (38 10)  (746 330)  (746 330)  LC_5 Logic Functioning bit
 (40 10)  (748 330)  (748 330)  LC_5 Logic Functioning bit
 (41 10)  (749 330)  (749 330)  LC_5 Logic Functioning bit
 (43 10)  (751 330)  (751 330)  LC_5 Logic Functioning bit
 (14 11)  (722 331)  (722 331)  routing T_14_20.sp12_v_b_20 <X> T_14_20.lc_trk_g2_4
 (16 11)  (724 331)  (724 331)  routing T_14_20.sp12_v_b_20 <X> T_14_20.lc_trk_g2_4
 (17 11)  (725 331)  (725 331)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (22 11)  (730 331)  (730 331)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (733 331)  (733 331)  routing T_14_20.bnl_op_6 <X> T_14_20.lc_trk_g2_6
 (27 11)  (735 331)  (735 331)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 331)  (736 331)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 331)  (737 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 331)  (738 331)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 331)  (740 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (743 331)  (743 331)  routing T_14_20.lc_trk_g0_3 <X> T_14_20.input_2_5
 (36 11)  (744 331)  (744 331)  LC_5 Logic Functioning bit
 (37 11)  (745 331)  (745 331)  LC_5 Logic Functioning bit
 (39 11)  (747 331)  (747 331)  LC_5 Logic Functioning bit
 (40 11)  (748 331)  (748 331)  LC_5 Logic Functioning bit
 (41 11)  (749 331)  (749 331)  LC_5 Logic Functioning bit
 (48 11)  (756 331)  (756 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 15)  (725 335)  (725 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_15_20

 (4 4)  (766 324)  (766 324)  routing T_15_20.sp4_h_l_44 <X> T_15_20.sp4_v_b_3
 (6 4)  (768 324)  (768 324)  routing T_15_20.sp4_h_l_44 <X> T_15_20.sp4_v_b_3
 (5 5)  (767 325)  (767 325)  routing T_15_20.sp4_h_l_44 <X> T_15_20.sp4_v_b_3


LogicTile_16_20

 (14 6)  (830 326)  (830 326)  routing T_16_20.sp4_v_t_1 <X> T_16_20.lc_trk_g1_4
 (14 7)  (830 327)  (830 327)  routing T_16_20.sp4_v_t_1 <X> T_16_20.lc_trk_g1_4
 (16 7)  (832 327)  (832 327)  routing T_16_20.sp4_v_t_1 <X> T_16_20.lc_trk_g1_4
 (17 7)  (833 327)  (833 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (19 8)  (835 328)  (835 328)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (31 12)  (847 332)  (847 332)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 332)  (848 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 332)  (850 332)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (40 12)  (856 332)  (856 332)  LC_6 Logic Functioning bit
 (41 12)  (857 332)  (857 332)  LC_6 Logic Functioning bit
 (42 12)  (858 332)  (858 332)  LC_6 Logic Functioning bit
 (43 12)  (859 332)  (859 332)  LC_6 Logic Functioning bit
 (47 12)  (863 332)  (863 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (40 13)  (856 333)  (856 333)  LC_6 Logic Functioning bit
 (41 13)  (857 333)  (857 333)  LC_6 Logic Functioning bit
 (42 13)  (858 333)  (858 333)  LC_6 Logic Functioning bit
 (43 13)  (859 333)  (859 333)  LC_6 Logic Functioning bit


LogicTile_17_20

 (8 1)  (882 321)  (882 321)  routing T_17_20.sp4_h_r_1 <X> T_17_20.sp4_v_b_1


LogicTile_18_20

 (3 0)  (931 320)  (931 320)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0
 (3 1)  (931 321)  (931 321)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0
 (4 8)  (932 328)  (932 328)  routing T_18_20.sp4_h_l_43 <X> T_18_20.sp4_v_b_6
 (3 9)  (931 329)  (931 329)  routing T_18_20.sp12_h_l_22 <X> T_18_20.sp12_v_b_1
 (5 9)  (933 329)  (933 329)  routing T_18_20.sp4_h_l_43 <X> T_18_20.sp4_v_b_6
 (19 13)  (947 333)  (947 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_25_20

 (3 7)  (1309 327)  (1309 327)  routing T_25_20.sp12_h_l_23 <X> T_25_20.sp12_v_t_23


LogicTile_26_20

 (3 7)  (1351 327)  (1351 327)  routing T_26_20.sp12_h_l_23 <X> T_26_20.sp12_v_t_23


LogicTile_30_20

 (3 2)  (1567 322)  (1567 322)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23
 (3 3)  (1567 323)  (1567 323)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 329)  (1742 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_3_19

 (3 4)  (129 308)  (129 308)  routing T_3_19.sp12_v_t_23 <X> T_3_19.sp12_h_r_0


LogicTile_6_19

 (3 4)  (291 308)  (291 308)  routing T_6_19.sp12_v_t_23 <X> T_6_19.sp12_h_r_0
 (12 8)  (300 312)  (300 312)  routing T_6_19.sp4_v_t_45 <X> T_6_19.sp4_h_r_8


LogicTile_7_19

 (3 4)  (345 308)  (345 308)  routing T_7_19.sp12_v_b_0 <X> T_7_19.sp12_h_r_0
 (3 5)  (345 309)  (345 309)  routing T_7_19.sp12_v_b_0 <X> T_7_19.sp12_h_r_0


RAM_Tile_8_19

 (9 12)  (405 316)  (405 316)  routing T_8_19.sp4_v_t_47 <X> T_8_19.sp4_h_r_10
 (19 15)  (415 319)  (415 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_l_3


LogicTile_10_19

 (17 0)  (509 304)  (509 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 6)  (513 310)  (513 310)  routing T_10_19.sp12_h_l_4 <X> T_10_19.lc_trk_g1_7
 (22 6)  (514 310)  (514 310)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (516 310)  (516 310)  routing T_10_19.sp12_h_l_4 <X> T_10_19.lc_trk_g1_7
 (21 7)  (513 311)  (513 311)  routing T_10_19.sp12_h_l_4 <X> T_10_19.lc_trk_g1_7
 (13 8)  (505 312)  (505 312)  routing T_10_19.sp4_h_l_45 <X> T_10_19.sp4_v_b_8
 (26 8)  (518 312)  (518 312)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (521 312)  (521 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (37 8)  (529 312)  (529 312)  LC_4 Logic Functioning bit
 (39 8)  (531 312)  (531 312)  LC_4 Logic Functioning bit
 (40 8)  (532 312)  (532 312)  LC_4 Logic Functioning bit
 (42 8)  (534 312)  (534 312)  LC_4 Logic Functioning bit
 (47 8)  (539 312)  (539 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (12 9)  (504 313)  (504 313)  routing T_10_19.sp4_h_l_45 <X> T_10_19.sp4_v_b_8
 (26 9)  (518 313)  (518 313)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 313)  (519 313)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 313)  (521 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0


LogicTile_11_19

 (14 1)  (560 305)  (560 305)  routing T_11_19.sp12_h_r_16 <X> T_11_19.lc_trk_g0_0
 (16 1)  (562 305)  (562 305)  routing T_11_19.sp12_h_r_16 <X> T_11_19.lc_trk_g0_0
 (17 1)  (563 305)  (563 305)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (0 2)  (546 306)  (546 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (1 2)  (547 306)  (547 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 2)  (548 306)  (548 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 4)  (550 308)  (550 308)  routing T_11_19.sp4_h_l_38 <X> T_11_19.sp4_v_b_3
 (27 4)  (573 308)  (573 308)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 308)  (574 308)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 308)  (575 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 308)  (577 308)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 308)  (578 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 308)  (579 308)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (583 308)  (583 308)  LC_2 Logic Functioning bit
 (39 4)  (585 308)  (585 308)  LC_2 Logic Functioning bit
 (41 4)  (587 308)  (587 308)  LC_2 Logic Functioning bit
 (43 4)  (589 308)  (589 308)  LC_2 Logic Functioning bit
 (45 4)  (591 308)  (591 308)  LC_2 Logic Functioning bit
 (5 5)  (551 309)  (551 309)  routing T_11_19.sp4_h_l_38 <X> T_11_19.sp4_v_b_3
 (29 5)  (575 309)  (575 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 309)  (576 309)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 309)  (577 309)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 309)  (582 309)  LC_2 Logic Functioning bit
 (38 5)  (584 309)  (584 309)  LC_2 Logic Functioning bit
 (41 5)  (587 309)  (587 309)  LC_2 Logic Functioning bit
 (43 5)  (589 309)  (589 309)  LC_2 Logic Functioning bit
 (46 5)  (592 309)  (592 309)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (21 10)  (567 314)  (567 314)  routing T_11_19.rgt_op_7 <X> T_11_19.lc_trk_g2_7
 (22 10)  (568 314)  (568 314)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (570 314)  (570 314)  routing T_11_19.rgt_op_7 <X> T_11_19.lc_trk_g2_7
 (25 12)  (571 316)  (571 316)  routing T_11_19.wire_logic_cluster/lc_2/out <X> T_11_19.lc_trk_g3_2
 (22 13)  (568 317)  (568 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (546 318)  (546 318)  routing T_11_19.glb_netwk_4 <X> T_11_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 318)  (547 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_19

 (15 1)  (615 305)  (615 305)  routing T_12_19.bot_op_0 <X> T_12_19.lc_trk_g0_0
 (17 1)  (617 305)  (617 305)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (1 2)  (601 306)  (601 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 306)  (614 306)  routing T_12_19.sp12_h_l_3 <X> T_12_19.lc_trk_g0_4
 (14 3)  (614 307)  (614 307)  routing T_12_19.sp12_h_l_3 <X> T_12_19.lc_trk_g0_4
 (15 3)  (615 307)  (615 307)  routing T_12_19.sp12_h_l_3 <X> T_12_19.lc_trk_g0_4
 (17 3)  (617 307)  (617 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (17 4)  (617 308)  (617 308)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (618 308)  (618 308)  routing T_12_19.bnr_op_1 <X> T_12_19.lc_trk_g1_1
 (22 4)  (622 308)  (622 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (623 308)  (623 308)  routing T_12_19.sp4_h_r_3 <X> T_12_19.lc_trk_g1_3
 (24 4)  (624 308)  (624 308)  routing T_12_19.sp4_h_r_3 <X> T_12_19.lc_trk_g1_3
 (27 4)  (627 308)  (627 308)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 308)  (628 308)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 308)  (629 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 308)  (631 308)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 308)  (632 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 308)  (633 308)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 308)  (635 308)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.input_2_2
 (40 4)  (640 308)  (640 308)  LC_2 Logic Functioning bit
 (8 5)  (608 309)  (608 309)  routing T_12_19.sp4_h_l_47 <X> T_12_19.sp4_v_b_4
 (9 5)  (609 309)  (609 309)  routing T_12_19.sp4_h_l_47 <X> T_12_19.sp4_v_b_4
 (10 5)  (610 309)  (610 309)  routing T_12_19.sp4_h_l_47 <X> T_12_19.sp4_v_b_4
 (14 5)  (614 309)  (614 309)  routing T_12_19.sp4_r_v_b_24 <X> T_12_19.lc_trk_g1_0
 (17 5)  (617 309)  (617 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (618 309)  (618 309)  routing T_12_19.bnr_op_1 <X> T_12_19.lc_trk_g1_1
 (21 5)  (621 309)  (621 309)  routing T_12_19.sp4_h_r_3 <X> T_12_19.lc_trk_g1_3
 (27 5)  (627 309)  (627 309)  routing T_12_19.lc_trk_g1_1 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 309)  (629 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 309)  (632 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (633 309)  (633 309)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.input_2_2
 (22 9)  (622 313)  (622 313)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (624 313)  (624 313)  routing T_12_19.tnr_op_2 <X> T_12_19.lc_trk_g2_2
 (17 10)  (617 314)  (617 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 314)  (618 314)  routing T_12_19.wire_logic_cluster/lc_5/out <X> T_12_19.lc_trk_g2_5
 (22 10)  (622 314)  (622 314)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (624 314)  (624 314)  routing T_12_19.tnr_op_7 <X> T_12_19.lc_trk_g2_7
 (29 10)  (629 314)  (629 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 314)  (630 314)  routing T_12_19.lc_trk_g0_4 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 314)  (634 314)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 314)  (635 314)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.input_2_5
 (36 10)  (636 314)  (636 314)  LC_5 Logic Functioning bit
 (38 10)  (638 314)  (638 314)  LC_5 Logic Functioning bit
 (41 10)  (641 314)  (641 314)  LC_5 Logic Functioning bit
 (43 10)  (643 314)  (643 314)  LC_5 Logic Functioning bit
 (45 10)  (645 314)  (645 314)  LC_5 Logic Functioning bit
 (14 11)  (614 315)  (614 315)  routing T_12_19.sp4_r_v_b_36 <X> T_12_19.lc_trk_g2_4
 (17 11)  (617 315)  (617 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (27 11)  (627 315)  (627 315)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 315)  (629 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 315)  (631 315)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 315)  (632 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (633 315)  (633 315)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.input_2_5
 (42 11)  (642 315)  (642 315)  LC_5 Logic Functioning bit
 (8 13)  (608 317)  (608 317)  routing T_12_19.sp4_h_l_47 <X> T_12_19.sp4_v_b_10
 (9 13)  (609 317)  (609 317)  routing T_12_19.sp4_h_l_47 <X> T_12_19.sp4_v_b_10
 (17 13)  (617 317)  (617 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 14)  (626 318)  (626 318)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (629 318)  (629 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 318)  (632 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 318)  (633 318)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 318)  (635 318)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.input_2_7
 (43 14)  (643 318)  (643 318)  LC_7 Logic Functioning bit
 (47 14)  (647 318)  (647 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (28 15)  (628 319)  (628 319)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 319)  (629 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 319)  (631 319)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 319)  (632 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (633 319)  (633 319)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.input_2_7
 (35 15)  (635 319)  (635 319)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.input_2_7


LogicTile_13_19

 (28 0)  (682 304)  (682 304)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 304)  (684 304)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 304)  (688 304)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 304)  (689 304)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.input_2_0
 (36 0)  (690 304)  (690 304)  LC_0 Logic Functioning bit
 (38 0)  (692 304)  (692 304)  LC_0 Logic Functioning bit
 (43 0)  (697 304)  (697 304)  LC_0 Logic Functioning bit
 (45 0)  (699 304)  (699 304)  LC_0 Logic Functioning bit
 (46 0)  (700 304)  (700 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (676 305)  (676 305)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (678 305)  (678 305)  routing T_13_19.top_op_2 <X> T_13_19.lc_trk_g0_2
 (25 1)  (679 305)  (679 305)  routing T_13_19.top_op_2 <X> T_13_19.lc_trk_g0_2
 (28 1)  (682 305)  (682 305)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 305)  (684 305)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 305)  (686 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (688 305)  (688 305)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.input_2_0
 (35 1)  (689 305)  (689 305)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.input_2_0
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (676 306)  (676 306)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (678 306)  (678 306)  routing T_13_19.top_op_7 <X> T_13_19.lc_trk_g0_7
 (21 3)  (675 307)  (675 307)  routing T_13_19.top_op_7 <X> T_13_19.lc_trk_g0_7
 (14 4)  (668 308)  (668 308)  routing T_13_19.wire_logic_cluster/lc_0/out <X> T_13_19.lc_trk_g1_0
 (15 4)  (669 308)  (669 308)  routing T_13_19.bot_op_1 <X> T_13_19.lc_trk_g1_1
 (17 4)  (671 308)  (671 308)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (675 308)  (675 308)  routing T_13_19.sp4_v_b_3 <X> T_13_19.lc_trk_g1_3
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (677 308)  (677 308)  routing T_13_19.sp4_v_b_3 <X> T_13_19.lc_trk_g1_3
 (28 4)  (682 308)  (682 308)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 308)  (688 308)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 308)  (690 308)  LC_2 Logic Functioning bit
 (37 4)  (691 308)  (691 308)  LC_2 Logic Functioning bit
 (38 4)  (692 308)  (692 308)  LC_2 Logic Functioning bit
 (39 4)  (693 308)  (693 308)  LC_2 Logic Functioning bit
 (41 4)  (695 308)  (695 308)  LC_2 Logic Functioning bit
 (43 4)  (697 308)  (697 308)  LC_2 Logic Functioning bit
 (17 5)  (671 309)  (671 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (30 5)  (684 309)  (684 309)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 309)  (690 309)  LC_2 Logic Functioning bit
 (37 5)  (691 309)  (691 309)  LC_2 Logic Functioning bit
 (38 5)  (692 309)  (692 309)  LC_2 Logic Functioning bit
 (39 5)  (693 309)  (693 309)  LC_2 Logic Functioning bit
 (41 5)  (695 309)  (695 309)  LC_2 Logic Functioning bit
 (43 5)  (697 309)  (697 309)  LC_2 Logic Functioning bit
 (51 5)  (705 309)  (705 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (675 310)  (675 310)  routing T_13_19.lft_op_7 <X> T_13_19.lc_trk_g1_7
 (22 6)  (676 310)  (676 310)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (678 310)  (678 310)  routing T_13_19.lft_op_7 <X> T_13_19.lc_trk_g1_7
 (27 6)  (681 310)  (681 310)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (689 310)  (689 310)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.input_2_3
 (36 6)  (690 310)  (690 310)  LC_3 Logic Functioning bit
 (26 7)  (680 311)  (680 311)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 311)  (682 311)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 311)  (684 311)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 311)  (685 311)  routing T_13_19.lc_trk_g0_2 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 311)  (686 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (689 311)  (689 311)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.input_2_3
 (14 8)  (668 312)  (668 312)  routing T_13_19.sp4_v_b_24 <X> T_13_19.lc_trk_g2_0
 (21 8)  (675 312)  (675 312)  routing T_13_19.rgt_op_3 <X> T_13_19.lc_trk_g2_3
 (22 8)  (676 312)  (676 312)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (678 312)  (678 312)  routing T_13_19.rgt_op_3 <X> T_13_19.lc_trk_g2_3
 (27 8)  (681 312)  (681 312)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 312)  (682 312)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 312)  (684 312)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 312)  (685 312)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 312)  (687 312)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 312)  (690 312)  LC_4 Logic Functioning bit
 (38 8)  (692 312)  (692 312)  LC_4 Logic Functioning bit
 (43 8)  (697 312)  (697 312)  LC_4 Logic Functioning bit
 (45 8)  (699 312)  (699 312)  LC_4 Logic Functioning bit
 (50 8)  (704 312)  (704 312)  Cascade bit: LH_LC04_inmux02_5

 (16 9)  (670 313)  (670 313)  routing T_13_19.sp4_v_b_24 <X> T_13_19.lc_trk_g2_0
 (17 9)  (671 313)  (671 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (28 9)  (682 313)  (682 313)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 313)  (683 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (690 313)  (690 313)  LC_4 Logic Functioning bit
 (37 9)  (691 313)  (691 313)  LC_4 Logic Functioning bit
 (38 9)  (692 313)  (692 313)  LC_4 Logic Functioning bit
 (41 9)  (695 313)  (695 313)  LC_4 Logic Functioning bit
 (42 9)  (696 313)  (696 313)  LC_4 Logic Functioning bit
 (43 9)  (697 313)  (697 313)  LC_4 Logic Functioning bit
 (53 9)  (707 313)  (707 313)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (669 314)  (669 314)  routing T_13_19.rgt_op_5 <X> T_13_19.lc_trk_g2_5
 (17 10)  (671 314)  (671 314)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (672 314)  (672 314)  routing T_13_19.rgt_op_5 <X> T_13_19.lc_trk_g2_5
 (21 10)  (675 314)  (675 314)  routing T_13_19.wire_logic_cluster/lc_7/out <X> T_13_19.lc_trk_g2_7
 (22 10)  (676 314)  (676 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 12)  (683 316)  (683 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 316)  (684 316)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 316)  (688 316)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 316)  (690 316)  LC_6 Logic Functioning bit
 (37 12)  (691 316)  (691 316)  LC_6 Logic Functioning bit
 (38 12)  (692 316)  (692 316)  LC_6 Logic Functioning bit
 (40 12)  (694 316)  (694 316)  LC_6 Logic Functioning bit
 (41 12)  (695 316)  (695 316)  LC_6 Logic Functioning bit
 (42 12)  (696 316)  (696 316)  LC_6 Logic Functioning bit
 (43 12)  (697 316)  (697 316)  LC_6 Logic Functioning bit
 (51 12)  (705 316)  (705 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (27 13)  (681 317)  (681 317)  routing T_13_19.lc_trk_g1_1 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 317)  (684 317)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 317)  (686 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (689 317)  (689 317)  routing T_13_19.lc_trk_g0_2 <X> T_13_19.input_2_6
 (36 13)  (690 317)  (690 317)  LC_6 Logic Functioning bit
 (38 13)  (692 317)  (692 317)  LC_6 Logic Functioning bit
 (40 13)  (694 317)  (694 317)  LC_6 Logic Functioning bit
 (41 13)  (695 317)  (695 317)  LC_6 Logic Functioning bit
 (43 13)  (697 317)  (697 317)  LC_6 Logic Functioning bit
 (14 14)  (668 318)  (668 318)  routing T_13_19.wire_logic_cluster/lc_4/out <X> T_13_19.lc_trk_g3_4
 (32 14)  (686 318)  (686 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (689 318)  (689 318)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.input_2_7
 (36 14)  (690 318)  (690 318)  LC_7 Logic Functioning bit
 (37 14)  (691 318)  (691 318)  LC_7 Logic Functioning bit
 (38 14)  (692 318)  (692 318)  LC_7 Logic Functioning bit
 (39 14)  (693 318)  (693 318)  LC_7 Logic Functioning bit
 (42 14)  (696 318)  (696 318)  LC_7 Logic Functioning bit
 (43 14)  (697 318)  (697 318)  LC_7 Logic Functioning bit
 (17 15)  (671 319)  (671 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (31 15)  (685 319)  (685 319)  routing T_13_19.lc_trk_g0_2 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 319)  (686 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (689 319)  (689 319)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.input_2_7
 (36 15)  (690 319)  (690 319)  LC_7 Logic Functioning bit
 (37 15)  (691 319)  (691 319)  LC_7 Logic Functioning bit
 (38 15)  (692 319)  (692 319)  LC_7 Logic Functioning bit
 (39 15)  (693 319)  (693 319)  LC_7 Logic Functioning bit
 (42 15)  (696 319)  (696 319)  LC_7 Logic Functioning bit
 (43 15)  (697 319)  (697 319)  LC_7 Logic Functioning bit


LogicTile_14_19

 (15 0)  (723 304)  (723 304)  routing T_14_19.sp4_v_b_17 <X> T_14_19.lc_trk_g0_1
 (16 0)  (724 304)  (724 304)  routing T_14_19.sp4_v_b_17 <X> T_14_19.lc_trk_g0_1
 (17 0)  (725 304)  (725 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (729 304)  (729 304)  routing T_14_19.wire_logic_cluster/lc_3/out <X> T_14_19.lc_trk_g0_3
 (22 0)  (730 304)  (730 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 304)  (739 304)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 304)  (741 304)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 304)  (744 304)  LC_0 Logic Functioning bit
 (38 0)  (746 304)  (746 304)  LC_0 Logic Functioning bit
 (41 0)  (749 304)  (749 304)  LC_0 Logic Functioning bit
 (43 0)  (751 304)  (751 304)  LC_0 Logic Functioning bit
 (26 1)  (734 305)  (734 305)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 305)  (736 305)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 305)  (737 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 305)  (739 305)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (41 1)  (749 305)  (749 305)  LC_0 Logic Functioning bit
 (43 1)  (751 305)  (751 305)  LC_0 Logic Functioning bit
 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (1 2)  (709 306)  (709 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 306)  (722 306)  routing T_14_19.wire_logic_cluster/lc_4/out <X> T_14_19.lc_trk_g0_4
 (22 2)  (730 306)  (730 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (17 3)  (725 307)  (725 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (729 307)  (729 307)  routing T_14_19.sp4_r_v_b_31 <X> T_14_19.lc_trk_g0_7
 (14 4)  (722 308)  (722 308)  routing T_14_19.lft_op_0 <X> T_14_19.lc_trk_g1_0
 (25 4)  (733 308)  (733 308)  routing T_14_19.sp4_v_b_2 <X> T_14_19.lc_trk_g1_2
 (28 4)  (736 308)  (736 308)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 308)  (738 308)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 308)  (742 308)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 308)  (745 308)  LC_2 Logic Functioning bit
 (39 4)  (747 308)  (747 308)  LC_2 Logic Functioning bit
 (40 4)  (748 308)  (748 308)  LC_2 Logic Functioning bit
 (41 4)  (749 308)  (749 308)  LC_2 Logic Functioning bit
 (42 4)  (750 308)  (750 308)  LC_2 Logic Functioning bit
 (43 4)  (751 308)  (751 308)  LC_2 Logic Functioning bit
 (15 5)  (723 309)  (723 309)  routing T_14_19.lft_op_0 <X> T_14_19.lc_trk_g1_0
 (17 5)  (725 309)  (725 309)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (730 309)  (730 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (731 309)  (731 309)  routing T_14_19.sp4_v_b_2 <X> T_14_19.lc_trk_g1_2
 (30 5)  (738 309)  (738 309)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 309)  (739 309)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 309)  (745 309)  LC_2 Logic Functioning bit
 (39 5)  (747 309)  (747 309)  LC_2 Logic Functioning bit
 (40 5)  (748 309)  (748 309)  LC_2 Logic Functioning bit
 (41 5)  (749 309)  (749 309)  LC_2 Logic Functioning bit
 (42 5)  (750 309)  (750 309)  LC_2 Logic Functioning bit
 (43 5)  (751 309)  (751 309)  LC_2 Logic Functioning bit
 (26 6)  (734 310)  (734 310)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 310)  (738 310)  routing T_14_19.lc_trk_g0_4 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 310)  (741 310)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (45 6)  (753 310)  (753 310)  LC_3 Logic Functioning bit
 (48 6)  (756 310)  (756 310)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (758 310)  (758 310)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (734 311)  (734 311)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 311)  (739 311)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 311)  (745 311)  LC_3 Logic Functioning bit
 (40 7)  (748 311)  (748 311)  LC_3 Logic Functioning bit
 (42 7)  (750 311)  (750 311)  LC_3 Logic Functioning bit
 (17 8)  (725 312)  (725 312)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (726 312)  (726 312)  routing T_14_19.bnl_op_1 <X> T_14_19.lc_trk_g2_1
 (27 8)  (735 312)  (735 312)  routing T_14_19.lc_trk_g1_0 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (743 312)  (743 312)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.input_2_4
 (40 8)  (748 312)  (748 312)  LC_4 Logic Functioning bit
 (41 8)  (749 312)  (749 312)  LC_4 Logic Functioning bit
 (42 8)  (750 312)  (750 312)  LC_4 Logic Functioning bit
 (43 8)  (751 312)  (751 312)  LC_4 Logic Functioning bit
 (18 9)  (726 313)  (726 313)  routing T_14_19.bnl_op_1 <X> T_14_19.lc_trk_g2_1
 (22 9)  (730 313)  (730 313)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (732 313)  (732 313)  routing T_14_19.tnl_op_2 <X> T_14_19.lc_trk_g2_2
 (25 9)  (733 313)  (733 313)  routing T_14_19.tnl_op_2 <X> T_14_19.lc_trk_g2_2
 (26 9)  (734 313)  (734 313)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 313)  (736 313)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 313)  (737 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 313)  (739 313)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 313)  (740 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (741 313)  (741 313)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.input_2_4
 (34 9)  (742 313)  (742 313)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.input_2_4
 (35 9)  (743 313)  (743 313)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.input_2_4
 (40 9)  (748 313)  (748 313)  LC_4 Logic Functioning bit
 (42 9)  (750 313)  (750 313)  LC_4 Logic Functioning bit
 (43 9)  (751 313)  (751 313)  LC_4 Logic Functioning bit
 (22 10)  (730 314)  (730 314)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (732 314)  (732 314)  routing T_14_19.tnl_op_7 <X> T_14_19.lc_trk_g2_7
 (27 10)  (735 314)  (735 314)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 314)  (736 314)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 314)  (738 314)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 314)  (741 314)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 314)  (744 314)  LC_5 Logic Functioning bit
 (37 10)  (745 314)  (745 314)  LC_5 Logic Functioning bit
 (38 10)  (746 314)  (746 314)  LC_5 Logic Functioning bit
 (39 10)  (747 314)  (747 314)  LC_5 Logic Functioning bit
 (40 10)  (748 314)  (748 314)  LC_5 Logic Functioning bit
 (41 10)  (749 314)  (749 314)  LC_5 Logic Functioning bit
 (42 10)  (750 314)  (750 314)  LC_5 Logic Functioning bit
 (43 10)  (751 314)  (751 314)  LC_5 Logic Functioning bit
 (21 11)  (729 315)  (729 315)  routing T_14_19.tnl_op_7 <X> T_14_19.lc_trk_g2_7
 (28 11)  (736 315)  (736 315)  routing T_14_19.lc_trk_g2_1 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 315)  (738 315)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 315)  (739 315)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 315)  (744 315)  LC_5 Logic Functioning bit
 (38 11)  (746 315)  (746 315)  LC_5 Logic Functioning bit
 (40 11)  (748 315)  (748 315)  LC_5 Logic Functioning bit
 (41 11)  (749 315)  (749 315)  LC_5 Logic Functioning bit
 (42 11)  (750 315)  (750 315)  LC_5 Logic Functioning bit
 (43 11)  (751 315)  (751 315)  LC_5 Logic Functioning bit
 (15 12)  (723 316)  (723 316)  routing T_14_19.sp4_h_r_41 <X> T_14_19.lc_trk_g3_1
 (16 12)  (724 316)  (724 316)  routing T_14_19.sp4_h_r_41 <X> T_14_19.lc_trk_g3_1
 (17 12)  (725 316)  (725 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (726 316)  (726 316)  routing T_14_19.sp4_h_r_41 <X> T_14_19.lc_trk_g3_1
 (29 12)  (737 316)  (737 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (38 12)  (746 316)  (746 316)  LC_6 Logic Functioning bit
 (41 12)  (749 316)  (749 316)  LC_6 Logic Functioning bit
 (50 12)  (758 316)  (758 316)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (726 317)  (726 317)  routing T_14_19.sp4_h_r_41 <X> T_14_19.lc_trk_g3_1
 (27 13)  (735 317)  (735 317)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 317)  (736 317)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 317)  (737 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 317)  (744 317)  LC_6 Logic Functioning bit
 (38 13)  (746 317)  (746 317)  LC_6 Logic Functioning bit
 (39 13)  (747 317)  (747 317)  LC_6 Logic Functioning bit
 (40 13)  (748 317)  (748 317)  LC_6 Logic Functioning bit
 (41 13)  (749 317)  (749 317)  LC_6 Logic Functioning bit
 (43 13)  (751 317)  (751 317)  LC_6 Logic Functioning bit
 (22 14)  (730 318)  (730 318)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (732 318)  (732 318)  routing T_14_19.tnl_op_7 <X> T_14_19.lc_trk_g3_7
 (21 15)  (729 319)  (729 319)  routing T_14_19.tnl_op_7 <X> T_14_19.lc_trk_g3_7


LogicTile_15_19

 (21 0)  (783 304)  (783 304)  routing T_15_19.wire_logic_cluster/lc_3/out <X> T_15_19.lc_trk_g0_3
 (22 0)  (784 304)  (784 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (763 306)  (763 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 6)  (778 310)  (778 310)  routing T_15_19.sp12_h_r_13 <X> T_15_19.lc_trk_g1_5
 (17 6)  (779 310)  (779 310)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (27 6)  (789 310)  (789 310)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 310)  (791 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 310)  (792 310)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 310)  (795 310)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 310)  (798 310)  LC_3 Logic Functioning bit
 (38 6)  (800 310)  (800 310)  LC_3 Logic Functioning bit
 (41 6)  (803 310)  (803 310)  LC_3 Logic Functioning bit
 (43 6)  (805 310)  (805 310)  LC_3 Logic Functioning bit
 (45 6)  (807 310)  (807 310)  LC_3 Logic Functioning bit
 (26 7)  (788 311)  (788 311)  routing T_15_19.lc_trk_g0_3 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 311)  (791 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (798 311)  (798 311)  LC_3 Logic Functioning bit
 (38 7)  (800 311)  (800 311)  LC_3 Logic Functioning bit
 (40 7)  (802 311)  (802 311)  LC_3 Logic Functioning bit
 (41 7)  (803 311)  (803 311)  LC_3 Logic Functioning bit
 (42 7)  (804 311)  (804 311)  LC_3 Logic Functioning bit
 (43 7)  (805 311)  (805 311)  LC_3 Logic Functioning bit
 (47 7)  (809 311)  (809 311)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (776 312)  (776 312)  routing T_15_19.sp4_h_r_40 <X> T_15_19.lc_trk_g2_0
 (14 9)  (776 313)  (776 313)  routing T_15_19.sp4_h_r_40 <X> T_15_19.lc_trk_g2_0
 (15 9)  (777 313)  (777 313)  routing T_15_19.sp4_h_r_40 <X> T_15_19.lc_trk_g2_0
 (16 9)  (778 313)  (778 313)  routing T_15_19.sp4_h_r_40 <X> T_15_19.lc_trk_g2_0
 (17 9)  (779 313)  (779 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (0 14)  (762 318)  (762 318)  routing T_15_19.glb_netwk_4 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 318)  (763 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_19

 (26 4)  (842 308)  (842 308)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (844 308)  (844 308)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 308)  (845 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 308)  (846 308)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 308)  (847 308)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 308)  (848 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 308)  (849 308)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 308)  (851 308)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.input_2_2
 (36 4)  (852 308)  (852 308)  LC_2 Logic Functioning bit
 (38 4)  (854 308)  (854 308)  LC_2 Logic Functioning bit
 (40 4)  (856 308)  (856 308)  LC_2 Logic Functioning bit
 (41 4)  (857 308)  (857 308)  LC_2 Logic Functioning bit
 (42 4)  (858 308)  (858 308)  LC_2 Logic Functioning bit
 (28 5)  (844 309)  (844 309)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 309)  (845 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 309)  (847 309)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 309)  (848 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (849 309)  (849 309)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.input_2_2
 (34 5)  (850 309)  (850 309)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.input_2_2
 (35 5)  (851 309)  (851 309)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.input_2_2
 (36 5)  (852 309)  (852 309)  LC_2 Logic Functioning bit
 (38 5)  (854 309)  (854 309)  LC_2 Logic Functioning bit
 (39 5)  (855 309)  (855 309)  LC_2 Logic Functioning bit
 (40 5)  (856 309)  (856 309)  LC_2 Logic Functioning bit
 (42 5)  (858 309)  (858 309)  LC_2 Logic Functioning bit
 (48 5)  (864 309)  (864 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 10)  (833 314)  (833 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (838 314)  (838 314)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (839 314)  (839 314)  routing T_16_19.sp12_v_b_23 <X> T_16_19.lc_trk_g2_7
 (16 11)  (832 315)  (832 315)  routing T_16_19.sp12_v_b_12 <X> T_16_19.lc_trk_g2_4
 (17 11)  (833 315)  (833 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (18 11)  (834 315)  (834 315)  routing T_16_19.sp4_r_v_b_37 <X> T_16_19.lc_trk_g2_5
 (21 11)  (837 315)  (837 315)  routing T_16_19.sp12_v_b_23 <X> T_16_19.lc_trk_g2_7
 (21 14)  (837 318)  (837 318)  routing T_16_19.sp12_v_b_7 <X> T_16_19.lc_trk_g3_7
 (22 14)  (838 318)  (838 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (840 318)  (840 318)  routing T_16_19.sp12_v_b_7 <X> T_16_19.lc_trk_g3_7
 (21 15)  (837 319)  (837 319)  routing T_16_19.sp12_v_b_7 <X> T_16_19.lc_trk_g3_7


LogicTile_17_19

 (22 1)  (896 305)  (896 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (897 305)  (897 305)  routing T_17_19.sp4_v_b_18 <X> T_17_19.lc_trk_g0_2
 (24 1)  (898 305)  (898 305)  routing T_17_19.sp4_v_b_18 <X> T_17_19.lc_trk_g0_2
 (28 2)  (902 306)  (902 306)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 306)  (903 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 306)  (904 306)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 306)  (905 306)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 306)  (906 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 306)  (907 306)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 306)  (910 306)  LC_1 Logic Functioning bit
 (37 2)  (911 306)  (911 306)  LC_1 Logic Functioning bit
 (40 2)  (914 306)  (914 306)  LC_1 Logic Functioning bit
 (41 2)  (915 306)  (915 306)  LC_1 Logic Functioning bit
 (42 2)  (916 306)  (916 306)  LC_1 Logic Functioning bit
 (27 3)  (901 307)  (901 307)  routing T_17_19.lc_trk_g3_0 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 307)  (902 307)  routing T_17_19.lc_trk_g3_0 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 307)  (903 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 307)  (904 307)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (906 307)  (906 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (907 307)  (907 307)  routing T_17_19.lc_trk_g2_1 <X> T_17_19.input_2_1
 (36 3)  (910 307)  (910 307)  LC_1 Logic Functioning bit
 (37 3)  (911 307)  (911 307)  LC_1 Logic Functioning bit
 (38 3)  (912 307)  (912 307)  LC_1 Logic Functioning bit
 (40 3)  (914 307)  (914 307)  LC_1 Logic Functioning bit
 (41 3)  (915 307)  (915 307)  LC_1 Logic Functioning bit
 (43 3)  (917 307)  (917 307)  LC_1 Logic Functioning bit
 (28 4)  (902 308)  (902 308)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 308)  (903 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 308)  (904 308)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 308)  (905 308)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 308)  (906 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 308)  (907 308)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 308)  (908 308)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 308)  (911 308)  LC_2 Logic Functioning bit
 (38 4)  (912 308)  (912 308)  LC_2 Logic Functioning bit
 (39 4)  (913 308)  (913 308)  LC_2 Logic Functioning bit
 (40 4)  (914 308)  (914 308)  LC_2 Logic Functioning bit
 (42 4)  (916 308)  (916 308)  LC_2 Logic Functioning bit
 (50 4)  (924 308)  (924 308)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (925 308)  (925 308)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (8 5)  (882 309)  (882 309)  routing T_17_19.sp4_v_t_36 <X> T_17_19.sp4_v_b_4
 (10 5)  (884 309)  (884 309)  routing T_17_19.sp4_v_t_36 <X> T_17_19.sp4_v_b_4
 (26 5)  (900 309)  (900 309)  routing T_17_19.lc_trk_g0_2 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 309)  (903 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 309)  (905 309)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 309)  (910 309)  LC_2 Logic Functioning bit
 (38 5)  (912 309)  (912 309)  LC_2 Logic Functioning bit
 (39 5)  (913 309)  (913 309)  LC_2 Logic Functioning bit
 (40 5)  (914 309)  (914 309)  LC_2 Logic Functioning bit
 (15 8)  (889 312)  (889 312)  routing T_17_19.sp4_v_t_28 <X> T_17_19.lc_trk_g2_1
 (16 8)  (890 312)  (890 312)  routing T_17_19.sp4_v_t_28 <X> T_17_19.lc_trk_g2_1
 (17 8)  (891 312)  (891 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (14 10)  (888 314)  (888 314)  routing T_17_19.sp4_v_b_36 <X> T_17_19.lc_trk_g2_4
 (16 10)  (890 314)  (890 314)  routing T_17_19.sp4_v_t_16 <X> T_17_19.lc_trk_g2_5
 (17 10)  (891 314)  (891 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (892 314)  (892 314)  routing T_17_19.sp4_v_t_16 <X> T_17_19.lc_trk_g2_5
 (14 11)  (888 315)  (888 315)  routing T_17_19.sp4_v_b_36 <X> T_17_19.lc_trk_g2_4
 (16 11)  (890 315)  (890 315)  routing T_17_19.sp4_v_b_36 <X> T_17_19.lc_trk_g2_4
 (17 11)  (891 315)  (891 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (896 315)  (896 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (897 315)  (897 315)  routing T_17_19.sp4_v_b_46 <X> T_17_19.lc_trk_g2_6
 (24 11)  (898 315)  (898 315)  routing T_17_19.sp4_v_b_46 <X> T_17_19.lc_trk_g2_6
 (14 12)  (888 316)  (888 316)  routing T_17_19.sp4_v_t_21 <X> T_17_19.lc_trk_g3_0
 (14 13)  (888 317)  (888 317)  routing T_17_19.sp4_v_t_21 <X> T_17_19.lc_trk_g3_0
 (16 13)  (890 317)  (890 317)  routing T_17_19.sp4_v_t_21 <X> T_17_19.lc_trk_g3_0
 (17 13)  (891 317)  (891 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (25 14)  (899 318)  (899 318)  routing T_17_19.sp4_v_b_38 <X> T_17_19.lc_trk_g3_6
 (22 15)  (896 319)  (896 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (897 319)  (897 319)  routing T_17_19.sp4_v_b_38 <X> T_17_19.lc_trk_g3_6
 (25 15)  (899 319)  (899 319)  routing T_17_19.sp4_v_b_38 <X> T_17_19.lc_trk_g3_6


LogicTile_18_19

 (3 0)  (931 304)  (931 304)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0
 (3 1)  (931 305)  (931 305)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0
 (14 1)  (942 305)  (942 305)  routing T_18_19.sp4_r_v_b_35 <X> T_18_19.lc_trk_g0_0
 (17 1)  (945 305)  (945 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (15 3)  (943 307)  (943 307)  routing T_18_19.sp4_v_t_9 <X> T_18_19.lc_trk_g0_4
 (16 3)  (944 307)  (944 307)  routing T_18_19.sp4_v_t_9 <X> T_18_19.lc_trk_g0_4
 (17 3)  (945 307)  (945 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (950 307)  (950 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (953 307)  (953 307)  routing T_18_19.sp4_r_v_b_30 <X> T_18_19.lc_trk_g0_6
 (22 4)  (950 308)  (950 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (951 308)  (951 308)  routing T_18_19.sp4_v_b_19 <X> T_18_19.lc_trk_g1_3
 (24 4)  (952 308)  (952 308)  routing T_18_19.sp4_v_b_19 <X> T_18_19.lc_trk_g1_3
 (19 10)  (947 314)  (947 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (26 12)  (954 316)  (954 316)  routing T_18_19.lc_trk_g0_6 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 316)  (955 316)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 316)  (956 316)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 316)  (957 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 316)  (959 316)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 316)  (960 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 316)  (961 316)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 316)  (962 316)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 316)  (964 316)  LC_6 Logic Functioning bit
 (37 12)  (965 316)  (965 316)  LC_6 Logic Functioning bit
 (39 12)  (967 316)  (967 316)  LC_6 Logic Functioning bit
 (40 12)  (968 316)  (968 316)  LC_6 Logic Functioning bit
 (41 12)  (969 316)  (969 316)  LC_6 Logic Functioning bit
 (42 12)  (970 316)  (970 316)  LC_6 Logic Functioning bit
 (14 13)  (942 317)  (942 317)  routing T_18_19.sp4_r_v_b_40 <X> T_18_19.lc_trk_g3_0
 (17 13)  (945 317)  (945 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (954 317)  (954 317)  routing T_18_19.lc_trk_g0_6 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 317)  (957 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 317)  (959 317)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 317)  (960 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (962 317)  (962 317)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.input_2_6
 (35 13)  (963 317)  (963 317)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.input_2_6
 (36 13)  (964 317)  (964 317)  LC_6 Logic Functioning bit
 (37 13)  (965 317)  (965 317)  LC_6 Logic Functioning bit
 (40 13)  (968 317)  (968 317)  LC_6 Logic Functioning bit
 (41 13)  (969 317)  (969 317)  LC_6 Logic Functioning bit
 (26 14)  (954 318)  (954 318)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 318)  (957 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 318)  (959 318)  routing T_18_19.lc_trk_g0_4 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 318)  (960 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (38 14)  (966 318)  (966 318)  LC_7 Logic Functioning bit
 (39 14)  (967 318)  (967 318)  LC_7 Logic Functioning bit
 (40 14)  (968 318)  (968 318)  LC_7 Logic Functioning bit
 (41 14)  (969 318)  (969 318)  LC_7 Logic Functioning bit
 (42 14)  (970 318)  (970 318)  LC_7 Logic Functioning bit
 (43 14)  (971 318)  (971 318)  LC_7 Logic Functioning bit
 (50 14)  (978 318)  (978 318)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (980 318)  (980 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (942 319)  (942 319)  routing T_18_19.sp12_v_b_20 <X> T_18_19.lc_trk_g3_4
 (16 15)  (944 319)  (944 319)  routing T_18_19.sp12_v_b_20 <X> T_18_19.lc_trk_g3_4
 (17 15)  (945 319)  (945 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (22 15)  (950 319)  (950 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (953 319)  (953 319)  routing T_18_19.sp4_r_v_b_46 <X> T_18_19.lc_trk_g3_6
 (27 15)  (955 319)  (955 319)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 319)  (956 319)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 319)  (957 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (39 15)  (967 319)  (967 319)  LC_7 Logic Functioning bit
 (40 15)  (968 319)  (968 319)  LC_7 Logic Functioning bit
 (42 15)  (970 319)  (970 319)  LC_7 Logic Functioning bit


LogicTile_19_19

 (5 5)  (987 309)  (987 309)  routing T_19_19.sp4_h_r_3 <X> T_19_19.sp4_v_b_3


LogicTile_20_19

 (19 15)  (1055 319)  (1055 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_30_19

 (3 2)  (1567 306)  (1567 306)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23
 (3 3)  (1567 307)  (1567 307)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 313)  (1742 313)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 289)  (0 289)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 296)  (1 296)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_2_18

 (3 5)  (75 293)  (75 293)  routing T_2_18.sp12_h_l_23 <X> T_2_18.sp12_h_r_0


LogicTile_7_18

 (3 8)  (345 296)  (345 296)  routing T_7_18.sp12_h_r_1 <X> T_7_18.sp12_v_b_1
 (3 9)  (345 297)  (345 297)  routing T_7_18.sp12_h_r_1 <X> T_7_18.sp12_v_b_1
 (3 14)  (345 302)  (345 302)  routing T_7_18.sp12_h_r_1 <X> T_7_18.sp12_v_t_22
 (3 15)  (345 303)  (345 303)  routing T_7_18.sp12_h_r_1 <X> T_7_18.sp12_v_t_22


RAM_Tile_8_18

 (2 8)  (398 296)  (398 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_11_18

 (4 4)  (550 292)  (550 292)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_b_3
 (6 4)  (552 292)  (552 292)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_b_3
 (5 5)  (551 293)  (551 293)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_b_3


LogicTile_12_18

 (27 0)  (627 288)  (627 288)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 288)  (631 288)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 288)  (634 288)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 288)  (636 288)  LC_0 Logic Functioning bit
 (38 0)  (638 288)  (638 288)  LC_0 Logic Functioning bit
 (40 0)  (640 288)  (640 288)  LC_0 Logic Functioning bit
 (41 0)  (641 288)  (641 288)  LC_0 Logic Functioning bit
 (43 0)  (643 288)  (643 288)  LC_0 Logic Functioning bit
 (45 0)  (645 288)  (645 288)  LC_0 Logic Functioning bit
 (28 1)  (628 289)  (628 289)  routing T_12_18.lc_trk_g2_0 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 289)  (630 289)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (633 289)  (633 289)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.input_2_0
 (35 1)  (635 289)  (635 289)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.input_2_0
 (36 1)  (636 289)  (636 289)  LC_0 Logic Functioning bit
 (38 1)  (638 289)  (638 289)  LC_0 Logic Functioning bit
 (41 1)  (641 289)  (641 289)  LC_0 Logic Functioning bit
 (43 1)  (643 289)  (643 289)  LC_0 Logic Functioning bit
 (44 1)  (644 289)  (644 289)  LC_0 Logic Functioning bit
 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 5)  (622 293)  (622 293)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (624 293)  (624 293)  routing T_12_18.top_op_2 <X> T_12_18.lc_trk_g1_2
 (25 5)  (625 293)  (625 293)  routing T_12_18.top_op_2 <X> T_12_18.lc_trk_g1_2
 (14 6)  (614 294)  (614 294)  routing T_12_18.bnr_op_4 <X> T_12_18.lc_trk_g1_4
 (14 7)  (614 295)  (614 295)  routing T_12_18.bnr_op_4 <X> T_12_18.lc_trk_g1_4
 (17 7)  (617 295)  (617 295)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (14 8)  (614 296)  (614 296)  routing T_12_18.rgt_op_0 <X> T_12_18.lc_trk_g2_0
 (15 9)  (615 297)  (615 297)  routing T_12_18.rgt_op_0 <X> T_12_18.lc_trk_g2_0
 (17 9)  (617 297)  (617 297)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (622 297)  (622 297)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (624 297)  (624 297)  routing T_12_18.tnr_op_2 <X> T_12_18.lc_trk_g2_2
 (0 14)  (600 302)  (600 302)  routing T_12_18.glb_netwk_4 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 302)  (601 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_18

 (27 0)  (681 288)  (681 288)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 288)  (682 288)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 288)  (684 288)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 288)  (685 288)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 288)  (687 288)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 288)  (688 288)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 288)  (690 288)  LC_0 Logic Functioning bit
 (38 0)  (692 288)  (692 288)  LC_0 Logic Functioning bit
 (41 0)  (695 288)  (695 288)  LC_0 Logic Functioning bit
 (43 0)  (697 288)  (697 288)  LC_0 Logic Functioning bit
 (27 1)  (681 289)  (681 289)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 289)  (682 289)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 289)  (683 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 289)  (684 289)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (40 1)  (694 289)  (694 289)  LC_0 Logic Functioning bit
 (41 1)  (695 289)  (695 289)  LC_0 Logic Functioning bit
 (42 1)  (696 289)  (696 289)  LC_0 Logic Functioning bit
 (43 1)  (697 289)  (697 289)  LC_0 Logic Functioning bit
 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (680 290)  (680 290)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 290)  (684 290)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 290)  (687 290)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 290)  (688 290)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 290)  (690 290)  LC_1 Logic Functioning bit
 (43 2)  (697 290)  (697 290)  LC_1 Logic Functioning bit
 (45 2)  (699 290)  (699 290)  LC_1 Logic Functioning bit
 (50 2)  (704 290)  (704 290)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (669 291)  (669 291)  routing T_13_18.bot_op_4 <X> T_13_18.lc_trk_g0_4
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (28 3)  (682 291)  (682 291)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (691 291)  (691 291)  LC_1 Logic Functioning bit
 (21 4)  (675 292)  (675 292)  routing T_13_18.wire_logic_cluster/lc_3/out <X> T_13_18.lc_trk_g1_3
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (21 6)  (675 294)  (675 294)  routing T_13_18.sp4_v_b_15 <X> T_13_18.lc_trk_g1_7
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (677 294)  (677 294)  routing T_13_18.sp4_v_b_15 <X> T_13_18.lc_trk_g1_7
 (26 6)  (680 294)  (680 294)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 294)  (681 294)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 294)  (684 294)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 294)  (687 294)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (45 6)  (699 294)  (699 294)  LC_3 Logic Functioning bit
 (21 7)  (675 295)  (675 295)  routing T_13_18.sp4_v_b_15 <X> T_13_18.lc_trk_g1_7
 (28 7)  (682 295)  (682 295)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 295)  (684 295)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 295)  (685 295)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (37 7)  (691 295)  (691 295)  LC_3 Logic Functioning bit
 (39 7)  (693 295)  (693 295)  LC_3 Logic Functioning bit
 (25 8)  (679 296)  (679 296)  routing T_13_18.sp4_h_r_42 <X> T_13_18.lc_trk_g2_2
 (31 8)  (685 296)  (685 296)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 296)  (687 296)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 296)  (690 296)  LC_4 Logic Functioning bit
 (38 8)  (692 296)  (692 296)  LC_4 Logic Functioning bit
 (45 8)  (699 296)  (699 296)  LC_4 Logic Functioning bit
 (51 8)  (705 296)  (705 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (676 297)  (676 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (677 297)  (677 297)  routing T_13_18.sp4_h_r_42 <X> T_13_18.lc_trk_g2_2
 (24 9)  (678 297)  (678 297)  routing T_13_18.sp4_h_r_42 <X> T_13_18.lc_trk_g2_2
 (25 9)  (679 297)  (679 297)  routing T_13_18.sp4_h_r_42 <X> T_13_18.lc_trk_g2_2
 (26 9)  (680 297)  (680 297)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 297)  (681 297)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (691 297)  (691 297)  LC_4 Logic Functioning bit
 (39 9)  (693 297)  (693 297)  LC_4 Logic Functioning bit
 (14 10)  (668 298)  (668 298)  routing T_13_18.wire_logic_cluster/lc_4/out <X> T_13_18.lc_trk_g2_4
 (16 10)  (670 298)  (670 298)  routing T_13_18.sp4_v_b_37 <X> T_13_18.lc_trk_g2_5
 (17 10)  (671 298)  (671 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (672 298)  (672 298)  routing T_13_18.sp4_v_b_37 <X> T_13_18.lc_trk_g2_5
 (26 10)  (680 298)  (680 298)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (31 10)  (685 298)  (685 298)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 298)  (687 298)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 298)  (690 298)  LC_5 Logic Functioning bit
 (38 10)  (692 298)  (692 298)  LC_5 Logic Functioning bit
 (45 10)  (699 298)  (699 298)  LC_5 Logic Functioning bit
 (17 11)  (671 299)  (671 299)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (672 299)  (672 299)  routing T_13_18.sp4_v_b_37 <X> T_13_18.lc_trk_g2_5
 (28 11)  (682 299)  (682 299)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (691 299)  (691 299)  LC_5 Logic Functioning bit
 (39 11)  (693 299)  (693 299)  LC_5 Logic Functioning bit
 (17 12)  (671 300)  (671 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 300)  (672 300)  routing T_13_18.wire_logic_cluster/lc_1/out <X> T_13_18.lc_trk_g3_1
 (25 14)  (679 302)  (679 302)  routing T_13_18.sp4_v_b_38 <X> T_13_18.lc_trk_g3_6
 (28 14)  (682 302)  (682 302)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 302)  (684 302)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 302)  (688 302)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (40 14)  (694 302)  (694 302)  LC_7 Logic Functioning bit
 (42 14)  (696 302)  (696 302)  LC_7 Logic Functioning bit
 (15 15)  (669 303)  (669 303)  routing T_13_18.sp4_v_t_33 <X> T_13_18.lc_trk_g3_4
 (16 15)  (670 303)  (670 303)  routing T_13_18.sp4_v_t_33 <X> T_13_18.lc_trk_g3_4
 (17 15)  (671 303)  (671 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (676 303)  (676 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (677 303)  (677 303)  routing T_13_18.sp4_v_b_38 <X> T_13_18.lc_trk_g3_6
 (25 15)  (679 303)  (679 303)  routing T_13_18.sp4_v_b_38 <X> T_13_18.lc_trk_g3_6
 (31 15)  (685 303)  (685 303)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (40 15)  (694 303)  (694 303)  LC_7 Logic Functioning bit
 (42 15)  (696 303)  (696 303)  LC_7 Logic Functioning bit


LogicTile_14_18

 (26 0)  (734 288)  (734 288)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 288)  (738 288)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 288)  (739 288)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 288)  (741 288)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 288)  (742 288)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (38 0)  (746 288)  (746 288)  LC_0 Logic Functioning bit
 (41 0)  (749 288)  (749 288)  LC_0 Logic Functioning bit
 (45 0)  (753 288)  (753 288)  LC_0 Logic Functioning bit
 (3 1)  (711 289)  (711 289)  routing T_14_18.sp12_h_l_23 <X> T_14_18.sp12_v_b_0
 (26 1)  (734 289)  (734 289)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 289)  (735 289)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 289)  (737 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 289)  (739 289)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 289)  (740 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (741 289)  (741 289)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.input_2_0
 (34 1)  (742 289)  (742 289)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.input_2_0
 (35 1)  (743 289)  (743 289)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.input_2_0
 (38 1)  (746 289)  (746 289)  LC_0 Logic Functioning bit
 (39 1)  (747 289)  (747 289)  LC_0 Logic Functioning bit
 (41 1)  (749 289)  (749 289)  LC_0 Logic Functioning bit
 (44 1)  (752 289)  (752 289)  LC_0 Logic Functioning bit
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (723 290)  (723 290)  routing T_14_18.lft_op_5 <X> T_14_18.lc_trk_g0_5
 (17 2)  (725 290)  (725 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 290)  (726 290)  routing T_14_18.lft_op_5 <X> T_14_18.lc_trk_g0_5
 (22 3)  (730 291)  (730 291)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 291)  (732 291)  routing T_14_18.top_op_6 <X> T_14_18.lc_trk_g0_6
 (25 3)  (733 291)  (733 291)  routing T_14_18.top_op_6 <X> T_14_18.lc_trk_g0_6
 (21 4)  (729 292)  (729 292)  routing T_14_18.wire_logic_cluster/lc_3/out <X> T_14_18.lc_trk_g1_3
 (22 4)  (730 292)  (730 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (9 5)  (717 293)  (717 293)  routing T_14_18.sp4_v_t_41 <X> T_14_18.sp4_v_b_4
 (14 5)  (722 293)  (722 293)  routing T_14_18.top_op_0 <X> T_14_18.lc_trk_g1_0
 (15 5)  (723 293)  (723 293)  routing T_14_18.top_op_0 <X> T_14_18.lc_trk_g1_0
 (17 5)  (725 293)  (725 293)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (11 6)  (719 294)  (719 294)  routing T_14_18.sp4_h_r_11 <X> T_14_18.sp4_v_t_40
 (13 6)  (721 294)  (721 294)  routing T_14_18.sp4_h_r_11 <X> T_14_18.sp4_v_t_40
 (21 6)  (729 294)  (729 294)  routing T_14_18.lft_op_7 <X> T_14_18.lc_trk_g1_7
 (22 6)  (730 294)  (730 294)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (732 294)  (732 294)  routing T_14_18.lft_op_7 <X> T_14_18.lc_trk_g1_7
 (26 6)  (734 294)  (734 294)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 294)  (735 294)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 294)  (741 294)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (40 6)  (748 294)  (748 294)  LC_3 Logic Functioning bit
 (41 6)  (749 294)  (749 294)  LC_3 Logic Functioning bit
 (42 6)  (750 294)  (750 294)  LC_3 Logic Functioning bit
 (43 6)  (751 294)  (751 294)  LC_3 Logic Functioning bit
 (45 6)  (753 294)  (753 294)  LC_3 Logic Functioning bit
 (47 6)  (755 294)  (755 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (12 7)  (720 295)  (720 295)  routing T_14_18.sp4_h_r_11 <X> T_14_18.sp4_v_t_40
 (29 7)  (737 295)  (737 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 295)  (738 295)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 295)  (744 295)  LC_3 Logic Functioning bit
 (38 7)  (746 295)  (746 295)  LC_3 Logic Functioning bit
 (40 7)  (748 295)  (748 295)  LC_3 Logic Functioning bit
 (41 7)  (749 295)  (749 295)  LC_3 Logic Functioning bit
 (42 7)  (750 295)  (750 295)  LC_3 Logic Functioning bit
 (43 7)  (751 295)  (751 295)  LC_3 Logic Functioning bit
 (14 8)  (722 296)  (722 296)  routing T_14_18.rgt_op_0 <X> T_14_18.lc_trk_g2_0
 (15 9)  (723 297)  (723 297)  routing T_14_18.rgt_op_0 <X> T_14_18.lc_trk_g2_0
 (17 9)  (725 297)  (725 297)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (730 297)  (730 297)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (732 297)  (732 297)  routing T_14_18.tnl_op_2 <X> T_14_18.lc_trk_g2_2
 (25 9)  (733 297)  (733 297)  routing T_14_18.tnl_op_2 <X> T_14_18.lc_trk_g2_2
 (8 10)  (716 298)  (716 298)  routing T_14_18.sp4_h_r_11 <X> T_14_18.sp4_h_l_42
 (10 10)  (718 298)  (718 298)  routing T_14_18.sp4_h_r_11 <X> T_14_18.sp4_h_l_42
 (13 10)  (721 298)  (721 298)  routing T_14_18.sp4_v_b_8 <X> T_14_18.sp4_v_t_45
 (17 10)  (725 298)  (725 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 298)  (726 298)  routing T_14_18.wire_logic_cluster/lc_5/out <X> T_14_18.lc_trk_g2_5
 (26 10)  (734 298)  (734 298)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 298)  (736 298)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 298)  (739 298)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (744 298)  (744 298)  LC_5 Logic Functioning bit
 (38 10)  (746 298)  (746 298)  LC_5 Logic Functioning bit
 (39 10)  (747 298)  (747 298)  LC_5 Logic Functioning bit
 (41 10)  (749 298)  (749 298)  LC_5 Logic Functioning bit
 (43 10)  (751 298)  (751 298)  LC_5 Logic Functioning bit
 (45 10)  (753 298)  (753 298)  LC_5 Logic Functioning bit
 (28 11)  (736 299)  (736 299)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 299)  (738 299)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 299)  (739 299)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 299)  (740 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (742 299)  (742 299)  routing T_14_18.lc_trk_g1_0 <X> T_14_18.input_2_5
 (37 11)  (745 299)  (745 299)  LC_5 Logic Functioning bit
 (39 11)  (747 299)  (747 299)  LC_5 Logic Functioning bit
 (42 11)  (750 299)  (750 299)  LC_5 Logic Functioning bit
 (21 12)  (729 300)  (729 300)  routing T_14_18.rgt_op_3 <X> T_14_18.lc_trk_g3_3
 (22 12)  (730 300)  (730 300)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (732 300)  (732 300)  routing T_14_18.rgt_op_3 <X> T_14_18.lc_trk_g3_3
 (0 14)  (708 302)  (708 302)  routing T_14_18.glb_netwk_4 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 302)  (709 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (733 302)  (733 302)  routing T_14_18.rgt_op_6 <X> T_14_18.lc_trk_g3_6
 (22 15)  (730 303)  (730 303)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (732 303)  (732 303)  routing T_14_18.rgt_op_6 <X> T_14_18.lc_trk_g3_6


LogicTile_15_18

 (26 0)  (788 288)  (788 288)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 288)  (789 288)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 288)  (790 288)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 288)  (791 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 288)  (796 288)  routing T_15_18.lc_trk_g1_0 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 288)  (799 288)  LC_0 Logic Functioning bit
 (39 0)  (801 288)  (801 288)  LC_0 Logic Functioning bit
 (40 0)  (802 288)  (802 288)  LC_0 Logic Functioning bit
 (41 0)  (803 288)  (803 288)  LC_0 Logic Functioning bit
 (42 0)  (804 288)  (804 288)  LC_0 Logic Functioning bit
 (43 0)  (805 288)  (805 288)  LC_0 Logic Functioning bit
 (27 1)  (789 289)  (789 289)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 289)  (791 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 289)  (792 289)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (40 1)  (802 289)  (802 289)  LC_0 Logic Functioning bit
 (41 1)  (803 289)  (803 289)  LC_0 Logic Functioning bit
 (42 1)  (804 289)  (804 289)  LC_0 Logic Functioning bit
 (43 1)  (805 289)  (805 289)  LC_0 Logic Functioning bit
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 4)  (766 292)  (766 292)  routing T_15_18.sp4_v_t_42 <X> T_15_18.sp4_v_b_3
 (6 4)  (768 292)  (768 292)  routing T_15_18.sp4_v_t_42 <X> T_15_18.sp4_v_b_3
 (14 4)  (776 292)  (776 292)  routing T_15_18.lft_op_0 <X> T_15_18.lc_trk_g1_0
 (26 4)  (788 292)  (788 292)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 292)  (789 292)  routing T_15_18.lc_trk_g1_0 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 292)  (791 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 292)  (793 292)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 292)  (796 292)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (40 4)  (802 292)  (802 292)  LC_2 Logic Functioning bit
 (42 4)  (804 292)  (804 292)  LC_2 Logic Functioning bit
 (15 5)  (777 293)  (777 293)  routing T_15_18.lft_op_0 <X> T_15_18.lc_trk_g1_0
 (17 5)  (779 293)  (779 293)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (27 5)  (789 293)  (789 293)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 293)  (793 293)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 293)  (794 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (795 293)  (795 293)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.input_2_2
 (35 5)  (797 293)  (797 293)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.input_2_2
 (40 5)  (802 293)  (802 293)  LC_2 Logic Functioning bit
 (41 5)  (803 293)  (803 293)  LC_2 Logic Functioning bit
 (42 5)  (804 293)  (804 293)  LC_2 Logic Functioning bit
 (15 6)  (777 294)  (777 294)  routing T_15_18.lft_op_5 <X> T_15_18.lc_trk_g1_5
 (17 6)  (779 294)  (779 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (780 294)  (780 294)  routing T_15_18.lft_op_5 <X> T_15_18.lc_trk_g1_5
 (25 6)  (787 294)  (787 294)  routing T_15_18.sp4_h_l_11 <X> T_15_18.lc_trk_g1_6
 (27 6)  (789 294)  (789 294)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 294)  (790 294)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 294)  (792 294)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 294)  (793 294)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 294)  (795 294)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (38 6)  (800 294)  (800 294)  LC_3 Logic Functioning bit
 (41 6)  (803 294)  (803 294)  LC_3 Logic Functioning bit
 (45 6)  (807 294)  (807 294)  LC_3 Logic Functioning bit
 (46 6)  (808 294)  (808 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (812 294)  (812 294)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (784 295)  (784 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (785 295)  (785 295)  routing T_15_18.sp4_h_l_11 <X> T_15_18.lc_trk_g1_6
 (24 7)  (786 295)  (786 295)  routing T_15_18.sp4_h_l_11 <X> T_15_18.lc_trk_g1_6
 (25 7)  (787 295)  (787 295)  routing T_15_18.sp4_h_l_11 <X> T_15_18.lc_trk_g1_6
 (27 7)  (789 295)  (789 295)  routing T_15_18.lc_trk_g1_0 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 295)  (791 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (38 7)  (800 295)  (800 295)  LC_3 Logic Functioning bit
 (11 8)  (773 296)  (773 296)  routing T_15_18.sp4_h_r_3 <X> T_15_18.sp4_v_b_8
 (22 9)  (784 297)  (784 297)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (785 297)  (785 297)  routing T_15_18.sp12_v_t_9 <X> T_15_18.lc_trk_g2_2
 (14 11)  (776 299)  (776 299)  routing T_15_18.sp4_r_v_b_36 <X> T_15_18.lc_trk_g2_4
 (17 11)  (779 299)  (779 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 12)  (788 300)  (788 300)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (32 12)  (794 300)  (794 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 300)  (795 300)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 300)  (796 300)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (40 12)  (802 300)  (802 300)  LC_6 Logic Functioning bit
 (42 12)  (804 300)  (804 300)  LC_6 Logic Functioning bit
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (785 301)  (785 301)  routing T_15_18.sp12_v_t_9 <X> T_15_18.lc_trk_g3_2
 (27 13)  (789 301)  (789 301)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 301)  (791 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 301)  (793 301)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (41 13)  (803 301)  (803 301)  LC_6 Logic Functioning bit
 (43 13)  (805 301)  (805 301)  LC_6 Logic Functioning bit
 (17 14)  (779 302)  (779 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (780 303)  (780 303)  routing T_15_18.sp4_r_v_b_45 <X> T_15_18.lc_trk_g3_5


LogicTile_16_18

 (19 15)  (835 303)  (835 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_17_18

 (4 6)  (878 294)  (878 294)  routing T_17_18.sp4_h_r_3 <X> T_17_18.sp4_v_t_38
 (5 7)  (879 295)  (879 295)  routing T_17_18.sp4_h_r_3 <X> T_17_18.sp4_v_t_38


LogicTile_18_18

 (19 2)  (947 290)  (947 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (19 8)  (947 296)  (947 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 10)  (947 298)  (947 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (19 15)  (947 303)  (947 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_18

 (3 9)  (985 297)  (985 297)  routing T_19_18.sp12_h_l_22 <X> T_19_18.sp12_v_b_1


LogicTile_26_18

 (3 2)  (1351 290)  (1351 290)  routing T_26_18.sp12_v_t_23 <X> T_26_18.sp12_h_l_23


LogicTile_28_18

 (3 2)  (1459 290)  (1459 290)  routing T_28_18.sp12_v_t_23 <X> T_28_18.sp12_h_l_23


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (14 4)  (3 276)  (3 276)  routing T_0_17.lc_trk_g1_6 <X> T_0_17.wire_gbuf/in
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_6 <X> T_0_17.wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g1_6 <X> T_0_17.wire_gbuf/in
 (17 5)  (0 277)  (0 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (16 9)  (1 281)  (1 281)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit
 (6 15)  (11 287)  (11 287)  routing T_0_17.span12_horz_14 <X> T_0_17.lc_trk_g1_6
 (7 15)  (10 287)  (10 287)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_14 lc_trk_g1_6


LogicTile_4_17

 (3 1)  (183 273)  (183 273)  routing T_4_17.sp12_h_l_23 <X> T_4_17.sp12_v_b_0


LogicTile_5_17

 (3 11)  (237 283)  (237 283)  routing T_5_17.sp12_v_b_1 <X> T_5_17.sp12_h_l_22


LogicTile_10_17

 (3 1)  (495 273)  (495 273)  routing T_10_17.sp12_h_l_23 <X> T_10_17.sp12_v_b_0
 (3 6)  (495 278)  (495 278)  routing T_10_17.sp12_h_r_0 <X> T_10_17.sp12_v_t_23
 (3 7)  (495 279)  (495 279)  routing T_10_17.sp12_h_r_0 <X> T_10_17.sp12_v_t_23


LogicTile_12_17

 (12 1)  (612 273)  (612 273)  routing T_12_17.sp4_h_r_2 <X> T_12_17.sp4_v_b_2
 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 5)  (614 277)  (614 277)  routing T_12_17.top_op_0 <X> T_12_17.lc_trk_g1_0
 (15 5)  (615 277)  (615 277)  routing T_12_17.top_op_0 <X> T_12_17.lc_trk_g1_0
 (17 5)  (617 277)  (617 277)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 10)  (621 282)  (621 282)  routing T_12_17.sp4_v_t_26 <X> T_12_17.lc_trk_g2_7
 (22 10)  (622 282)  (622 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (623 282)  (623 282)  routing T_12_17.sp4_v_t_26 <X> T_12_17.lc_trk_g2_7
 (25 10)  (625 282)  (625 282)  routing T_12_17.wire_logic_cluster/lc_6/out <X> T_12_17.lc_trk_g2_6
 (21 11)  (621 283)  (621 283)  routing T_12_17.sp4_v_t_26 <X> T_12_17.lc_trk_g2_7
 (22 11)  (622 283)  (622 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (28 12)  (628 284)  (628 284)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 284)  (629 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 284)  (630 284)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 284)  (634 284)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 284)  (635 284)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.input_2_6
 (36 12)  (636 284)  (636 284)  LC_6 Logic Functioning bit
 (37 12)  (637 284)  (637 284)  LC_6 Logic Functioning bit
 (42 12)  (642 284)  (642 284)  LC_6 Logic Functioning bit
 (43 12)  (643 284)  (643 284)  LC_6 Logic Functioning bit
 (45 12)  (645 284)  (645 284)  LC_6 Logic Functioning bit
 (47 12)  (647 284)  (647 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (651 284)  (651 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (618 285)  (618 285)  routing T_12_17.sp4_r_v_b_41 <X> T_12_17.lc_trk_g3_1
 (27 13)  (627 285)  (627 285)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 285)  (628 285)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 285)  (629 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 285)  (630 285)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 285)  (632 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (633 285)  (633 285)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.input_2_6
 (35 13)  (635 285)  (635 285)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.input_2_6
 (37 13)  (637 285)  (637 285)  LC_6 Logic Functioning bit
 (38 13)  (638 285)  (638 285)  LC_6 Logic Functioning bit
 (42 13)  (642 285)  (642 285)  LC_6 Logic Functioning bit
 (44 13)  (644 285)  (644 285)  LC_6 Logic Functioning bit
 (0 14)  (600 286)  (600 286)  routing T_12_17.glb_netwk_4 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 286)  (601 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_17

 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (677 272)  (677 272)  routing T_13_17.sp4_v_b_19 <X> T_13_17.lc_trk_g0_3
 (24 0)  (678 272)  (678 272)  routing T_13_17.sp4_v_b_19 <X> T_13_17.lc_trk_g0_3
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (690 272)  (690 272)  LC_0 Logic Functioning bit
 (38 0)  (692 272)  (692 272)  LC_0 Logic Functioning bit
 (8 1)  (662 273)  (662 273)  routing T_13_17.sp4_h_r_1 <X> T_13_17.sp4_v_b_1
 (27 1)  (681 273)  (681 273)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 273)  (682 273)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 273)  (685 273)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (37 1)  (691 273)  (691 273)  LC_0 Logic Functioning bit
 (39 1)  (693 273)  (693 273)  LC_0 Logic Functioning bit
 (46 1)  (700 273)  (700 273)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (47 1)  (701 273)  (701 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (658 274)  (658 274)  routing T_13_17.sp4_h_r_6 <X> T_13_17.sp4_v_t_37
 (6 2)  (660 274)  (660 274)  routing T_13_17.sp4_h_r_6 <X> T_13_17.sp4_v_t_37
 (5 3)  (659 275)  (659 275)  routing T_13_17.sp4_h_r_6 <X> T_13_17.sp4_v_t_37
 (22 3)  (676 275)  (676 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (679 275)  (679 275)  routing T_13_17.sp4_r_v_b_30 <X> T_13_17.lc_trk_g0_6
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 276)  (678 276)  routing T_13_17.bot_op_3 <X> T_13_17.lc_trk_g1_3
 (14 6)  (668 278)  (668 278)  routing T_13_17.wire_logic_cluster/lc_4/out <X> T_13_17.lc_trk_g1_4
 (21 6)  (675 278)  (675 278)  routing T_13_17.sp4_h_l_2 <X> T_13_17.lc_trk_g1_7
 (22 6)  (676 278)  (676 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (677 278)  (677 278)  routing T_13_17.sp4_h_l_2 <X> T_13_17.lc_trk_g1_7
 (24 6)  (678 278)  (678 278)  routing T_13_17.sp4_h_l_2 <X> T_13_17.lc_trk_g1_7
 (26 6)  (680 278)  (680 278)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 278)  (684 278)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 278)  (688 278)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 278)  (689 278)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.input_2_3
 (37 6)  (691 278)  (691 278)  LC_3 Logic Functioning bit
 (39 6)  (693 278)  (693 278)  LC_3 Logic Functioning bit
 (40 6)  (694 278)  (694 278)  LC_3 Logic Functioning bit
 (42 6)  (696 278)  (696 278)  LC_3 Logic Functioning bit
 (17 7)  (671 279)  (671 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (681 279)  (681 279)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 279)  (684 279)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 279)  (685 279)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 279)  (686 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (687 279)  (687 279)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.input_2_3
 (38 7)  (692 279)  (692 279)  LC_3 Logic Functioning bit
 (41 7)  (695 279)  (695 279)  LC_3 Logic Functioning bit
 (43 7)  (697 279)  (697 279)  LC_3 Logic Functioning bit
 (15 8)  (669 280)  (669 280)  routing T_13_17.sp4_v_t_28 <X> T_13_17.lc_trk_g2_1
 (16 8)  (670 280)  (670 280)  routing T_13_17.sp4_v_t_28 <X> T_13_17.lc_trk_g2_1
 (17 8)  (671 280)  (671 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (680 280)  (680 280)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 280)  (682 280)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 280)  (684 280)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 280)  (687 280)  routing T_13_17.lc_trk_g2_1 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (45 8)  (699 280)  (699 280)  LC_4 Logic Functioning bit
 (50 8)  (704 280)  (704 280)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (705 280)  (705 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (5 9)  (659 281)  (659 281)  routing T_13_17.sp4_h_r_6 <X> T_13_17.sp4_v_b_6
 (26 9)  (680 281)  (680 281)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 281)  (681 281)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 281)  (683 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (39 9)  (693 281)  (693 281)  LC_4 Logic Functioning bit
 (40 9)  (694 281)  (694 281)  LC_4 Logic Functioning bit
 (53 9)  (707 281)  (707 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (16 10)  (670 282)  (670 282)  routing T_13_17.sp12_v_b_21 <X> T_13_17.lc_trk_g2_5
 (17 10)  (671 282)  (671 282)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (18 11)  (672 283)  (672 283)  routing T_13_17.sp12_v_b_21 <X> T_13_17.lc_trk_g2_5
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (672 284)  (672 284)  routing T_13_17.bnl_op_1 <X> T_13_17.lc_trk_g3_1
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (691 284)  (691 284)  LC_6 Logic Functioning bit
 (39 12)  (693 284)  (693 284)  LC_6 Logic Functioning bit
 (47 12)  (701 284)  (701 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (18 13)  (672 285)  (672 285)  routing T_13_17.bnl_op_1 <X> T_13_17.lc_trk_g3_1
 (27 13)  (681 285)  (681 285)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 285)  (682 285)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 285)  (683 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 285)  (685 285)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 285)  (690 285)  LC_6 Logic Functioning bit
 (38 13)  (692 285)  (692 285)  LC_6 Logic Functioning bit


LogicTile_14_17

 (26 0)  (734 272)  (734 272)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (31 0)  (739 272)  (739 272)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 272)  (741 272)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 272)  (744 272)  LC_0 Logic Functioning bit
 (38 0)  (746 272)  (746 272)  LC_0 Logic Functioning bit
 (45 0)  (753 272)  (753 272)  LC_0 Logic Functioning bit
 (48 0)  (756 272)  (756 272)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (29 1)  (737 273)  (737 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 273)  (739 273)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (37 1)  (745 273)  (745 273)  LC_0 Logic Functioning bit
 (39 1)  (747 273)  (747 273)  LC_0 Logic Functioning bit
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 274)  (722 274)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g0_4
 (14 3)  (722 275)  (722 275)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g0_4
 (15 3)  (723 275)  (723 275)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g0_4
 (17 3)  (725 275)  (725 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (14 4)  (722 276)  (722 276)  routing T_14_17.sp12_h_r_0 <X> T_14_17.lc_trk_g1_0
 (14 5)  (722 277)  (722 277)  routing T_14_17.sp12_h_r_0 <X> T_14_17.lc_trk_g1_0
 (15 5)  (723 277)  (723 277)  routing T_14_17.sp12_h_r_0 <X> T_14_17.lc_trk_g1_0
 (17 5)  (725 277)  (725 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (25 6)  (733 278)  (733 278)  routing T_14_17.lft_op_6 <X> T_14_17.lc_trk_g1_6
 (22 7)  (730 279)  (730 279)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 279)  (732 279)  routing T_14_17.lft_op_6 <X> T_14_17.lc_trk_g1_6
 (17 8)  (725 280)  (725 280)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (726 280)  (726 280)  routing T_14_17.bnl_op_1 <X> T_14_17.lc_trk_g2_1
 (18 9)  (726 281)  (726 281)  routing T_14_17.bnl_op_1 <X> T_14_17.lc_trk_g2_1
 (21 10)  (729 282)  (729 282)  routing T_14_17.wire_logic_cluster/lc_7/out <X> T_14_17.lc_trk_g2_7
 (22 10)  (730 282)  (730 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (735 282)  (735 282)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 282)  (736 282)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 282)  (738 282)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 282)  (739 282)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 282)  (741 282)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 282)  (743 282)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.input_2_5
 (37 10)  (745 282)  (745 282)  LC_5 Logic Functioning bit
 (39 10)  (747 282)  (747 282)  LC_5 Logic Functioning bit
 (40 10)  (748 282)  (748 282)  LC_5 Logic Functioning bit
 (52 10)  (760 282)  (760 282)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (730 283)  (730 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (28 11)  (736 283)  (736 283)  routing T_14_17.lc_trk_g2_1 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 283)  (738 283)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 283)  (739 283)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 283)  (740 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (742 283)  (742 283)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.input_2_5
 (35 11)  (743 283)  (743 283)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.input_2_5
 (36 11)  (744 283)  (744 283)  LC_5 Logic Functioning bit
 (37 11)  (745 283)  (745 283)  LC_5 Logic Functioning bit
 (38 11)  (746 283)  (746 283)  LC_5 Logic Functioning bit
 (39 11)  (747 283)  (747 283)  LC_5 Logic Functioning bit
 (40 11)  (748 283)  (748 283)  LC_5 Logic Functioning bit
 (41 11)  (749 283)  (749 283)  LC_5 Logic Functioning bit
 (13 14)  (721 286)  (721 286)  routing T_14_17.sp4_h_r_11 <X> T_14_17.sp4_v_t_46
 (22 14)  (730 286)  (730 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (731 286)  (731 286)  routing T_14_17.sp4_v_b_47 <X> T_14_17.lc_trk_g3_7
 (24 14)  (732 286)  (732 286)  routing T_14_17.sp4_v_b_47 <X> T_14_17.lc_trk_g3_7
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 286)  (738 286)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 286)  (739 286)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 286)  (741 286)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (41 14)  (749 286)  (749 286)  LC_7 Logic Functioning bit
 (43 14)  (751 286)  (751 286)  LC_7 Logic Functioning bit
 (45 14)  (753 286)  (753 286)  LC_7 Logic Functioning bit
 (12 15)  (720 287)  (720 287)  routing T_14_17.sp4_h_r_11 <X> T_14_17.sp4_v_t_46
 (27 15)  (735 287)  (735 287)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 287)  (737 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 287)  (739 287)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 287)  (744 287)  LC_7 Logic Functioning bit
 (38 15)  (746 287)  (746 287)  LC_7 Logic Functioning bit
 (41 15)  (749 287)  (749 287)  LC_7 Logic Functioning bit
 (43 15)  (751 287)  (751 287)  LC_7 Logic Functioning bit


LogicTile_15_17

 (8 1)  (770 273)  (770 273)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_b_1
 (5 5)  (767 277)  (767 277)  routing T_15_17.sp4_h_r_3 <X> T_15_17.sp4_v_b_3
 (8 11)  (770 283)  (770 283)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_42
 (9 11)  (771 283)  (771 283)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_42
 (10 11)  (772 283)  (772 283)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_42
 (2 12)  (764 284)  (764 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (12 12)  (774 284)  (774 284)  routing T_15_17.sp4_h_l_45 <X> T_15_17.sp4_h_r_11
 (13 13)  (775 285)  (775 285)  routing T_15_17.sp4_h_l_45 <X> T_15_17.sp4_h_r_11


LogicTile_16_17

 (12 2)  (828 274)  (828 274)  routing T_16_17.sp4_v_t_45 <X> T_16_17.sp4_h_l_39
 (26 2)  (842 274)  (842 274)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 274)  (843 274)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 274)  (845 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 274)  (848 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 274)  (849 274)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 274)  (851 274)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.input_2_1
 (37 2)  (853 274)  (853 274)  LC_1 Logic Functioning bit
 (39 2)  (855 274)  (855 274)  LC_1 Logic Functioning bit
 (40 2)  (856 274)  (856 274)  LC_1 Logic Functioning bit
 (42 2)  (858 274)  (858 274)  LC_1 Logic Functioning bit
 (43 2)  (859 274)  (859 274)  LC_1 Logic Functioning bit
 (52 2)  (868 274)  (868 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (8 3)  (824 275)  (824 275)  routing T_16_17.sp4_h_r_1 <X> T_16_17.sp4_v_t_36
 (9 3)  (825 275)  (825 275)  routing T_16_17.sp4_h_r_1 <X> T_16_17.sp4_v_t_36
 (11 3)  (827 275)  (827 275)  routing T_16_17.sp4_v_t_45 <X> T_16_17.sp4_h_l_39
 (13 3)  (829 275)  (829 275)  routing T_16_17.sp4_v_t_45 <X> T_16_17.sp4_h_l_39
 (27 3)  (843 275)  (843 275)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 275)  (844 275)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 275)  (845 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 275)  (846 275)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 275)  (847 275)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 275)  (848 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (850 275)  (850 275)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.input_2_1
 (36 3)  (852 275)  (852 275)  LC_1 Logic Functioning bit
 (40 3)  (856 275)  (856 275)  LC_1 Logic Functioning bit
 (42 3)  (858 275)  (858 275)  LC_1 Logic Functioning bit
 (43 3)  (859 275)  (859 275)  LC_1 Logic Functioning bit
 (22 4)  (838 276)  (838 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (839 276)  (839 276)  routing T_16_17.sp12_h_r_11 <X> T_16_17.lc_trk_g1_3
 (3 6)  (819 278)  (819 278)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (14 6)  (830 278)  (830 278)  routing T_16_17.sp12_h_l_3 <X> T_16_17.lc_trk_g1_4
 (3 7)  (819 279)  (819 279)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (14 7)  (830 279)  (830 279)  routing T_16_17.sp12_h_l_3 <X> T_16_17.lc_trk_g1_4
 (15 7)  (831 279)  (831 279)  routing T_16_17.sp12_h_l_3 <X> T_16_17.lc_trk_g1_4
 (17 7)  (833 279)  (833 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 9)  (838 281)  (838 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (839 281)  (839 281)  routing T_16_17.sp4_v_b_42 <X> T_16_17.lc_trk_g2_2
 (24 9)  (840 281)  (840 281)  routing T_16_17.sp4_v_b_42 <X> T_16_17.lc_trk_g2_2
 (19 13)  (835 285)  (835 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (15 15)  (831 287)  (831 287)  routing T_16_17.sp4_v_t_33 <X> T_16_17.lc_trk_g3_4
 (16 15)  (832 287)  (832 287)  routing T_16_17.sp4_v_t_33 <X> T_16_17.lc_trk_g3_4
 (17 15)  (833 287)  (833 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_17_17

 (4 0)  (878 272)  (878 272)  routing T_17_17.sp4_v_t_37 <X> T_17_17.sp4_v_b_0
 (8 1)  (882 273)  (882 273)  routing T_17_17.sp4_h_r_1 <X> T_17_17.sp4_v_b_1
 (8 2)  (882 274)  (882 274)  routing T_17_17.sp4_h_r_1 <X> T_17_17.sp4_h_l_36
 (3 3)  (877 275)  (877 275)  routing T_17_17.sp12_v_b_0 <X> T_17_17.sp12_h_l_23
 (3 4)  (877 276)  (877 276)  routing T_17_17.sp12_v_b_0 <X> T_17_17.sp12_h_r_0
 (3 5)  (877 277)  (877 277)  routing T_17_17.sp12_v_b_0 <X> T_17_17.sp12_h_r_0
 (5 5)  (879 277)  (879 277)  routing T_17_17.sp4_h_r_3 <X> T_17_17.sp4_v_b_3
 (11 6)  (885 278)  (885 278)  routing T_17_17.sp4_h_l_37 <X> T_17_17.sp4_v_t_40
 (5 10)  (879 282)  (879 282)  routing T_17_17.sp4_h_r_3 <X> T_17_17.sp4_h_l_43
 (4 11)  (878 283)  (878 283)  routing T_17_17.sp4_h_r_3 <X> T_17_17.sp4_h_l_43
 (19 13)  (893 285)  (893 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_18_17

 (19 13)  (947 285)  (947 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (19 15)  (947 287)  (947 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_17

 (6 7)  (988 279)  (988 279)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_h_l_38
 (11 8)  (993 280)  (993 280)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_v_b_8
 (12 15)  (994 287)  (994 287)  routing T_19_17.sp4_h_l_46 <X> T_19_17.sp4_v_t_46


LogicTile_20_17

 (19 15)  (1055 287)  (1055 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_24_17

 (3 2)  (1255 274)  (1255 274)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23
 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23


LogicTile_26_17

 (3 2)  (1351 274)  (1351 274)  routing T_26_17.sp12_v_t_23 <X> T_26_17.sp12_h_l_23


LogicTile_28_17

 (3 2)  (1459 274)  (1459 274)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23
 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23


LogicTile_29_17

 (4 1)  (1514 273)  (1514 273)  routing T_29_17.sp4_v_t_42 <X> T_29_17.sp4_h_r_0


LogicTile_30_17

 (3 2)  (1567 274)  (1567 274)  routing T_30_17.sp12_v_t_23 <X> T_30_17.sp12_h_l_23


IO_Tile_33_17

 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 2)  (1743 274)  (1743 274)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (17 5)  (1743 277)  (1743 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (13 7)  (1739 279)  (1739 279)  routing T_33_17.span4_horz_37 <X> T_33_17.span4_vert_b_2
 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (17 5)  (0 261)  (0 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (6 6)  (11 262)  (11 262)  routing T_0_16.span4_horz_15 <X> T_0_16.lc_trk_g0_7
 (7 6)  (10 262)  (10 262)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_15 lc_trk_g0_7
 (8 6)  (9 262)  (9 262)  routing T_0_16.span4_horz_15 <X> T_0_16.lc_trk_g0_7
 (8 7)  (9 263)  (9 263)  routing T_0_16.span4_horz_15 <X> T_0_16.lc_trk_g0_7
 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (13 10)  (4 266)  (4 266)  routing T_0_16.lc_trk_g0_7 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (12 11)  (5 267)  (5 267)  routing T_0_16.lc_trk_g0_7 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_3_16

 (12 2)  (138 258)  (138 258)  routing T_3_16.sp4_v_t_45 <X> T_3_16.sp4_h_l_39
 (11 3)  (137 259)  (137 259)  routing T_3_16.sp4_v_t_45 <X> T_3_16.sp4_h_l_39
 (13 3)  (139 259)  (139 259)  routing T_3_16.sp4_v_t_45 <X> T_3_16.sp4_h_l_39


LogicTile_4_16

 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_h_l_23 <X> T_4_16.sp12_h_r_0


LogicTile_5_16

 (15 0)  (249 256)  (249 256)  routing T_5_16.sp12_h_r_1 <X> T_5_16.lc_trk_g0_1
 (17 0)  (251 256)  (251 256)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (252 256)  (252 256)  routing T_5_16.sp12_h_r_1 <X> T_5_16.lc_trk_g0_1
 (18 1)  (252 257)  (252 257)  routing T_5_16.sp12_h_r_1 <X> T_5_16.lc_trk_g0_1
 (31 2)  (265 258)  (265 258)  routing T_5_16.lc_trk_g0_4 <X> T_5_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 258)  (266 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (270 258)  (270 258)  LC_1 Logic Functioning bit
 (37 2)  (271 258)  (271 258)  LC_1 Logic Functioning bit
 (38 2)  (272 258)  (272 258)  LC_1 Logic Functioning bit
 (39 2)  (273 258)  (273 258)  LC_1 Logic Functioning bit
 (41 2)  (275 258)  (275 258)  LC_1 Logic Functioning bit
 (43 2)  (277 258)  (277 258)  LC_1 Logic Functioning bit
 (51 2)  (285 258)  (285 258)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (17 3)  (251 259)  (251 259)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (29 3)  (263 259)  (263 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (270 259)  (270 259)  LC_1 Logic Functioning bit
 (37 3)  (271 259)  (271 259)  LC_1 Logic Functioning bit
 (38 3)  (272 259)  (272 259)  LC_1 Logic Functioning bit
 (39 3)  (273 259)  (273 259)  LC_1 Logic Functioning bit
 (40 3)  (274 259)  (274 259)  LC_1 Logic Functioning bit
 (42 3)  (276 259)  (276 259)  LC_1 Logic Functioning bit
 (1 6)  (235 262)  (235 262)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (1 7)  (235 263)  (235 263)  routing T_5_16.glb_netwk_4 <X> T_5_16.glb2local_0


RAM_Tile_8_16

 (19 10)  (415 266)  (415 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10


LogicTile_10_16

 (31 2)  (523 258)  (523 258)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 258)  (524 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 258)  (525 258)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 258)  (526 258)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (40 2)  (532 258)  (532 258)  LC_1 Logic Functioning bit
 (41 2)  (533 258)  (533 258)  LC_1 Logic Functioning bit
 (42 2)  (534 258)  (534 258)  LC_1 Logic Functioning bit
 (43 2)  (535 258)  (535 258)  LC_1 Logic Functioning bit
 (47 2)  (539 258)  (539 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (40 3)  (532 259)  (532 259)  LC_1 Logic Functioning bit
 (41 3)  (533 259)  (533 259)  LC_1 Logic Functioning bit
 (42 3)  (534 259)  (534 259)  LC_1 Logic Functioning bit
 (43 3)  (535 259)  (535 259)  LC_1 Logic Functioning bit
 (15 14)  (507 270)  (507 270)  routing T_10_16.sp4_v_t_32 <X> T_10_16.lc_trk_g3_5
 (16 14)  (508 270)  (508 270)  routing T_10_16.sp4_v_t_32 <X> T_10_16.lc_trk_g3_5
 (17 14)  (509 270)  (509 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_11_16

 (0 2)  (546 258)  (546 258)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (1 2)  (547 258)  (547 258)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 8)  (551 264)  (551 264)  routing T_11_16.sp4_v_b_0 <X> T_11_16.sp4_h_r_6
 (11 8)  (557 264)  (557 264)  routing T_11_16.sp4_h_r_3 <X> T_11_16.sp4_v_b_8
 (31 8)  (577 264)  (577 264)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 264)  (578 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 264)  (579 264)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 264)  (580 264)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 264)  (582 264)  LC_4 Logic Functioning bit
 (37 8)  (583 264)  (583 264)  LC_4 Logic Functioning bit
 (38 8)  (584 264)  (584 264)  LC_4 Logic Functioning bit
 (39 8)  (585 264)  (585 264)  LC_4 Logic Functioning bit
 (45 8)  (591 264)  (591 264)  LC_4 Logic Functioning bit
 (4 9)  (550 265)  (550 265)  routing T_11_16.sp4_v_b_0 <X> T_11_16.sp4_h_r_6
 (6 9)  (552 265)  (552 265)  routing T_11_16.sp4_v_b_0 <X> T_11_16.sp4_h_r_6
 (31 9)  (577 265)  (577 265)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 265)  (582 265)  LC_4 Logic Functioning bit
 (37 9)  (583 265)  (583 265)  LC_4 Logic Functioning bit
 (38 9)  (584 265)  (584 265)  LC_4 Logic Functioning bit
 (39 9)  (585 265)  (585 265)  LC_4 Logic Functioning bit
 (44 9)  (590 265)  (590 265)  LC_4 Logic Functioning bit
 (46 9)  (592 265)  (592 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (0 14)  (546 270)  (546 270)  routing T_11_16.glb_netwk_4 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 270)  (547 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (571 270)  (571 270)  routing T_11_16.sp4_v_b_38 <X> T_11_16.lc_trk_g3_6
 (22 15)  (568 271)  (568 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (569 271)  (569 271)  routing T_11_16.sp4_v_b_38 <X> T_11_16.lc_trk_g3_6
 (25 15)  (571 271)  (571 271)  routing T_11_16.sp4_v_b_38 <X> T_11_16.lc_trk_g3_6


LogicTile_12_16

 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 256)  (630 256)  routing T_12_16.lc_trk_g0_5 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 256)  (633 256)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 256)  (634 256)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (37 0)  (637 256)  (637 256)  LC_0 Logic Functioning bit
 (39 0)  (639 256)  (639 256)  LC_0 Logic Functioning bit
 (45 0)  (645 256)  (645 256)  LC_0 Logic Functioning bit
 (47 0)  (647 256)  (647 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (15 1)  (615 257)  (615 257)  routing T_12_16.bot_op_0 <X> T_12_16.lc_trk_g0_0
 (17 1)  (617 257)  (617 257)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (29 1)  (629 257)  (629 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 257)  (632 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (634 257)  (634 257)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.input_2_0
 (35 1)  (635 257)  (635 257)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.input_2_0
 (36 1)  (636 257)  (636 257)  LC_0 Logic Functioning bit
 (37 1)  (637 257)  (637 257)  LC_0 Logic Functioning bit
 (38 1)  (638 257)  (638 257)  LC_0 Logic Functioning bit
 (39 1)  (639 257)  (639 257)  LC_0 Logic Functioning bit
 (40 1)  (640 257)  (640 257)  LC_0 Logic Functioning bit
 (44 1)  (644 257)  (644 257)  LC_0 Logic Functioning bit
 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (617 258)  (617 258)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (618 258)  (618 258)  routing T_12_16.bnr_op_5 <X> T_12_16.lc_trk_g0_5
 (26 2)  (626 258)  (626 258)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 258)  (627 258)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 258)  (628 258)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 258)  (629 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 258)  (631 258)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 258)  (634 258)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 258)  (637 258)  LC_1 Logic Functioning bit
 (38 2)  (638 258)  (638 258)  LC_1 Logic Functioning bit
 (39 2)  (639 258)  (639 258)  LC_1 Logic Functioning bit
 (41 2)  (641 258)  (641 258)  LC_1 Logic Functioning bit
 (43 2)  (643 258)  (643 258)  LC_1 Logic Functioning bit
 (45 2)  (645 258)  (645 258)  LC_1 Logic Functioning bit
 (51 2)  (651 258)  (651 258)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (15 3)  (615 259)  (615 259)  routing T_12_16.bot_op_4 <X> T_12_16.lc_trk_g0_4
 (17 3)  (617 259)  (617 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (618 259)  (618 259)  routing T_12_16.bnr_op_5 <X> T_12_16.lc_trk_g0_5
 (26 3)  (626 259)  (626 259)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 259)  (627 259)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 259)  (628 259)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 259)  (629 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 259)  (632 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (634 259)  (634 259)  routing T_12_16.lc_trk_g1_0 <X> T_12_16.input_2_1
 (36 3)  (636 259)  (636 259)  LC_1 Logic Functioning bit
 (38 3)  (638 259)  (638 259)  LC_1 Logic Functioning bit
 (39 3)  (639 259)  (639 259)  LC_1 Logic Functioning bit
 (41 3)  (641 259)  (641 259)  LC_1 Logic Functioning bit
 (43 3)  (643 259)  (643 259)  LC_1 Logic Functioning bit
 (44 3)  (644 259)  (644 259)  LC_1 Logic Functioning bit
 (14 4)  (614 260)  (614 260)  routing T_12_16.bnr_op_0 <X> T_12_16.lc_trk_g1_0
 (21 4)  (621 260)  (621 260)  routing T_12_16.sp4_v_b_11 <X> T_12_16.lc_trk_g1_3
 (22 4)  (622 260)  (622 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (623 260)  (623 260)  routing T_12_16.sp4_v_b_11 <X> T_12_16.lc_trk_g1_3
 (14 5)  (614 261)  (614 261)  routing T_12_16.bnr_op_0 <X> T_12_16.lc_trk_g1_0
 (17 5)  (617 261)  (617 261)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (21 5)  (621 261)  (621 261)  routing T_12_16.sp4_v_b_11 <X> T_12_16.lc_trk_g1_3
 (15 6)  (615 262)  (615 262)  routing T_12_16.bot_op_5 <X> T_12_16.lc_trk_g1_5
 (17 6)  (617 262)  (617 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (621 262)  (621 262)  routing T_12_16.wire_logic_cluster/lc_7/out <X> T_12_16.lc_trk_g1_7
 (22 6)  (622 262)  (622 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (15 8)  (615 264)  (615 264)  routing T_12_16.sp4_v_t_28 <X> T_12_16.lc_trk_g2_1
 (16 8)  (616 264)  (616 264)  routing T_12_16.sp4_v_t_28 <X> T_12_16.lc_trk_g2_1
 (17 8)  (617 264)  (617 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (14 12)  (614 268)  (614 268)  routing T_12_16.wire_logic_cluster/lc_0/out <X> T_12_16.lc_trk_g3_0
 (17 12)  (617 268)  (617 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 268)  (618 268)  routing T_12_16.wire_logic_cluster/lc_1/out <X> T_12_16.lc_trk_g3_1
 (17 13)  (617 269)  (617 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (600 270)  (600 270)  routing T_12_16.glb_netwk_4 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (625 270)  (625 270)  routing T_12_16.sp4_v_b_30 <X> T_12_16.lc_trk_g3_6
 (27 14)  (627 270)  (627 270)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 270)  (629 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 270)  (630 270)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 270)  (631 270)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 270)  (632 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (637 270)  (637 270)  LC_7 Logic Functioning bit
 (39 14)  (639 270)  (639 270)  LC_7 Logic Functioning bit
 (41 14)  (641 270)  (641 270)  LC_7 Logic Functioning bit
 (43 14)  (643 270)  (643 270)  LC_7 Logic Functioning bit
 (45 14)  (645 270)  (645 270)  LC_7 Logic Functioning bit
 (22 15)  (622 271)  (622 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (623 271)  (623 271)  routing T_12_16.sp4_v_b_30 <X> T_12_16.lc_trk_g3_6
 (28 15)  (628 271)  (628 271)  routing T_12_16.lc_trk_g2_1 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 271)  (629 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 271)  (630 271)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (36 15)  (636 271)  (636 271)  LC_7 Logic Functioning bit
 (38 15)  (638 271)  (638 271)  LC_7 Logic Functioning bit
 (41 15)  (641 271)  (641 271)  LC_7 Logic Functioning bit
 (43 15)  (643 271)  (643 271)  LC_7 Logic Functioning bit
 (44 15)  (644 271)  (644 271)  LC_7 Logic Functioning bit
 (46 15)  (646 271)  (646 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_13_16

 (26 0)  (680 256)  (680 256)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 256)  (681 256)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 256)  (684 256)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 256)  (688 256)  routing T_13_16.lc_trk_g1_0 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 256)  (689 256)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.input_2_0
 (36 0)  (690 256)  (690 256)  LC_0 Logic Functioning bit
 (37 0)  (691 256)  (691 256)  LC_0 Logic Functioning bit
 (39 0)  (693 256)  (693 256)  LC_0 Logic Functioning bit
 (43 0)  (697 256)  (697 256)  LC_0 Logic Functioning bit
 (45 0)  (699 256)  (699 256)  LC_0 Logic Functioning bit
 (51 0)  (705 256)  (705 256)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (5 1)  (659 257)  (659 257)  routing T_13_16.sp4_h_r_0 <X> T_13_16.sp4_v_b_0
 (26 1)  (680 257)  (680 257)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 257)  (682 257)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 257)  (684 257)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 257)  (686 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (690 257)  (690 257)  LC_0 Logic Functioning bit
 (38 1)  (692 257)  (692 257)  LC_0 Logic Functioning bit
 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 258)  (668 258)  routing T_13_16.sp4_v_t_1 <X> T_13_16.lc_trk_g0_4
 (28 2)  (682 258)  (682 258)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 258)  (684 258)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 258)  (685 258)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 258)  (687 258)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 258)  (688 258)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 258)  (690 258)  LC_1 Logic Functioning bit
 (38 2)  (692 258)  (692 258)  LC_1 Logic Functioning bit
 (41 2)  (695 258)  (695 258)  LC_1 Logic Functioning bit
 (43 2)  (697 258)  (697 258)  LC_1 Logic Functioning bit
 (45 2)  (699 258)  (699 258)  LC_1 Logic Functioning bit
 (46 2)  (700 258)  (700 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (51 2)  (705 258)  (705 258)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (14 3)  (668 259)  (668 259)  routing T_13_16.sp4_v_t_1 <X> T_13_16.lc_trk_g0_4
 (16 3)  (670 259)  (670 259)  routing T_13_16.sp4_v_t_1 <X> T_13_16.lc_trk_g0_4
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (26 3)  (680 259)  (680 259)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 259)  (681 259)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 259)  (684 259)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 259)  (685 259)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 259)  (690 259)  LC_1 Logic Functioning bit
 (38 3)  (692 259)  (692 259)  LC_1 Logic Functioning bit
 (40 3)  (694 259)  (694 259)  LC_1 Logic Functioning bit
 (41 3)  (695 259)  (695 259)  LC_1 Logic Functioning bit
 (42 3)  (696 259)  (696 259)  LC_1 Logic Functioning bit
 (43 3)  (697 259)  (697 259)  LC_1 Logic Functioning bit
 (46 3)  (700 259)  (700 259)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (52 3)  (706 259)  (706 259)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (14 4)  (668 260)  (668 260)  routing T_13_16.wire_logic_cluster/lc_0/out <X> T_13_16.lc_trk_g1_0
 (25 4)  (679 260)  (679 260)  routing T_13_16.sp4_h_l_7 <X> T_13_16.lc_trk_g1_2
 (17 5)  (671 261)  (671 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (676 261)  (676 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (677 261)  (677 261)  routing T_13_16.sp4_h_l_7 <X> T_13_16.lc_trk_g1_2
 (24 5)  (678 261)  (678 261)  routing T_13_16.sp4_h_l_7 <X> T_13_16.lc_trk_g1_2
 (25 5)  (679 261)  (679 261)  routing T_13_16.sp4_h_l_7 <X> T_13_16.lc_trk_g1_2
 (32 6)  (686 262)  (686 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 262)  (687 262)  routing T_13_16.lc_trk_g2_0 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 262)  (690 262)  LC_3 Logic Functioning bit
 (37 6)  (691 262)  (691 262)  LC_3 Logic Functioning bit
 (38 6)  (692 262)  (692 262)  LC_3 Logic Functioning bit
 (39 6)  (693 262)  (693 262)  LC_3 Logic Functioning bit
 (45 6)  (699 262)  (699 262)  LC_3 Logic Functioning bit
 (22 7)  (676 263)  (676 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (36 7)  (690 263)  (690 263)  LC_3 Logic Functioning bit
 (37 7)  (691 263)  (691 263)  LC_3 Logic Functioning bit
 (38 7)  (692 263)  (692 263)  LC_3 Logic Functioning bit
 (39 7)  (693 263)  (693 263)  LC_3 Logic Functioning bit
 (44 7)  (698 263)  (698 263)  LC_3 Logic Functioning bit
 (48 7)  (702 263)  (702 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (705 263)  (705 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (707 263)  (707 263)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (668 264)  (668 264)  routing T_13_16.sp4_h_l_21 <X> T_13_16.lc_trk_g2_0
 (15 9)  (669 265)  (669 265)  routing T_13_16.sp4_h_l_21 <X> T_13_16.lc_trk_g2_0
 (16 9)  (670 265)  (670 265)  routing T_13_16.sp4_h_l_21 <X> T_13_16.lc_trk_g2_0
 (17 9)  (671 265)  (671 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 11)  (676 267)  (676 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (677 267)  (677 267)  routing T_13_16.sp4_h_r_30 <X> T_13_16.lc_trk_g2_6
 (24 11)  (678 267)  (678 267)  routing T_13_16.sp4_h_r_30 <X> T_13_16.lc_trk_g2_6
 (25 11)  (679 267)  (679 267)  routing T_13_16.sp4_h_r_30 <X> T_13_16.lc_trk_g2_6
 (0 14)  (654 270)  (654 270)  routing T_13_16.glb_netwk_4 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 270)  (655 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (675 270)  (675 270)  routing T_13_16.bnl_op_7 <X> T_13_16.lc_trk_g3_7
 (22 14)  (676 270)  (676 270)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (21 15)  (675 271)  (675 271)  routing T_13_16.bnl_op_7 <X> T_13_16.lc_trk_g3_7


LogicTile_14_16

 (21 0)  (729 256)  (729 256)  routing T_14_16.lft_op_3 <X> T_14_16.lc_trk_g0_3
 (22 0)  (730 256)  (730 256)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 256)  (732 256)  routing T_14_16.lft_op_3 <X> T_14_16.lc_trk_g0_3
 (26 4)  (734 260)  (734 260)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 260)  (735 260)  routing T_14_16.lc_trk_g1_0 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 260)  (737 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 260)  (744 260)  LC_2 Logic Functioning bit
 (37 4)  (745 260)  (745 260)  LC_2 Logic Functioning bit
 (38 4)  (746 260)  (746 260)  LC_2 Logic Functioning bit
 (39 4)  (747 260)  (747 260)  LC_2 Logic Functioning bit
 (40 4)  (748 260)  (748 260)  LC_2 Logic Functioning bit
 (41 4)  (749 260)  (749 260)  LC_2 Logic Functioning bit
 (42 4)  (750 260)  (750 260)  LC_2 Logic Functioning bit
 (43 4)  (751 260)  (751 260)  LC_2 Logic Functioning bit
 (14 5)  (722 261)  (722 261)  routing T_14_16.top_op_0 <X> T_14_16.lc_trk_g1_0
 (15 5)  (723 261)  (723 261)  routing T_14_16.top_op_0 <X> T_14_16.lc_trk_g1_0
 (17 5)  (725 261)  (725 261)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (28 5)  (736 261)  (736 261)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 261)  (737 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 261)  (739 261)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 261)  (744 261)  LC_2 Logic Functioning bit
 (37 5)  (745 261)  (745 261)  LC_2 Logic Functioning bit
 (38 5)  (746 261)  (746 261)  LC_2 Logic Functioning bit
 (39 5)  (747 261)  (747 261)  LC_2 Logic Functioning bit
 (41 5)  (749 261)  (749 261)  LC_2 Logic Functioning bit
 (43 5)  (751 261)  (751 261)  LC_2 Logic Functioning bit
 (48 5)  (756 261)  (756 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (5 12)  (713 268)  (713 268)  routing T_14_16.sp4_v_b_3 <X> T_14_16.sp4_h_r_9
 (4 13)  (712 269)  (712 269)  routing T_14_16.sp4_v_b_3 <X> T_14_16.sp4_h_r_9
 (6 13)  (714 269)  (714 269)  routing T_14_16.sp4_v_b_3 <X> T_14_16.sp4_h_r_9


LogicTile_15_16

 (0 0)  (762 256)  (762 256)  Negative Clock bit

 (15 0)  (777 256)  (777 256)  routing T_15_16.sp4_h_l_4 <X> T_15_16.lc_trk_g0_1
 (16 0)  (778 256)  (778 256)  routing T_15_16.sp4_h_l_4 <X> T_15_16.lc_trk_g0_1
 (17 0)  (779 256)  (779 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (780 256)  (780 256)  routing T_15_16.sp4_h_l_4 <X> T_15_16.lc_trk_g0_1
 (26 0)  (788 256)  (788 256)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 256)  (796 256)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 256)  (797 256)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.input_2_0
 (36 0)  (798 256)  (798 256)  LC_0 Logic Functioning bit
 (38 0)  (800 256)  (800 256)  LC_0 Logic Functioning bit
 (39 0)  (801 256)  (801 256)  LC_0 Logic Functioning bit
 (43 0)  (805 256)  (805 256)  LC_0 Logic Functioning bit
 (45 0)  (807 256)  (807 256)  LC_0 Logic Functioning bit
 (48 0)  (810 256)  (810 256)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (18 1)  (780 257)  (780 257)  routing T_15_16.sp4_h_l_4 <X> T_15_16.lc_trk_g0_1
 (26 1)  (788 257)  (788 257)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 257)  (794 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (796 257)  (796 257)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.input_2_0
 (38 1)  (800 257)  (800 257)  LC_0 Logic Functioning bit
 (39 1)  (801 257)  (801 257)  LC_0 Logic Functioning bit
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (25 2)  (787 258)  (787 258)  routing T_15_16.sp4_v_t_3 <X> T_15_16.lc_trk_g0_6
 (0 3)  (762 259)  (762 259)  routing T_15_16.glb_netwk_1 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (22 3)  (784 259)  (784 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (785 259)  (785 259)  routing T_15_16.sp4_v_t_3 <X> T_15_16.lc_trk_g0_6
 (25 3)  (787 259)  (787 259)  routing T_15_16.sp4_v_t_3 <X> T_15_16.lc_trk_g0_6
 (14 4)  (776 260)  (776 260)  routing T_15_16.wire_logic_cluster/lc_0/out <X> T_15_16.lc_trk_g1_0
 (17 5)  (779 261)  (779 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (16 6)  (778 262)  (778 262)  routing T_15_16.sp12_h_l_18 <X> T_15_16.lc_trk_g1_5
 (17 6)  (779 262)  (779 262)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (18 7)  (780 263)  (780 263)  routing T_15_16.sp12_h_l_18 <X> T_15_16.lc_trk_g1_5
 (6 8)  (768 264)  (768 264)  routing T_15_16.sp4_v_t_38 <X> T_15_16.sp4_v_b_6
 (5 9)  (767 265)  (767 265)  routing T_15_16.sp4_v_t_38 <X> T_15_16.sp4_v_b_6
 (0 14)  (762 270)  (762 270)  routing T_15_16.glb_netwk_4 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_16

 (3 1)  (819 257)  (819 257)  routing T_16_16.sp12_h_l_23 <X> T_16_16.sp12_v_b_0
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_7 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_7 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (816 259)  (816 259)  routing T_16_16.glb_netwk_7 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 4)  (817 260)  (817 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (830 260)  (830 260)  routing T_16_16.sp12_h_r_0 <X> T_16_16.lc_trk_g1_0
 (26 4)  (842 260)  (842 260)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 260)  (843 260)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 260)  (844 260)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 260)  (845 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 260)  (850 260)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 260)  (852 260)  LC_2 Logic Functioning bit
 (38 4)  (854 260)  (854 260)  LC_2 Logic Functioning bit
 (45 4)  (861 260)  (861 260)  LC_2 Logic Functioning bit
 (51 4)  (867 260)  (867 260)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (0 5)  (816 261)  (816 261)  routing T_16_16.glb_netwk_3 <X> T_16_16.wire_logic_cluster/lc_7/cen
 (14 5)  (830 261)  (830 261)  routing T_16_16.sp12_h_r_0 <X> T_16_16.lc_trk_g1_0
 (15 5)  (831 261)  (831 261)  routing T_16_16.sp12_h_r_0 <X> T_16_16.lc_trk_g1_0
 (17 5)  (833 261)  (833 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (28 5)  (844 261)  (844 261)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 261)  (845 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 261)  (846 261)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 261)  (852 261)  LC_2 Logic Functioning bit
 (37 5)  (853 261)  (853 261)  LC_2 Logic Functioning bit
 (38 5)  (854 261)  (854 261)  LC_2 Logic Functioning bit
 (39 5)  (855 261)  (855 261)  LC_2 Logic Functioning bit
 (41 5)  (857 261)  (857 261)  LC_2 Logic Functioning bit
 (43 5)  (859 261)  (859 261)  LC_2 Logic Functioning bit
 (19 6)  (835 262)  (835 262)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (28 6)  (844 262)  (844 262)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 262)  (845 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 262)  (846 262)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 262)  (849 262)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 262)  (850 262)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 262)  (852 262)  LC_3 Logic Functioning bit
 (37 6)  (853 262)  (853 262)  LC_3 Logic Functioning bit
 (38 6)  (854 262)  (854 262)  LC_3 Logic Functioning bit
 (39 6)  (855 262)  (855 262)  LC_3 Logic Functioning bit
 (41 6)  (857 262)  (857 262)  LC_3 Logic Functioning bit
 (43 6)  (859 262)  (859 262)  LC_3 Logic Functioning bit
 (45 6)  (861 262)  (861 262)  LC_3 Logic Functioning bit
 (3 7)  (819 263)  (819 263)  routing T_16_16.sp12_h_l_23 <X> T_16_16.sp12_v_t_23
 (26 7)  (842 263)  (842 263)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 263)  (843 263)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 263)  (844 263)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 263)  (845 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (853 263)  (853 263)  LC_3 Logic Functioning bit
 (39 7)  (855 263)  (855 263)  LC_3 Logic Functioning bit
 (48 7)  (864 263)  (864 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (8 9)  (824 265)  (824 265)  routing T_16_16.sp4_h_l_42 <X> T_16_16.sp4_v_b_7
 (9 9)  (825 265)  (825 265)  routing T_16_16.sp4_h_l_42 <X> T_16_16.sp4_v_b_7
 (8 11)  (824 267)  (824 267)  routing T_16_16.sp4_h_l_42 <X> T_16_16.sp4_v_t_42
 (17 11)  (833 267)  (833 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (17 12)  (833 268)  (833 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (834 269)  (834 269)  routing T_16_16.sp4_r_v_b_41 <X> T_16_16.lc_trk_g3_1
 (22 13)  (838 269)  (838 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (841 269)  (841 269)  routing T_16_16.sp4_r_v_b_42 <X> T_16_16.lc_trk_g3_2
 (0 14)  (816 270)  (816 270)  routing T_16_16.glb_netwk_4 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 270)  (817 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_16

 (0 0)  (874 256)  (874 256)  Negative Clock bit

 (21 0)  (895 256)  (895 256)  routing T_17_16.sp12_h_r_3 <X> T_17_16.lc_trk_g0_3
 (22 0)  (896 256)  (896 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (898 256)  (898 256)  routing T_17_16.sp12_h_r_3 <X> T_17_16.lc_trk_g0_3
 (26 0)  (900 256)  (900 256)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (903 256)  (903 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 256)  (905 256)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 256)  (906 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 256)  (907 256)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 256)  (910 256)  LC_0 Logic Functioning bit
 (38 0)  (912 256)  (912 256)  LC_0 Logic Functioning bit
 (41 0)  (915 256)  (915 256)  LC_0 Logic Functioning bit
 (43 0)  (917 256)  (917 256)  LC_0 Logic Functioning bit
 (45 0)  (919 256)  (919 256)  LC_0 Logic Functioning bit
 (21 1)  (895 257)  (895 257)  routing T_17_16.sp12_h_r_3 <X> T_17_16.lc_trk_g0_3
 (27 1)  (901 257)  (901 257)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 257)  (902 257)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 257)  (903 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 257)  (904 257)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 257)  (905 257)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 257)  (910 257)  LC_0 Logic Functioning bit
 (38 1)  (912 257)  (912 257)  LC_0 Logic Functioning bit
 (40 1)  (914 257)  (914 257)  LC_0 Logic Functioning bit
 (42 1)  (916 257)  (916 257)  LC_0 Logic Functioning bit
 (46 1)  (920 257)  (920 257)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (874 259)  (874 259)  routing T_17_16.glb_netwk_1 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (6 3)  (880 259)  (880 259)  routing T_17_16.sp4_h_r_0 <X> T_17_16.sp4_h_l_37
 (1 4)  (875 260)  (875 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 261)  (874 261)  routing T_17_16.glb_netwk_3 <X> T_17_16.wire_logic_cluster/lc_7/cen
 (8 5)  (882 261)  (882 261)  routing T_17_16.sp4_v_t_36 <X> T_17_16.sp4_v_b_4
 (10 5)  (884 261)  (884 261)  routing T_17_16.sp4_v_t_36 <X> T_17_16.sp4_v_b_4
 (8 9)  (882 265)  (882 265)  routing T_17_16.sp4_h_r_7 <X> T_17_16.sp4_v_b_7
 (22 10)  (896 266)  (896 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (10 11)  (884 267)  (884 267)  routing T_17_16.sp4_h_l_39 <X> T_17_16.sp4_v_t_42
 (21 11)  (895 267)  (895 267)  routing T_17_16.sp4_r_v_b_39 <X> T_17_16.lc_trk_g2_7
 (0 14)  (874 270)  (874 270)  routing T_17_16.glb_netwk_4 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 270)  (875 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (891 270)  (891 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (892 271)  (892 271)  routing T_17_16.sp4_r_v_b_45 <X> T_17_16.lc_trk_g3_5


LogicTile_18_16

 (19 2)  (947 258)  (947 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (2 4)  (930 260)  (930 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (8 6)  (936 262)  (936 262)  routing T_18_16.sp4_v_t_47 <X> T_18_16.sp4_h_l_41
 (9 6)  (937 262)  (937 262)  routing T_18_16.sp4_v_t_47 <X> T_18_16.sp4_h_l_41
 (10 6)  (938 262)  (938 262)  routing T_18_16.sp4_v_t_47 <X> T_18_16.sp4_h_l_41
 (5 15)  (933 271)  (933 271)  routing T_18_16.sp4_h_l_44 <X> T_18_16.sp4_v_t_44


LogicTile_19_16

 (8 1)  (990 257)  (990 257)  routing T_19_16.sp4_h_r_1 <X> T_19_16.sp4_v_b_1


LogicTile_20_16

 (3 5)  (1039 261)  (1039 261)  routing T_20_16.sp12_h_l_23 <X> T_20_16.sp12_h_r_0


LogicTile_22_16

 (19 4)  (1163 260)  (1163 260)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_23_16

 (8 2)  (1206 258)  (1206 258)  routing T_23_16.sp4_h_r_1 <X> T_23_16.sp4_h_l_36


LogicTile_24_16

 (3 2)  (1255 258)  (1255 258)  routing T_24_16.sp12_h_r_0 <X> T_24_16.sp12_h_l_23
 (3 3)  (1255 259)  (1255 259)  routing T_24_16.sp12_h_r_0 <X> T_24_16.sp12_h_l_23
 (19 13)  (1271 269)  (1271 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_28_16

 (3 2)  (1459 258)  (1459 258)  routing T_28_16.sp12_v_t_23 <X> T_28_16.sp12_h_l_23


LogicTile_32_16

 (3 1)  (1675 257)  (1675 257)  routing T_32_16.sp12_h_l_23 <X> T_32_16.sp12_v_b_0


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (14 4)  (1740 260)  (1740 260)  routing T_33_16.lc_trk_g1_6 <X> T_33_16.wire_gbuf/in
 (15 4)  (1741 260)  (1741 260)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (1740 261)  (1740 261)  routing T_33_16.lc_trk_g1_6 <X> T_33_16.wire_gbuf/in
 (15 5)  (1741 261)  (1741 261)  routing T_33_16.lc_trk_g1_6 <X> T_33_16.wire_gbuf/in
 (17 5)  (1743 261)  (1743 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0

 (4 15)  (1730 271)  (1730 271)  routing T_33_16.span4_vert_b_6 <X> T_33_16.lc_trk_g1_6
 (5 15)  (1731 271)  (1731 271)  routing T_33_16.span4_vert_b_6 <X> T_33_16.lc_trk_g1_6
 (7 15)  (1733 271)  (1733 271)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



LogicTile_3_15

 (3 4)  (129 244)  (129 244)  routing T_3_15.sp12_v_t_23 <X> T_3_15.sp12_h_r_0


LogicTile_5_15

 (3 6)  (237 246)  (237 246)  routing T_5_15.sp12_h_r_0 <X> T_5_15.sp12_v_t_23
 (3 7)  (237 247)  (237 247)  routing T_5_15.sp12_h_r_0 <X> T_5_15.sp12_v_t_23


LogicTile_11_15

 (8 0)  (554 240)  (554 240)  routing T_11_15.sp4_v_b_7 <X> T_11_15.sp4_h_r_1
 (9 0)  (555 240)  (555 240)  routing T_11_15.sp4_v_b_7 <X> T_11_15.sp4_h_r_1
 (10 0)  (556 240)  (556 240)  routing T_11_15.sp4_v_b_7 <X> T_11_15.sp4_h_r_1
 (22 1)  (568 241)  (568 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (546 242)  (546 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (1 2)  (547 242)  (547 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (571 242)  (571 242)  routing T_11_15.sp12_h_l_5 <X> T_11_15.lc_trk_g0_6
 (17 3)  (563 243)  (563 243)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (568 243)  (568 243)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (570 243)  (570 243)  routing T_11_15.sp12_h_l_5 <X> T_11_15.lc_trk_g0_6
 (25 3)  (571 243)  (571 243)  routing T_11_15.sp12_h_l_5 <X> T_11_15.lc_trk_g0_6
 (1 6)  (547 246)  (547 246)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (1 7)  (547 247)  (547 247)  routing T_11_15.glb_netwk_4 <X> T_11_15.glb2local_0
 (2 8)  (548 248)  (548 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (29 10)  (575 250)  (575 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 250)  (577 250)  routing T_11_15.lc_trk_g0_6 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 250)  (578 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (582 250)  (582 250)  LC_5 Logic Functioning bit
 (38 10)  (584 250)  (584 250)  LC_5 Logic Functioning bit
 (45 10)  (591 250)  (591 250)  LC_5 Logic Functioning bit
 (30 11)  (576 251)  (576 251)  routing T_11_15.lc_trk_g0_2 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 251)  (577 251)  routing T_11_15.lc_trk_g0_6 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 251)  (582 251)  LC_5 Logic Functioning bit
 (38 11)  (584 251)  (584 251)  LC_5 Logic Functioning bit
 (48 11)  (594 251)  (594 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (5 13)  (551 253)  (551 253)  routing T_11_15.sp4_h_r_9 <X> T_11_15.sp4_v_b_9
 (15 14)  (561 254)  (561 254)  routing T_11_15.rgt_op_5 <X> T_11_15.lc_trk_g3_5
 (17 14)  (563 254)  (563 254)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (564 254)  (564 254)  routing T_11_15.rgt_op_5 <X> T_11_15.lc_trk_g3_5
 (29 14)  (575 254)  (575 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 254)  (576 254)  routing T_11_15.lc_trk_g0_4 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 254)  (577 254)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 254)  (578 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 254)  (579 254)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 254)  (580 254)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 254)  (582 254)  LC_7 Logic Functioning bit
 (37 14)  (583 254)  (583 254)  LC_7 Logic Functioning bit
 (38 14)  (584 254)  (584 254)  LC_7 Logic Functioning bit
 (39 14)  (585 254)  (585 254)  LC_7 Logic Functioning bit
 (41 14)  (587 254)  (587 254)  LC_7 Logic Functioning bit
 (43 14)  (589 254)  (589 254)  LC_7 Logic Functioning bit
 (36 15)  (582 255)  (582 255)  LC_7 Logic Functioning bit
 (37 15)  (583 255)  (583 255)  LC_7 Logic Functioning bit
 (38 15)  (584 255)  (584 255)  LC_7 Logic Functioning bit
 (39 15)  (585 255)  (585 255)  LC_7 Logic Functioning bit
 (41 15)  (587 255)  (587 255)  LC_7 Logic Functioning bit
 (43 15)  (589 255)  (589 255)  LC_7 Logic Functioning bit
 (51 15)  (597 255)  (597 255)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_12_15

 (22 0)  (622 240)  (622 240)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (624 240)  (624 240)  routing T_12_15.bot_op_3 <X> T_12_15.lc_trk_g0_3
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 240)  (634 240)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (43 0)  (643 240)  (643 240)  LC_0 Logic Functioning bit
 (26 1)  (626 241)  (626 241)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 241)  (628 241)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 241)  (629 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 241)  (630 241)  routing T_12_15.lc_trk_g0_3 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 241)  (631 241)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 241)  (632 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (633 241)  (633 241)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.input_2_0
 (34 1)  (634 241)  (634 241)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.input_2_0
 (35 1)  (635 241)  (635 241)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.input_2_0
 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 2)  (601 242)  (601 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (621 242)  (621 242)  routing T_12_15.bnr_op_7 <X> T_12_15.lc_trk_g0_7
 (22 2)  (622 242)  (622 242)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (26 2)  (626 242)  (626 242)  routing T_12_15.lc_trk_g0_7 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (628 242)  (628 242)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 242)  (629 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 242)  (630 242)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 242)  (633 242)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (43 2)  (643 242)  (643 242)  LC_1 Logic Functioning bit
 (21 3)  (621 243)  (621 243)  routing T_12_15.bnr_op_7 <X> T_12_15.lc_trk_g0_7
 (26 3)  (626 243)  (626 243)  routing T_12_15.lc_trk_g0_7 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 243)  (629 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 243)  (630 243)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 243)  (631 243)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 243)  (632 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (634 243)  (634 243)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.input_2_1
 (35 3)  (635 243)  (635 243)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.input_2_1
 (12 4)  (612 244)  (612 244)  routing T_12_15.sp4_v_b_11 <X> T_12_15.sp4_h_r_5
 (15 4)  (615 244)  (615 244)  routing T_12_15.bot_op_1 <X> T_12_15.lc_trk_g1_1
 (17 4)  (617 244)  (617 244)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (621 244)  (621 244)  routing T_12_15.bnr_op_3 <X> T_12_15.lc_trk_g1_3
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (625 244)  (625 244)  routing T_12_15.bnr_op_2 <X> T_12_15.lc_trk_g1_2
 (31 4)  (631 244)  (631 244)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 244)  (634 244)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 244)  (636 244)  LC_2 Logic Functioning bit
 (37 4)  (637 244)  (637 244)  LC_2 Logic Functioning bit
 (38 4)  (638 244)  (638 244)  LC_2 Logic Functioning bit
 (45 4)  (645 244)  (645 244)  LC_2 Logic Functioning bit
 (46 4)  (646 244)  (646 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (648 244)  (648 244)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (650 244)  (650 244)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (651 244)  (651 244)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (53 4)  (653 244)  (653 244)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (11 5)  (611 245)  (611 245)  routing T_12_15.sp4_v_b_11 <X> T_12_15.sp4_h_r_5
 (13 5)  (613 245)  (613 245)  routing T_12_15.sp4_v_b_11 <X> T_12_15.sp4_h_r_5
 (21 5)  (621 245)  (621 245)  routing T_12_15.bnr_op_3 <X> T_12_15.lc_trk_g1_3
 (22 5)  (622 245)  (622 245)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (625 245)  (625 245)  routing T_12_15.bnr_op_2 <X> T_12_15.lc_trk_g1_2
 (26 5)  (626 245)  (626 245)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 245)  (628 245)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 245)  (629 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 245)  (631 245)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 245)  (636 245)  LC_2 Logic Functioning bit
 (37 5)  (637 245)  (637 245)  LC_2 Logic Functioning bit
 (39 5)  (639 245)  (639 245)  LC_2 Logic Functioning bit
 (48 5)  (648 245)  (648 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (16 6)  (616 246)  (616 246)  routing T_12_15.sp4_v_b_13 <X> T_12_15.lc_trk_g1_5
 (17 6)  (617 246)  (617 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (618 246)  (618 246)  routing T_12_15.sp4_v_b_13 <X> T_12_15.lc_trk_g1_5
 (21 6)  (621 246)  (621 246)  routing T_12_15.wire_logic_cluster/lc_7/out <X> T_12_15.lc_trk_g1_7
 (22 6)  (622 246)  (622 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (627 246)  (627 246)  routing T_12_15.lc_trk_g1_1 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 246)  (633 246)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 246)  (635 246)  routing T_12_15.lc_trk_g0_7 <X> T_12_15.input_2_3
 (36 6)  (636 246)  (636 246)  LC_3 Logic Functioning bit
 (37 6)  (637 246)  (637 246)  LC_3 Logic Functioning bit
 (40 6)  (640 246)  (640 246)  LC_3 Logic Functioning bit
 (42 6)  (642 246)  (642 246)  LC_3 Logic Functioning bit
 (43 6)  (643 246)  (643 246)  LC_3 Logic Functioning bit
 (51 6)  (651 246)  (651 246)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (18 7)  (618 247)  (618 247)  routing T_12_15.sp4_v_b_13 <X> T_12_15.lc_trk_g1_5
 (22 7)  (622 247)  (622 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (625 247)  (625 247)  routing T_12_15.sp4_r_v_b_30 <X> T_12_15.lc_trk_g1_6
 (26 7)  (626 247)  (626 247)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 247)  (627 247)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 247)  (629 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 247)  (631 247)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 247)  (632 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (635 247)  (635 247)  routing T_12_15.lc_trk_g0_7 <X> T_12_15.input_2_3
 (36 7)  (636 247)  (636 247)  LC_3 Logic Functioning bit
 (37 7)  (637 247)  (637 247)  LC_3 Logic Functioning bit
 (40 7)  (640 247)  (640 247)  LC_3 Logic Functioning bit
 (43 7)  (643 247)  (643 247)  LC_3 Logic Functioning bit
 (8 8)  (608 248)  (608 248)  routing T_12_15.sp4_v_b_7 <X> T_12_15.sp4_h_r_7
 (9 8)  (609 248)  (609 248)  routing T_12_15.sp4_v_b_7 <X> T_12_15.sp4_h_r_7
 (17 8)  (617 248)  (617 248)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (618 248)  (618 248)  routing T_12_15.bnl_op_1 <X> T_12_15.lc_trk_g2_1
 (25 8)  (625 248)  (625 248)  routing T_12_15.wire_logic_cluster/lc_2/out <X> T_12_15.lc_trk_g2_2
 (27 8)  (627 248)  (627 248)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 248)  (633 248)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 248)  (634 248)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 248)  (635 248)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.input_2_4
 (18 9)  (618 249)  (618 249)  routing T_12_15.bnl_op_1 <X> T_12_15.lc_trk_g2_1
 (22 9)  (622 249)  (622 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (626 249)  (626 249)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 249)  (628 249)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 249)  (629 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 249)  (630 249)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 249)  (631 249)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 249)  (632 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (634 249)  (634 249)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.input_2_4
 (37 9)  (637 249)  (637 249)  LC_4 Logic Functioning bit
 (25 10)  (625 250)  (625 250)  routing T_12_15.wire_logic_cluster/lc_6/out <X> T_12_15.lc_trk_g2_6
 (31 10)  (631 250)  (631 250)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 250)  (634 250)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 250)  (636 250)  LC_5 Logic Functioning bit
 (37 10)  (637 250)  (637 250)  LC_5 Logic Functioning bit
 (38 10)  (638 250)  (638 250)  LC_5 Logic Functioning bit
 (39 10)  (639 250)  (639 250)  LC_5 Logic Functioning bit
 (42 10)  (642 250)  (642 250)  LC_5 Logic Functioning bit
 (43 10)  (643 250)  (643 250)  LC_5 Logic Functioning bit
 (50 10)  (650 250)  (650 250)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (622 251)  (622 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (631 251)  (631 251)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 251)  (636 251)  LC_5 Logic Functioning bit
 (37 11)  (637 251)  (637 251)  LC_5 Logic Functioning bit
 (38 11)  (638 251)  (638 251)  LC_5 Logic Functioning bit
 (39 11)  (639 251)  (639 251)  LC_5 Logic Functioning bit
 (42 11)  (642 251)  (642 251)  LC_5 Logic Functioning bit
 (43 11)  (643 251)  (643 251)  LC_5 Logic Functioning bit
 (9 12)  (609 252)  (609 252)  routing T_12_15.sp4_v_t_47 <X> T_12_15.sp4_h_r_10
 (22 12)  (622 252)  (622 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (625 252)  (625 252)  routing T_12_15.bnl_op_2 <X> T_12_15.lc_trk_g3_2
 (29 12)  (629 252)  (629 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 252)  (633 252)  routing T_12_15.lc_trk_g2_1 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (41 12)  (641 252)  (641 252)  LC_6 Logic Functioning bit
 (43 12)  (643 252)  (643 252)  LC_6 Logic Functioning bit
 (22 13)  (622 253)  (622 253)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (625 253)  (625 253)  routing T_12_15.bnl_op_2 <X> T_12_15.lc_trk_g3_2
 (27 13)  (627 253)  (627 253)  routing T_12_15.lc_trk_g1_1 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 253)  (629 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 253)  (630 253)  routing T_12_15.lc_trk_g0_3 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (28 14)  (628 254)  (628 254)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 254)  (629 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 254)  (634 254)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (50 14)  (650 254)  (650 254)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (626 255)  (626 255)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 255)  (627 255)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 255)  (629 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 255)  (630 255)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 255)  (631 255)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 255)  (636 255)  LC_7 Logic Functioning bit


LogicTile_13_15

 (15 0)  (669 240)  (669 240)  routing T_13_15.bot_op_1 <X> T_13_15.lc_trk_g0_1
 (17 0)  (671 240)  (671 240)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (27 0)  (681 240)  (681 240)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 240)  (685 240)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (691 240)  (691 240)  LC_0 Logic Functioning bit
 (39 0)  (693 240)  (693 240)  LC_0 Logic Functioning bit
 (30 1)  (684 241)  (684 241)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (37 1)  (691 241)  (691 241)  LC_0 Logic Functioning bit
 (39 1)  (693 241)  (693 241)  LC_0 Logic Functioning bit
 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 2)  (667 242)  (667 242)  routing T_13_15.sp4_h_r_2 <X> T_13_15.sp4_v_t_39
 (16 2)  (670 242)  (670 242)  routing T_13_15.sp4_v_b_13 <X> T_13_15.lc_trk_g0_5
 (17 2)  (671 242)  (671 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (672 242)  (672 242)  routing T_13_15.sp4_v_b_13 <X> T_13_15.lc_trk_g0_5
 (25 2)  (679 242)  (679 242)  routing T_13_15.lft_op_6 <X> T_13_15.lc_trk_g0_6
 (26 2)  (680 242)  (680 242)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 242)  (682 242)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 242)  (684 242)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 242)  (685 242)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 242)  (688 242)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 242)  (691 242)  LC_1 Logic Functioning bit
 (39 2)  (693 242)  (693 242)  LC_1 Logic Functioning bit
 (40 2)  (694 242)  (694 242)  LC_1 Logic Functioning bit
 (41 2)  (695 242)  (695 242)  LC_1 Logic Functioning bit
 (42 2)  (696 242)  (696 242)  LC_1 Logic Functioning bit
 (43 2)  (697 242)  (697 242)  LC_1 Logic Functioning bit
 (12 3)  (666 243)  (666 243)  routing T_13_15.sp4_h_r_2 <X> T_13_15.sp4_v_t_39
 (18 3)  (672 243)  (672 243)  routing T_13_15.sp4_v_b_13 <X> T_13_15.lc_trk_g0_5
 (22 3)  (676 243)  (676 243)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (678 243)  (678 243)  routing T_13_15.lft_op_6 <X> T_13_15.lc_trk_g0_6
 (26 3)  (680 243)  (680 243)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 243)  (681 243)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 243)  (685 243)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (40 3)  (694 243)  (694 243)  LC_1 Logic Functioning bit
 (42 3)  (696 243)  (696 243)  LC_1 Logic Functioning bit
 (15 4)  (669 244)  (669 244)  routing T_13_15.top_op_1 <X> T_13_15.lc_trk_g1_1
 (17 4)  (671 244)  (671 244)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (680 244)  (680 244)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 244)  (687 244)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 244)  (688 244)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 244)  (690 244)  LC_2 Logic Functioning bit
 (43 4)  (697 244)  (697 244)  LC_2 Logic Functioning bit
 (45 4)  (699 244)  (699 244)  LC_2 Logic Functioning bit
 (50 4)  (704 244)  (704 244)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (672 245)  (672 245)  routing T_13_15.top_op_1 <X> T_13_15.lc_trk_g1_1
 (22 5)  (676 245)  (676 245)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (678 245)  (678 245)  routing T_13_15.bot_op_2 <X> T_13_15.lc_trk_g1_2
 (26 5)  (680 245)  (680 245)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 245)  (682 245)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 245)  (683 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 245)  (685 245)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 245)  (691 245)  LC_2 Logic Functioning bit
 (39 5)  (693 245)  (693 245)  LC_2 Logic Functioning bit
 (14 6)  (668 246)  (668 246)  routing T_13_15.lft_op_4 <X> T_13_15.lc_trk_g1_4
 (21 6)  (675 246)  (675 246)  routing T_13_15.sp4_h_l_10 <X> T_13_15.lc_trk_g1_7
 (22 6)  (676 246)  (676 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (677 246)  (677 246)  routing T_13_15.sp4_h_l_10 <X> T_13_15.lc_trk_g1_7
 (24 6)  (678 246)  (678 246)  routing T_13_15.sp4_h_l_10 <X> T_13_15.lc_trk_g1_7
 (27 6)  (681 246)  (681 246)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 246)  (682 246)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 246)  (685 246)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (15 7)  (669 247)  (669 247)  routing T_13_15.lft_op_4 <X> T_13_15.lc_trk_g1_4
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (675 247)  (675 247)  routing T_13_15.sp4_h_l_10 <X> T_13_15.lc_trk_g1_7
 (22 7)  (676 247)  (676 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (679 247)  (679 247)  routing T_13_15.sp4_r_v_b_30 <X> T_13_15.lc_trk_g1_6
 (26 7)  (680 247)  (680 247)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 247)  (681 247)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 247)  (683 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 247)  (684 247)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 247)  (685 247)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 247)  (686 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (687 247)  (687 247)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.input_2_3
 (36 7)  (690 247)  (690 247)  LC_3 Logic Functioning bit
 (15 8)  (669 248)  (669 248)  routing T_13_15.sp4_h_r_33 <X> T_13_15.lc_trk_g2_1
 (16 8)  (670 248)  (670 248)  routing T_13_15.sp4_h_r_33 <X> T_13_15.lc_trk_g2_1
 (17 8)  (671 248)  (671 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (672 248)  (672 248)  routing T_13_15.sp4_h_r_33 <X> T_13_15.lc_trk_g2_1
 (26 8)  (680 248)  (680 248)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 248)  (681 248)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 248)  (682 248)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 248)  (684 248)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 248)  (687 248)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 248)  (688 248)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 248)  (690 248)  LC_4 Logic Functioning bit
 (38 8)  (692 248)  (692 248)  LC_4 Logic Functioning bit
 (41 8)  (695 248)  (695 248)  LC_4 Logic Functioning bit
 (45 8)  (699 248)  (699 248)  LC_4 Logic Functioning bit
 (48 8)  (702 248)  (702 248)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (704 248)  (704 248)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (680 249)  (680 249)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 249)  (682 249)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 249)  (683 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (691 249)  (691 249)  LC_4 Logic Functioning bit
 (14 10)  (668 250)  (668 250)  routing T_13_15.sp4_h_r_44 <X> T_13_15.lc_trk_g2_4
 (25 10)  (679 250)  (679 250)  routing T_13_15.sp4_v_b_30 <X> T_13_15.lc_trk_g2_6
 (27 10)  (681 250)  (681 250)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 250)  (682 250)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 250)  (688 250)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (691 250)  (691 250)  LC_5 Logic Functioning bit
 (39 10)  (693 250)  (693 250)  LC_5 Logic Functioning bit
 (14 11)  (668 251)  (668 251)  routing T_13_15.sp4_h_r_44 <X> T_13_15.lc_trk_g2_4
 (15 11)  (669 251)  (669 251)  routing T_13_15.sp4_h_r_44 <X> T_13_15.lc_trk_g2_4
 (16 11)  (670 251)  (670 251)  routing T_13_15.sp4_h_r_44 <X> T_13_15.lc_trk_g2_4
 (17 11)  (671 251)  (671 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (676 251)  (676 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (677 251)  (677 251)  routing T_13_15.sp4_v_b_30 <X> T_13_15.lc_trk_g2_6
 (26 11)  (680 251)  (680 251)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 251)  (681 251)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 251)  (682 251)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (14 12)  (668 252)  (668 252)  routing T_13_15.bnl_op_0 <X> T_13_15.lc_trk_g3_0
 (17 12)  (671 252)  (671 252)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (672 252)  (672 252)  routing T_13_15.bnl_op_1 <X> T_13_15.lc_trk_g3_1
 (21 12)  (675 252)  (675 252)  routing T_13_15.rgt_op_3 <X> T_13_15.lc_trk_g3_3
 (22 12)  (676 252)  (676 252)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (678 252)  (678 252)  routing T_13_15.rgt_op_3 <X> T_13_15.lc_trk_g3_3
 (25 12)  (679 252)  (679 252)  routing T_13_15.wire_logic_cluster/lc_2/out <X> T_13_15.lc_trk_g3_2
 (26 12)  (680 252)  (680 252)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 252)  (681 252)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 252)  (682 252)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 252)  (684 252)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 252)  (685 252)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 252)  (688 252)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 252)  (689 252)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.input_2_6
 (37 12)  (691 252)  (691 252)  LC_6 Logic Functioning bit
 (43 12)  (697 252)  (697 252)  LC_6 Logic Functioning bit
 (45 12)  (699 252)  (699 252)  LC_6 Logic Functioning bit
 (52 12)  (706 252)  (706 252)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (668 253)  (668 253)  routing T_13_15.bnl_op_0 <X> T_13_15.lc_trk_g3_0
 (17 13)  (671 253)  (671 253)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (672 253)  (672 253)  routing T_13_15.bnl_op_1 <X> T_13_15.lc_trk_g3_1
 (22 13)  (676 253)  (676 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (680 253)  (680 253)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 253)  (681 253)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 253)  (684 253)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 253)  (686 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (687 253)  (687 253)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.input_2_6
 (35 13)  (689 253)  (689 253)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.input_2_6
 (36 13)  (690 253)  (690 253)  LC_6 Logic Functioning bit
 (43 13)  (697 253)  (697 253)  LC_6 Logic Functioning bit
 (53 13)  (707 253)  (707 253)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (668 254)  (668 254)  routing T_13_15.wire_logic_cluster/lc_4/out <X> T_13_15.lc_trk_g3_4
 (25 14)  (679 254)  (679 254)  routing T_13_15.wire_logic_cluster/lc_6/out <X> T_13_15.lc_trk_g3_6
 (17 15)  (671 255)  (671 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (676 255)  (676 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_14_15

 (25 0)  (733 240)  (733 240)  routing T_14_15.lft_op_2 <X> T_14_15.lc_trk_g0_2
 (27 0)  (735 240)  (735 240)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 240)  (738 240)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 240)  (741 240)  routing T_14_15.lc_trk_g2_1 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 240)  (743 240)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.input_2_0
 (41 0)  (749 240)  (749 240)  LC_0 Logic Functioning bit
 (43 0)  (751 240)  (751 240)  LC_0 Logic Functioning bit
 (47 0)  (755 240)  (755 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (730 241)  (730 241)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 241)  (732 241)  routing T_14_15.lft_op_2 <X> T_14_15.lc_trk_g0_2
 (27 1)  (735 241)  (735 241)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 241)  (736 241)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 241)  (737 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 241)  (740 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (741 241)  (741 241)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.input_2_0
 (35 1)  (743 241)  (743 241)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.input_2_0
 (40 1)  (748 241)  (748 241)  LC_0 Logic Functioning bit
 (42 1)  (750 241)  (750 241)  LC_0 Logic Functioning bit
 (43 1)  (751 241)  (751 241)  LC_0 Logic Functioning bit
 (15 2)  (723 242)  (723 242)  routing T_14_15.lft_op_5 <X> T_14_15.lc_trk_g0_5
 (17 2)  (725 242)  (725 242)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 242)  (726 242)  routing T_14_15.lft_op_5 <X> T_14_15.lc_trk_g0_5
 (19 6)  (727 246)  (727 246)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 246)  (739 246)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 246)  (741 246)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 246)  (742 246)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 246)  (744 246)  LC_3 Logic Functioning bit
 (37 6)  (745 246)  (745 246)  LC_3 Logic Functioning bit
 (38 6)  (746 246)  (746 246)  LC_3 Logic Functioning bit
 (39 6)  (747 246)  (747 246)  LC_3 Logic Functioning bit
 (40 6)  (748 246)  (748 246)  LC_3 Logic Functioning bit
 (42 6)  (750 246)  (750 246)  LC_3 Logic Functioning bit
 (14 7)  (722 247)  (722 247)  routing T_14_15.sp4_h_r_4 <X> T_14_15.lc_trk_g1_4
 (15 7)  (723 247)  (723 247)  routing T_14_15.sp4_h_r_4 <X> T_14_15.lc_trk_g1_4
 (16 7)  (724 247)  (724 247)  routing T_14_15.sp4_h_r_4 <X> T_14_15.lc_trk_g1_4
 (17 7)  (725 247)  (725 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (30 7)  (738 247)  (738 247)  routing T_14_15.lc_trk_g0_2 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 247)  (739 247)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 247)  (744 247)  LC_3 Logic Functioning bit
 (37 7)  (745 247)  (745 247)  LC_3 Logic Functioning bit
 (38 7)  (746 247)  (746 247)  LC_3 Logic Functioning bit
 (39 7)  (747 247)  (747 247)  LC_3 Logic Functioning bit
 (40 7)  (748 247)  (748 247)  LC_3 Logic Functioning bit
 (42 7)  (750 247)  (750 247)  LC_3 Logic Functioning bit
 (15 8)  (723 248)  (723 248)  routing T_14_15.sp4_v_t_28 <X> T_14_15.lc_trk_g2_1
 (16 8)  (724 248)  (724 248)  routing T_14_15.sp4_v_t_28 <X> T_14_15.lc_trk_g2_1
 (17 8)  (725 248)  (725 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (733 248)  (733 248)  routing T_14_15.bnl_op_2 <X> T_14_15.lc_trk_g2_2
 (27 8)  (735 248)  (735 248)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 248)  (736 248)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 248)  (737 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 248)  (739 248)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 248)  (741 248)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (38 8)  (746 248)  (746 248)  LC_4 Logic Functioning bit
 (50 8)  (758 248)  (758 248)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (730 249)  (730 249)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (733 249)  (733 249)  routing T_14_15.bnl_op_2 <X> T_14_15.lc_trk_g2_2
 (27 9)  (735 249)  (735 249)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 249)  (736 249)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 249)  (737 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 249)  (738 249)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 249)  (739 249)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (14 10)  (722 250)  (722 250)  routing T_14_15.sp4_h_r_36 <X> T_14_15.lc_trk_g2_4
 (22 10)  (730 250)  (730 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (731 250)  (731 250)  routing T_14_15.sp4_h_r_31 <X> T_14_15.lc_trk_g2_7
 (24 10)  (732 250)  (732 250)  routing T_14_15.sp4_h_r_31 <X> T_14_15.lc_trk_g2_7
 (26 10)  (734 250)  (734 250)  routing T_14_15.lc_trk_g0_5 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 250)  (735 250)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 250)  (736 250)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 250)  (738 250)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 250)  (739 250)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 250)  (741 250)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 250)  (744 250)  LC_5 Logic Functioning bit
 (38 10)  (746 250)  (746 250)  LC_5 Logic Functioning bit
 (41 10)  (749 250)  (749 250)  LC_5 Logic Functioning bit
 (42 10)  (750 250)  (750 250)  LC_5 Logic Functioning bit
 (43 10)  (751 250)  (751 250)  LC_5 Logic Functioning bit
 (50 10)  (758 250)  (758 250)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (723 251)  (723 251)  routing T_14_15.sp4_h_r_36 <X> T_14_15.lc_trk_g2_4
 (16 11)  (724 251)  (724 251)  routing T_14_15.sp4_h_r_36 <X> T_14_15.lc_trk_g2_4
 (17 11)  (725 251)  (725 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (729 251)  (729 251)  routing T_14_15.sp4_h_r_31 <X> T_14_15.lc_trk_g2_7
 (22 11)  (730 251)  (730 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (733 251)  (733 251)  routing T_14_15.sp4_r_v_b_38 <X> T_14_15.lc_trk_g2_6
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (745 251)  (745 251)  LC_5 Logic Functioning bit
 (39 11)  (747 251)  (747 251)  LC_5 Logic Functioning bit
 (40 11)  (748 251)  (748 251)  LC_5 Logic Functioning bit
 (42 11)  (750 251)  (750 251)  LC_5 Logic Functioning bit
 (15 12)  (723 252)  (723 252)  routing T_14_15.tnl_op_1 <X> T_14_15.lc_trk_g3_1
 (17 12)  (725 252)  (725 252)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (25 12)  (733 252)  (733 252)  routing T_14_15.bnl_op_2 <X> T_14_15.lc_trk_g3_2
 (18 13)  (726 253)  (726 253)  routing T_14_15.tnl_op_1 <X> T_14_15.lc_trk_g3_1
 (22 13)  (730 253)  (730 253)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (733 253)  (733 253)  routing T_14_15.bnl_op_2 <X> T_14_15.lc_trk_g3_2
 (14 14)  (722 254)  (722 254)  routing T_14_15.sp4_h_r_44 <X> T_14_15.lc_trk_g3_4
 (15 14)  (723 254)  (723 254)  routing T_14_15.sp4_h_l_16 <X> T_14_15.lc_trk_g3_5
 (16 14)  (724 254)  (724 254)  routing T_14_15.sp4_h_l_16 <X> T_14_15.lc_trk_g3_5
 (17 14)  (725 254)  (725 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (729 254)  (729 254)  routing T_14_15.bnl_op_7 <X> T_14_15.lc_trk_g3_7
 (22 14)  (730 254)  (730 254)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (734 254)  (734 254)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 254)  (736 254)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 254)  (737 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 254)  (739 254)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 254)  (740 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 254)  (741 254)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 254)  (742 254)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 254)  (743 254)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.input_2_7
 (37 14)  (745 254)  (745 254)  LC_7 Logic Functioning bit
 (38 14)  (746 254)  (746 254)  LC_7 Logic Functioning bit
 (39 14)  (747 254)  (747 254)  LC_7 Logic Functioning bit
 (41 14)  (749 254)  (749 254)  LC_7 Logic Functioning bit
 (46 14)  (754 254)  (754 254)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (14 15)  (722 255)  (722 255)  routing T_14_15.sp4_h_r_44 <X> T_14_15.lc_trk_g3_4
 (15 15)  (723 255)  (723 255)  routing T_14_15.sp4_h_r_44 <X> T_14_15.lc_trk_g3_4
 (16 15)  (724 255)  (724 255)  routing T_14_15.sp4_h_r_44 <X> T_14_15.lc_trk_g3_4
 (17 15)  (725 255)  (725 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (726 255)  (726 255)  routing T_14_15.sp4_h_l_16 <X> T_14_15.lc_trk_g3_5
 (21 15)  (729 255)  (729 255)  routing T_14_15.bnl_op_7 <X> T_14_15.lc_trk_g3_7
 (27 15)  (735 255)  (735 255)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 255)  (736 255)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 255)  (737 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 255)  (738 255)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 255)  (739 255)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 255)  (740 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (741 255)  (741 255)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.input_2_7
 (35 15)  (743 255)  (743 255)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.input_2_7
 (36 15)  (744 255)  (744 255)  LC_7 Logic Functioning bit
 (37 15)  (745 255)  (745 255)  LC_7 Logic Functioning bit
 (38 15)  (746 255)  (746 255)  LC_7 Logic Functioning bit
 (39 15)  (747 255)  (747 255)  LC_7 Logic Functioning bit
 (40 15)  (748 255)  (748 255)  LC_7 Logic Functioning bit
 (41 15)  (749 255)  (749 255)  LC_7 Logic Functioning bit
 (42 15)  (750 255)  (750 255)  LC_7 Logic Functioning bit
 (43 15)  (751 255)  (751 255)  LC_7 Logic Functioning bit


LogicTile_15_15

 (0 0)  (762 240)  (762 240)  Negative Clock bit

 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (762 243)  (762 243)  routing T_15_15.glb_netwk_1 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (1 4)  (763 244)  (763 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (4 4)  (766 244)  (766 244)  routing T_15_15.sp4_h_l_44 <X> T_15_15.sp4_v_b_3
 (6 4)  (768 244)  (768 244)  routing T_15_15.sp4_h_l_44 <X> T_15_15.sp4_v_b_3
 (0 5)  (762 245)  (762 245)  routing T_15_15.glb_netwk_3 <X> T_15_15.wire_logic_cluster/lc_7/cen
 (5 5)  (767 245)  (767 245)  routing T_15_15.sp4_h_l_44 <X> T_15_15.sp4_v_b_3
 (22 6)  (784 246)  (784 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (785 246)  (785 246)  routing T_15_15.sp4_h_r_7 <X> T_15_15.lc_trk_g1_7
 (24 6)  (786 246)  (786 246)  routing T_15_15.sp4_h_r_7 <X> T_15_15.lc_trk_g1_7
 (19 7)  (781 247)  (781 247)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (21 7)  (783 247)  (783 247)  routing T_15_15.sp4_h_r_7 <X> T_15_15.lc_trk_g1_7
 (3 8)  (765 248)  (765 248)  routing T_15_15.sp12_h_r_1 <X> T_15_15.sp12_v_b_1
 (3 9)  (765 249)  (765 249)  routing T_15_15.sp12_h_r_1 <X> T_15_15.sp12_v_b_1
 (15 10)  (777 250)  (777 250)  routing T_15_15.sp4_v_t_32 <X> T_15_15.lc_trk_g2_5
 (16 10)  (778 250)  (778 250)  routing T_15_15.sp4_v_t_32 <X> T_15_15.lc_trk_g2_5
 (17 10)  (779 250)  (779 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 10)  (788 250)  (788 250)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 250)  (789 250)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 250)  (790 250)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 250)  (791 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 250)  (793 250)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 250)  (796 250)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 250)  (798 250)  LC_5 Logic Functioning bit
 (38 10)  (800 250)  (800 250)  LC_5 Logic Functioning bit
 (45 10)  (807 250)  (807 250)  LC_5 Logic Functioning bit
 (28 11)  (790 251)  (790 251)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 251)  (791 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 251)  (792 251)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 251)  (793 251)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 251)  (798 251)  LC_5 Logic Functioning bit
 (37 11)  (799 251)  (799 251)  LC_5 Logic Functioning bit
 (38 11)  (800 251)  (800 251)  LC_5 Logic Functioning bit
 (39 11)  (801 251)  (801 251)  LC_5 Logic Functioning bit
 (40 11)  (802 251)  (802 251)  LC_5 Logic Functioning bit
 (42 11)  (804 251)  (804 251)  LC_5 Logic Functioning bit
 (48 11)  (810 251)  (810 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (21 12)  (783 252)  (783 252)  routing T_15_15.sp4_v_t_14 <X> T_15_15.lc_trk_g3_3
 (22 12)  (784 252)  (784 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (785 252)  (785 252)  routing T_15_15.sp4_v_t_14 <X> T_15_15.lc_trk_g3_3
 (0 14)  (762 254)  (762 254)  routing T_15_15.glb_netwk_4 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 254)  (763 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_15

 (0 0)  (816 240)  (816 240)  Negative Clock bit

 (4 0)  (820 240)  (820 240)  routing T_16_15.sp4_h_l_43 <X> T_16_15.sp4_v_b_0
 (6 0)  (822 240)  (822 240)  routing T_16_15.sp4_h_l_43 <X> T_16_15.sp4_v_b_0
 (17 0)  (833 240)  (833 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (5 1)  (821 241)  (821 241)  routing T_16_15.sp4_h_l_43 <X> T_16_15.sp4_v_b_0
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (830 242)  (830 242)  routing T_16_15.sp12_h_l_3 <X> T_16_15.lc_trk_g0_4
 (0 3)  (816 243)  (816 243)  routing T_16_15.glb_netwk_1 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (14 3)  (830 243)  (830 243)  routing T_16_15.sp12_h_l_3 <X> T_16_15.lc_trk_g0_4
 (15 3)  (831 243)  (831 243)  routing T_16_15.sp12_h_l_3 <X> T_16_15.lc_trk_g0_4
 (17 3)  (833 243)  (833 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (1 4)  (817 244)  (817 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (17 4)  (833 244)  (833 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (25 4)  (841 244)  (841 244)  routing T_16_15.sp4_h_l_7 <X> T_16_15.lc_trk_g1_2
 (0 5)  (816 245)  (816 245)  routing T_16_15.glb_netwk_3 <X> T_16_15.wire_logic_cluster/lc_7/cen
 (18 5)  (834 245)  (834 245)  routing T_16_15.sp4_r_v_b_25 <X> T_16_15.lc_trk_g1_1
 (22 5)  (838 245)  (838 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (839 245)  (839 245)  routing T_16_15.sp4_h_l_7 <X> T_16_15.lc_trk_g1_2
 (24 5)  (840 245)  (840 245)  routing T_16_15.sp4_h_l_7 <X> T_16_15.lc_trk_g1_2
 (25 5)  (841 245)  (841 245)  routing T_16_15.sp4_h_l_7 <X> T_16_15.lc_trk_g1_2
 (27 6)  (843 246)  (843 246)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 246)  (844 246)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 246)  (847 246)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 246)  (852 246)  LC_3 Logic Functioning bit
 (38 6)  (854 246)  (854 246)  LC_3 Logic Functioning bit
 (45 6)  (861 246)  (861 246)  LC_3 Logic Functioning bit
 (29 7)  (845 247)  (845 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (852 247)  (852 247)  LC_3 Logic Functioning bit
 (37 7)  (853 247)  (853 247)  LC_3 Logic Functioning bit
 (38 7)  (854 247)  (854 247)  LC_3 Logic Functioning bit
 (39 7)  (855 247)  (855 247)  LC_3 Logic Functioning bit
 (41 7)  (857 247)  (857 247)  LC_3 Logic Functioning bit
 (43 7)  (859 247)  (859 247)  LC_3 Logic Functioning bit
 (48 7)  (864 247)  (864 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 12)  (831 252)  (831 252)  routing T_16_15.sp4_h_r_41 <X> T_16_15.lc_trk_g3_1
 (16 12)  (832 252)  (832 252)  routing T_16_15.sp4_h_r_41 <X> T_16_15.lc_trk_g3_1
 (17 12)  (833 252)  (833 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (834 252)  (834 252)  routing T_16_15.sp4_h_r_41 <X> T_16_15.lc_trk_g3_1
 (27 12)  (843 252)  (843 252)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 252)  (845 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 252)  (848 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 252)  (849 252)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 252)  (850 252)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 252)  (852 252)  LC_6 Logic Functioning bit
 (38 12)  (854 252)  (854 252)  LC_6 Logic Functioning bit
 (45 12)  (861 252)  (861 252)  LC_6 Logic Functioning bit
 (18 13)  (834 253)  (834 253)  routing T_16_15.sp4_h_r_41 <X> T_16_15.lc_trk_g3_1
 (22 13)  (838 253)  (838 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (843 253)  (843 253)  routing T_16_15.lc_trk_g1_1 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 253)  (845 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 253)  (846 253)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 253)  (847 253)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 253)  (852 253)  LC_6 Logic Functioning bit
 (37 13)  (853 253)  (853 253)  LC_6 Logic Functioning bit
 (38 13)  (854 253)  (854 253)  LC_6 Logic Functioning bit
 (39 13)  (855 253)  (855 253)  LC_6 Logic Functioning bit
 (41 13)  (857 253)  (857 253)  LC_6 Logic Functioning bit
 (43 13)  (859 253)  (859 253)  LC_6 Logic Functioning bit
 (51 13)  (867 253)  (867 253)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (816 254)  (816 254)  routing T_16_15.glb_netwk_4 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 254)  (817 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_15

 (21 0)  (895 240)  (895 240)  routing T_17_15.wire_logic_cluster/lc_3/out <X> T_17_15.lc_trk_g0_3
 (22 0)  (896 240)  (896 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (899 240)  (899 240)  routing T_17_15.wire_logic_cluster/lc_2/out <X> T_17_15.lc_trk_g0_2
 (22 1)  (896 241)  (896 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (874 242)  (874 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (1 2)  (875 242)  (875 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (886 242)  (886 242)  routing T_17_15.sp4_v_b_2 <X> T_17_15.sp4_h_l_39
 (21 4)  (895 244)  (895 244)  routing T_17_15.sp12_h_r_3 <X> T_17_15.lc_trk_g1_3
 (22 4)  (896 244)  (896 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (898 244)  (898 244)  routing T_17_15.sp12_h_r_3 <X> T_17_15.lc_trk_g1_3
 (28 4)  (902 244)  (902 244)  routing T_17_15.lc_trk_g2_3 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 244)  (903 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 244)  (906 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (910 244)  (910 244)  LC_2 Logic Functioning bit
 (38 4)  (912 244)  (912 244)  LC_2 Logic Functioning bit
 (45 4)  (919 244)  (919 244)  LC_2 Logic Functioning bit
 (8 5)  (882 245)  (882 245)  routing T_17_15.sp4_h_r_4 <X> T_17_15.sp4_v_b_4
 (21 5)  (895 245)  (895 245)  routing T_17_15.sp12_h_r_3 <X> T_17_15.lc_trk_g1_3
 (30 5)  (904 245)  (904 245)  routing T_17_15.lc_trk_g2_3 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 245)  (905 245)  routing T_17_15.lc_trk_g0_3 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 245)  (910 245)  LC_2 Logic Functioning bit
 (38 5)  (912 245)  (912 245)  LC_2 Logic Functioning bit
 (8 6)  (882 246)  (882 246)  routing T_17_15.sp4_v_t_41 <X> T_17_15.sp4_h_l_41
 (9 6)  (883 246)  (883 246)  routing T_17_15.sp4_v_t_41 <X> T_17_15.sp4_h_l_41
 (27 6)  (901 246)  (901 246)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 246)  (903 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 246)  (905 246)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 246)  (906 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 246)  (907 246)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (41 6)  (915 246)  (915 246)  LC_3 Logic Functioning bit
 (43 6)  (917 246)  (917 246)  LC_3 Logic Functioning bit
 (45 6)  (919 246)  (919 246)  LC_3 Logic Functioning bit
 (26 7)  (900 247)  (900 247)  routing T_17_15.lc_trk_g2_3 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 247)  (902 247)  routing T_17_15.lc_trk_g2_3 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 247)  (903 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 247)  (904 247)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 247)  (905 247)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (37 7)  (911 247)  (911 247)  LC_3 Logic Functioning bit
 (39 7)  (913 247)  (913 247)  LC_3 Logic Functioning bit
 (21 8)  (895 248)  (895 248)  routing T_17_15.sp4_v_t_14 <X> T_17_15.lc_trk_g2_3
 (22 8)  (896 248)  (896 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (897 248)  (897 248)  routing T_17_15.sp4_v_t_14 <X> T_17_15.lc_trk_g2_3
 (8 9)  (882 249)  (882 249)  routing T_17_15.sp4_v_t_41 <X> T_17_15.sp4_v_b_7
 (10 9)  (884 249)  (884 249)  routing T_17_15.sp4_v_t_41 <X> T_17_15.sp4_v_b_7
 (32 10)  (906 250)  (906 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 250)  (910 250)  LC_5 Logic Functioning bit
 (38 10)  (912 250)  (912 250)  LC_5 Logic Functioning bit
 (45 10)  (919 250)  (919 250)  LC_5 Logic Functioning bit
 (48 10)  (922 250)  (922 250)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (8 11)  (882 251)  (882 251)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_v_t_42
 (9 11)  (883 251)  (883 251)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_v_t_42
 (10 11)  (884 251)  (884 251)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_v_t_42
 (22 11)  (896 251)  (896 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (897 251)  (897 251)  routing T_17_15.sp4_v_b_46 <X> T_17_15.lc_trk_g2_6
 (24 11)  (898 251)  (898 251)  routing T_17_15.sp4_v_b_46 <X> T_17_15.lc_trk_g2_6
 (26 11)  (900 251)  (900 251)  routing T_17_15.lc_trk_g2_3 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 251)  (902 251)  routing T_17_15.lc_trk_g2_3 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 251)  (903 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 251)  (905 251)  routing T_17_15.lc_trk_g0_2 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (911 251)  (911 251)  LC_5 Logic Functioning bit
 (39 11)  (913 251)  (913 251)  LC_5 Logic Functioning bit


LogicTile_18_15

 (0 2)  (928 242)  (928 242)  routing T_18_15.glb_netwk_7 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 2)  (929 242)  (929 242)  routing T_18_15.glb_netwk_7 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (928 243)  (928 243)  routing T_18_15.glb_netwk_7 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 4)  (929 244)  (929 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (19 4)  (947 244)  (947 244)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (0 5)  (928 245)  (928 245)  routing T_18_15.glb_netwk_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (8 6)  (936 246)  (936 246)  routing T_18_15.sp4_v_t_47 <X> T_18_15.sp4_h_l_41
 (9 6)  (937 246)  (937 246)  routing T_18_15.sp4_v_t_47 <X> T_18_15.sp4_h_l_41
 (10 6)  (938 246)  (938 246)  routing T_18_15.sp4_v_t_47 <X> T_18_15.sp4_h_l_41
 (14 11)  (942 251)  (942 251)  routing T_18_15.sp12_v_b_20 <X> T_18_15.lc_trk_g2_4
 (16 11)  (944 251)  (944 251)  routing T_18_15.sp12_v_b_20 <X> T_18_15.lc_trk_g2_4
 (17 11)  (945 251)  (945 251)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (22 12)  (950 252)  (950 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (951 252)  (951 252)  routing T_18_15.sp12_v_b_11 <X> T_18_15.lc_trk_g3_3
 (9 13)  (937 253)  (937 253)  routing T_18_15.sp4_v_t_39 <X> T_18_15.sp4_v_b_10
 (10 13)  (938 253)  (938 253)  routing T_18_15.sp4_v_t_39 <X> T_18_15.sp4_v_b_10
 (16 13)  (944 253)  (944 253)  routing T_18_15.sp12_v_b_8 <X> T_18_15.lc_trk_g3_0
 (17 13)  (945 253)  (945 253)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (19 13)  (947 253)  (947 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (0 14)  (928 254)  (928 254)  routing T_18_15.glb_netwk_4 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 254)  (929 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (28 14)  (956 254)  (956 254)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 254)  (957 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 254)  (958 254)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 254)  (960 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 254)  (961 254)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 254)  (962 254)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 254)  (964 254)  LC_7 Logic Functioning bit
 (38 14)  (966 254)  (966 254)  LC_7 Logic Functioning bit
 (45 14)  (973 254)  (973 254)  LC_7 Logic Functioning bit
 (47 14)  (975 254)  (975 254)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (27 15)  (955 255)  (955 255)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 255)  (956 255)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 255)  (957 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 255)  (959 255)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 255)  (964 255)  LC_7 Logic Functioning bit
 (37 15)  (965 255)  (965 255)  LC_7 Logic Functioning bit
 (38 15)  (966 255)  (966 255)  LC_7 Logic Functioning bit
 (39 15)  (967 255)  (967 255)  LC_7 Logic Functioning bit
 (40 15)  (968 255)  (968 255)  LC_7 Logic Functioning bit
 (42 15)  (970 255)  (970 255)  LC_7 Logic Functioning bit


LogicTile_19_15

 (4 4)  (986 244)  (986 244)  routing T_19_15.sp4_v_t_38 <X> T_19_15.sp4_v_b_3
 (8 10)  (990 250)  (990 250)  routing T_19_15.sp4_h_r_11 <X> T_19_15.sp4_h_l_42
 (10 10)  (992 250)  (992 250)  routing T_19_15.sp4_h_r_11 <X> T_19_15.sp4_h_l_42


LogicTile_21_15

 (9 6)  (1099 246)  (1099 246)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_h_l_41
 (10 6)  (1100 246)  (1100 246)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_h_l_41


LogicTile_22_15

 (3 7)  (1147 247)  (1147 247)  routing T_22_15.sp12_h_l_23 <X> T_22_15.sp12_v_t_23
 (19 13)  (1163 253)  (1163 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_23_15

 (11 15)  (1209 255)  (1209 255)  routing T_23_15.sp4_h_r_3 <X> T_23_15.sp4_h_l_46
 (13 15)  (1211 255)  (1211 255)  routing T_23_15.sp4_h_r_3 <X> T_23_15.sp4_h_l_46


LogicTile_24_15

 (19 15)  (1271 255)  (1271 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_26_15

 (3 2)  (1351 242)  (1351 242)  routing T_26_15.sp12_v_t_23 <X> T_26_15.sp12_h_l_23


LogicTile_28_15

 (3 2)  (1459 242)  (1459 242)  routing T_28_15.sp12_h_r_0 <X> T_28_15.sp12_h_l_23
 (3 3)  (1459 243)  (1459 243)  routing T_28_15.sp12_h_r_0 <X> T_28_15.sp12_h_l_23


LogicTile_30_15

 (3 2)  (1567 242)  (1567 242)  routing T_30_15.sp12_v_t_23 <X> T_30_15.sp12_h_l_23


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 242)  (1743 242)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 248)  (1742 248)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 249)  (1729 249)  IO control bit: IORIGHT_IE_0

 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



LogicTile_11_14

 (21 0)  (567 224)  (567 224)  routing T_11_14.wire_logic_cluster/lc_3/out <X> T_11_14.lc_trk_g0_3
 (22 0)  (568 224)  (568 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (574 224)  (574 224)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 224)  (575 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 224)  (576 224)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 224)  (578 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (582 224)  (582 224)  LC_0 Logic Functioning bit
 (37 0)  (583 224)  (583 224)  LC_0 Logic Functioning bit
 (39 0)  (585 224)  (585 224)  LC_0 Logic Functioning bit
 (40 0)  (586 224)  (586 224)  LC_0 Logic Functioning bit
 (41 0)  (587 224)  (587 224)  LC_0 Logic Functioning bit
 (42 0)  (588 224)  (588 224)  LC_0 Logic Functioning bit
 (43 0)  (589 224)  (589 224)  LC_0 Logic Functioning bit
 (47 0)  (593 224)  (593 224)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (568 225)  (568 225)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (570 225)  (570 225)  routing T_11_14.bot_op_2 <X> T_11_14.lc_trk_g0_2
 (26 1)  (572 225)  (572 225)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 225)  (573 225)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 225)  (575 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 225)  (576 225)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 225)  (577 225)  routing T_11_14.lc_trk_g0_3 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 225)  (578 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (581 225)  (581 225)  routing T_11_14.lc_trk_g0_2 <X> T_11_14.input_2_0
 (36 1)  (582 225)  (582 225)  LC_0 Logic Functioning bit
 (37 1)  (583 225)  (583 225)  LC_0 Logic Functioning bit
 (38 1)  (584 225)  (584 225)  LC_0 Logic Functioning bit
 (39 1)  (585 225)  (585 225)  LC_0 Logic Functioning bit
 (40 1)  (586 225)  (586 225)  LC_0 Logic Functioning bit
 (41 1)  (587 225)  (587 225)  LC_0 Logic Functioning bit
 (42 1)  (588 225)  (588 225)  LC_0 Logic Functioning bit
 (43 1)  (589 225)  (589 225)  LC_0 Logic Functioning bit
 (47 1)  (593 225)  (593 225)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (546 226)  (546 226)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (1 2)  (547 226)  (547 226)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (2 2)  (548 226)  (548 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 226)  (560 226)  routing T_11_14.sp4_h_l_1 <X> T_11_14.lc_trk_g0_4
 (15 2)  (561 226)  (561 226)  routing T_11_14.bot_op_5 <X> T_11_14.lc_trk_g0_5
 (17 2)  (563 226)  (563 226)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (568 226)  (568 226)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (572 226)  (572 226)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 226)  (574 226)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 226)  (575 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 226)  (576 226)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 226)  (577 226)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 226)  (578 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 226)  (579 226)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 226)  (580 226)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 226)  (581 226)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.input_2_1
 (36 2)  (582 226)  (582 226)  LC_1 Logic Functioning bit
 (37 2)  (583 226)  (583 226)  LC_1 Logic Functioning bit
 (38 2)  (584 226)  (584 226)  LC_1 Logic Functioning bit
 (39 2)  (585 226)  (585 226)  LC_1 Logic Functioning bit
 (41 2)  (587 226)  (587 226)  LC_1 Logic Functioning bit
 (42 2)  (588 226)  (588 226)  LC_1 Logic Functioning bit
 (43 2)  (589 226)  (589 226)  LC_1 Logic Functioning bit
 (46 2)  (592 226)  (592 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (15 3)  (561 227)  (561 227)  routing T_11_14.sp4_h_l_1 <X> T_11_14.lc_trk_g0_4
 (16 3)  (562 227)  (562 227)  routing T_11_14.sp4_h_l_1 <X> T_11_14.lc_trk_g0_4
 (17 3)  (563 227)  (563 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (568 227)  (568 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (569 227)  (569 227)  routing T_11_14.sp4_h_r_6 <X> T_11_14.lc_trk_g0_6
 (24 3)  (570 227)  (570 227)  routing T_11_14.sp4_h_r_6 <X> T_11_14.lc_trk_g0_6
 (25 3)  (571 227)  (571 227)  routing T_11_14.sp4_h_r_6 <X> T_11_14.lc_trk_g0_6
 (26 3)  (572 227)  (572 227)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 227)  (573 227)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 227)  (574 227)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 227)  (575 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 227)  (577 227)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 227)  (578 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (579 227)  (579 227)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.input_2_1
 (36 3)  (582 227)  (582 227)  LC_1 Logic Functioning bit
 (37 3)  (583 227)  (583 227)  LC_1 Logic Functioning bit
 (38 3)  (584 227)  (584 227)  LC_1 Logic Functioning bit
 (39 3)  (585 227)  (585 227)  LC_1 Logic Functioning bit
 (40 3)  (586 227)  (586 227)  LC_1 Logic Functioning bit
 (41 3)  (587 227)  (587 227)  LC_1 Logic Functioning bit
 (42 3)  (588 227)  (588 227)  LC_1 Logic Functioning bit
 (43 3)  (589 227)  (589 227)  LC_1 Logic Functioning bit
 (48 3)  (594 227)  (594 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (599 227)  (599 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (546 228)  (546 228)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_7/cen
 (1 4)  (547 228)  (547 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (567 228)  (567 228)  routing T_11_14.bnr_op_3 <X> T_11_14.lc_trk_g1_3
 (22 4)  (568 228)  (568 228)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (572 228)  (572 228)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 228)  (574 228)  routing T_11_14.lc_trk_g2_1 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 228)  (575 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 228)  (578 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 228)  (579 228)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (40 4)  (586 228)  (586 228)  LC_2 Logic Functioning bit
 (46 4)  (592 228)  (592 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (596 228)  (596 228)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (546 229)  (546 229)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_7/cen
 (1 5)  (547 229)  (547 229)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_7/cen
 (21 5)  (567 229)  (567 229)  routing T_11_14.bnr_op_3 <X> T_11_14.lc_trk_g1_3
 (26 5)  (572 229)  (572 229)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 229)  (575 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 229)  (577 229)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (47 5)  (593 229)  (593 229)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (29 6)  (575 230)  (575 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 230)  (576 230)  routing T_11_14.lc_trk_g0_4 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 230)  (578 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 230)  (579 230)  routing T_11_14.lc_trk_g2_2 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (37 6)  (583 230)  (583 230)  LC_3 Logic Functioning bit
 (50 6)  (596 230)  (596 230)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (561 231)  (561 231)  routing T_11_14.sp4_v_t_9 <X> T_11_14.lc_trk_g1_4
 (16 7)  (562 231)  (562 231)  routing T_11_14.sp4_v_t_9 <X> T_11_14.lc_trk_g1_4
 (17 7)  (563 231)  (563 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (31 7)  (577 231)  (577 231)  routing T_11_14.lc_trk_g2_2 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (37 7)  (583 231)  (583 231)  LC_3 Logic Functioning bit
 (47 7)  (593 231)  (593 231)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (15 8)  (561 232)  (561 232)  routing T_11_14.rgt_op_1 <X> T_11_14.lc_trk_g2_1
 (17 8)  (563 232)  (563 232)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (564 232)  (564 232)  routing T_11_14.rgt_op_1 <X> T_11_14.lc_trk_g2_1
 (21 8)  (567 232)  (567 232)  routing T_11_14.rgt_op_3 <X> T_11_14.lc_trk_g2_3
 (22 8)  (568 232)  (568 232)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (570 232)  (570 232)  routing T_11_14.rgt_op_3 <X> T_11_14.lc_trk_g2_3
 (26 8)  (572 232)  (572 232)  routing T_11_14.lc_trk_g0_4 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 232)  (575 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 232)  (576 232)  routing T_11_14.lc_trk_g0_5 <X> T_11_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 232)  (578 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 232)  (579 232)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 232)  (580 232)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (22 9)  (568 233)  (568 233)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (570 233)  (570 233)  routing T_11_14.tnr_op_2 <X> T_11_14.lc_trk_g2_2
 (29 9)  (575 233)  (575 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 233)  (577 233)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 233)  (578 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (579 233)  (579 233)  routing T_11_14.lc_trk_g2_2 <X> T_11_14.input_2_4
 (35 9)  (581 233)  (581 233)  routing T_11_14.lc_trk_g2_2 <X> T_11_14.input_2_4
 (36 9)  (582 233)  (582 233)  LC_4 Logic Functioning bit
 (51 9)  (597 233)  (597 233)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (560 234)  (560 234)  routing T_11_14.rgt_op_4 <X> T_11_14.lc_trk_g2_4
 (15 10)  (561 234)  (561 234)  routing T_11_14.rgt_op_5 <X> T_11_14.lc_trk_g2_5
 (17 10)  (563 234)  (563 234)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (564 234)  (564 234)  routing T_11_14.rgt_op_5 <X> T_11_14.lc_trk_g2_5
 (22 10)  (568 234)  (568 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (572 234)  (572 234)  routing T_11_14.lc_trk_g0_7 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (36 10)  (582 234)  (582 234)  LC_5 Logic Functioning bit
 (37 10)  (583 234)  (583 234)  LC_5 Logic Functioning bit
 (38 10)  (584 234)  (584 234)  LC_5 Logic Functioning bit
 (41 10)  (587 234)  (587 234)  LC_5 Logic Functioning bit
 (42 10)  (588 234)  (588 234)  LC_5 Logic Functioning bit
 (43 10)  (589 234)  (589 234)  LC_5 Logic Functioning bit
 (50 10)  (596 234)  (596 234)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (597 234)  (597 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (561 235)  (561 235)  routing T_11_14.rgt_op_4 <X> T_11_14.lc_trk_g2_4
 (17 11)  (563 235)  (563 235)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (567 235)  (567 235)  routing T_11_14.sp4_r_v_b_39 <X> T_11_14.lc_trk_g2_7
 (26 11)  (572 235)  (572 235)  routing T_11_14.lc_trk_g0_7 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 235)  (575 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (582 235)  (582 235)  LC_5 Logic Functioning bit
 (37 11)  (583 235)  (583 235)  LC_5 Logic Functioning bit
 (39 11)  (585 235)  (585 235)  LC_5 Logic Functioning bit
 (40 11)  (586 235)  (586 235)  LC_5 Logic Functioning bit
 (42 11)  (588 235)  (588 235)  LC_5 Logic Functioning bit
 (43 11)  (589 235)  (589 235)  LC_5 Logic Functioning bit
 (47 11)  (593 235)  (593 235)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (51 11)  (597 235)  (597 235)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (1 12)  (547 236)  (547 236)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (5 12)  (551 236)  (551 236)  routing T_11_14.sp4_v_b_9 <X> T_11_14.sp4_h_r_9
 (11 12)  (557 236)  (557 236)  routing T_11_14.sp4_v_t_38 <X> T_11_14.sp4_v_b_11
 (13 12)  (559 236)  (559 236)  routing T_11_14.sp4_v_t_38 <X> T_11_14.sp4_v_b_11
 (22 12)  (568 236)  (568 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (569 236)  (569 236)  routing T_11_14.sp4_v_t_30 <X> T_11_14.lc_trk_g3_3
 (24 12)  (570 236)  (570 236)  routing T_11_14.sp4_v_t_30 <X> T_11_14.lc_trk_g3_3
 (25 12)  (571 236)  (571 236)  routing T_11_14.wire_logic_cluster/lc_2/out <X> T_11_14.lc_trk_g3_2
 (26 12)  (572 236)  (572 236)  routing T_11_14.lc_trk_g0_4 <X> T_11_14.wire_logic_cluster/lc_6/in_0
 (32 12)  (578 236)  (578 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 236)  (579 236)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 236)  (580 236)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 236)  (582 236)  LC_6 Logic Functioning bit
 (47 12)  (593 236)  (593 236)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (1 13)  (547 237)  (547 237)  routing T_11_14.glb_netwk_4 <X> T_11_14.glb2local_3
 (6 13)  (552 237)  (552 237)  routing T_11_14.sp4_v_b_9 <X> T_11_14.sp4_h_r_9
 (22 13)  (568 237)  (568 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (575 237)  (575 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 237)  (577 237)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 237)  (578 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (579 237)  (579 237)  routing T_11_14.lc_trk_g2_2 <X> T_11_14.input_2_6
 (35 13)  (581 237)  (581 237)  routing T_11_14.lc_trk_g2_2 <X> T_11_14.input_2_6
 (37 13)  (583 237)  (583 237)  LC_6 Logic Functioning bit
 (0 14)  (546 238)  (546 238)  routing T_11_14.glb_netwk_4 <X> T_11_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 238)  (547 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (567 238)  (567 238)  routing T_11_14.rgt_op_7 <X> T_11_14.lc_trk_g3_7
 (22 14)  (568 238)  (568 238)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (570 238)  (570 238)  routing T_11_14.rgt_op_7 <X> T_11_14.lc_trk_g3_7
 (25 14)  (571 238)  (571 238)  routing T_11_14.rgt_op_6 <X> T_11_14.lc_trk_g3_6
 (29 14)  (575 238)  (575 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 238)  (576 238)  routing T_11_14.lc_trk_g0_4 <X> T_11_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 238)  (578 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (581 238)  (581 238)  routing T_11_14.lc_trk_g1_4 <X> T_11_14.input_2_7
 (45 14)  (591 238)  (591 238)  LC_7 Logic Functioning bit
 (46 14)  (592 238)  (592 238)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (22 15)  (568 239)  (568 239)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (570 239)  (570 239)  routing T_11_14.rgt_op_6 <X> T_11_14.lc_trk_g3_6
 (26 15)  (572 239)  (572 239)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 239)  (573 239)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 239)  (574 239)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 239)  (575 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 239)  (577 239)  routing T_11_14.lc_trk_g0_2 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 239)  (578 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (580 239)  (580 239)  routing T_11_14.lc_trk_g1_4 <X> T_11_14.input_2_7
 (37 15)  (583 239)  (583 239)  LC_7 Logic Functioning bit


LogicTile_12_14

 (15 0)  (615 224)  (615 224)  routing T_12_14.sp4_h_r_1 <X> T_12_14.lc_trk_g0_1
 (16 0)  (616 224)  (616 224)  routing T_12_14.sp4_h_r_1 <X> T_12_14.lc_trk_g0_1
 (17 0)  (617 224)  (617 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (28 0)  (628 224)  (628 224)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 224)  (630 224)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 224)  (631 224)  routing T_12_14.lc_trk_g0_7 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (637 224)  (637 224)  LC_0 Logic Functioning bit
 (39 0)  (639 224)  (639 224)  LC_0 Logic Functioning bit
 (44 0)  (644 224)  (644 224)  LC_0 Logic Functioning bit
 (18 1)  (618 225)  (618 225)  routing T_12_14.sp4_h_r_1 <X> T_12_14.lc_trk_g0_1
 (30 1)  (630 225)  (630 225)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 225)  (631 225)  routing T_12_14.lc_trk_g0_7 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (37 1)  (637 225)  (637 225)  LC_0 Logic Functioning bit
 (39 1)  (639 225)  (639 225)  LC_0 Logic Functioning bit
 (50 1)  (650 225)  (650 225)  Carry_In_Mux bit 

 (0 2)  (600 226)  (600 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (1 2)  (601 226)  (601 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (621 226)  (621 226)  routing T_12_14.lft_op_7 <X> T_12_14.lc_trk_g0_7
 (22 2)  (622 226)  (622 226)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (624 226)  (624 226)  routing T_12_14.lft_op_7 <X> T_12_14.lc_trk_g0_7
 (27 2)  (627 226)  (627 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 226)  (628 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (637 226)  (637 226)  LC_1 Logic Functioning bit
 (39 2)  (639 226)  (639 226)  LC_1 Logic Functioning bit
 (44 2)  (644 226)  (644 226)  LC_1 Logic Functioning bit
 (45 2)  (645 226)  (645 226)  LC_1 Logic Functioning bit
 (48 2)  (648 226)  (648 226)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (53 2)  (653 226)  (653 226)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (29 3)  (629 227)  (629 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (41 3)  (641 227)  (641 227)  LC_1 Logic Functioning bit
 (43 3)  (643 227)  (643 227)  LC_1 Logic Functioning bit
 (47 3)  (647 227)  (647 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (648 227)  (648 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (601 228)  (601 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (622 228)  (622 228)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (623 228)  (623 228)  routing T_12_14.sp12_h_r_11 <X> T_12_14.lc_trk_g1_3
 (27 4)  (627 228)  (627 228)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 228)  (628 228)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 228)  (629 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 228)  (636 228)  LC_2 Logic Functioning bit
 (37 4)  (637 228)  (637 228)  LC_2 Logic Functioning bit
 (38 4)  (638 228)  (638 228)  LC_2 Logic Functioning bit
 (39 4)  (639 228)  (639 228)  LC_2 Logic Functioning bit
 (44 4)  (644 228)  (644 228)  LC_2 Logic Functioning bit
 (0 5)  (600 229)  (600 229)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (1 5)  (601 229)  (601 229)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (30 5)  (630 229)  (630 229)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (40 5)  (640 229)  (640 229)  LC_2 Logic Functioning bit
 (41 5)  (641 229)  (641 229)  LC_2 Logic Functioning bit
 (42 5)  (642 229)  (642 229)  LC_2 Logic Functioning bit
 (43 5)  (643 229)  (643 229)  LC_2 Logic Functioning bit
 (17 6)  (617 230)  (617 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 230)  (618 230)  routing T_12_14.wire_logic_cluster/lc_5/out <X> T_12_14.lc_trk_g1_5
 (25 6)  (625 230)  (625 230)  routing T_12_14.wire_logic_cluster/lc_6/out <X> T_12_14.lc_trk_g1_6
 (27 6)  (627 230)  (627 230)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 230)  (628 230)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 230)  (629 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (637 230)  (637 230)  LC_3 Logic Functioning bit
 (39 6)  (639 230)  (639 230)  LC_3 Logic Functioning bit
 (44 6)  (644 230)  (644 230)  LC_3 Logic Functioning bit
 (45 6)  (645 230)  (645 230)  LC_3 Logic Functioning bit
 (22 7)  (622 231)  (622 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (629 231)  (629 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 231)  (630 231)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (41 7)  (641 231)  (641 231)  LC_3 Logic Functioning bit
 (43 7)  (643 231)  (643 231)  LC_3 Logic Functioning bit
 (48 7)  (648 231)  (648 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (651 231)  (651 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (52 7)  (652 231)  (652 231)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (5 8)  (605 232)  (605 232)  routing T_12_14.sp4_h_l_38 <X> T_12_14.sp4_h_r_6
 (26 8)  (626 232)  (626 232)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 232)  (627 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 232)  (628 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 232)  (629 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 232)  (630 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 232)  (632 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (637 232)  (637 232)  LC_4 Logic Functioning bit
 (39 8)  (639 232)  (639 232)  LC_4 Logic Functioning bit
 (44 8)  (644 232)  (644 232)  LC_4 Logic Functioning bit
 (45 8)  (645 232)  (645 232)  LC_4 Logic Functioning bit
 (4 9)  (604 233)  (604 233)  routing T_12_14.sp4_h_l_38 <X> T_12_14.sp4_h_r_6
 (26 9)  (626 233)  (626 233)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 233)  (628 233)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 233)  (629 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (41 9)  (641 233)  (641 233)  LC_4 Logic Functioning bit
 (43 9)  (643 233)  (643 233)  LC_4 Logic Functioning bit
 (48 9)  (648 233)  (648 233)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (6 10)  (606 234)  (606 234)  routing T_12_14.sp4_h_l_36 <X> T_12_14.sp4_v_t_43
 (21 10)  (621 234)  (621 234)  routing T_12_14.rgt_op_7 <X> T_12_14.lc_trk_g2_7
 (22 10)  (622 234)  (622 234)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (624 234)  (624 234)  routing T_12_14.rgt_op_7 <X> T_12_14.lc_trk_g2_7
 (25 10)  (625 234)  (625 234)  routing T_12_14.rgt_op_6 <X> T_12_14.lc_trk_g2_6
 (27 10)  (627 234)  (627 234)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 234)  (629 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 234)  (630 234)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (637 234)  (637 234)  LC_5 Logic Functioning bit
 (39 10)  (639 234)  (639 234)  LC_5 Logic Functioning bit
 (44 10)  (644 234)  (644 234)  LC_5 Logic Functioning bit
 (45 10)  (645 234)  (645 234)  LC_5 Logic Functioning bit
 (22 11)  (622 235)  (622 235)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (624 235)  (624 235)  routing T_12_14.rgt_op_6 <X> T_12_14.lc_trk_g2_6
 (29 11)  (629 235)  (629 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (41 11)  (641 235)  (641 235)  LC_5 Logic Functioning bit
 (43 11)  (643 235)  (643 235)  LC_5 Logic Functioning bit
 (48 11)  (648 235)  (648 235)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (9 12)  (609 236)  (609 236)  routing T_12_14.sp4_h_l_42 <X> T_12_14.sp4_h_r_10
 (10 12)  (610 236)  (610 236)  routing T_12_14.sp4_h_l_42 <X> T_12_14.sp4_h_r_10
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 236)  (618 236)  routing T_12_14.wire_logic_cluster/lc_1/out <X> T_12_14.lc_trk_g3_1
 (21 12)  (621 236)  (621 236)  routing T_12_14.wire_logic_cluster/lc_3/out <X> T_12_14.lc_trk_g3_3
 (22 12)  (622 236)  (622 236)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (625 236)  (625 236)  routing T_12_14.rgt_op_2 <X> T_12_14.lc_trk_g3_2
 (26 12)  (626 236)  (626 236)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 236)  (627 236)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 236)  (629 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 236)  (630 236)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (637 236)  (637 236)  LC_6 Logic Functioning bit
 (39 12)  (639 236)  (639 236)  LC_6 Logic Functioning bit
 (44 12)  (644 236)  (644 236)  LC_6 Logic Functioning bit
 (45 12)  (645 236)  (645 236)  LC_6 Logic Functioning bit
 (52 12)  (652 236)  (652 236)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (622 237)  (622 237)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (624 237)  (624 237)  routing T_12_14.rgt_op_2 <X> T_12_14.lc_trk_g3_2
 (26 13)  (626 237)  (626 237)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 237)  (628 237)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 237)  (629 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 237)  (630 237)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (41 13)  (641 237)  (641 237)  LC_6 Logic Functioning bit
 (43 13)  (643 237)  (643 237)  LC_6 Logic Functioning bit
 (14 14)  (614 238)  (614 238)  routing T_12_14.wire_logic_cluster/lc_4/out <X> T_12_14.lc_trk_g3_4
 (26 14)  (626 238)  (626 238)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (628 238)  (628 238)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 238)  (629 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 238)  (630 238)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 238)  (632 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (637 238)  (637 238)  LC_7 Logic Functioning bit
 (39 14)  (639 238)  (639 238)  LC_7 Logic Functioning bit
 (45 14)  (645 238)  (645 238)  LC_7 Logic Functioning bit
 (46 14)  (646 238)  (646 238)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (17 15)  (617 239)  (617 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (622 239)  (622 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (623 239)  (623 239)  routing T_12_14.sp4_h_r_30 <X> T_12_14.lc_trk_g3_6
 (24 15)  (624 239)  (624 239)  routing T_12_14.sp4_h_r_30 <X> T_12_14.lc_trk_g3_6
 (25 15)  (625 239)  (625 239)  routing T_12_14.sp4_h_r_30 <X> T_12_14.lc_trk_g3_6
 (26 15)  (626 239)  (626 239)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 239)  (627 239)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 239)  (628 239)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 239)  (629 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 239)  (630 239)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (40 15)  (640 239)  (640 239)  LC_7 Logic Functioning bit
 (42 15)  (642 239)  (642 239)  LC_7 Logic Functioning bit
 (48 15)  (648 239)  (648 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_13_14

 (21 0)  (675 224)  (675 224)  routing T_13_14.sp4_h_r_19 <X> T_13_14.lc_trk_g0_3
 (22 0)  (676 224)  (676 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (677 224)  (677 224)  routing T_13_14.sp4_h_r_19 <X> T_13_14.lc_trk_g0_3
 (24 0)  (678 224)  (678 224)  routing T_13_14.sp4_h_r_19 <X> T_13_14.lc_trk_g0_3
 (16 1)  (670 225)  (670 225)  routing T_13_14.sp12_h_r_8 <X> T_13_14.lc_trk_g0_0
 (17 1)  (671 225)  (671 225)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (21 1)  (675 225)  (675 225)  routing T_13_14.sp4_h_r_19 <X> T_13_14.lc_trk_g0_3
 (22 1)  (676 225)  (676 225)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (678 225)  (678 225)  routing T_13_14.top_op_2 <X> T_13_14.lc_trk_g0_2
 (25 1)  (679 225)  (679 225)  routing T_13_14.top_op_2 <X> T_13_14.lc_trk_g0_2
 (0 2)  (654 226)  (654 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (655 226)  (655 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (669 226)  (669 226)  routing T_13_14.sp4_v_b_21 <X> T_13_14.lc_trk_g0_5
 (16 2)  (670 226)  (670 226)  routing T_13_14.sp4_v_b_21 <X> T_13_14.lc_trk_g0_5
 (17 2)  (671 226)  (671 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (28 2)  (682 226)  (682 226)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 226)  (687 226)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 226)  (688 226)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 226)  (690 226)  LC_1 Logic Functioning bit
 (38 2)  (692 226)  (692 226)  LC_1 Logic Functioning bit
 (41 2)  (695 226)  (695 226)  LC_1 Logic Functioning bit
 (43 2)  (697 226)  (697 226)  LC_1 Logic Functioning bit
 (26 3)  (680 227)  (680 227)  routing T_13_14.lc_trk_g0_3 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 227)  (683 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 227)  (684 227)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (37 3)  (691 227)  (691 227)  LC_1 Logic Functioning bit
 (39 3)  (693 227)  (693 227)  LC_1 Logic Functioning bit
 (1 4)  (655 228)  (655 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (675 228)  (675 228)  routing T_13_14.sp4_h_r_11 <X> T_13_14.lc_trk_g1_3
 (22 4)  (676 228)  (676 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (677 228)  (677 228)  routing T_13_14.sp4_h_r_11 <X> T_13_14.lc_trk_g1_3
 (24 4)  (678 228)  (678 228)  routing T_13_14.sp4_h_r_11 <X> T_13_14.lc_trk_g1_3
 (25 4)  (679 228)  (679 228)  routing T_13_14.lft_op_2 <X> T_13_14.lc_trk_g1_2
 (27 4)  (681 228)  (681 228)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 228)  (685 228)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 228)  (687 228)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 228)  (688 228)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 228)  (690 228)  LC_2 Logic Functioning bit
 (41 4)  (695 228)  (695 228)  LC_2 Logic Functioning bit
 (43 4)  (697 228)  (697 228)  LC_2 Logic Functioning bit
 (45 4)  (699 228)  (699 228)  LC_2 Logic Functioning bit
 (48 4)  (702 228)  (702 228)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (704 228)  (704 228)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (654 229)  (654 229)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (1 5)  (655 229)  (655 229)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (22 5)  (676 229)  (676 229)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 229)  (678 229)  routing T_13_14.lft_op_2 <X> T_13_14.lc_trk_g1_2
 (26 5)  (680 229)  (680 229)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 229)  (681 229)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 229)  (682 229)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 229)  (684 229)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 229)  (685 229)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 229)  (691 229)  LC_2 Logic Functioning bit
 (41 5)  (695 229)  (695 229)  LC_2 Logic Functioning bit
 (43 5)  (697 229)  (697 229)  LC_2 Logic Functioning bit
 (47 5)  (701 229)  (701 229)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (702 229)  (702 229)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (671 230)  (671 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 230)  (672 230)  routing T_13_14.wire_logic_cluster/lc_5/out <X> T_13_14.lc_trk_g1_5
 (21 6)  (675 230)  (675 230)  routing T_13_14.wire_logic_cluster/lc_7/out <X> T_13_14.lc_trk_g1_7
 (22 6)  (676 230)  (676 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (683 230)  (683 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 230)  (685 230)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 230)  (688 230)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 230)  (690 230)  LC_3 Logic Functioning bit
 (37 6)  (691 230)  (691 230)  LC_3 Logic Functioning bit
 (38 6)  (692 230)  (692 230)  LC_3 Logic Functioning bit
 (39 6)  (693 230)  (693 230)  LC_3 Logic Functioning bit
 (41 6)  (695 230)  (695 230)  LC_3 Logic Functioning bit
 (43 6)  (697 230)  (697 230)  LC_3 Logic Functioning bit
 (48 6)  (702 230)  (702 230)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (30 7)  (684 231)  (684 231)  routing T_13_14.lc_trk_g0_2 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 231)  (685 231)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 231)  (690 231)  LC_3 Logic Functioning bit
 (37 7)  (691 231)  (691 231)  LC_3 Logic Functioning bit
 (38 7)  (692 231)  (692 231)  LC_3 Logic Functioning bit
 (39 7)  (693 231)  (693 231)  LC_3 Logic Functioning bit
 (41 7)  (695 231)  (695 231)  LC_3 Logic Functioning bit
 (43 7)  (697 231)  (697 231)  LC_3 Logic Functioning bit
 (14 8)  (668 232)  (668 232)  routing T_13_14.sp4_v_t_21 <X> T_13_14.lc_trk_g2_0
 (26 8)  (680 232)  (680 232)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 232)  (681 232)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 232)  (682 232)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 232)  (683 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 232)  (686 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 232)  (687 232)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 232)  (688 232)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 232)  (691 232)  LC_4 Logic Functioning bit
 (41 8)  (695 232)  (695 232)  LC_4 Logic Functioning bit
 (43 8)  (697 232)  (697 232)  LC_4 Logic Functioning bit
 (50 8)  (704 232)  (704 232)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (668 233)  (668 233)  routing T_13_14.sp4_v_t_21 <X> T_13_14.lc_trk_g2_0
 (16 9)  (670 233)  (670 233)  routing T_13_14.sp4_v_t_21 <X> T_13_14.lc_trk_g2_0
 (17 9)  (671 233)  (671 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (676 233)  (676 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 233)  (677 233)  routing T_13_14.sp4_v_b_42 <X> T_13_14.lc_trk_g2_2
 (24 9)  (678 233)  (678 233)  routing T_13_14.sp4_v_b_42 <X> T_13_14.lc_trk_g2_2
 (26 9)  (680 233)  (680 233)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 233)  (681 233)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 233)  (683 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 233)  (684 233)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (37 9)  (691 233)  (691 233)  LC_4 Logic Functioning bit
 (27 10)  (681 234)  (681 234)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 234)  (682 234)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 234)  (685 234)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 234)  (687 234)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 234)  (690 234)  LC_5 Logic Functioning bit
 (37 10)  (691 234)  (691 234)  LC_5 Logic Functioning bit
 (39 10)  (693 234)  (693 234)  LC_5 Logic Functioning bit
 (40 10)  (694 234)  (694 234)  LC_5 Logic Functioning bit
 (42 10)  (696 234)  (696 234)  LC_5 Logic Functioning bit
 (50 10)  (704 234)  (704 234)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (659 235)  (659 235)  routing T_13_14.sp4_h_l_43 <X> T_13_14.sp4_v_t_43
 (22 11)  (676 235)  (676 235)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (678 235)  (678 235)  routing T_13_14.tnl_op_6 <X> T_13_14.lc_trk_g2_6
 (25 11)  (679 235)  (679 235)  routing T_13_14.tnl_op_6 <X> T_13_14.lc_trk_g2_6
 (30 11)  (684 235)  (684 235)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 235)  (685 235)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 235)  (690 235)  LC_5 Logic Functioning bit
 (37 11)  (691 235)  (691 235)  LC_5 Logic Functioning bit
 (39 11)  (693 235)  (693 235)  LC_5 Logic Functioning bit
 (40 11)  (694 235)  (694 235)  LC_5 Logic Functioning bit
 (42 11)  (696 235)  (696 235)  LC_5 Logic Functioning bit
 (12 12)  (666 236)  (666 236)  routing T_13_14.sp4_h_l_45 <X> T_13_14.sp4_h_r_11
 (14 12)  (668 236)  (668 236)  routing T_13_14.sp4_v_t_21 <X> T_13_14.lc_trk_g3_0
 (15 12)  (669 236)  (669 236)  routing T_13_14.sp4_h_r_33 <X> T_13_14.lc_trk_g3_1
 (16 12)  (670 236)  (670 236)  routing T_13_14.sp4_h_r_33 <X> T_13_14.lc_trk_g3_1
 (17 12)  (671 236)  (671 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (672 236)  (672 236)  routing T_13_14.sp4_h_r_33 <X> T_13_14.lc_trk_g3_1
 (22 12)  (676 236)  (676 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (677 236)  (677 236)  routing T_13_14.sp4_v_t_30 <X> T_13_14.lc_trk_g3_3
 (24 12)  (678 236)  (678 236)  routing T_13_14.sp4_v_t_30 <X> T_13_14.lc_trk_g3_3
 (25 12)  (679 236)  (679 236)  routing T_13_14.wire_logic_cluster/lc_2/out <X> T_13_14.lc_trk_g3_2
 (27 12)  (681 236)  (681 236)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 236)  (682 236)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 236)  (683 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 236)  (685 236)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 236)  (687 236)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 236)  (688 236)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 236)  (690 236)  LC_6 Logic Functioning bit
 (37 12)  (691 236)  (691 236)  LC_6 Logic Functioning bit
 (38 12)  (692 236)  (692 236)  LC_6 Logic Functioning bit
 (39 12)  (693 236)  (693 236)  LC_6 Logic Functioning bit
 (42 12)  (696 236)  (696 236)  LC_6 Logic Functioning bit
 (43 12)  (697 236)  (697 236)  LC_6 Logic Functioning bit
 (50 12)  (704 236)  (704 236)  Cascade bit: LH_LC06_inmux02_5

 (13 13)  (667 237)  (667 237)  routing T_13_14.sp4_h_l_45 <X> T_13_14.sp4_h_r_11
 (14 13)  (668 237)  (668 237)  routing T_13_14.sp4_v_t_21 <X> T_13_14.lc_trk_g3_0
 (16 13)  (670 237)  (670 237)  routing T_13_14.sp4_v_t_21 <X> T_13_14.lc_trk_g3_0
 (17 13)  (671 237)  (671 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (676 237)  (676 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (682 237)  (682 237)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 237)  (683 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 237)  (684 237)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 237)  (690 237)  LC_6 Logic Functioning bit
 (37 13)  (691 237)  (691 237)  LC_6 Logic Functioning bit
 (39 13)  (693 237)  (693 237)  LC_6 Logic Functioning bit
 (42 13)  (696 237)  (696 237)  LC_6 Logic Functioning bit
 (43 13)  (697 237)  (697 237)  LC_6 Logic Functioning bit
 (46 13)  (700 237)  (700 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (668 238)  (668 238)  routing T_13_14.sp4_h_r_44 <X> T_13_14.lc_trk_g3_4
 (25 14)  (679 238)  (679 238)  routing T_13_14.wire_logic_cluster/lc_6/out <X> T_13_14.lc_trk_g3_6
 (26 14)  (680 238)  (680 238)  routing T_13_14.lc_trk_g0_5 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 238)  (683 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 238)  (685 238)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 238)  (686 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 238)  (688 238)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (38 14)  (692 238)  (692 238)  LC_7 Logic Functioning bit
 (41 14)  (695 238)  (695 238)  LC_7 Logic Functioning bit
 (42 14)  (696 238)  (696 238)  LC_7 Logic Functioning bit
 (45 14)  (699 238)  (699 238)  LC_7 Logic Functioning bit
 (46 14)  (700 238)  (700 238)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (704 238)  (704 238)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (668 239)  (668 239)  routing T_13_14.sp4_h_r_44 <X> T_13_14.lc_trk_g3_4
 (15 15)  (669 239)  (669 239)  routing T_13_14.sp4_h_r_44 <X> T_13_14.lc_trk_g3_4
 (16 15)  (670 239)  (670 239)  routing T_13_14.sp4_h_r_44 <X> T_13_14.lc_trk_g3_4
 (17 15)  (671 239)  (671 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (676 239)  (676 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (683 239)  (683 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (39 15)  (693 239)  (693 239)  LC_7 Logic Functioning bit
 (40 15)  (694 239)  (694 239)  LC_7 Logic Functioning bit
 (42 15)  (696 239)  (696 239)  LC_7 Logic Functioning bit
 (48 15)  (702 239)  (702 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (705 239)  (705 239)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_14

 (0 2)  (708 226)  (708 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (1 2)  (709 226)  (709 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (19 2)  (727 226)  (727 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (31 2)  (739 226)  (739 226)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 226)  (741 226)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 226)  (742 226)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 226)  (744 226)  LC_1 Logic Functioning bit
 (37 2)  (745 226)  (745 226)  LC_1 Logic Functioning bit
 (38 2)  (746 226)  (746 226)  LC_1 Logic Functioning bit
 (39 2)  (747 226)  (747 226)  LC_1 Logic Functioning bit
 (45 2)  (753 226)  (753 226)  LC_1 Logic Functioning bit
 (22 3)  (730 227)  (730 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (733 227)  (733 227)  routing T_14_14.sp4_r_v_b_30 <X> T_14_14.lc_trk_g0_6
 (31 3)  (739 227)  (739 227)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 227)  (744 227)  LC_1 Logic Functioning bit
 (37 3)  (745 227)  (745 227)  LC_1 Logic Functioning bit
 (38 3)  (746 227)  (746 227)  LC_1 Logic Functioning bit
 (39 3)  (747 227)  (747 227)  LC_1 Logic Functioning bit
 (52 3)  (760 227)  (760 227)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (0 4)  (708 228)  (708 228)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (1 4)  (709 228)  (709 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (26 4)  (734 228)  (734 228)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (36 4)  (744 228)  (744 228)  LC_2 Logic Functioning bit
 (38 4)  (746 228)  (746 228)  LC_2 Logic Functioning bit
 (41 4)  (749 228)  (749 228)  LC_2 Logic Functioning bit
 (43 4)  (751 228)  (751 228)  LC_2 Logic Functioning bit
 (45 4)  (753 228)  (753 228)  LC_2 Logic Functioning bit
 (1 5)  (709 229)  (709 229)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (9 5)  (717 229)  (717 229)  routing T_14_14.sp4_v_t_41 <X> T_14_14.sp4_v_b_4
 (26 5)  (734 229)  (734 229)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 229)  (737 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (37 5)  (745 229)  (745 229)  LC_2 Logic Functioning bit
 (39 5)  (747 229)  (747 229)  LC_2 Logic Functioning bit
 (40 5)  (748 229)  (748 229)  LC_2 Logic Functioning bit
 (42 5)  (750 229)  (750 229)  LC_2 Logic Functioning bit
 (48 5)  (756 229)  (756 229)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (25 8)  (733 232)  (733 232)  routing T_14_14.sp4_h_r_34 <X> T_14_14.lc_trk_g2_2
 (8 9)  (716 233)  (716 233)  routing T_14_14.sp4_h_l_42 <X> T_14_14.sp4_v_b_7
 (9 9)  (717 233)  (717 233)  routing T_14_14.sp4_h_l_42 <X> T_14_14.sp4_v_b_7
 (22 9)  (730 233)  (730 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 233)  (731 233)  routing T_14_14.sp4_h_r_34 <X> T_14_14.lc_trk_g2_2
 (24 9)  (732 233)  (732 233)  routing T_14_14.sp4_h_r_34 <X> T_14_14.lc_trk_g2_2
 (36 10)  (744 234)  (744 234)  LC_5 Logic Functioning bit
 (38 10)  (746 234)  (746 234)  LC_5 Logic Functioning bit
 (41 10)  (749 234)  (749 234)  LC_5 Logic Functioning bit
 (43 10)  (751 234)  (751 234)  LC_5 Logic Functioning bit
 (45 10)  (753 234)  (753 234)  LC_5 Logic Functioning bit
 (27 11)  (735 235)  (735 235)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 235)  (736 235)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 235)  (737 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (745 235)  (745 235)  LC_5 Logic Functioning bit
 (39 11)  (747 235)  (747 235)  LC_5 Logic Functioning bit
 (40 11)  (748 235)  (748 235)  LC_5 Logic Functioning bit
 (42 11)  (750 235)  (750 235)  LC_5 Logic Functioning bit
 (8 13)  (716 237)  (716 237)  routing T_14_14.sp4_h_l_47 <X> T_14_14.sp4_v_b_10
 (9 13)  (717 237)  (717 237)  routing T_14_14.sp4_h_l_47 <X> T_14_14.sp4_v_b_10
 (16 13)  (724 237)  (724 237)  routing T_14_14.sp12_v_b_8 <X> T_14_14.lc_trk_g3_0
 (17 13)  (725 237)  (725 237)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (0 14)  (708 238)  (708 238)  routing T_14_14.glb_netwk_4 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 238)  (709 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (730 238)  (730 238)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (731 238)  (731 238)  routing T_14_14.sp12_v_b_23 <X> T_14_14.lc_trk_g3_7
 (21 15)  (729 239)  (729 239)  routing T_14_14.sp12_v_b_23 <X> T_14_14.lc_trk_g3_7


LogicTile_15_14

 (17 0)  (779 224)  (779 224)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (780 224)  (780 224)  routing T_15_14.wire_logic_cluster/lc_1/out <X> T_15_14.lc_trk_g0_1
 (0 2)  (762 226)  (762 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (1 2)  (763 226)  (763 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (777 226)  (777 226)  routing T_15_14.lft_op_5 <X> T_15_14.lc_trk_g0_5
 (17 2)  (779 226)  (779 226)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (780 226)  (780 226)  routing T_15_14.lft_op_5 <X> T_15_14.lc_trk_g0_5
 (28 2)  (790 226)  (790 226)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 226)  (791 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 226)  (792 226)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 226)  (795 226)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 226)  (796 226)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 226)  (797 226)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.input_2_1
 (36 2)  (798 226)  (798 226)  LC_1 Logic Functioning bit
 (38 2)  (800 226)  (800 226)  LC_1 Logic Functioning bit
 (43 2)  (805 226)  (805 226)  LC_1 Logic Functioning bit
 (45 2)  (807 226)  (807 226)  LC_1 Logic Functioning bit
 (52 2)  (814 226)  (814 226)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (29 3)  (791 227)  (791 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 227)  (794 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (795 227)  (795 227)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.input_2_1
 (43 3)  (805 227)  (805 227)  LC_1 Logic Functioning bit
 (15 4)  (777 228)  (777 228)  routing T_15_14.sp4_h_r_1 <X> T_15_14.lc_trk_g1_1
 (16 4)  (778 228)  (778 228)  routing T_15_14.sp4_h_r_1 <X> T_15_14.lc_trk_g1_1
 (17 4)  (779 228)  (779 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (18 5)  (780 229)  (780 229)  routing T_15_14.sp4_h_r_1 <X> T_15_14.lc_trk_g1_1
 (22 6)  (784 230)  (784 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (21 7)  (783 231)  (783 231)  routing T_15_14.sp4_r_v_b_31 <X> T_15_14.lc_trk_g1_7
 (12 8)  (774 232)  (774 232)  routing T_15_14.sp4_v_t_45 <X> T_15_14.sp4_h_r_8
 (14 10)  (776 234)  (776 234)  routing T_15_14.sp4_v_b_36 <X> T_15_14.lc_trk_g2_4
 (15 10)  (777 234)  (777 234)  routing T_15_14.tnl_op_5 <X> T_15_14.lc_trk_g2_5
 (17 10)  (779 234)  (779 234)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (14 11)  (776 235)  (776 235)  routing T_15_14.sp4_v_b_36 <X> T_15_14.lc_trk_g2_4
 (16 11)  (778 235)  (778 235)  routing T_15_14.sp4_v_b_36 <X> T_15_14.lc_trk_g2_4
 (17 11)  (779 235)  (779 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (780 235)  (780 235)  routing T_15_14.tnl_op_5 <X> T_15_14.lc_trk_g2_5
 (17 12)  (779 236)  (779 236)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (780 236)  (780 236)  routing T_15_14.bnl_op_1 <X> T_15_14.lc_trk_g3_1
 (22 12)  (784 236)  (784 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (787 236)  (787 236)  routing T_15_14.sp4_v_t_23 <X> T_15_14.lc_trk_g3_2
 (29 12)  (791 236)  (791 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 236)  (792 236)  routing T_15_14.lc_trk_g0_5 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 236)  (794 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 236)  (795 236)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 236)  (796 236)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 236)  (798 236)  LC_6 Logic Functioning bit
 (38 12)  (800 236)  (800 236)  LC_6 Logic Functioning bit
 (41 12)  (803 236)  (803 236)  LC_6 Logic Functioning bit
 (43 12)  (805 236)  (805 236)  LC_6 Logic Functioning bit
 (18 13)  (780 237)  (780 237)  routing T_15_14.bnl_op_1 <X> T_15_14.lc_trk_g3_1
 (21 13)  (783 237)  (783 237)  routing T_15_14.sp4_r_v_b_43 <X> T_15_14.lc_trk_g3_3
 (22 13)  (784 237)  (784 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (785 237)  (785 237)  routing T_15_14.sp4_v_t_23 <X> T_15_14.lc_trk_g3_2
 (25 13)  (787 237)  (787 237)  routing T_15_14.sp4_v_t_23 <X> T_15_14.lc_trk_g3_2
 (26 13)  (788 237)  (788 237)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 237)  (789 237)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 237)  (790 237)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 237)  (791 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 237)  (793 237)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (37 13)  (799 237)  (799 237)  LC_6 Logic Functioning bit
 (39 13)  (801 237)  (801 237)  LC_6 Logic Functioning bit
 (41 13)  (803 237)  (803 237)  LC_6 Logic Functioning bit
 (43 13)  (805 237)  (805 237)  LC_6 Logic Functioning bit
 (27 14)  (789 238)  (789 238)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 238)  (791 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 238)  (792 238)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 238)  (794 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 238)  (796 238)  routing T_15_14.lc_trk_g1_1 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 238)  (798 238)  LC_7 Logic Functioning bit
 (37 14)  (799 238)  (799 238)  LC_7 Logic Functioning bit
 (39 14)  (801 238)  (801 238)  LC_7 Logic Functioning bit
 (43 14)  (805 238)  (805 238)  LC_7 Logic Functioning bit
 (50 14)  (812 238)  (812 238)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (788 239)  (788 239)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 239)  (789 239)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 239)  (790 239)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 239)  (791 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 239)  (792 239)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 239)  (798 239)  LC_7 Logic Functioning bit
 (37 15)  (799 239)  (799 239)  LC_7 Logic Functioning bit
 (42 15)  (804 239)  (804 239)  LC_7 Logic Functioning bit
 (43 15)  (805 239)  (805 239)  LC_7 Logic Functioning bit


LogicTile_16_14

 (31 0)  (847 224)  (847 224)  routing T_16_14.lc_trk_g0_5 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 224)  (848 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (851 224)  (851 224)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.input_2_0
 (36 0)  (852 224)  (852 224)  LC_0 Logic Functioning bit
 (38 0)  (854 224)  (854 224)  LC_0 Logic Functioning bit
 (39 0)  (855 224)  (855 224)  LC_0 Logic Functioning bit
 (43 0)  (859 224)  (859 224)  LC_0 Logic Functioning bit
 (45 0)  (861 224)  (861 224)  LC_0 Logic Functioning bit
 (27 1)  (843 225)  (843 225)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 225)  (844 225)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 225)  (845 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 225)  (848 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (849 225)  (849 225)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.input_2_0
 (37 1)  (853 225)  (853 225)  LC_0 Logic Functioning bit
 (38 1)  (854 225)  (854 225)  LC_0 Logic Functioning bit
 (39 1)  (855 225)  (855 225)  LC_0 Logic Functioning bit
 (42 1)  (858 225)  (858 225)  LC_0 Logic Functioning bit
 (48 1)  (864 225)  (864 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (816 226)  (816 226)  routing T_16_14.glb_netwk_7 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (1 2)  (817 226)  (817 226)  routing T_16_14.glb_netwk_7 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (831 226)  (831 226)  routing T_16_14.sp4_h_r_21 <X> T_16_14.lc_trk_g0_5
 (16 2)  (832 226)  (832 226)  routing T_16_14.sp4_h_r_21 <X> T_16_14.lc_trk_g0_5
 (17 2)  (833 226)  (833 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (834 226)  (834 226)  routing T_16_14.sp4_h_r_21 <X> T_16_14.lc_trk_g0_5
 (22 2)  (838 226)  (838 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (0 3)  (816 227)  (816 227)  routing T_16_14.glb_netwk_7 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (14 3)  (830 227)  (830 227)  routing T_16_14.sp4_r_v_b_28 <X> T_16_14.lc_trk_g0_4
 (17 3)  (833 227)  (833 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (834 227)  (834 227)  routing T_16_14.sp4_h_r_21 <X> T_16_14.lc_trk_g0_5
 (21 3)  (837 227)  (837 227)  routing T_16_14.sp4_r_v_b_31 <X> T_16_14.lc_trk_g0_7
 (1 4)  (817 228)  (817 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (842 228)  (842 228)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 228)  (843 228)  routing T_16_14.lc_trk_g1_4 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 228)  (845 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 228)  (846 228)  routing T_16_14.lc_trk_g1_4 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 228)  (847 228)  routing T_16_14.lc_trk_g0_5 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 228)  (848 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (852 228)  (852 228)  LC_2 Logic Functioning bit
 (38 4)  (854 228)  (854 228)  LC_2 Logic Functioning bit
 (45 4)  (861 228)  (861 228)  LC_2 Logic Functioning bit
 (53 4)  (869 228)  (869 228)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (816 229)  (816 229)  routing T_16_14.glb_netwk_3 <X> T_16_14.wire_logic_cluster/lc_7/cen
 (10 5)  (826 229)  (826 229)  routing T_16_14.sp4_h_r_11 <X> T_16_14.sp4_v_b_4
 (28 5)  (844 229)  (844 229)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 229)  (845 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 229)  (852 229)  LC_2 Logic Functioning bit
 (37 5)  (853 229)  (853 229)  LC_2 Logic Functioning bit
 (38 5)  (854 229)  (854 229)  LC_2 Logic Functioning bit
 (39 5)  (855 229)  (855 229)  LC_2 Logic Functioning bit
 (41 5)  (857 229)  (857 229)  LC_2 Logic Functioning bit
 (43 5)  (859 229)  (859 229)  LC_2 Logic Functioning bit
 (14 6)  (830 230)  (830 230)  routing T_16_14.sp12_h_l_3 <X> T_16_14.lc_trk_g1_4
 (26 6)  (842 230)  (842 230)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (844 230)  (844 230)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 230)  (845 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 230)  (846 230)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 230)  (847 230)  routing T_16_14.lc_trk_g0_4 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 230)  (848 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 230)  (852 230)  LC_3 Logic Functioning bit
 (37 6)  (853 230)  (853 230)  LC_3 Logic Functioning bit
 (38 6)  (854 230)  (854 230)  LC_3 Logic Functioning bit
 (39 6)  (855 230)  (855 230)  LC_3 Logic Functioning bit
 (41 6)  (857 230)  (857 230)  LC_3 Logic Functioning bit
 (43 6)  (859 230)  (859 230)  LC_3 Logic Functioning bit
 (45 6)  (861 230)  (861 230)  LC_3 Logic Functioning bit
 (14 7)  (830 231)  (830 231)  routing T_16_14.sp12_h_l_3 <X> T_16_14.lc_trk_g1_4
 (15 7)  (831 231)  (831 231)  routing T_16_14.sp12_h_l_3 <X> T_16_14.lc_trk_g1_4
 (17 7)  (833 231)  (833 231)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (28 7)  (844 231)  (844 231)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 231)  (845 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (853 231)  (853 231)  LC_3 Logic Functioning bit
 (39 7)  (855 231)  (855 231)  LC_3 Logic Functioning bit
 (17 10)  (833 234)  (833 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (14 11)  (830 235)  (830 235)  routing T_16_14.sp4_r_v_b_36 <X> T_16_14.lc_trk_g2_4
 (17 11)  (833 235)  (833 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (834 235)  (834 235)  routing T_16_14.sp4_r_v_b_37 <X> T_16_14.lc_trk_g2_5
 (3 12)  (819 236)  (819 236)  routing T_16_14.sp12_v_t_22 <X> T_16_14.sp12_h_r_1
 (17 12)  (833 236)  (833 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (0 14)  (816 238)  (816 238)  routing T_16_14.glb_netwk_4 <X> T_16_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 238)  (817 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (842 238)  (842 238)  routing T_16_14.lc_trk_g0_7 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 238)  (843 238)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 238)  (844 238)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 238)  (845 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 238)  (847 238)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 238)  (848 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 238)  (849 238)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 238)  (852 238)  LC_7 Logic Functioning bit
 (38 14)  (854 238)  (854 238)  LC_7 Logic Functioning bit
 (41 14)  (857 238)  (857 238)  LC_7 Logic Functioning bit
 (43 14)  (859 238)  (859 238)  LC_7 Logic Functioning bit
 (45 14)  (861 238)  (861 238)  LC_7 Logic Functioning bit
 (26 15)  (842 239)  (842 239)  routing T_16_14.lc_trk_g0_7 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 239)  (845 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (853 239)  (853 239)  LC_7 Logic Functioning bit
 (39 15)  (855 239)  (855 239)  LC_7 Logic Functioning bit
 (41 15)  (857 239)  (857 239)  LC_7 Logic Functioning bit
 (43 15)  (859 239)  (859 239)  LC_7 Logic Functioning bit
 (48 15)  (864 239)  (864 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_17_14

 (0 0)  (874 224)  (874 224)  Negative Clock bit

 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (19 2)  (893 226)  (893 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (0 3)  (874 227)  (874 227)  routing T_17_14.glb_netwk_1 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 4)  (875 228)  (875 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 229)  (874 229)  routing T_17_14.glb_netwk_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (26 6)  (900 230)  (900 230)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 230)  (902 230)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 230)  (903 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 230)  (904 230)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 230)  (905 230)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 230)  (906 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 230)  (907 230)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 230)  (908 230)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 230)  (910 230)  LC_3 Logic Functioning bit
 (37 6)  (911 230)  (911 230)  LC_3 Logic Functioning bit
 (38 6)  (912 230)  (912 230)  LC_3 Logic Functioning bit
 (39 6)  (913 230)  (913 230)  LC_3 Logic Functioning bit
 (41 6)  (915 230)  (915 230)  LC_3 Logic Functioning bit
 (43 6)  (917 230)  (917 230)  LC_3 Logic Functioning bit
 (45 6)  (919 230)  (919 230)  LC_3 Logic Functioning bit
 (46 6)  (920 230)  (920 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (888 231)  (888 231)  routing T_17_14.sp4_r_v_b_28 <X> T_17_14.lc_trk_g1_4
 (17 7)  (891 231)  (891 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (26 7)  (900 231)  (900 231)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 231)  (902 231)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 231)  (903 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 231)  (905 231)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (37 7)  (911 231)  (911 231)  LC_3 Logic Functioning bit
 (39 7)  (913 231)  (913 231)  LC_3 Logic Functioning bit
 (14 10)  (888 234)  (888 234)  routing T_17_14.sp4_v_b_36 <X> T_17_14.lc_trk_g2_4
 (22 10)  (896 234)  (896 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (14 11)  (888 235)  (888 235)  routing T_17_14.sp4_v_b_36 <X> T_17_14.lc_trk_g2_4
 (16 11)  (890 235)  (890 235)  routing T_17_14.sp4_v_b_36 <X> T_17_14.lc_trk_g2_4
 (17 11)  (891 235)  (891 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (895 235)  (895 235)  routing T_17_14.sp4_r_v_b_39 <X> T_17_14.lc_trk_g2_7
 (0 14)  (874 238)  (874 238)  routing T_17_14.glb_netwk_4 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (885 238)  (885 238)  routing T_17_14.sp4_h_r_5 <X> T_17_14.sp4_v_t_46
 (13 14)  (887 238)  (887 238)  routing T_17_14.sp4_h_r_5 <X> T_17_14.sp4_v_t_46
 (16 14)  (890 238)  (890 238)  routing T_17_14.sp4_v_b_37 <X> T_17_14.lc_trk_g3_5
 (17 14)  (891 238)  (891 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (892 238)  (892 238)  routing T_17_14.sp4_v_b_37 <X> T_17_14.lc_trk_g3_5
 (21 14)  (895 238)  (895 238)  routing T_17_14.sp4_v_t_18 <X> T_17_14.lc_trk_g3_7
 (22 14)  (896 238)  (896 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (897 238)  (897 238)  routing T_17_14.sp4_v_t_18 <X> T_17_14.lc_trk_g3_7
 (26 14)  (900 238)  (900 238)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (902 238)  (902 238)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 238)  (903 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 238)  (904 238)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 238)  (905 238)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 238)  (906 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 238)  (907 238)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 238)  (908 238)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 238)  (910 238)  LC_7 Logic Functioning bit
 (38 14)  (912 238)  (912 238)  LC_7 Logic Functioning bit
 (45 14)  (919 238)  (919 238)  LC_7 Logic Functioning bit
 (12 15)  (886 239)  (886 239)  routing T_17_14.sp4_h_r_5 <X> T_17_14.sp4_v_t_46
 (18 15)  (892 239)  (892 239)  routing T_17_14.sp4_v_b_37 <X> T_17_14.lc_trk_g3_5
 (27 15)  (901 239)  (901 239)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 239)  (903 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (910 239)  (910 239)  LC_7 Logic Functioning bit
 (37 15)  (911 239)  (911 239)  LC_7 Logic Functioning bit
 (38 15)  (912 239)  (912 239)  LC_7 Logic Functioning bit
 (39 15)  (913 239)  (913 239)  LC_7 Logic Functioning bit
 (40 15)  (914 239)  (914 239)  LC_7 Logic Functioning bit
 (42 15)  (916 239)  (916 239)  LC_7 Logic Functioning bit
 (51 15)  (925 239)  (925 239)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_18_14

 (0 0)  (928 224)  (928 224)  Negative Clock bit

 (2 0)  (930 224)  (930 224)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (928 227)  (928 227)  routing T_18_14.glb_netwk_1 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 4)  (929 228)  (929 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (954 228)  (954 228)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (956 228)  (956 228)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 228)  (957 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 228)  (958 228)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 228)  (959 228)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 228)  (960 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 228)  (961 228)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 228)  (962 228)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 228)  (964 228)  LC_2 Logic Functioning bit
 (38 4)  (966 228)  (966 228)  LC_2 Logic Functioning bit
 (45 4)  (973 228)  (973 228)  LC_2 Logic Functioning bit
 (0 5)  (928 229)  (928 229)  routing T_18_14.glb_netwk_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (26 5)  (954 229)  (954 229)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 229)  (956 229)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 229)  (957 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 229)  (958 229)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 229)  (964 229)  LC_2 Logic Functioning bit
 (37 5)  (965 229)  (965 229)  LC_2 Logic Functioning bit
 (38 5)  (966 229)  (966 229)  LC_2 Logic Functioning bit
 (39 5)  (967 229)  (967 229)  LC_2 Logic Functioning bit
 (40 5)  (968 229)  (968 229)  LC_2 Logic Functioning bit
 (42 5)  (970 229)  (970 229)  LC_2 Logic Functioning bit
 (47 5)  (975 229)  (975 229)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (22 10)  (950 234)  (950 234)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (951 234)  (951 234)  routing T_18_14.sp12_v_b_23 <X> T_18_14.lc_trk_g2_7
 (21 11)  (949 235)  (949 235)  routing T_18_14.sp12_v_b_23 <X> T_18_14.lc_trk_g2_7
 (22 11)  (950 235)  (950 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (3 12)  (931 236)  (931 236)  routing T_18_14.sp12_v_t_22 <X> T_18_14.sp12_h_r_1
 (0 14)  (928 238)  (928 238)  routing T_18_14.glb_netwk_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 15)  (944 239)  (944 239)  routing T_18_14.sp12_v_b_12 <X> T_18_14.lc_trk_g3_4
 (17 15)  (945 239)  (945 239)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_19_14

 (0 2)  (982 226)  (982 226)  routing T_19_14.glb_netwk_7 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (1 2)  (983 226)  (983 226)  routing T_19_14.glb_netwk_7 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (2 2)  (984 226)  (984 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (1007 226)  (1007 226)  routing T_19_14.sp4_v_t_3 <X> T_19_14.lc_trk_g0_6
 (0 3)  (982 227)  (982 227)  routing T_19_14.glb_netwk_7 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (22 3)  (1004 227)  (1004 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1005 227)  (1005 227)  routing T_19_14.sp4_v_t_3 <X> T_19_14.lc_trk_g0_6
 (25 3)  (1007 227)  (1007 227)  routing T_19_14.sp4_v_t_3 <X> T_19_14.lc_trk_g0_6
 (1 4)  (983 228)  (983 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (982 229)  (982 229)  routing T_19_14.glb_netwk_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (16 8)  (998 232)  (998 232)  routing T_19_14.sp4_v_t_12 <X> T_19_14.lc_trk_g2_1
 (17 8)  (999 232)  (999 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (1000 232)  (1000 232)  routing T_19_14.sp4_v_t_12 <X> T_19_14.lc_trk_g2_1
 (15 10)  (997 234)  (997 234)  routing T_19_14.sp4_v_t_32 <X> T_19_14.lc_trk_g2_5
 (16 10)  (998 234)  (998 234)  routing T_19_14.sp4_v_t_32 <X> T_19_14.lc_trk_g2_5
 (17 10)  (999 234)  (999 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 12)  (1008 236)  (1008 236)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (1010 236)  (1010 236)  routing T_19_14.lc_trk_g2_5 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 236)  (1011 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 236)  (1012 236)  routing T_19_14.lc_trk_g2_5 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 236)  (1014 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 236)  (1015 236)  routing T_19_14.lc_trk_g2_1 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 236)  (1018 236)  LC_6 Logic Functioning bit
 (37 12)  (1019 236)  (1019 236)  LC_6 Logic Functioning bit
 (38 12)  (1020 236)  (1020 236)  LC_6 Logic Functioning bit
 (39 12)  (1021 236)  (1021 236)  LC_6 Logic Functioning bit
 (41 12)  (1023 236)  (1023 236)  LC_6 Logic Functioning bit
 (43 12)  (1025 236)  (1025 236)  LC_6 Logic Functioning bit
 (45 12)  (1027 236)  (1027 236)  LC_6 Logic Functioning bit
 (51 12)  (1033 236)  (1033 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (1008 237)  (1008 237)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 237)  (1011 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (1019 237)  (1019 237)  LC_6 Logic Functioning bit
 (39 13)  (1021 237)  (1021 237)  LC_6 Logic Functioning bit
 (0 14)  (982 238)  (982 238)  routing T_19_14.glb_netwk_4 <X> T_19_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 238)  (983 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_14

 (19 6)  (1055 230)  (1055 230)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_26_14

 (3 2)  (1351 226)  (1351 226)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_h_l_23
 (3 3)  (1351 227)  (1351 227)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_h_l_23


LogicTile_27_14

 (2 10)  (1404 234)  (1404 234)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_28_14

 (3 9)  (1459 233)  (1459 233)  routing T_28_14.sp12_h_l_22 <X> T_28_14.sp12_v_b_1


LogicTile_30_14

 (13 8)  (1577 232)  (1577 232)  routing T_30_14.sp4_h_l_45 <X> T_30_14.sp4_v_b_8
 (12 9)  (1576 233)  (1576 233)  routing T_30_14.sp4_h_l_45 <X> T_30_14.sp4_v_b_8


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 233)  (1743 233)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



RAM_Tile_8_13

 (4 5)  (400 213)  (400 213)  routing T_8_13.sp4_v_t_47 <X> T_8_13.sp4_h_r_3


LogicTile_10_13

 (36 0)  (528 208)  (528 208)  LC_0 Logic Functioning bit
 (38 0)  (530 208)  (530 208)  LC_0 Logic Functioning bit
 (41 0)  (533 208)  (533 208)  LC_0 Logic Functioning bit
 (43 0)  (535 208)  (535 208)  LC_0 Logic Functioning bit
 (45 0)  (537 208)  (537 208)  LC_0 Logic Functioning bit
 (47 0)  (539 208)  (539 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (518 209)  (518 209)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 209)  (519 209)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 209)  (520 209)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 209)  (521 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (529 209)  (529 209)  LC_0 Logic Functioning bit
 (39 1)  (531 209)  (531 209)  LC_0 Logic Functioning bit
 (40 1)  (532 209)  (532 209)  LC_0 Logic Functioning bit
 (42 1)  (534 209)  (534 209)  LC_0 Logic Functioning bit
 (0 2)  (492 210)  (492 210)  routing T_10_13.glb_netwk_6 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (1 2)  (493 210)  (493 210)  routing T_10_13.glb_netwk_6 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (2 2)  (494 210)  (494 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (492 212)  (492 212)  routing T_10_13.lc_trk_g2_2 <X> T_10_13.wire_logic_cluster/lc_7/cen
 (1 4)  (493 212)  (493 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (31 4)  (523 212)  (523 212)  routing T_10_13.lc_trk_g2_7 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 212)  (524 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 212)  (525 212)  routing T_10_13.lc_trk_g2_7 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 212)  (528 212)  LC_2 Logic Functioning bit
 (37 4)  (529 212)  (529 212)  LC_2 Logic Functioning bit
 (38 4)  (530 212)  (530 212)  LC_2 Logic Functioning bit
 (39 4)  (531 212)  (531 212)  LC_2 Logic Functioning bit
 (45 4)  (537 212)  (537 212)  LC_2 Logic Functioning bit
 (47 4)  (539 212)  (539 212)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (1 5)  (493 213)  (493 213)  routing T_10_13.lc_trk_g2_2 <X> T_10_13.wire_logic_cluster/lc_7/cen
 (31 5)  (523 213)  (523 213)  routing T_10_13.lc_trk_g2_7 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 213)  (528 213)  LC_2 Logic Functioning bit
 (37 5)  (529 213)  (529 213)  LC_2 Logic Functioning bit
 (38 5)  (530 213)  (530 213)  LC_2 Logic Functioning bit
 (39 5)  (531 213)  (531 213)  LC_2 Logic Functioning bit
 (26 6)  (518 214)  (518 214)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_3/in_0
 (36 6)  (528 214)  (528 214)  LC_3 Logic Functioning bit
 (38 6)  (530 214)  (530 214)  LC_3 Logic Functioning bit
 (41 6)  (533 214)  (533 214)  LC_3 Logic Functioning bit
 (43 6)  (535 214)  (535 214)  LC_3 Logic Functioning bit
 (45 6)  (537 214)  (537 214)  LC_3 Logic Functioning bit
 (52 6)  (544 214)  (544 214)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (518 215)  (518 215)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 215)  (519 215)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 215)  (520 215)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 215)  (521 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (37 7)  (529 215)  (529 215)  LC_3 Logic Functioning bit
 (39 7)  (531 215)  (531 215)  LC_3 Logic Functioning bit
 (40 7)  (532 215)  (532 215)  LC_3 Logic Functioning bit
 (42 7)  (534 215)  (534 215)  LC_3 Logic Functioning bit
 (25 8)  (517 216)  (517 216)  routing T_10_13.sp4_h_r_42 <X> T_10_13.lc_trk_g2_2
 (32 8)  (524 216)  (524 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 216)  (525 216)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 216)  (526 216)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 216)  (528 216)  LC_4 Logic Functioning bit
 (37 8)  (529 216)  (529 216)  LC_4 Logic Functioning bit
 (38 8)  (530 216)  (530 216)  LC_4 Logic Functioning bit
 (39 8)  (531 216)  (531 216)  LC_4 Logic Functioning bit
 (45 8)  (537 216)  (537 216)  LC_4 Logic Functioning bit
 (47 8)  (539 216)  (539 216)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (22 9)  (514 217)  (514 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (515 217)  (515 217)  routing T_10_13.sp4_h_r_42 <X> T_10_13.lc_trk_g2_2
 (24 9)  (516 217)  (516 217)  routing T_10_13.sp4_h_r_42 <X> T_10_13.lc_trk_g2_2
 (25 9)  (517 217)  (517 217)  routing T_10_13.sp4_h_r_42 <X> T_10_13.lc_trk_g2_2
 (36 9)  (528 217)  (528 217)  LC_4 Logic Functioning bit
 (37 9)  (529 217)  (529 217)  LC_4 Logic Functioning bit
 (38 9)  (530 217)  (530 217)  LC_4 Logic Functioning bit
 (39 9)  (531 217)  (531 217)  LC_4 Logic Functioning bit
 (22 10)  (514 218)  (514 218)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (515 218)  (515 218)  routing T_10_13.sp12_v_t_12 <X> T_10_13.lc_trk_g2_7
 (22 12)  (514 220)  (514 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (515 220)  (515 220)  routing T_10_13.sp4_h_r_27 <X> T_10_13.lc_trk_g3_3
 (24 12)  (516 220)  (516 220)  routing T_10_13.sp4_h_r_27 <X> T_10_13.lc_trk_g3_3
 (16 13)  (508 221)  (508 221)  routing T_10_13.sp12_v_b_8 <X> T_10_13.lc_trk_g3_0
 (17 13)  (509 221)  (509 221)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (21 13)  (513 221)  (513 221)  routing T_10_13.sp4_h_r_27 <X> T_10_13.lc_trk_g3_3
 (0 14)  (492 222)  (492 222)  routing T_10_13.glb_netwk_4 <X> T_10_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 222)  (493 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (514 223)  (514 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_11_13

 (21 0)  (567 208)  (567 208)  routing T_11_13.wire_logic_cluster/lc_3/out <X> T_11_13.lc_trk_g0_3
 (22 0)  (568 208)  (568 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (571 208)  (571 208)  routing T_11_13.wire_logic_cluster/lc_2/out <X> T_11_13.lc_trk_g0_2
 (26 0)  (572 208)  (572 208)  routing T_11_13.lc_trk_g0_6 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (31 0)  (577 208)  (577 208)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 208)  (578 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 208)  (579 208)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 208)  (582 208)  LC_0 Logic Functioning bit
 (37 0)  (583 208)  (583 208)  LC_0 Logic Functioning bit
 (38 0)  (584 208)  (584 208)  LC_0 Logic Functioning bit
 (39 0)  (585 208)  (585 208)  LC_0 Logic Functioning bit
 (41 0)  (587 208)  (587 208)  LC_0 Logic Functioning bit
 (43 0)  (589 208)  (589 208)  LC_0 Logic Functioning bit
 (22 1)  (568 209)  (568 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (572 209)  (572 209)  routing T_11_13.lc_trk_g0_6 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 209)  (575 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 209)  (577 209)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 209)  (582 209)  LC_0 Logic Functioning bit
 (37 1)  (583 209)  (583 209)  LC_0 Logic Functioning bit
 (38 1)  (584 209)  (584 209)  LC_0 Logic Functioning bit
 (39 1)  (585 209)  (585 209)  LC_0 Logic Functioning bit
 (40 1)  (586 209)  (586 209)  LC_0 Logic Functioning bit
 (42 1)  (588 209)  (588 209)  LC_0 Logic Functioning bit
 (52 1)  (598 209)  (598 209)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (546 210)  (546 210)  routing T_11_13.glb_netwk_6 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (1 2)  (547 210)  (547 210)  routing T_11_13.glb_netwk_6 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (2 2)  (548 210)  (548 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 210)  (560 210)  routing T_11_13.wire_logic_cluster/lc_4/out <X> T_11_13.lc_trk_g0_4
 (15 2)  (561 210)  (561 210)  routing T_11_13.sp4_h_r_13 <X> T_11_13.lc_trk_g0_5
 (16 2)  (562 210)  (562 210)  routing T_11_13.sp4_h_r_13 <X> T_11_13.lc_trk_g0_5
 (17 2)  (563 210)  (563 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (564 210)  (564 210)  routing T_11_13.sp4_h_r_13 <X> T_11_13.lc_trk_g0_5
 (22 2)  (568 210)  (568 210)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (570 210)  (570 210)  routing T_11_13.top_op_7 <X> T_11_13.lc_trk_g0_7
 (26 2)  (572 210)  (572 210)  routing T_11_13.lc_trk_g0_5 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 210)  (574 210)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 210)  (575 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 210)  (577 210)  routing T_11_13.lc_trk_g0_4 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 210)  (578 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (17 3)  (563 211)  (563 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (567 211)  (567 211)  routing T_11_13.top_op_7 <X> T_11_13.lc_trk_g0_7
 (22 3)  (568 211)  (568 211)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (29 3)  (575 211)  (575 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 211)  (576 211)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (36 3)  (582 211)  (582 211)  LC_1 Logic Functioning bit
 (38 3)  (584 211)  (584 211)  LC_1 Logic Functioning bit
 (15 4)  (561 212)  (561 212)  routing T_11_13.top_op_1 <X> T_11_13.lc_trk_g1_1
 (17 4)  (563 212)  (563 212)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (27 4)  (573 212)  (573 212)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 212)  (574 212)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 212)  (575 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 212)  (576 212)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 212)  (577 212)  routing T_11_13.lc_trk_g0_7 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 212)  (578 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (582 212)  (582 212)  LC_2 Logic Functioning bit
 (41 4)  (587 212)  (587 212)  LC_2 Logic Functioning bit
 (43 4)  (589 212)  (589 212)  LC_2 Logic Functioning bit
 (45 4)  (591 212)  (591 212)  LC_2 Logic Functioning bit
 (46 4)  (592 212)  (592 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (596 212)  (596 212)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (564 213)  (564 213)  routing T_11_13.top_op_1 <X> T_11_13.lc_trk_g1_1
 (22 5)  (568 213)  (568 213)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (570 213)  (570 213)  routing T_11_13.bot_op_2 <X> T_11_13.lc_trk_g1_2
 (26 5)  (572 213)  (572 213)  routing T_11_13.lc_trk_g0_2 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 213)  (575 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 213)  (576 213)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 213)  (577 213)  routing T_11_13.lc_trk_g0_7 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 213)  (582 213)  LC_2 Logic Functioning bit
 (43 5)  (589 213)  (589 213)  LC_2 Logic Functioning bit
 (48 5)  (594 213)  (594 213)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (599 213)  (599 213)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (15 6)  (561 214)  (561 214)  routing T_11_13.sp4_h_r_13 <X> T_11_13.lc_trk_g1_5
 (16 6)  (562 214)  (562 214)  routing T_11_13.sp4_h_r_13 <X> T_11_13.lc_trk_g1_5
 (17 6)  (563 214)  (563 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (564 214)  (564 214)  routing T_11_13.sp4_h_r_13 <X> T_11_13.lc_trk_g1_5
 (22 6)  (568 214)  (568 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (569 214)  (569 214)  routing T_11_13.sp4_h_r_7 <X> T_11_13.lc_trk_g1_7
 (24 6)  (570 214)  (570 214)  routing T_11_13.sp4_h_r_7 <X> T_11_13.lc_trk_g1_7
 (27 6)  (573 214)  (573 214)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 214)  (575 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 214)  (576 214)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 214)  (577 214)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 214)  (578 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 214)  (579 214)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 214)  (582 214)  LC_3 Logic Functioning bit
 (38 6)  (584 214)  (584 214)  LC_3 Logic Functioning bit
 (41 6)  (587 214)  (587 214)  LC_3 Logic Functioning bit
 (43 6)  (589 214)  (589 214)  LC_3 Logic Functioning bit
 (45 6)  (591 214)  (591 214)  LC_3 Logic Functioning bit
 (15 7)  (561 215)  (561 215)  routing T_11_13.bot_op_4 <X> T_11_13.lc_trk_g1_4
 (17 7)  (563 215)  (563 215)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (567 215)  (567 215)  routing T_11_13.sp4_h_r_7 <X> T_11_13.lc_trk_g1_7
 (28 7)  (574 215)  (574 215)  routing T_11_13.lc_trk_g2_1 <X> T_11_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 215)  (575 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 215)  (576 215)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 215)  (578 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (581 215)  (581 215)  routing T_11_13.lc_trk_g0_3 <X> T_11_13.input_2_3
 (43 7)  (589 215)  (589 215)  LC_3 Logic Functioning bit
 (16 8)  (562 216)  (562 216)  routing T_11_13.sp12_v_t_14 <X> T_11_13.lc_trk_g2_1
 (17 8)  (563 216)  (563 216)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (21 8)  (567 216)  (567 216)  routing T_11_13.sp4_h_r_35 <X> T_11_13.lc_trk_g2_3
 (22 8)  (568 216)  (568 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (569 216)  (569 216)  routing T_11_13.sp4_h_r_35 <X> T_11_13.lc_trk_g2_3
 (24 8)  (570 216)  (570 216)  routing T_11_13.sp4_h_r_35 <X> T_11_13.lc_trk_g2_3
 (25 8)  (571 216)  (571 216)  routing T_11_13.sp4_v_t_23 <X> T_11_13.lc_trk_g2_2
 (31 8)  (577 216)  (577 216)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 216)  (578 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 216)  (579 216)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 216)  (580 216)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 216)  (582 216)  LC_4 Logic Functioning bit
 (38 8)  (584 216)  (584 216)  LC_4 Logic Functioning bit
 (45 8)  (591 216)  (591 216)  LC_4 Logic Functioning bit
 (18 9)  (564 217)  (564 217)  routing T_11_13.sp12_v_t_14 <X> T_11_13.lc_trk_g2_1
 (22 9)  (568 217)  (568 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (569 217)  (569 217)  routing T_11_13.sp4_v_t_23 <X> T_11_13.lc_trk_g2_2
 (25 9)  (571 217)  (571 217)  routing T_11_13.sp4_v_t_23 <X> T_11_13.lc_trk_g2_2
 (26 9)  (572 217)  (572 217)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 217)  (574 217)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 217)  (575 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 217)  (577 217)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (37 9)  (583 217)  (583 217)  LC_4 Logic Functioning bit
 (39 9)  (585 217)  (585 217)  LC_4 Logic Functioning bit
 (1 10)  (547 218)  (547 218)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (8 10)  (554 218)  (554 218)  routing T_11_13.sp4_v_t_42 <X> T_11_13.sp4_h_l_42
 (9 10)  (555 218)  (555 218)  routing T_11_13.sp4_v_t_42 <X> T_11_13.sp4_h_l_42
 (21 10)  (567 218)  (567 218)  routing T_11_13.rgt_op_7 <X> T_11_13.lc_trk_g2_7
 (22 10)  (568 218)  (568 218)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (570 218)  (570 218)  routing T_11_13.rgt_op_7 <X> T_11_13.lc_trk_g2_7
 (25 10)  (571 218)  (571 218)  routing T_11_13.wire_logic_cluster/lc_6/out <X> T_11_13.lc_trk_g2_6
 (26 10)  (572 218)  (572 218)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_5/in_0
 (28 10)  (574 218)  (574 218)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 218)  (575 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 218)  (576 218)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 218)  (578 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (42 10)  (588 218)  (588 218)  LC_5 Logic Functioning bit
 (46 10)  (592 218)  (592 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (1 11)  (547 219)  (547 219)  routing T_11_13.glb_netwk_4 <X> T_11_13.glb2local_2
 (14 11)  (560 219)  (560 219)  routing T_11_13.sp4_r_v_b_36 <X> T_11_13.lc_trk_g2_4
 (17 11)  (563 219)  (563 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (568 219)  (568 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (573 219)  (573 219)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 219)  (575 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 219)  (576 219)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 219)  (577 219)  routing T_11_13.lc_trk_g0_2 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 219)  (578 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (581 219)  (581 219)  routing T_11_13.lc_trk_g0_3 <X> T_11_13.input_2_5
 (15 12)  (561 220)  (561 220)  routing T_11_13.tnr_op_1 <X> T_11_13.lc_trk_g3_1
 (17 12)  (563 220)  (563 220)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (26 12)  (572 220)  (572 220)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (574 220)  (574 220)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 220)  (575 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 220)  (578 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 220)  (580 220)  routing T_11_13.lc_trk_g1_2 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 220)  (581 220)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.input_2_6
 (42 12)  (588 220)  (588 220)  LC_6 Logic Functioning bit
 (45 12)  (591 220)  (591 220)  LC_6 Logic Functioning bit
 (27 13)  (573 221)  (573 221)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 221)  (575 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 221)  (576 221)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 221)  (577 221)  routing T_11_13.lc_trk_g1_2 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 221)  (578 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (580 221)  (580 221)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.input_2_6
 (35 13)  (581 221)  (581 221)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.input_2_6
 (26 14)  (572 222)  (572 222)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 222)  (573 222)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 222)  (574 222)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 222)  (575 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 222)  (578 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 222)  (580 222)  routing T_11_13.lc_trk_g1_1 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 222)  (582 222)  LC_7 Logic Functioning bit
 (37 14)  (583 222)  (583 222)  LC_7 Logic Functioning bit
 (38 14)  (584 222)  (584 222)  LC_7 Logic Functioning bit
 (39 14)  (585 222)  (585 222)  LC_7 Logic Functioning bit
 (40 14)  (586 222)  (586 222)  LC_7 Logic Functioning bit
 (42 14)  (588 222)  (588 222)  LC_7 Logic Functioning bit
 (14 15)  (560 223)  (560 223)  routing T_11_13.sp4_r_v_b_44 <X> T_11_13.lc_trk_g3_4
 (17 15)  (563 223)  (563 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (568 223)  (568 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (569 223)  (569 223)  routing T_11_13.sp4_h_r_30 <X> T_11_13.lc_trk_g3_6
 (24 15)  (570 223)  (570 223)  routing T_11_13.sp4_h_r_30 <X> T_11_13.lc_trk_g3_6
 (25 15)  (571 223)  (571 223)  routing T_11_13.sp4_h_r_30 <X> T_11_13.lc_trk_g3_6
 (27 15)  (573 223)  (573 223)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 223)  (574 223)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 223)  (575 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (582 223)  (582 223)  LC_7 Logic Functioning bit
 (37 15)  (583 223)  (583 223)  LC_7 Logic Functioning bit
 (38 15)  (584 223)  (584 223)  LC_7 Logic Functioning bit
 (39 15)  (585 223)  (585 223)  LC_7 Logic Functioning bit


LogicTile_12_13

 (21 0)  (621 208)  (621 208)  routing T_12_13.lft_op_3 <X> T_12_13.lc_trk_g0_3
 (22 0)  (622 208)  (622 208)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (624 208)  (624 208)  routing T_12_13.lft_op_3 <X> T_12_13.lc_trk_g0_3
 (27 0)  (627 208)  (627 208)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 208)  (629 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 208)  (630 208)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 208)  (631 208)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 208)  (632 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 208)  (634 208)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 208)  (636 208)  LC_0 Logic Functioning bit
 (37 0)  (637 208)  (637 208)  LC_0 Logic Functioning bit
 (38 0)  (638 208)  (638 208)  LC_0 Logic Functioning bit
 (39 0)  (639 208)  (639 208)  LC_0 Logic Functioning bit
 (41 0)  (641 208)  (641 208)  LC_0 Logic Functioning bit
 (43 0)  (643 208)  (643 208)  LC_0 Logic Functioning bit
 (26 1)  (626 209)  (626 209)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 209)  (627 209)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 209)  (629 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 209)  (630 209)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (36 1)  (636 209)  (636 209)  LC_0 Logic Functioning bit
 (37 1)  (637 209)  (637 209)  LC_0 Logic Functioning bit
 (38 1)  (638 209)  (638 209)  LC_0 Logic Functioning bit
 (39 1)  (639 209)  (639 209)  LC_0 Logic Functioning bit
 (40 1)  (640 209)  (640 209)  LC_0 Logic Functioning bit
 (41 1)  (641 209)  (641 209)  LC_0 Logic Functioning bit
 (42 1)  (642 209)  (642 209)  LC_0 Logic Functioning bit
 (43 1)  (643 209)  (643 209)  LC_0 Logic Functioning bit
 (48 1)  (648 209)  (648 209)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (14 2)  (614 210)  (614 210)  routing T_12_13.wire_logic_cluster/lc_4/out <X> T_12_13.lc_trk_g0_4
 (21 2)  (621 210)  (621 210)  routing T_12_13.lft_op_7 <X> T_12_13.lc_trk_g0_7
 (22 2)  (622 210)  (622 210)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (624 210)  (624 210)  routing T_12_13.lft_op_7 <X> T_12_13.lc_trk_g0_7
 (25 2)  (625 210)  (625 210)  routing T_12_13.lft_op_6 <X> T_12_13.lc_trk_g0_6
 (27 2)  (627 210)  (627 210)  routing T_12_13.lc_trk_g1_1 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 210)  (629 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 210)  (631 210)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 210)  (632 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 210)  (633 210)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 210)  (634 210)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 210)  (636 210)  LC_1 Logic Functioning bit
 (37 2)  (637 210)  (637 210)  LC_1 Logic Functioning bit
 (38 2)  (638 210)  (638 210)  LC_1 Logic Functioning bit
 (39 2)  (639 210)  (639 210)  LC_1 Logic Functioning bit
 (41 2)  (641 210)  (641 210)  LC_1 Logic Functioning bit
 (43 2)  (643 210)  (643 210)  LC_1 Logic Functioning bit
 (47 2)  (647 210)  (647 210)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (17 3)  (617 211)  (617 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (622 211)  (622 211)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (624 211)  (624 211)  routing T_12_13.lft_op_6 <X> T_12_13.lc_trk_g0_6
 (31 3)  (631 211)  (631 211)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 211)  (636 211)  LC_1 Logic Functioning bit
 (37 3)  (637 211)  (637 211)  LC_1 Logic Functioning bit
 (38 3)  (638 211)  (638 211)  LC_1 Logic Functioning bit
 (39 3)  (639 211)  (639 211)  LC_1 Logic Functioning bit
 (41 3)  (641 211)  (641 211)  LC_1 Logic Functioning bit
 (43 3)  (643 211)  (643 211)  LC_1 Logic Functioning bit
 (15 4)  (615 212)  (615 212)  routing T_12_13.top_op_1 <X> T_12_13.lc_trk_g1_1
 (17 4)  (617 212)  (617 212)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (622 212)  (622 212)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (624 212)  (624 212)  routing T_12_13.top_op_3 <X> T_12_13.lc_trk_g1_3
 (25 4)  (625 212)  (625 212)  routing T_12_13.lft_op_2 <X> T_12_13.lc_trk_g1_2
 (27 4)  (627 212)  (627 212)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 212)  (629 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 212)  (632 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 212)  (633 212)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 212)  (634 212)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 212)  (636 212)  LC_2 Logic Functioning bit
 (39 4)  (639 212)  (639 212)  LC_2 Logic Functioning bit
 (40 4)  (640 212)  (640 212)  LC_2 Logic Functioning bit
 (43 4)  (643 212)  (643 212)  LC_2 Logic Functioning bit
 (50 4)  (650 212)  (650 212)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (618 213)  (618 213)  routing T_12_13.top_op_1 <X> T_12_13.lc_trk_g1_1
 (21 5)  (621 213)  (621 213)  routing T_12_13.top_op_3 <X> T_12_13.lc_trk_g1_3
 (22 5)  (622 213)  (622 213)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (624 213)  (624 213)  routing T_12_13.lft_op_2 <X> T_12_13.lc_trk_g1_2
 (26 5)  (626 213)  (626 213)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 213)  (627 213)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 213)  (629 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 213)  (630 213)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 213)  (631 213)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (37 5)  (637 213)  (637 213)  LC_2 Logic Functioning bit
 (38 5)  (638 213)  (638 213)  LC_2 Logic Functioning bit
 (42 5)  (642 213)  (642 213)  LC_2 Logic Functioning bit
 (28 6)  (628 214)  (628 214)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 214)  (629 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 214)  (630 214)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 214)  (631 214)  routing T_12_13.lc_trk_g0_6 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 214)  (632 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (636 214)  (636 214)  LC_3 Logic Functioning bit
 (37 6)  (637 214)  (637 214)  LC_3 Logic Functioning bit
 (38 6)  (638 214)  (638 214)  LC_3 Logic Functioning bit
 (39 6)  (639 214)  (639 214)  LC_3 Logic Functioning bit
 (40 6)  (640 214)  (640 214)  LC_3 Logic Functioning bit
 (42 6)  (642 214)  (642 214)  LC_3 Logic Functioning bit
 (14 7)  (614 215)  (614 215)  routing T_12_13.top_op_4 <X> T_12_13.lc_trk_g1_4
 (15 7)  (615 215)  (615 215)  routing T_12_13.top_op_4 <X> T_12_13.lc_trk_g1_4
 (17 7)  (617 215)  (617 215)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (622 215)  (622 215)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (624 215)  (624 215)  routing T_12_13.top_op_6 <X> T_12_13.lc_trk_g1_6
 (25 7)  (625 215)  (625 215)  routing T_12_13.top_op_6 <X> T_12_13.lc_trk_g1_6
 (26 7)  (626 215)  (626 215)  routing T_12_13.lc_trk_g0_3 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 215)  (629 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 215)  (631 215)  routing T_12_13.lc_trk_g0_6 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 215)  (636 215)  LC_3 Logic Functioning bit
 (37 7)  (637 215)  (637 215)  LC_3 Logic Functioning bit
 (38 7)  (638 215)  (638 215)  LC_3 Logic Functioning bit
 (39 7)  (639 215)  (639 215)  LC_3 Logic Functioning bit
 (8 8)  (608 216)  (608 216)  routing T_12_13.sp4_v_b_1 <X> T_12_13.sp4_h_r_7
 (9 8)  (609 216)  (609 216)  routing T_12_13.sp4_v_b_1 <X> T_12_13.sp4_h_r_7
 (10 8)  (610 216)  (610 216)  routing T_12_13.sp4_v_b_1 <X> T_12_13.sp4_h_r_7
 (17 8)  (617 216)  (617 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 216)  (618 216)  routing T_12_13.wire_logic_cluster/lc_1/out <X> T_12_13.lc_trk_g2_1
 (21 8)  (621 216)  (621 216)  routing T_12_13.sp4_h_r_43 <X> T_12_13.lc_trk_g2_3
 (22 8)  (622 216)  (622 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (623 216)  (623 216)  routing T_12_13.sp4_h_r_43 <X> T_12_13.lc_trk_g2_3
 (24 8)  (624 216)  (624 216)  routing T_12_13.sp4_h_r_43 <X> T_12_13.lc_trk_g2_3
 (25 8)  (625 216)  (625 216)  routing T_12_13.wire_logic_cluster/lc_2/out <X> T_12_13.lc_trk_g2_2
 (27 8)  (627 216)  (627 216)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 216)  (628 216)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 216)  (629 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 216)  (632 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 216)  (633 216)  routing T_12_13.lc_trk_g2_1 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (40 8)  (640 216)  (640 216)  LC_4 Logic Functioning bit
 (50 8)  (650 216)  (650 216)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (608 217)  (608 217)  routing T_12_13.sp4_h_r_7 <X> T_12_13.sp4_v_b_7
 (13 9)  (613 217)  (613 217)  routing T_12_13.sp4_v_t_38 <X> T_12_13.sp4_h_r_8
 (21 9)  (621 217)  (621 217)  routing T_12_13.sp4_h_r_43 <X> T_12_13.lc_trk_g2_3
 (22 9)  (622 217)  (622 217)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (30 9)  (630 217)  (630 217)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (40 9)  (640 217)  (640 217)  LC_4 Logic Functioning bit
 (14 10)  (614 218)  (614 218)  routing T_12_13.bnl_op_4 <X> T_12_13.lc_trk_g2_4
 (22 10)  (622 218)  (622 218)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (624 218)  (624 218)  routing T_12_13.tnr_op_7 <X> T_12_13.lc_trk_g2_7
 (27 10)  (627 218)  (627 218)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 218)  (628 218)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 218)  (629 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 218)  (630 218)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 218)  (632 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 218)  (634 218)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 218)  (636 218)  LC_5 Logic Functioning bit
 (37 10)  (637 218)  (637 218)  LC_5 Logic Functioning bit
 (39 10)  (639 218)  (639 218)  LC_5 Logic Functioning bit
 (40 10)  (640 218)  (640 218)  LC_5 Logic Functioning bit
 (42 10)  (642 218)  (642 218)  LC_5 Logic Functioning bit
 (14 11)  (614 219)  (614 219)  routing T_12_13.bnl_op_4 <X> T_12_13.lc_trk_g2_4
 (17 11)  (617 219)  (617 219)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (26 11)  (626 219)  (626 219)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 219)  (628 219)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 219)  (629 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 219)  (631 219)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 219)  (632 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (633 219)  (633 219)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.input_2_5
 (34 11)  (634 219)  (634 219)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.input_2_5
 (35 11)  (635 219)  (635 219)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.input_2_5
 (36 11)  (636 219)  (636 219)  LC_5 Logic Functioning bit
 (38 11)  (638 219)  (638 219)  LC_5 Logic Functioning bit
 (41 11)  (641 219)  (641 219)  LC_5 Logic Functioning bit
 (43 11)  (643 219)  (643 219)  LC_5 Logic Functioning bit
 (26 12)  (626 220)  (626 220)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (628 220)  (628 220)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 220)  (629 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 220)  (630 220)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 220)  (633 220)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 220)  (634 220)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 220)  (636 220)  LC_6 Logic Functioning bit
 (37 12)  (637 220)  (637 220)  LC_6 Logic Functioning bit
 (39 12)  (639 220)  (639 220)  LC_6 Logic Functioning bit
 (40 12)  (640 220)  (640 220)  LC_6 Logic Functioning bit
 (42 12)  (642 220)  (642 220)  LC_6 Logic Functioning bit
 (43 12)  (643 220)  (643 220)  LC_6 Logic Functioning bit
 (50 12)  (650 220)  (650 220)  Cascade bit: LH_LC06_inmux02_5

 (9 13)  (609 221)  (609 221)  routing T_12_13.sp4_v_t_39 <X> T_12_13.sp4_v_b_10
 (10 13)  (610 221)  (610 221)  routing T_12_13.sp4_v_t_39 <X> T_12_13.sp4_v_b_10
 (22 13)  (622 221)  (622 221)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (624 221)  (624 221)  routing T_12_13.tnr_op_2 <X> T_12_13.lc_trk_g3_2
 (27 13)  (627 221)  (627 221)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 221)  (628 221)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 221)  (629 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 221)  (630 221)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 221)  (631 221)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 221)  (636 221)  LC_6 Logic Functioning bit
 (37 13)  (637 221)  (637 221)  LC_6 Logic Functioning bit
 (41 13)  (641 221)  (641 221)  LC_6 Logic Functioning bit
 (42 13)  (642 221)  (642 221)  LC_6 Logic Functioning bit
 (43 13)  (643 221)  (643 221)  LC_6 Logic Functioning bit
 (17 14)  (617 222)  (617 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (622 222)  (622 222)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (624 222)  (624 222)  routing T_12_13.tnr_op_7 <X> T_12_13.lc_trk_g3_7
 (26 14)  (626 222)  (626 222)  routing T_12_13.lc_trk_g0_7 <X> T_12_13.wire_logic_cluster/lc_7/in_0
 (28 14)  (628 222)  (628 222)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 222)  (629 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 222)  (631 222)  routing T_12_13.lc_trk_g0_4 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 222)  (632 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (636 222)  (636 222)  LC_7 Logic Functioning bit
 (37 14)  (637 222)  (637 222)  LC_7 Logic Functioning bit
 (38 14)  (638 222)  (638 222)  LC_7 Logic Functioning bit
 (39 14)  (639 222)  (639 222)  LC_7 Logic Functioning bit
 (40 14)  (640 222)  (640 222)  LC_7 Logic Functioning bit
 (41 14)  (641 222)  (641 222)  LC_7 Logic Functioning bit
 (42 14)  (642 222)  (642 222)  LC_7 Logic Functioning bit
 (43 14)  (643 222)  (643 222)  LC_7 Logic Functioning bit
 (50 14)  (650 222)  (650 222)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (618 223)  (618 223)  routing T_12_13.sp4_r_v_b_45 <X> T_12_13.lc_trk_g3_5
 (26 15)  (626 223)  (626 223)  routing T_12_13.lc_trk_g0_7 <X> T_12_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 223)  (629 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 223)  (630 223)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (36 15)  (636 223)  (636 223)  LC_7 Logic Functioning bit
 (37 15)  (637 223)  (637 223)  LC_7 Logic Functioning bit
 (38 15)  (638 223)  (638 223)  LC_7 Logic Functioning bit
 (39 15)  (639 223)  (639 223)  LC_7 Logic Functioning bit
 (40 15)  (640 223)  (640 223)  LC_7 Logic Functioning bit
 (42 15)  (642 223)  (642 223)  LC_7 Logic Functioning bit
 (43 15)  (643 223)  (643 223)  LC_7 Logic Functioning bit
 (48 15)  (648 223)  (648 223)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_13_13

 (15 0)  (669 208)  (669 208)  routing T_13_13.lft_op_1 <X> T_13_13.lc_trk_g0_1
 (17 0)  (671 208)  (671 208)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (672 208)  (672 208)  routing T_13_13.lft_op_1 <X> T_13_13.lc_trk_g0_1
 (26 0)  (680 208)  (680 208)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 208)  (682 208)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 208)  (683 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 208)  (686 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 208)  (688 208)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 208)  (689 208)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.input_2_0
 (36 0)  (690 208)  (690 208)  LC_0 Logic Functioning bit
 (38 0)  (692 208)  (692 208)  LC_0 Logic Functioning bit
 (39 0)  (693 208)  (693 208)  LC_0 Logic Functioning bit
 (41 0)  (695 208)  (695 208)  LC_0 Logic Functioning bit
 (26 1)  (680 209)  (680 209)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 209)  (681 209)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 209)  (683 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 209)  (684 209)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 209)  (685 209)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 209)  (686 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (687 209)  (687 209)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.input_2_0
 (34 1)  (688 209)  (688 209)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.input_2_0
 (36 1)  (690 209)  (690 209)  LC_0 Logic Functioning bit
 (38 1)  (692 209)  (692 209)  LC_0 Logic Functioning bit
 (40 1)  (694 209)  (694 209)  LC_0 Logic Functioning bit
 (0 2)  (654 210)  (654 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (1 2)  (655 210)  (655 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (675 210)  (675 210)  routing T_13_13.lft_op_7 <X> T_13_13.lc_trk_g0_7
 (22 2)  (676 210)  (676 210)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (678 210)  (678 210)  routing T_13_13.lft_op_7 <X> T_13_13.lc_trk_g0_7
 (26 2)  (680 210)  (680 210)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 210)  (681 210)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 210)  (682 210)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 210)  (683 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 210)  (685 210)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 210)  (688 210)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (48 2)  (702 210)  (702 210)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (28 3)  (682 211)  (682 211)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 211)  (683 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 211)  (685 211)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (37 3)  (691 211)  (691 211)  LC_1 Logic Functioning bit
 (39 3)  (693 211)  (693 211)  LC_1 Logic Functioning bit
 (29 4)  (683 212)  (683 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 212)  (686 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 212)  (687 212)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 212)  (690 212)  LC_2 Logic Functioning bit
 (38 4)  (692 212)  (692 212)  LC_2 Logic Functioning bit
 (40 4)  (694 212)  (694 212)  LC_2 Logic Functioning bit
 (41 4)  (695 212)  (695 212)  LC_2 Logic Functioning bit
 (50 4)  (704 212)  (704 212)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (676 213)  (676 213)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (678 213)  (678 213)  routing T_13_13.top_op_2 <X> T_13_13.lc_trk_g1_2
 (25 5)  (679 213)  (679 213)  routing T_13_13.top_op_2 <X> T_13_13.lc_trk_g1_2
 (31 5)  (685 213)  (685 213)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 213)  (690 213)  LC_2 Logic Functioning bit
 (38 5)  (692 213)  (692 213)  LC_2 Logic Functioning bit
 (40 5)  (694 213)  (694 213)  LC_2 Logic Functioning bit
 (41 5)  (695 213)  (695 213)  LC_2 Logic Functioning bit
 (14 6)  (668 214)  (668 214)  routing T_13_13.wire_logic_cluster/lc_4/out <X> T_13_13.lc_trk_g1_4
 (22 6)  (676 214)  (676 214)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (678 214)  (678 214)  routing T_13_13.top_op_7 <X> T_13_13.lc_trk_g1_7
 (27 6)  (681 214)  (681 214)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 214)  (682 214)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 214)  (683 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 214)  (684 214)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 214)  (686 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 214)  (687 214)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 214)  (688 214)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (17 7)  (671 215)  (671 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (675 215)  (675 215)  routing T_13_13.top_op_7 <X> T_13_13.lc_trk_g1_7
 (26 7)  (680 215)  (680 215)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 215)  (681 215)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 215)  (683 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (690 215)  (690 215)  LC_3 Logic Functioning bit
 (37 7)  (691 215)  (691 215)  LC_3 Logic Functioning bit
 (38 7)  (692 215)  (692 215)  LC_3 Logic Functioning bit
 (39 7)  (693 215)  (693 215)  LC_3 Logic Functioning bit
 (5 8)  (659 216)  (659 216)  routing T_13_13.sp4_v_b_6 <X> T_13_13.sp4_h_r_6
 (22 8)  (676 216)  (676 216)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (678 216)  (678 216)  routing T_13_13.tnl_op_3 <X> T_13_13.lc_trk_g2_3
 (26 8)  (680 216)  (680 216)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 216)  (683 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 216)  (684 216)  routing T_13_13.lc_trk_g0_7 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 216)  (685 216)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 216)  (686 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 216)  (688 216)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 216)  (690 216)  LC_4 Logic Functioning bit
 (37 8)  (691 216)  (691 216)  LC_4 Logic Functioning bit
 (38 8)  (692 216)  (692 216)  LC_4 Logic Functioning bit
 (39 8)  (693 216)  (693 216)  LC_4 Logic Functioning bit
 (41 8)  (695 216)  (695 216)  LC_4 Logic Functioning bit
 (43 8)  (697 216)  (697 216)  LC_4 Logic Functioning bit
 (45 8)  (699 216)  (699 216)  LC_4 Logic Functioning bit
 (50 8)  (704 216)  (704 216)  Cascade bit: LH_LC04_inmux02_5

 (6 9)  (660 217)  (660 217)  routing T_13_13.sp4_v_b_6 <X> T_13_13.sp4_h_r_6
 (21 9)  (675 217)  (675 217)  routing T_13_13.tnl_op_3 <X> T_13_13.lc_trk_g2_3
 (26 9)  (680 217)  (680 217)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 217)  (682 217)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 217)  (683 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 217)  (684 217)  routing T_13_13.lc_trk_g0_7 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (36 9)  (690 217)  (690 217)  LC_4 Logic Functioning bit
 (37 9)  (691 217)  (691 217)  LC_4 Logic Functioning bit
 (39 9)  (693 217)  (693 217)  LC_4 Logic Functioning bit
 (43 9)  (697 217)  (697 217)  LC_4 Logic Functioning bit
 (44 9)  (698 217)  (698 217)  LC_4 Logic Functioning bit
 (51 9)  (705 217)  (705 217)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (5 10)  (659 218)  (659 218)  routing T_13_13.sp4_v_t_43 <X> T_13_13.sp4_h_l_43
 (15 10)  (669 218)  (669 218)  routing T_13_13.sp4_v_t_32 <X> T_13_13.lc_trk_g2_5
 (16 10)  (670 218)  (670 218)  routing T_13_13.sp4_v_t_32 <X> T_13_13.lc_trk_g2_5
 (17 10)  (671 218)  (671 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (679 218)  (679 218)  routing T_13_13.rgt_op_6 <X> T_13_13.lc_trk_g2_6
 (6 11)  (660 219)  (660 219)  routing T_13_13.sp4_v_t_43 <X> T_13_13.sp4_h_l_43
 (10 11)  (664 219)  (664 219)  routing T_13_13.sp4_h_l_39 <X> T_13_13.sp4_v_t_42
 (22 11)  (676 219)  (676 219)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (678 219)  (678 219)  routing T_13_13.rgt_op_6 <X> T_13_13.lc_trk_g2_6
 (15 12)  (669 220)  (669 220)  routing T_13_13.tnl_op_1 <X> T_13_13.lc_trk_g3_1
 (17 12)  (671 220)  (671 220)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (18 13)  (672 221)  (672 221)  routing T_13_13.tnl_op_1 <X> T_13_13.lc_trk_g3_1
 (0 14)  (654 222)  (654 222)  routing T_13_13.glb_netwk_4 <X> T_13_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 222)  (655 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (666 222)  (666 222)  routing T_13_13.sp4_v_t_46 <X> T_13_13.sp4_h_l_46
 (15 14)  (669 222)  (669 222)  routing T_13_13.sp4_v_t_32 <X> T_13_13.lc_trk_g3_5
 (16 14)  (670 222)  (670 222)  routing T_13_13.sp4_v_t_32 <X> T_13_13.lc_trk_g3_5
 (17 14)  (671 222)  (671 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (27 14)  (681 222)  (681 222)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 222)  (682 222)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 222)  (683 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 222)  (684 222)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 222)  (686 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 222)  (687 222)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 222)  (688 222)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (11 15)  (665 223)  (665 223)  routing T_13_13.sp4_v_t_46 <X> T_13_13.sp4_h_l_46
 (26 15)  (680 223)  (680 223)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 223)  (681 223)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 223)  (683 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (690 223)  (690 223)  LC_7 Logic Functioning bit
 (38 15)  (692 223)  (692 223)  LC_7 Logic Functioning bit


LogicTile_14_13

 (5 0)  (713 208)  (713 208)  routing T_14_13.sp4_h_l_44 <X> T_14_13.sp4_h_r_0
 (22 0)  (730 208)  (730 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (29 0)  (737 208)  (737 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 208)  (738 208)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 208)  (740 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 208)  (741 208)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 208)  (744 208)  LC_0 Logic Functioning bit
 (39 0)  (747 208)  (747 208)  LC_0 Logic Functioning bit
 (40 0)  (748 208)  (748 208)  LC_0 Logic Functioning bit
 (43 0)  (751 208)  (751 208)  LC_0 Logic Functioning bit
 (4 1)  (712 209)  (712 209)  routing T_14_13.sp4_h_l_44 <X> T_14_13.sp4_h_r_0
 (16 1)  (724 209)  (724 209)  routing T_14_13.sp12_h_r_8 <X> T_14_13.lc_trk_g0_0
 (17 1)  (725 209)  (725 209)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (22 1)  (730 209)  (730 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (731 209)  (731 209)  routing T_14_13.sp4_v_b_18 <X> T_14_13.lc_trk_g0_2
 (24 1)  (732 209)  (732 209)  routing T_14_13.sp4_v_b_18 <X> T_14_13.lc_trk_g0_2
 (26 1)  (734 209)  (734 209)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 209)  (736 209)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 209)  (737 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 209)  (738 209)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 209)  (739 209)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 209)  (740 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (741 209)  (741 209)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.input_2_0
 (36 1)  (744 209)  (744 209)  LC_0 Logic Functioning bit
 (37 1)  (745 209)  (745 209)  LC_0 Logic Functioning bit
 (38 1)  (746 209)  (746 209)  LC_0 Logic Functioning bit
 (39 1)  (747 209)  (747 209)  LC_0 Logic Functioning bit
 (40 1)  (748 209)  (748 209)  LC_0 Logic Functioning bit
 (41 1)  (749 209)  (749 209)  LC_0 Logic Functioning bit
 (42 1)  (750 209)  (750 209)  LC_0 Logic Functioning bit
 (5 2)  (713 210)  (713 210)  routing T_14_13.sp4_v_t_37 <X> T_14_13.sp4_h_l_37
 (19 2)  (727 210)  (727 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (22 2)  (730 210)  (730 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (731 210)  (731 210)  routing T_14_13.sp4_v_b_23 <X> T_14_13.lc_trk_g0_7
 (24 2)  (732 210)  (732 210)  routing T_14_13.sp4_v_b_23 <X> T_14_13.lc_trk_g0_7
 (29 2)  (737 210)  (737 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 210)  (738 210)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 210)  (744 210)  LC_1 Logic Functioning bit
 (37 2)  (745 210)  (745 210)  LC_1 Logic Functioning bit
 (38 2)  (746 210)  (746 210)  LC_1 Logic Functioning bit
 (39 2)  (747 210)  (747 210)  LC_1 Logic Functioning bit
 (40 2)  (748 210)  (748 210)  LC_1 Logic Functioning bit
 (42 2)  (750 210)  (750 210)  LC_1 Logic Functioning bit
 (43 2)  (751 210)  (751 210)  LC_1 Logic Functioning bit
 (50 2)  (758 210)  (758 210)  Cascade bit: LH_LC01_inmux02_5

 (6 3)  (714 211)  (714 211)  routing T_14_13.sp4_v_t_37 <X> T_14_13.sp4_h_l_37
 (14 3)  (722 211)  (722 211)  routing T_14_13.sp12_h_r_20 <X> T_14_13.lc_trk_g0_4
 (16 3)  (724 211)  (724 211)  routing T_14_13.sp12_h_r_20 <X> T_14_13.lc_trk_g0_4
 (17 3)  (725 211)  (725 211)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (730 211)  (730 211)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (731 211)  (731 211)  routing T_14_13.sp12_h_r_14 <X> T_14_13.lc_trk_g0_6
 (26 3)  (734 211)  (734 211)  routing T_14_13.lc_trk_g0_3 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 211)  (737 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 211)  (738 211)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 211)  (739 211)  routing T_14_13.lc_trk_g0_2 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 211)  (744 211)  LC_1 Logic Functioning bit
 (37 3)  (745 211)  (745 211)  LC_1 Logic Functioning bit
 (38 3)  (746 211)  (746 211)  LC_1 Logic Functioning bit
 (39 3)  (747 211)  (747 211)  LC_1 Logic Functioning bit
 (40 3)  (748 211)  (748 211)  LC_1 Logic Functioning bit
 (41 3)  (749 211)  (749 211)  LC_1 Logic Functioning bit
 (42 3)  (750 211)  (750 211)  LC_1 Logic Functioning bit
 (43 3)  (751 211)  (751 211)  LC_1 Logic Functioning bit
 (11 4)  (719 212)  (719 212)  routing T_14_13.sp4_v_t_44 <X> T_14_13.sp4_v_b_5
 (13 4)  (721 212)  (721 212)  routing T_14_13.sp4_v_t_44 <X> T_14_13.sp4_v_b_5
 (14 4)  (722 212)  (722 212)  routing T_14_13.lft_op_0 <X> T_14_13.lc_trk_g1_0
 (25 4)  (733 212)  (733 212)  routing T_14_13.lft_op_2 <X> T_14_13.lc_trk_g1_2
 (15 5)  (723 213)  (723 213)  routing T_14_13.lft_op_0 <X> T_14_13.lc_trk_g1_0
 (17 5)  (725 213)  (725 213)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (730 213)  (730 213)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 213)  (732 213)  routing T_14_13.lft_op_2 <X> T_14_13.lc_trk_g1_2
 (26 6)  (734 214)  (734 214)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 214)  (739 214)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 214)  (741 214)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 214)  (742 214)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 214)  (744 214)  LC_3 Logic Functioning bit
 (38 6)  (746 214)  (746 214)  LC_3 Logic Functioning bit
 (41 6)  (749 214)  (749 214)  LC_3 Logic Functioning bit
 (43 6)  (751 214)  (751 214)  LC_3 Logic Functioning bit
 (27 7)  (735 215)  (735 215)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 215)  (736 215)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 215)  (737 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 215)  (739 215)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 215)  (745 215)  LC_3 Logic Functioning bit
 (39 7)  (747 215)  (747 215)  LC_3 Logic Functioning bit
 (41 7)  (749 215)  (749 215)  LC_3 Logic Functioning bit
 (43 7)  (751 215)  (751 215)  LC_3 Logic Functioning bit
 (14 8)  (722 216)  (722 216)  routing T_14_13.sp4_h_l_21 <X> T_14_13.lc_trk_g2_0
 (22 8)  (730 216)  (730 216)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (732 216)  (732 216)  routing T_14_13.tnl_op_3 <X> T_14_13.lc_trk_g2_3
 (26 8)  (734 216)  (734 216)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 216)  (735 216)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 216)  (736 216)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 216)  (737 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 216)  (738 216)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 216)  (740 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 216)  (741 216)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 216)  (742 216)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 216)  (744 216)  LC_4 Logic Functioning bit
 (37 8)  (745 216)  (745 216)  LC_4 Logic Functioning bit
 (39 8)  (747 216)  (747 216)  LC_4 Logic Functioning bit
 (43 8)  (751 216)  (751 216)  LC_4 Logic Functioning bit
 (50 8)  (758 216)  (758 216)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (723 217)  (723 217)  routing T_14_13.sp4_h_l_21 <X> T_14_13.lc_trk_g2_0
 (16 9)  (724 217)  (724 217)  routing T_14_13.sp4_h_l_21 <X> T_14_13.lc_trk_g2_0
 (17 9)  (725 217)  (725 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (729 217)  (729 217)  routing T_14_13.tnl_op_3 <X> T_14_13.lc_trk_g2_3
 (22 9)  (730 217)  (730 217)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (732 217)  (732 217)  routing T_14_13.tnl_op_2 <X> T_14_13.lc_trk_g2_2
 (25 9)  (733 217)  (733 217)  routing T_14_13.tnl_op_2 <X> T_14_13.lc_trk_g2_2
 (26 9)  (734 217)  (734 217)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 217)  (735 217)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 217)  (736 217)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 217)  (737 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 217)  (738 217)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 217)  (739 217)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 217)  (744 217)  LC_4 Logic Functioning bit
 (37 9)  (745 217)  (745 217)  LC_4 Logic Functioning bit
 (42 9)  (750 217)  (750 217)  LC_4 Logic Functioning bit
 (43 9)  (751 217)  (751 217)  LC_4 Logic Functioning bit
 (4 10)  (712 218)  (712 218)  routing T_14_13.sp4_h_r_0 <X> T_14_13.sp4_v_t_43
 (6 10)  (714 218)  (714 218)  routing T_14_13.sp4_h_r_0 <X> T_14_13.sp4_v_t_43
 (5 11)  (713 219)  (713 219)  routing T_14_13.sp4_h_r_0 <X> T_14_13.sp4_v_t_43
 (25 12)  (733 220)  (733 220)  routing T_14_13.sp4_h_r_34 <X> T_14_13.lc_trk_g3_2
 (27 12)  (735 220)  (735 220)  routing T_14_13.lc_trk_g1_0 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 220)  (737 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 220)  (740 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 220)  (742 220)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 220)  (744 220)  LC_6 Logic Functioning bit
 (38 12)  (746 220)  (746 220)  LC_6 Logic Functioning bit
 (40 12)  (748 220)  (748 220)  LC_6 Logic Functioning bit
 (41 12)  (749 220)  (749 220)  LC_6 Logic Functioning bit
 (42 12)  (750 220)  (750 220)  LC_6 Logic Functioning bit
 (43 12)  (751 220)  (751 220)  LC_6 Logic Functioning bit
 (14 13)  (722 221)  (722 221)  routing T_14_13.sp4_r_v_b_40 <X> T_14_13.lc_trk_g3_0
 (17 13)  (725 221)  (725 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (730 221)  (730 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (731 221)  (731 221)  routing T_14_13.sp4_h_r_34 <X> T_14_13.lc_trk_g3_2
 (24 13)  (732 221)  (732 221)  routing T_14_13.sp4_h_r_34 <X> T_14_13.lc_trk_g3_2
 (26 13)  (734 221)  (734 221)  routing T_14_13.lc_trk_g0_2 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 221)  (737 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 221)  (739 221)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 221)  (744 221)  LC_6 Logic Functioning bit
 (37 13)  (745 221)  (745 221)  LC_6 Logic Functioning bit
 (38 13)  (746 221)  (746 221)  LC_6 Logic Functioning bit
 (39 13)  (747 221)  (747 221)  LC_6 Logic Functioning bit
 (40 13)  (748 221)  (748 221)  LC_6 Logic Functioning bit
 (41 13)  (749 221)  (749 221)  LC_6 Logic Functioning bit
 (42 13)  (750 221)  (750 221)  LC_6 Logic Functioning bit
 (43 13)  (751 221)  (751 221)  LC_6 Logic Functioning bit
 (22 14)  (730 222)  (730 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (733 222)  (733 222)  routing T_14_13.sp4_v_b_38 <X> T_14_13.lc_trk_g3_6
 (29 14)  (737 222)  (737 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 222)  (738 222)  routing T_14_13.lc_trk_g0_4 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 222)  (739 222)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 222)  (740 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 222)  (741 222)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 222)  (742 222)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 222)  (744 222)  LC_7 Logic Functioning bit
 (38 14)  (746 222)  (746 222)  LC_7 Logic Functioning bit
 (41 14)  (749 222)  (749 222)  LC_7 Logic Functioning bit
 (43 14)  (751 222)  (751 222)  LC_7 Logic Functioning bit
 (17 15)  (725 223)  (725 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (729 223)  (729 223)  routing T_14_13.sp4_r_v_b_47 <X> T_14_13.lc_trk_g3_7
 (22 15)  (730 223)  (730 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (731 223)  (731 223)  routing T_14_13.sp4_v_b_38 <X> T_14_13.lc_trk_g3_6
 (25 15)  (733 223)  (733 223)  routing T_14_13.sp4_v_b_38 <X> T_14_13.lc_trk_g3_6
 (27 15)  (735 223)  (735 223)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 223)  (736 223)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 223)  (737 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 223)  (739 223)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (37 15)  (745 223)  (745 223)  LC_7 Logic Functioning bit
 (39 15)  (747 223)  (747 223)  LC_7 Logic Functioning bit
 (41 15)  (749 223)  (749 223)  LC_7 Logic Functioning bit
 (43 15)  (751 223)  (751 223)  LC_7 Logic Functioning bit
 (46 15)  (754 223)  (754 223)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_15_13

 (22 0)  (784 208)  (784 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (785 208)  (785 208)  routing T_15_13.sp4_h_r_3 <X> T_15_13.lc_trk_g0_3
 (24 0)  (786 208)  (786 208)  routing T_15_13.sp4_h_r_3 <X> T_15_13.lc_trk_g0_3
 (26 0)  (788 208)  (788 208)  routing T_15_13.lc_trk_g0_4 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 208)  (789 208)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 208)  (792 208)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 208)  (794 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 208)  (796 208)  routing T_15_13.lc_trk_g1_2 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 208)  (797 208)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.input_2_0
 (36 0)  (798 208)  (798 208)  LC_0 Logic Functioning bit
 (37 0)  (799 208)  (799 208)  LC_0 Logic Functioning bit
 (43 0)  (805 208)  (805 208)  LC_0 Logic Functioning bit
 (45 0)  (807 208)  (807 208)  LC_0 Logic Functioning bit
 (47 0)  (809 208)  (809 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (21 1)  (783 209)  (783 209)  routing T_15_13.sp4_h_r_3 <X> T_15_13.lc_trk_g0_3
 (29 1)  (791 209)  (791 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 209)  (792 209)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 209)  (793 209)  routing T_15_13.lc_trk_g1_2 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 209)  (794 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (795 209)  (795 209)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.input_2_0
 (35 1)  (797 209)  (797 209)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.input_2_0
 (36 1)  (798 209)  (798 209)  LC_0 Logic Functioning bit
 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (1 2)  (763 210)  (763 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (791 210)  (791 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 210)  (792 210)  routing T_15_13.lc_trk_g0_4 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 210)  (793 210)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 210)  (796 210)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 210)  (797 210)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.input_2_1
 (36 2)  (798 210)  (798 210)  LC_1 Logic Functioning bit
 (37 2)  (799 210)  (799 210)  LC_1 Logic Functioning bit
 (43 2)  (805 210)  (805 210)  LC_1 Logic Functioning bit
 (45 2)  (807 210)  (807 210)  LC_1 Logic Functioning bit
 (51 2)  (813 210)  (813 210)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (15 3)  (777 211)  (777 211)  routing T_15_13.bot_op_4 <X> T_15_13.lc_trk_g0_4
 (17 3)  (779 211)  (779 211)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (26 3)  (788 211)  (788 211)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 211)  (790 211)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 211)  (791 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 211)  (793 211)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 211)  (794 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (795 211)  (795 211)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.input_2_1
 (34 3)  (796 211)  (796 211)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.input_2_1
 (35 3)  (797 211)  (797 211)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.input_2_1
 (37 3)  (799 211)  (799 211)  LC_1 Logic Functioning bit
 (0 4)  (762 212)  (762 212)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (1 4)  (763 212)  (763 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (26 4)  (788 212)  (788 212)  routing T_15_13.lc_trk_g0_4 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 212)  (791 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 212)  (793 212)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 212)  (796 212)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 212)  (797 212)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.input_2_2
 (36 4)  (798 212)  (798 212)  LC_2 Logic Functioning bit
 (37 4)  (799 212)  (799 212)  LC_2 Logic Functioning bit
 (43 4)  (805 212)  (805 212)  LC_2 Logic Functioning bit
 (45 4)  (807 212)  (807 212)  LC_2 Logic Functioning bit
 (47 4)  (809 212)  (809 212)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (1 5)  (763 213)  (763 213)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (22 5)  (784 213)  (784 213)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (786 213)  (786 213)  routing T_15_13.bot_op_2 <X> T_15_13.lc_trk_g1_2
 (29 5)  (791 213)  (791 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 213)  (792 213)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 213)  (794 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (795 213)  (795 213)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.input_2_2
 (35 5)  (797 213)  (797 213)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.input_2_2
 (36 5)  (798 213)  (798 213)  LC_2 Logic Functioning bit
 (14 6)  (776 214)  (776 214)  routing T_15_13.lft_op_4 <X> T_15_13.lc_trk_g1_4
 (22 6)  (784 214)  (784 214)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (786 214)  (786 214)  routing T_15_13.top_op_7 <X> T_15_13.lc_trk_g1_7
 (25 6)  (787 214)  (787 214)  routing T_15_13.sp12_h_l_5 <X> T_15_13.lc_trk_g1_6
 (15 7)  (777 215)  (777 215)  routing T_15_13.lft_op_4 <X> T_15_13.lc_trk_g1_4
 (17 7)  (779 215)  (779 215)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (783 215)  (783 215)  routing T_15_13.top_op_7 <X> T_15_13.lc_trk_g1_7
 (22 7)  (784 215)  (784 215)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (786 215)  (786 215)  routing T_15_13.sp12_h_l_5 <X> T_15_13.lc_trk_g1_6
 (25 7)  (787 215)  (787 215)  routing T_15_13.sp12_h_l_5 <X> T_15_13.lc_trk_g1_6
 (3 8)  (765 216)  (765 216)  routing T_15_13.sp12_h_r_1 <X> T_15_13.sp12_v_b_1
 (8 8)  (770 216)  (770 216)  routing T_15_13.sp4_v_b_7 <X> T_15_13.sp4_h_r_7
 (9 8)  (771 216)  (771 216)  routing T_15_13.sp4_v_b_7 <X> T_15_13.sp4_h_r_7
 (22 8)  (784 216)  (784 216)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (786 216)  (786 216)  routing T_15_13.tnr_op_3 <X> T_15_13.lc_trk_g2_3
 (3 9)  (765 217)  (765 217)  routing T_15_13.sp12_h_r_1 <X> T_15_13.sp12_v_b_1
 (22 9)  (784 217)  (784 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (785 217)  (785 217)  routing T_15_13.sp4_v_b_42 <X> T_15_13.lc_trk_g2_2
 (24 9)  (786 217)  (786 217)  routing T_15_13.sp4_v_b_42 <X> T_15_13.lc_trk_g2_2
 (8 10)  (770 218)  (770 218)  routing T_15_13.sp4_v_t_36 <X> T_15_13.sp4_h_l_42
 (9 10)  (771 218)  (771 218)  routing T_15_13.sp4_v_t_36 <X> T_15_13.sp4_h_l_42
 (10 10)  (772 218)  (772 218)  routing T_15_13.sp4_v_t_36 <X> T_15_13.sp4_h_l_42
 (25 10)  (787 218)  (787 218)  routing T_15_13.sp4_v_b_30 <X> T_15_13.lc_trk_g2_6
 (22 11)  (784 219)  (784 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (785 219)  (785 219)  routing T_15_13.sp4_v_b_30 <X> T_15_13.lc_trk_g2_6
 (0 14)  (762 222)  (762 222)  routing T_15_13.glb_netwk_4 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 222)  (763 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (787 222)  (787 222)  routing T_15_13.sp4_v_b_30 <X> T_15_13.lc_trk_g3_6
 (22 15)  (784 223)  (784 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (785 223)  (785 223)  routing T_15_13.sp4_v_b_30 <X> T_15_13.lc_trk_g3_6


LogicTile_16_13

 (14 0)  (830 208)  (830 208)  routing T_16_13.sp4_h_r_8 <X> T_16_13.lc_trk_g0_0
 (25 0)  (841 208)  (841 208)  routing T_16_13.sp4_h_l_7 <X> T_16_13.lc_trk_g0_2
 (26 0)  (842 208)  (842 208)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 208)  (843 208)  routing T_16_13.lc_trk_g1_4 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 208)  (845 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 208)  (846 208)  routing T_16_13.lc_trk_g1_4 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 208)  (848 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 208)  (849 208)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 208)  (852 208)  LC_0 Logic Functioning bit
 (38 0)  (854 208)  (854 208)  LC_0 Logic Functioning bit
 (41 0)  (857 208)  (857 208)  LC_0 Logic Functioning bit
 (43 0)  (859 208)  (859 208)  LC_0 Logic Functioning bit
 (15 1)  (831 209)  (831 209)  routing T_16_13.sp4_h_r_8 <X> T_16_13.lc_trk_g0_0
 (16 1)  (832 209)  (832 209)  routing T_16_13.sp4_h_r_8 <X> T_16_13.lc_trk_g0_0
 (17 1)  (833 209)  (833 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (838 209)  (838 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (839 209)  (839 209)  routing T_16_13.sp4_h_l_7 <X> T_16_13.lc_trk_g0_2
 (24 1)  (840 209)  (840 209)  routing T_16_13.sp4_h_l_7 <X> T_16_13.lc_trk_g0_2
 (25 1)  (841 209)  (841 209)  routing T_16_13.sp4_h_l_7 <X> T_16_13.lc_trk_g0_2
 (26 1)  (842 209)  (842 209)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 209)  (843 209)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 209)  (844 209)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 209)  (845 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 209)  (847 209)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (37 1)  (853 209)  (853 209)  LC_0 Logic Functioning bit
 (39 1)  (855 209)  (855 209)  LC_0 Logic Functioning bit
 (41 1)  (857 209)  (857 209)  LC_0 Logic Functioning bit
 (43 1)  (859 209)  (859 209)  LC_0 Logic Functioning bit
 (0 2)  (816 210)  (816 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (1 2)  (817 210)  (817 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (844 210)  (844 210)  routing T_16_13.lc_trk_g2_2 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 210)  (845 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 210)  (847 210)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 210)  (848 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 210)  (849 210)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 210)  (852 210)  LC_1 Logic Functioning bit
 (37 2)  (853 210)  (853 210)  LC_1 Logic Functioning bit
 (39 2)  (855 210)  (855 210)  LC_1 Logic Functioning bit
 (43 2)  (859 210)  (859 210)  LC_1 Logic Functioning bit
 (50 2)  (866 210)  (866 210)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (842 211)  (842 211)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 211)  (844 211)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 211)  (845 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 211)  (846 211)  routing T_16_13.lc_trk_g2_2 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 211)  (847 211)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 211)  (852 211)  LC_1 Logic Functioning bit
 (37 3)  (853 211)  (853 211)  LC_1 Logic Functioning bit
 (42 3)  (858 211)  (858 211)  LC_1 Logic Functioning bit
 (43 3)  (859 211)  (859 211)  LC_1 Logic Functioning bit
 (1 4)  (817 212)  (817 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (817 213)  (817 213)  routing T_16_13.lc_trk_g0_2 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (21 6)  (837 214)  (837 214)  routing T_16_13.sp4_v_b_15 <X> T_16_13.lc_trk_g1_7
 (22 6)  (838 214)  (838 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (839 214)  (839 214)  routing T_16_13.sp4_v_b_15 <X> T_16_13.lc_trk_g1_7
 (14 7)  (830 215)  (830 215)  routing T_16_13.sp12_h_r_20 <X> T_16_13.lc_trk_g1_4
 (16 7)  (832 215)  (832 215)  routing T_16_13.sp12_h_r_20 <X> T_16_13.lc_trk_g1_4
 (17 7)  (833 215)  (833 215)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (21 7)  (837 215)  (837 215)  routing T_16_13.sp4_v_b_15 <X> T_16_13.lc_trk_g1_7
 (14 8)  (830 216)  (830 216)  routing T_16_13.rgt_op_0 <X> T_16_13.lc_trk_g2_0
 (21 8)  (837 216)  (837 216)  routing T_16_13.sp4_h_r_43 <X> T_16_13.lc_trk_g2_3
 (22 8)  (838 216)  (838 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (839 216)  (839 216)  routing T_16_13.sp4_h_r_43 <X> T_16_13.lc_trk_g2_3
 (24 8)  (840 216)  (840 216)  routing T_16_13.sp4_h_r_43 <X> T_16_13.lc_trk_g2_3
 (27 8)  (843 216)  (843 216)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 216)  (844 216)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 216)  (845 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 216)  (846 216)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 216)  (848 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 216)  (849 216)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 216)  (852 216)  LC_4 Logic Functioning bit
 (38 8)  (854 216)  (854 216)  LC_4 Logic Functioning bit
 (41 8)  (857 216)  (857 216)  LC_4 Logic Functioning bit
 (42 8)  (858 216)  (858 216)  LC_4 Logic Functioning bit
 (43 8)  (859 216)  (859 216)  LC_4 Logic Functioning bit
 (9 9)  (825 217)  (825 217)  routing T_16_13.sp4_v_t_46 <X> T_16_13.sp4_v_b_7
 (10 9)  (826 217)  (826 217)  routing T_16_13.sp4_v_t_46 <X> T_16_13.sp4_v_b_7
 (15 9)  (831 217)  (831 217)  routing T_16_13.rgt_op_0 <X> T_16_13.lc_trk_g2_0
 (17 9)  (833 217)  (833 217)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (21 9)  (837 217)  (837 217)  routing T_16_13.sp4_h_r_43 <X> T_16_13.lc_trk_g2_3
 (22 9)  (838 217)  (838 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (839 217)  (839 217)  routing T_16_13.sp4_v_b_42 <X> T_16_13.lc_trk_g2_2
 (24 9)  (840 217)  (840 217)  routing T_16_13.sp4_v_b_42 <X> T_16_13.lc_trk_g2_2
 (26 9)  (842 217)  (842 217)  routing T_16_13.lc_trk_g2_2 <X> T_16_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 217)  (844 217)  routing T_16_13.lc_trk_g2_2 <X> T_16_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 217)  (845 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 217)  (846 217)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 217)  (847 217)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 217)  (848 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (849 217)  (849 217)  routing T_16_13.lc_trk_g2_0 <X> T_16_13.input_2_4
 (36 9)  (852 217)  (852 217)  LC_4 Logic Functioning bit
 (38 9)  (854 217)  (854 217)  LC_4 Logic Functioning bit
 (43 9)  (859 217)  (859 217)  LC_4 Logic Functioning bit
 (26 10)  (842 218)  (842 218)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 218)  (845 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 218)  (847 218)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 218)  (848 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 218)  (850 218)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 218)  (852 218)  LC_5 Logic Functioning bit
 (37 10)  (853 218)  (853 218)  LC_5 Logic Functioning bit
 (38 10)  (854 218)  (854 218)  LC_5 Logic Functioning bit
 (45 10)  (861 218)  (861 218)  LC_5 Logic Functioning bit
 (47 10)  (863 218)  (863 218)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (866 218)  (866 218)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (838 219)  (838 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (839 219)  (839 219)  routing T_16_13.sp4_v_b_46 <X> T_16_13.lc_trk_g2_6
 (24 11)  (840 219)  (840 219)  routing T_16_13.sp4_v_b_46 <X> T_16_13.lc_trk_g2_6
 (27 11)  (843 219)  (843 219)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 219)  (844 219)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 219)  (845 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 219)  (847 219)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 219)  (852 219)  LC_5 Logic Functioning bit
 (0 14)  (816 222)  (816 222)  routing T_16_13.glb_netwk_4 <X> T_16_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 222)  (817 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (824 222)  (824 222)  routing T_16_13.sp4_v_t_41 <X> T_16_13.sp4_h_l_47
 (9 14)  (825 222)  (825 222)  routing T_16_13.sp4_v_t_41 <X> T_16_13.sp4_h_l_47
 (10 14)  (826 222)  (826 222)  routing T_16_13.sp4_v_t_41 <X> T_16_13.sp4_h_l_47
 (14 14)  (830 222)  (830 222)  routing T_16_13.bnl_op_4 <X> T_16_13.lc_trk_g3_4
 (21 14)  (837 222)  (837 222)  routing T_16_13.sp12_v_b_7 <X> T_16_13.lc_trk_g3_7
 (22 14)  (838 222)  (838 222)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (840 222)  (840 222)  routing T_16_13.sp12_v_b_7 <X> T_16_13.lc_trk_g3_7
 (25 14)  (841 222)  (841 222)  routing T_16_13.sp4_h_r_38 <X> T_16_13.lc_trk_g3_6
 (14 15)  (830 223)  (830 223)  routing T_16_13.bnl_op_4 <X> T_16_13.lc_trk_g3_4
 (17 15)  (833 223)  (833 223)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (21 15)  (837 223)  (837 223)  routing T_16_13.sp12_v_b_7 <X> T_16_13.lc_trk_g3_7
 (22 15)  (838 223)  (838 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (839 223)  (839 223)  routing T_16_13.sp4_h_r_38 <X> T_16_13.lc_trk_g3_6
 (24 15)  (840 223)  (840 223)  routing T_16_13.sp4_h_r_38 <X> T_16_13.lc_trk_g3_6


LogicTile_17_13

 (0 0)  (874 208)  (874 208)  Negative Clock bit

 (5 0)  (879 208)  (879 208)  routing T_17_13.sp4_v_t_37 <X> T_17_13.sp4_h_r_0
 (27 0)  (901 208)  (901 208)  routing T_17_13.lc_trk_g1_0 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 208)  (903 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 208)  (905 208)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 208)  (906 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 208)  (907 208)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 208)  (908 208)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 208)  (910 208)  LC_0 Logic Functioning bit
 (38 0)  (912 208)  (912 208)  LC_0 Logic Functioning bit
 (45 0)  (919 208)  (919 208)  LC_0 Logic Functioning bit
 (26 1)  (900 209)  (900 209)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 209)  (902 209)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 209)  (903 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (36 1)  (910 209)  (910 209)  LC_0 Logic Functioning bit
 (37 1)  (911 209)  (911 209)  LC_0 Logic Functioning bit
 (38 1)  (912 209)  (912 209)  LC_0 Logic Functioning bit
 (39 1)  (913 209)  (913 209)  LC_0 Logic Functioning bit
 (41 1)  (915 209)  (915 209)  LC_0 Logic Functioning bit
 (43 1)  (917 209)  (917 209)  LC_0 Logic Functioning bit
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (874 211)  (874 211)  routing T_17_13.glb_netwk_1 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (1 4)  (875 212)  (875 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 213)  (874 213)  routing T_17_13.glb_netwk_3 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (14 5)  (888 213)  (888 213)  routing T_17_13.sp4_h_r_0 <X> T_17_13.lc_trk_g1_0
 (15 5)  (889 213)  (889 213)  routing T_17_13.sp4_h_r_0 <X> T_17_13.lc_trk_g1_0
 (16 5)  (890 213)  (890 213)  routing T_17_13.sp4_h_r_0 <X> T_17_13.lc_trk_g1_0
 (17 5)  (891 213)  (891 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (26 6)  (900 214)  (900 214)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 214)  (902 214)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 214)  (903 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 214)  (905 214)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 214)  (906 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 214)  (907 214)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 214)  (908 214)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 214)  (910 214)  LC_3 Logic Functioning bit
 (38 6)  (912 214)  (912 214)  LC_3 Logic Functioning bit
 (45 6)  (919 214)  (919 214)  LC_3 Logic Functioning bit
 (27 7)  (901 215)  (901 215)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 215)  (902 215)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 215)  (903 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 215)  (904 215)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 215)  (905 215)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 215)  (910 215)  LC_3 Logic Functioning bit
 (37 7)  (911 215)  (911 215)  LC_3 Logic Functioning bit
 (38 7)  (912 215)  (912 215)  LC_3 Logic Functioning bit
 (39 7)  (913 215)  (913 215)  LC_3 Logic Functioning bit
 (40 7)  (914 215)  (914 215)  LC_3 Logic Functioning bit
 (42 7)  (916 215)  (916 215)  LC_3 Logic Functioning bit
 (51 7)  (925 215)  (925 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (4 8)  (878 216)  (878 216)  routing T_17_13.sp4_h_l_43 <X> T_17_13.sp4_v_b_6
 (5 9)  (879 217)  (879 217)  routing T_17_13.sp4_h_l_43 <X> T_17_13.sp4_v_b_6
 (22 9)  (896 217)  (896 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (899 217)  (899 217)  routing T_17_13.sp4_r_v_b_34 <X> T_17_13.lc_trk_g2_2
 (0 14)  (874 222)  (874 222)  routing T_17_13.glb_netwk_4 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 222)  (875 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 222)  (888 222)  routing T_17_13.sp4_h_r_36 <X> T_17_13.lc_trk_g3_4
 (21 14)  (895 222)  (895 222)  routing T_17_13.sp4_v_t_18 <X> T_17_13.lc_trk_g3_7
 (22 14)  (896 222)  (896 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (897 222)  (897 222)  routing T_17_13.sp4_v_t_18 <X> T_17_13.lc_trk_g3_7
 (15 15)  (889 223)  (889 223)  routing T_17_13.sp4_h_r_36 <X> T_17_13.lc_trk_g3_4
 (16 15)  (890 223)  (890 223)  routing T_17_13.sp4_h_r_36 <X> T_17_13.lc_trk_g3_4
 (17 15)  (891 223)  (891 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_18_13

 (25 0)  (953 208)  (953 208)  routing T_18_13.sp4_h_r_10 <X> T_18_13.lc_trk_g0_2
 (27 0)  (955 208)  (955 208)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 208)  (957 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 208)  (959 208)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 208)  (960 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 208)  (961 208)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 208)  (962 208)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 208)  (964 208)  LC_0 Logic Functioning bit
 (38 0)  (966 208)  (966 208)  LC_0 Logic Functioning bit
 (45 0)  (973 208)  (973 208)  LC_0 Logic Functioning bit
 (22 1)  (950 209)  (950 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (951 209)  (951 209)  routing T_18_13.sp4_h_r_10 <X> T_18_13.lc_trk_g0_2
 (24 1)  (952 209)  (952 209)  routing T_18_13.sp4_h_r_10 <X> T_18_13.lc_trk_g0_2
 (26 1)  (954 209)  (954 209)  routing T_18_13.lc_trk_g0_2 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 209)  (957 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (36 1)  (964 209)  (964 209)  LC_0 Logic Functioning bit
 (37 1)  (965 209)  (965 209)  LC_0 Logic Functioning bit
 (38 1)  (966 209)  (966 209)  LC_0 Logic Functioning bit
 (39 1)  (967 209)  (967 209)  LC_0 Logic Functioning bit
 (40 1)  (968 209)  (968 209)  LC_0 Logic Functioning bit
 (42 1)  (970 209)  (970 209)  LC_0 Logic Functioning bit
 (47 1)  (975 209)  (975 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (928 210)  (928 210)  routing T_18_13.glb_netwk_7 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (1 2)  (929 210)  (929 210)  routing T_18_13.glb_netwk_7 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (9 2)  (937 210)  (937 210)  routing T_18_13.sp4_h_r_10 <X> T_18_13.sp4_h_l_36
 (10 2)  (938 210)  (938 210)  routing T_18_13.sp4_h_r_10 <X> T_18_13.sp4_h_l_36
 (0 3)  (928 211)  (928 211)  routing T_18_13.glb_netwk_7 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (1 4)  (929 212)  (929 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (942 212)  (942 212)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g1_0
 (0 5)  (928 213)  (928 213)  routing T_18_13.glb_netwk_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (14 5)  (942 213)  (942 213)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g1_0
 (15 5)  (943 213)  (943 213)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g1_0
 (17 5)  (945 213)  (945 213)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (0 14)  (928 222)  (928 222)  routing T_18_13.glb_netwk_4 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 222)  (929 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 15)  (942 223)  (942 223)  routing T_18_13.sp12_v_b_20 <X> T_18_13.lc_trk_g3_4
 (16 15)  (944 223)  (944 223)  routing T_18_13.sp12_v_b_20 <X> T_18_13.lc_trk_g3_4
 (17 15)  (945 223)  (945 223)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_19_13

 (21 0)  (1003 208)  (1003 208)  routing T_19_13.sp12_h_r_3 <X> T_19_13.lc_trk_g0_3
 (22 0)  (1004 208)  (1004 208)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (1006 208)  (1006 208)  routing T_19_13.sp12_h_r_3 <X> T_19_13.lc_trk_g0_3
 (21 1)  (1003 209)  (1003 209)  routing T_19_13.sp12_h_r_3 <X> T_19_13.lc_trk_g0_3
 (0 2)  (982 210)  (982 210)  routing T_19_13.glb_netwk_7 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (1 2)  (983 210)  (983 210)  routing T_19_13.glb_netwk_7 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (982 211)  (982 211)  routing T_19_13.glb_netwk_7 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (22 3)  (1004 211)  (1004 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1007 211)  (1007 211)  routing T_19_13.sp4_r_v_b_30 <X> T_19_13.lc_trk_g0_6
 (1 4)  (983 212)  (983 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (982 213)  (982 213)  routing T_19_13.glb_netwk_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (5 6)  (987 214)  (987 214)  routing T_19_13.sp4_v_t_44 <X> T_19_13.sp4_h_l_38
 (21 6)  (1003 214)  (1003 214)  routing T_19_13.sp4_h_l_10 <X> T_19_13.lc_trk_g1_7
 (22 6)  (1004 214)  (1004 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1005 214)  (1005 214)  routing T_19_13.sp4_h_l_10 <X> T_19_13.lc_trk_g1_7
 (24 6)  (1006 214)  (1006 214)  routing T_19_13.sp4_h_l_10 <X> T_19_13.lc_trk_g1_7
 (29 6)  (1011 214)  (1011 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 214)  (1012 214)  routing T_19_13.lc_trk_g0_6 <X> T_19_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 214)  (1013 214)  routing T_19_13.lc_trk_g1_7 <X> T_19_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 214)  (1014 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 214)  (1016 214)  routing T_19_13.lc_trk_g1_7 <X> T_19_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 214)  (1018 214)  LC_3 Logic Functioning bit
 (38 6)  (1020 214)  (1020 214)  LC_3 Logic Functioning bit
 (45 6)  (1027 214)  (1027 214)  LC_3 Logic Functioning bit
 (47 6)  (1029 214)  (1029 214)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (4 7)  (986 215)  (986 215)  routing T_19_13.sp4_v_t_44 <X> T_19_13.sp4_h_l_38
 (6 7)  (988 215)  (988 215)  routing T_19_13.sp4_v_t_44 <X> T_19_13.sp4_h_l_38
 (21 7)  (1003 215)  (1003 215)  routing T_19_13.sp4_h_l_10 <X> T_19_13.lc_trk_g1_7
 (26 7)  (1008 215)  (1008 215)  routing T_19_13.lc_trk_g0_3 <X> T_19_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 215)  (1011 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 215)  (1012 215)  routing T_19_13.lc_trk_g0_6 <X> T_19_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 215)  (1013 215)  routing T_19_13.lc_trk_g1_7 <X> T_19_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 215)  (1018 215)  LC_3 Logic Functioning bit
 (37 7)  (1019 215)  (1019 215)  LC_3 Logic Functioning bit
 (38 7)  (1020 215)  (1020 215)  LC_3 Logic Functioning bit
 (39 7)  (1021 215)  (1021 215)  LC_3 Logic Functioning bit
 (41 7)  (1023 215)  (1023 215)  LC_3 Logic Functioning bit
 (43 7)  (1025 215)  (1025 215)  LC_3 Logic Functioning bit
 (0 14)  (982 222)  (982 222)  routing T_19_13.glb_netwk_4 <X> T_19_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 222)  (983 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_21_13

 (3 1)  (1093 209)  (1093 209)  routing T_21_13.sp12_h_l_23 <X> T_21_13.sp12_v_b_0


LogicTile_22_13

 (8 14)  (1152 222)  (1152 222)  routing T_22_13.sp4_v_t_41 <X> T_22_13.sp4_h_l_47
 (9 14)  (1153 222)  (1153 222)  routing T_22_13.sp4_v_t_41 <X> T_22_13.sp4_h_l_47
 (10 14)  (1154 222)  (1154 222)  routing T_22_13.sp4_v_t_41 <X> T_22_13.sp4_h_l_47


LogicTile_23_13

 (3 1)  (1201 209)  (1201 209)  routing T_23_13.sp12_h_l_23 <X> T_23_13.sp12_v_b_0


LogicTile_30_13

 (3 2)  (1567 210)  (1567 210)  routing T_30_13.sp12_v_t_23 <X> T_30_13.sp12_h_l_23


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 193)  (0 193)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (0 194)  (0 194)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 201)  (0 201)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit


LogicTile_6_12

 (3 5)  (291 197)  (291 197)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_h_r_0
 (3 7)  (291 199)  (291 199)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_v_t_23


RAM_Tile_8_12

 (3 5)  (399 197)  (399 197)  routing T_8_12.sp12_h_l_23 <X> T_8_12.sp12_h_r_0


LogicTile_10_12

 (27 0)  (519 192)  (519 192)  routing T_10_12.lc_trk_g3_0 <X> T_10_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 192)  (520 192)  routing T_10_12.lc_trk_g3_0 <X> T_10_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 192)  (521 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 192)  (524 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (528 192)  (528 192)  LC_0 Logic Functioning bit
 (37 0)  (529 192)  (529 192)  LC_0 Logic Functioning bit
 (38 0)  (530 192)  (530 192)  LC_0 Logic Functioning bit
 (39 0)  (531 192)  (531 192)  LC_0 Logic Functioning bit
 (44 0)  (536 192)  (536 192)  LC_0 Logic Functioning bit
 (45 0)  (537 192)  (537 192)  LC_0 Logic Functioning bit
 (40 1)  (532 193)  (532 193)  LC_0 Logic Functioning bit
 (41 1)  (533 193)  (533 193)  LC_0 Logic Functioning bit
 (42 1)  (534 193)  (534 193)  LC_0 Logic Functioning bit
 (43 1)  (535 193)  (535 193)  LC_0 Logic Functioning bit
 (45 1)  (537 193)  (537 193)  LC_0 Logic Functioning bit
 (50 1)  (542 193)  (542 193)  Carry_In_Mux bit 

 (2 2)  (494 194)  (494 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (506 194)  (506 194)  routing T_10_12.sp4_v_b_4 <X> T_10_12.lc_trk_g0_4
 (27 2)  (519 194)  (519 194)  routing T_10_12.lc_trk_g3_1 <X> T_10_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 194)  (520 194)  routing T_10_12.lc_trk_g3_1 <X> T_10_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 194)  (521 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 194)  (524 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (528 194)  (528 194)  LC_1 Logic Functioning bit
 (37 2)  (529 194)  (529 194)  LC_1 Logic Functioning bit
 (38 2)  (530 194)  (530 194)  LC_1 Logic Functioning bit
 (39 2)  (531 194)  (531 194)  LC_1 Logic Functioning bit
 (44 2)  (536 194)  (536 194)  LC_1 Logic Functioning bit
 (45 2)  (537 194)  (537 194)  LC_1 Logic Functioning bit
 (0 3)  (492 195)  (492 195)  routing T_10_12.glb_netwk_1 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (16 3)  (508 195)  (508 195)  routing T_10_12.sp4_v_b_4 <X> T_10_12.lc_trk_g0_4
 (17 3)  (509 195)  (509 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (40 3)  (532 195)  (532 195)  LC_1 Logic Functioning bit
 (41 3)  (533 195)  (533 195)  LC_1 Logic Functioning bit
 (42 3)  (534 195)  (534 195)  LC_1 Logic Functioning bit
 (43 3)  (535 195)  (535 195)  LC_1 Logic Functioning bit
 (45 3)  (537 195)  (537 195)  LC_1 Logic Functioning bit
 (21 4)  (513 196)  (513 196)  routing T_10_12.wire_logic_cluster/lc_3/out <X> T_10_12.lc_trk_g1_3
 (22 4)  (514 196)  (514 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 196)  (517 196)  routing T_10_12.wire_logic_cluster/lc_2/out <X> T_10_12.lc_trk_g1_2
 (27 4)  (519 196)  (519 196)  routing T_10_12.lc_trk_g1_2 <X> T_10_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 196)  (521 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 196)  (524 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (528 196)  (528 196)  LC_2 Logic Functioning bit
 (37 4)  (529 196)  (529 196)  LC_2 Logic Functioning bit
 (38 4)  (530 196)  (530 196)  LC_2 Logic Functioning bit
 (39 4)  (531 196)  (531 196)  LC_2 Logic Functioning bit
 (44 4)  (536 196)  (536 196)  LC_2 Logic Functioning bit
 (45 4)  (537 196)  (537 196)  LC_2 Logic Functioning bit
 (10 5)  (502 197)  (502 197)  routing T_10_12.sp4_h_r_11 <X> T_10_12.sp4_v_b_4
 (22 5)  (514 197)  (514 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (522 197)  (522 197)  routing T_10_12.lc_trk_g1_2 <X> T_10_12.wire_logic_cluster/lc_2/in_1
 (40 5)  (532 197)  (532 197)  LC_2 Logic Functioning bit
 (41 5)  (533 197)  (533 197)  LC_2 Logic Functioning bit
 (42 5)  (534 197)  (534 197)  LC_2 Logic Functioning bit
 (43 5)  (535 197)  (535 197)  LC_2 Logic Functioning bit
 (45 5)  (537 197)  (537 197)  LC_2 Logic Functioning bit
 (17 6)  (509 198)  (509 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 198)  (510 198)  routing T_10_12.wire_logic_cluster/lc_5/out <X> T_10_12.lc_trk_g1_5
 (21 6)  (513 198)  (513 198)  routing T_10_12.wire_logic_cluster/lc_7/out <X> T_10_12.lc_trk_g1_7
 (22 6)  (514 198)  (514 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (517 198)  (517 198)  routing T_10_12.wire_logic_cluster/lc_6/out <X> T_10_12.lc_trk_g1_6
 (27 6)  (519 198)  (519 198)  routing T_10_12.lc_trk_g1_3 <X> T_10_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 198)  (521 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 198)  (524 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (528 198)  (528 198)  LC_3 Logic Functioning bit
 (37 6)  (529 198)  (529 198)  LC_3 Logic Functioning bit
 (38 6)  (530 198)  (530 198)  LC_3 Logic Functioning bit
 (39 6)  (531 198)  (531 198)  LC_3 Logic Functioning bit
 (44 6)  (536 198)  (536 198)  LC_3 Logic Functioning bit
 (45 6)  (537 198)  (537 198)  LC_3 Logic Functioning bit
 (22 7)  (514 199)  (514 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (522 199)  (522 199)  routing T_10_12.lc_trk_g1_3 <X> T_10_12.wire_logic_cluster/lc_3/in_1
 (40 7)  (532 199)  (532 199)  LC_3 Logic Functioning bit
 (41 7)  (533 199)  (533 199)  LC_3 Logic Functioning bit
 (42 7)  (534 199)  (534 199)  LC_3 Logic Functioning bit
 (43 7)  (535 199)  (535 199)  LC_3 Logic Functioning bit
 (45 7)  (537 199)  (537 199)  LC_3 Logic Functioning bit
 (27 8)  (519 200)  (519 200)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 200)  (520 200)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 200)  (521 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 200)  (522 200)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 200)  (524 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (528 200)  (528 200)  LC_4 Logic Functioning bit
 (37 8)  (529 200)  (529 200)  LC_4 Logic Functioning bit
 (38 8)  (530 200)  (530 200)  LC_4 Logic Functioning bit
 (39 8)  (531 200)  (531 200)  LC_4 Logic Functioning bit
 (44 8)  (536 200)  (536 200)  LC_4 Logic Functioning bit
 (45 8)  (537 200)  (537 200)  LC_4 Logic Functioning bit
 (40 9)  (532 201)  (532 201)  LC_4 Logic Functioning bit
 (41 9)  (533 201)  (533 201)  LC_4 Logic Functioning bit
 (42 9)  (534 201)  (534 201)  LC_4 Logic Functioning bit
 (43 9)  (535 201)  (535 201)  LC_4 Logic Functioning bit
 (45 9)  (537 201)  (537 201)  LC_4 Logic Functioning bit
 (27 10)  (519 202)  (519 202)  routing T_10_12.lc_trk_g1_5 <X> T_10_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 202)  (521 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 202)  (522 202)  routing T_10_12.lc_trk_g1_5 <X> T_10_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 202)  (524 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (528 202)  (528 202)  LC_5 Logic Functioning bit
 (37 10)  (529 202)  (529 202)  LC_5 Logic Functioning bit
 (38 10)  (530 202)  (530 202)  LC_5 Logic Functioning bit
 (39 10)  (531 202)  (531 202)  LC_5 Logic Functioning bit
 (44 10)  (536 202)  (536 202)  LC_5 Logic Functioning bit
 (45 10)  (537 202)  (537 202)  LC_5 Logic Functioning bit
 (40 11)  (532 203)  (532 203)  LC_5 Logic Functioning bit
 (41 11)  (533 203)  (533 203)  LC_5 Logic Functioning bit
 (42 11)  (534 203)  (534 203)  LC_5 Logic Functioning bit
 (43 11)  (535 203)  (535 203)  LC_5 Logic Functioning bit
 (45 11)  (537 203)  (537 203)  LC_5 Logic Functioning bit
 (3 12)  (495 204)  (495 204)  routing T_10_12.sp12_v_t_22 <X> T_10_12.sp12_h_r_1
 (14 12)  (506 204)  (506 204)  routing T_10_12.wire_logic_cluster/lc_0/out <X> T_10_12.lc_trk_g3_0
 (17 12)  (509 204)  (509 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 204)  (510 204)  routing T_10_12.wire_logic_cluster/lc_1/out <X> T_10_12.lc_trk_g3_1
 (27 12)  (519 204)  (519 204)  routing T_10_12.lc_trk_g1_6 <X> T_10_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 204)  (521 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 204)  (522 204)  routing T_10_12.lc_trk_g1_6 <X> T_10_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 204)  (524 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (528 204)  (528 204)  LC_6 Logic Functioning bit
 (37 12)  (529 204)  (529 204)  LC_6 Logic Functioning bit
 (38 12)  (530 204)  (530 204)  LC_6 Logic Functioning bit
 (39 12)  (531 204)  (531 204)  LC_6 Logic Functioning bit
 (44 12)  (536 204)  (536 204)  LC_6 Logic Functioning bit
 (45 12)  (537 204)  (537 204)  LC_6 Logic Functioning bit
 (17 13)  (509 205)  (509 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (522 205)  (522 205)  routing T_10_12.lc_trk_g1_6 <X> T_10_12.wire_logic_cluster/lc_6/in_1
 (40 13)  (532 205)  (532 205)  LC_6 Logic Functioning bit
 (41 13)  (533 205)  (533 205)  LC_6 Logic Functioning bit
 (42 13)  (534 205)  (534 205)  LC_6 Logic Functioning bit
 (43 13)  (535 205)  (535 205)  LC_6 Logic Functioning bit
 (45 13)  (537 205)  (537 205)  LC_6 Logic Functioning bit
 (1 14)  (493 206)  (493 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (506 206)  (506 206)  routing T_10_12.wire_logic_cluster/lc_4/out <X> T_10_12.lc_trk_g3_4
 (27 14)  (519 206)  (519 206)  routing T_10_12.lc_trk_g1_7 <X> T_10_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 206)  (521 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 206)  (522 206)  routing T_10_12.lc_trk_g1_7 <X> T_10_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 206)  (524 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (529 206)  (529 206)  LC_7 Logic Functioning bit
 (39 14)  (531 206)  (531 206)  LC_7 Logic Functioning bit
 (41 14)  (533 206)  (533 206)  LC_7 Logic Functioning bit
 (43 14)  (535 206)  (535 206)  LC_7 Logic Functioning bit
 (45 14)  (537 206)  (537 206)  LC_7 Logic Functioning bit
 (1 15)  (493 207)  (493 207)  routing T_10_12.lc_trk_g0_4 <X> T_10_12.wire_logic_cluster/lc_7/s_r
 (17 15)  (509 207)  (509 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (522 207)  (522 207)  routing T_10_12.lc_trk_g1_7 <X> T_10_12.wire_logic_cluster/lc_7/in_1
 (37 15)  (529 207)  (529 207)  LC_7 Logic Functioning bit
 (39 15)  (531 207)  (531 207)  LC_7 Logic Functioning bit
 (41 15)  (533 207)  (533 207)  LC_7 Logic Functioning bit
 (43 15)  (535 207)  (535 207)  LC_7 Logic Functioning bit
 (45 15)  (537 207)  (537 207)  LC_7 Logic Functioning bit


LogicTile_11_12

 (12 0)  (558 192)  (558 192)  routing T_11_12.sp4_v_t_39 <X> T_11_12.sp4_h_r_2
 (15 0)  (561 192)  (561 192)  routing T_11_12.sp4_h_r_9 <X> T_11_12.lc_trk_g0_1
 (16 0)  (562 192)  (562 192)  routing T_11_12.sp4_h_r_9 <X> T_11_12.lc_trk_g0_1
 (17 0)  (563 192)  (563 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (564 192)  (564 192)  routing T_11_12.sp4_h_r_9 <X> T_11_12.lc_trk_g0_1
 (21 0)  (567 192)  (567 192)  routing T_11_12.lft_op_3 <X> T_11_12.lc_trk_g0_3
 (22 0)  (568 192)  (568 192)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (570 192)  (570 192)  routing T_11_12.lft_op_3 <X> T_11_12.lc_trk_g0_3
 (25 0)  (571 192)  (571 192)  routing T_11_12.lft_op_2 <X> T_11_12.lc_trk_g0_2
 (22 1)  (568 193)  (568 193)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (570 193)  (570 193)  routing T_11_12.lft_op_2 <X> T_11_12.lc_trk_g0_2
 (0 2)  (546 194)  (546 194)  routing T_11_12.glb_netwk_6 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (1 2)  (547 194)  (547 194)  routing T_11_12.glb_netwk_6 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (2 2)  (548 194)  (548 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (567 194)  (567 194)  routing T_11_12.lft_op_7 <X> T_11_12.lc_trk_g0_7
 (22 2)  (568 194)  (568 194)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (570 194)  (570 194)  routing T_11_12.lft_op_7 <X> T_11_12.lc_trk_g0_7
 (25 2)  (571 194)  (571 194)  routing T_11_12.lft_op_6 <X> T_11_12.lc_trk_g0_6
 (26 2)  (572 194)  (572 194)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 194)  (573 194)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 194)  (574 194)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 194)  (575 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 194)  (578 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 194)  (580 194)  routing T_11_12.lc_trk_g1_3 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (40 2)  (586 194)  (586 194)  LC_1 Logic Functioning bit
 (42 2)  (588 194)  (588 194)  LC_1 Logic Functioning bit
 (22 3)  (568 195)  (568 195)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (570 195)  (570 195)  routing T_11_12.lft_op_6 <X> T_11_12.lc_trk_g0_6
 (26 3)  (572 195)  (572 195)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 195)  (573 195)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 195)  (575 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 195)  (576 195)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 195)  (577 195)  routing T_11_12.lc_trk_g1_3 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (15 4)  (561 196)  (561 196)  routing T_11_12.lft_op_1 <X> T_11_12.lc_trk_g1_1
 (17 4)  (563 196)  (563 196)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (564 196)  (564 196)  routing T_11_12.lft_op_1 <X> T_11_12.lc_trk_g1_1
 (22 4)  (568 196)  (568 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (569 196)  (569 196)  routing T_11_12.sp4_h_r_3 <X> T_11_12.lc_trk_g1_3
 (24 4)  (570 196)  (570 196)  routing T_11_12.sp4_h_r_3 <X> T_11_12.lc_trk_g1_3
 (26 4)  (572 196)  (572 196)  routing T_11_12.lc_trk_g2_4 <X> T_11_12.wire_logic_cluster/lc_2/in_0
 (29 4)  (575 196)  (575 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 196)  (578 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 196)  (579 196)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 196)  (580 196)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (50 4)  (596 196)  (596 196)  Cascade bit: LH_LC02_inmux02_5

 (9 5)  (555 197)  (555 197)  routing T_11_12.sp4_v_t_45 <X> T_11_12.sp4_v_b_4
 (10 5)  (556 197)  (556 197)  routing T_11_12.sp4_v_t_45 <X> T_11_12.sp4_v_b_4
 (21 5)  (567 197)  (567 197)  routing T_11_12.sp4_h_r_3 <X> T_11_12.lc_trk_g1_3
 (28 5)  (574 197)  (574 197)  routing T_11_12.lc_trk_g2_4 <X> T_11_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 197)  (575 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 197)  (577 197)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (43 5)  (589 197)  (589 197)  LC_2 Logic Functioning bit
 (14 6)  (560 198)  (560 198)  routing T_11_12.lft_op_4 <X> T_11_12.lc_trk_g1_4
 (15 6)  (561 198)  (561 198)  routing T_11_12.lft_op_5 <X> T_11_12.lc_trk_g1_5
 (17 6)  (563 198)  (563 198)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (564 198)  (564 198)  routing T_11_12.lft_op_5 <X> T_11_12.lc_trk_g1_5
 (29 6)  (575 198)  (575 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 198)  (576 198)  routing T_11_12.lc_trk_g0_6 <X> T_11_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 198)  (577 198)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 198)  (578 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 198)  (580 198)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (40 6)  (586 198)  (586 198)  LC_3 Logic Functioning bit
 (42 6)  (588 198)  (588 198)  LC_3 Logic Functioning bit
 (15 7)  (561 199)  (561 199)  routing T_11_12.lft_op_4 <X> T_11_12.lc_trk_g1_4
 (17 7)  (563 199)  (563 199)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (568 199)  (568 199)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (570 199)  (570 199)  routing T_11_12.top_op_6 <X> T_11_12.lc_trk_g1_6
 (25 7)  (571 199)  (571 199)  routing T_11_12.top_op_6 <X> T_11_12.lc_trk_g1_6
 (30 7)  (576 199)  (576 199)  routing T_11_12.lc_trk_g0_6 <X> T_11_12.wire_logic_cluster/lc_3/in_1
 (40 7)  (586 199)  (586 199)  LC_3 Logic Functioning bit
 (42 7)  (588 199)  (588 199)  LC_3 Logic Functioning bit
 (26 8)  (572 200)  (572 200)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 200)  (575 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 200)  (576 200)  routing T_11_12.lc_trk_g0_7 <X> T_11_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 200)  (577 200)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 200)  (578 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 200)  (579 200)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 200)  (582 200)  LC_4 Logic Functioning bit
 (38 8)  (584 200)  (584 200)  LC_4 Logic Functioning bit
 (41 8)  (587 200)  (587 200)  LC_4 Logic Functioning bit
 (43 8)  (589 200)  (589 200)  LC_4 Logic Functioning bit
 (45 8)  (591 200)  (591 200)  LC_4 Logic Functioning bit
 (46 8)  (592 200)  (592 200)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (596 200)  (596 200)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (568 201)  (568 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (571 201)  (571 201)  routing T_11_12.sp4_r_v_b_34 <X> T_11_12.lc_trk_g2_2
 (26 9)  (572 201)  (572 201)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 201)  (573 201)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 201)  (574 201)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 201)  (575 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 201)  (576 201)  routing T_11_12.lc_trk_g0_7 <X> T_11_12.wire_logic_cluster/lc_4/in_1
 (37 9)  (583 201)  (583 201)  LC_4 Logic Functioning bit
 (39 9)  (585 201)  (585 201)  LC_4 Logic Functioning bit
 (40 9)  (586 201)  (586 201)  LC_4 Logic Functioning bit
 (14 10)  (560 202)  (560 202)  routing T_11_12.sp4_v_b_36 <X> T_11_12.lc_trk_g2_4
 (17 10)  (563 202)  (563 202)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 202)  (564 202)  routing T_11_12.wire_logic_cluster/lc_5/out <X> T_11_12.lc_trk_g2_5
 (29 10)  (575 202)  (575 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 202)  (578 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 202)  (580 202)  routing T_11_12.lc_trk_g1_1 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 202)  (581 202)  routing T_11_12.lc_trk_g1_4 <X> T_11_12.input_2_5
 (36 10)  (582 202)  (582 202)  LC_5 Logic Functioning bit
 (43 10)  (589 202)  (589 202)  LC_5 Logic Functioning bit
 (14 11)  (560 203)  (560 203)  routing T_11_12.sp4_v_b_36 <X> T_11_12.lc_trk_g2_4
 (16 11)  (562 203)  (562 203)  routing T_11_12.sp4_v_b_36 <X> T_11_12.lc_trk_g2_4
 (17 11)  (563 203)  (563 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (568 203)  (568 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (571 203)  (571 203)  routing T_11_12.sp4_r_v_b_38 <X> T_11_12.lc_trk_g2_6
 (26 11)  (572 203)  (572 203)  routing T_11_12.lc_trk_g0_3 <X> T_11_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 203)  (575 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 203)  (576 203)  routing T_11_12.lc_trk_g0_2 <X> T_11_12.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 203)  (578 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (580 203)  (580 203)  routing T_11_12.lc_trk_g1_4 <X> T_11_12.input_2_5
 (37 11)  (583 203)  (583 203)  LC_5 Logic Functioning bit
 (22 12)  (568 204)  (568 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (567 205)  (567 205)  routing T_11_12.sp4_r_v_b_43 <X> T_11_12.lc_trk_g3_3
 (22 13)  (568 205)  (568 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (569 205)  (569 205)  routing T_11_12.sp4_h_l_15 <X> T_11_12.lc_trk_g3_2
 (24 13)  (570 205)  (570 205)  routing T_11_12.sp4_h_l_15 <X> T_11_12.lc_trk_g3_2
 (25 13)  (571 205)  (571 205)  routing T_11_12.sp4_h_l_15 <X> T_11_12.lc_trk_g3_2
 (22 14)  (568 206)  (568 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (28 14)  (574 206)  (574 206)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 206)  (575 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 206)  (576 206)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 206)  (578 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 206)  (579 206)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 206)  (582 206)  LC_7 Logic Functioning bit
 (37 14)  (583 206)  (583 206)  LC_7 Logic Functioning bit
 (38 14)  (584 206)  (584 206)  LC_7 Logic Functioning bit
 (39 14)  (585 206)  (585 206)  LC_7 Logic Functioning bit
 (41 14)  (587 206)  (587 206)  LC_7 Logic Functioning bit
 (43 14)  (589 206)  (589 206)  LC_7 Logic Functioning bit
 (30 15)  (576 207)  (576 207)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 207)  (577 207)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 207)  (582 207)  LC_7 Logic Functioning bit
 (37 15)  (583 207)  (583 207)  LC_7 Logic Functioning bit
 (38 15)  (584 207)  (584 207)  LC_7 Logic Functioning bit
 (39 15)  (585 207)  (585 207)  LC_7 Logic Functioning bit
 (41 15)  (587 207)  (587 207)  LC_7 Logic Functioning bit
 (43 15)  (589 207)  (589 207)  LC_7 Logic Functioning bit


LogicTile_12_12

 (2 0)  (602 192)  (602 192)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (27 0)  (627 192)  (627 192)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 192)  (628 192)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 192)  (629 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 192)  (630 192)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 192)  (632 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 192)  (633 192)  routing T_12_12.lc_trk_g2_1 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 192)  (635 192)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.input_2_0
 (39 0)  (639 192)  (639 192)  LC_0 Logic Functioning bit
 (22 1)  (622 193)  (622 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (623 193)  (623 193)  routing T_12_12.sp4_v_b_18 <X> T_12_12.lc_trk_g0_2
 (24 1)  (624 193)  (624 193)  routing T_12_12.sp4_v_b_18 <X> T_12_12.lc_trk_g0_2
 (26 1)  (626 193)  (626 193)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 193)  (627 193)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 193)  (628 193)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 193)  (629 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 193)  (632 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (633 193)  (633 193)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.input_2_0
 (34 1)  (634 193)  (634 193)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.input_2_0
 (37 1)  (637 193)  (637 193)  LC_0 Logic Functioning bit
 (39 1)  (639 193)  (639 193)  LC_0 Logic Functioning bit
 (0 2)  (600 194)  (600 194)  routing T_12_12.glb_netwk_6 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (1 2)  (601 194)  (601 194)  routing T_12_12.glb_netwk_6 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (2 2)  (602 194)  (602 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (615 194)  (615 194)  routing T_12_12.sp4_h_r_21 <X> T_12_12.lc_trk_g0_5
 (16 2)  (616 194)  (616 194)  routing T_12_12.sp4_h_r_21 <X> T_12_12.lc_trk_g0_5
 (17 2)  (617 194)  (617 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (618 194)  (618 194)  routing T_12_12.sp4_h_r_21 <X> T_12_12.lc_trk_g0_5
 (22 2)  (622 194)  (622 194)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (624 194)  (624 194)  routing T_12_12.bot_op_7 <X> T_12_12.lc_trk_g0_7
 (29 2)  (629 194)  (629 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 194)  (630 194)  routing T_12_12.lc_trk_g0_6 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 194)  (631 194)  routing T_12_12.lc_trk_g0_4 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 194)  (632 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 194)  (636 194)  LC_1 Logic Functioning bit
 (37 2)  (637 194)  (637 194)  LC_1 Logic Functioning bit
 (38 2)  (638 194)  (638 194)  LC_1 Logic Functioning bit
 (39 2)  (639 194)  (639 194)  LC_1 Logic Functioning bit
 (41 2)  (641 194)  (641 194)  LC_1 Logic Functioning bit
 (42 2)  (642 194)  (642 194)  LC_1 Logic Functioning bit
 (43 2)  (643 194)  (643 194)  LC_1 Logic Functioning bit
 (45 2)  (645 194)  (645 194)  LC_1 Logic Functioning bit
 (46 2)  (646 194)  (646 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (650 194)  (650 194)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (653 194)  (653 194)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (8 3)  (608 195)  (608 195)  routing T_12_12.sp4_h_r_1 <X> T_12_12.sp4_v_t_36
 (9 3)  (609 195)  (609 195)  routing T_12_12.sp4_h_r_1 <X> T_12_12.sp4_v_t_36
 (15 3)  (615 195)  (615 195)  routing T_12_12.bot_op_4 <X> T_12_12.lc_trk_g0_4
 (17 3)  (617 195)  (617 195)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (618 195)  (618 195)  routing T_12_12.sp4_h_r_21 <X> T_12_12.lc_trk_g0_5
 (22 3)  (622 195)  (622 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (623 195)  (623 195)  routing T_12_12.sp4_v_b_22 <X> T_12_12.lc_trk_g0_6
 (24 3)  (624 195)  (624 195)  routing T_12_12.sp4_v_b_22 <X> T_12_12.lc_trk_g0_6
 (26 3)  (626 195)  (626 195)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 195)  (627 195)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 195)  (629 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 195)  (630 195)  routing T_12_12.lc_trk_g0_6 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (36 3)  (636 195)  (636 195)  LC_1 Logic Functioning bit
 (37 3)  (637 195)  (637 195)  LC_1 Logic Functioning bit
 (38 3)  (638 195)  (638 195)  LC_1 Logic Functioning bit
 (39 3)  (639 195)  (639 195)  LC_1 Logic Functioning bit
 (40 3)  (640 195)  (640 195)  LC_1 Logic Functioning bit
 (41 3)  (641 195)  (641 195)  LC_1 Logic Functioning bit
 (42 3)  (642 195)  (642 195)  LC_1 Logic Functioning bit
 (43 3)  (643 195)  (643 195)  LC_1 Logic Functioning bit
 (44 3)  (644 195)  (644 195)  LC_1 Logic Functioning bit
 (1 4)  (601 196)  (601 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (25 4)  (625 196)  (625 196)  routing T_12_12.wire_logic_cluster/lc_2/out <X> T_12_12.lc_trk_g1_2
 (26 4)  (626 196)  (626 196)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (28 4)  (628 196)  (628 196)  routing T_12_12.lc_trk_g2_1 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 196)  (629 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 196)  (631 196)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 196)  (632 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 196)  (633 196)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 196)  (634 196)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 196)  (636 196)  LC_2 Logic Functioning bit
 (38 4)  (638 196)  (638 196)  LC_2 Logic Functioning bit
 (41 4)  (641 196)  (641 196)  LC_2 Logic Functioning bit
 (43 4)  (643 196)  (643 196)  LC_2 Logic Functioning bit
 (1 5)  (601 197)  (601 197)  routing T_12_12.lc_trk_g0_2 <X> T_12_12.wire_logic_cluster/lc_7/cen
 (22 5)  (622 197)  (622 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (626 197)  (626 197)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 197)  (627 197)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 197)  (629 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 197)  (632 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (633 197)  (633 197)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.input_2_2
 (35 5)  (635 197)  (635 197)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.input_2_2
 (43 5)  (643 197)  (643 197)  LC_2 Logic Functioning bit
 (22 6)  (622 198)  (622 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (626 198)  (626 198)  routing T_12_12.lc_trk_g0_7 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 198)  (627 198)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 198)  (628 198)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 198)  (629 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 198)  (630 198)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 198)  (631 198)  routing T_12_12.lc_trk_g0_6 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 198)  (632 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (635 198)  (635 198)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.input_2_3
 (36 6)  (636 198)  (636 198)  LC_3 Logic Functioning bit
 (37 6)  (637 198)  (637 198)  LC_3 Logic Functioning bit
 (38 6)  (638 198)  (638 198)  LC_3 Logic Functioning bit
 (39 6)  (639 198)  (639 198)  LC_3 Logic Functioning bit
 (41 6)  (641 198)  (641 198)  LC_3 Logic Functioning bit
 (42 6)  (642 198)  (642 198)  LC_3 Logic Functioning bit
 (43 6)  (643 198)  (643 198)  LC_3 Logic Functioning bit
 (45 6)  (645 198)  (645 198)  LC_3 Logic Functioning bit
 (46 6)  (646 198)  (646 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (3 7)  (603 199)  (603 199)  routing T_12_12.sp12_h_l_23 <X> T_12_12.sp12_v_t_23
 (21 7)  (621 199)  (621 199)  routing T_12_12.sp4_r_v_b_31 <X> T_12_12.lc_trk_g1_7
 (26 7)  (626 199)  (626 199)  routing T_12_12.lc_trk_g0_7 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 199)  (629 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 199)  (630 199)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 199)  (631 199)  routing T_12_12.lc_trk_g0_6 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 199)  (632 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (633 199)  (633 199)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.input_2_3
 (35 7)  (635 199)  (635 199)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.input_2_3
 (36 7)  (636 199)  (636 199)  LC_3 Logic Functioning bit
 (37 7)  (637 199)  (637 199)  LC_3 Logic Functioning bit
 (38 7)  (638 199)  (638 199)  LC_3 Logic Functioning bit
 (39 7)  (639 199)  (639 199)  LC_3 Logic Functioning bit
 (40 7)  (640 199)  (640 199)  LC_3 Logic Functioning bit
 (41 7)  (641 199)  (641 199)  LC_3 Logic Functioning bit
 (42 7)  (642 199)  (642 199)  LC_3 Logic Functioning bit
 (43 7)  (643 199)  (643 199)  LC_3 Logic Functioning bit
 (44 7)  (644 199)  (644 199)  LC_3 Logic Functioning bit
 (6 8)  (606 200)  (606 200)  routing T_12_12.sp4_h_r_1 <X> T_12_12.sp4_v_b_6
 (15 8)  (615 200)  (615 200)  routing T_12_12.sp4_v_t_28 <X> T_12_12.lc_trk_g2_1
 (16 8)  (616 200)  (616 200)  routing T_12_12.sp4_v_t_28 <X> T_12_12.lc_trk_g2_1
 (17 8)  (617 200)  (617 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 9)  (622 201)  (622 201)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (624 201)  (624 201)  routing T_12_12.tnl_op_2 <X> T_12_12.lc_trk_g2_2
 (25 9)  (625 201)  (625 201)  routing T_12_12.tnl_op_2 <X> T_12_12.lc_trk_g2_2
 (22 10)  (622 202)  (622 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (22 11)  (622 203)  (622 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (625 203)  (625 203)  routing T_12_12.sp4_r_v_b_38 <X> T_12_12.lc_trk_g2_6
 (22 12)  (622 204)  (622 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (626 204)  (626 204)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (31 12)  (631 204)  (631 204)  routing T_12_12.lc_trk_g0_5 <X> T_12_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 204)  (632 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (636 204)  (636 204)  LC_6 Logic Functioning bit
 (37 12)  (637 204)  (637 204)  LC_6 Logic Functioning bit
 (38 12)  (638 204)  (638 204)  LC_6 Logic Functioning bit
 (39 12)  (639 204)  (639 204)  LC_6 Logic Functioning bit
 (21 13)  (621 205)  (621 205)  routing T_12_12.sp4_r_v_b_43 <X> T_12_12.lc_trk_g3_3
 (26 13)  (626 205)  (626 205)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 205)  (628 205)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 205)  (629 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (40 13)  (640 205)  (640 205)  LC_6 Logic Functioning bit
 (41 13)  (641 205)  (641 205)  LC_6 Logic Functioning bit
 (42 13)  (642 205)  (642 205)  LC_6 Logic Functioning bit
 (43 13)  (643 205)  (643 205)  LC_6 Logic Functioning bit
 (53 13)  (653 205)  (653 205)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (600 206)  (600 206)  routing T_12_12.glb_netwk_4 <X> T_12_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 206)  (601 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (615 206)  (615 206)  routing T_12_12.sp4_h_l_24 <X> T_12_12.lc_trk_g3_5
 (16 14)  (616 206)  (616 206)  routing T_12_12.sp4_h_l_24 <X> T_12_12.lc_trk_g3_5
 (17 14)  (617 206)  (617 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (618 206)  (618 206)  routing T_12_12.sp4_h_l_24 <X> T_12_12.lc_trk_g3_5
 (22 14)  (622 206)  (622 206)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (624 206)  (624 206)  routing T_12_12.tnr_op_7 <X> T_12_12.lc_trk_g3_7
 (14 15)  (614 207)  (614 207)  routing T_12_12.sp4_r_v_b_44 <X> T_12_12.lc_trk_g3_4
 (17 15)  (617 207)  (617 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_13_12

 (15 0)  (669 192)  (669 192)  routing T_13_12.lft_op_1 <X> T_13_12.lc_trk_g0_1
 (17 0)  (671 192)  (671 192)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (672 192)  (672 192)  routing T_13_12.lft_op_1 <X> T_13_12.lc_trk_g0_1
 (21 0)  (675 192)  (675 192)  routing T_13_12.lft_op_3 <X> T_13_12.lc_trk_g0_3
 (22 0)  (676 192)  (676 192)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (678 192)  (678 192)  routing T_13_12.lft_op_3 <X> T_13_12.lc_trk_g0_3
 (22 1)  (676 193)  (676 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (654 194)  (654 194)  routing T_13_12.glb_netwk_6 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (1 2)  (655 194)  (655 194)  routing T_13_12.glb_netwk_6 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 194)  (668 194)  routing T_13_12.wire_logic_cluster/lc_4/out <X> T_13_12.lc_trk_g0_4
 (16 2)  (670 194)  (670 194)  routing T_13_12.sp4_v_b_13 <X> T_13_12.lc_trk_g0_5
 (17 2)  (671 194)  (671 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (672 194)  (672 194)  routing T_13_12.sp4_v_b_13 <X> T_13_12.lc_trk_g0_5
 (26 2)  (680 194)  (680 194)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 194)  (683 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 194)  (684 194)  routing T_13_12.lc_trk_g0_4 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 194)  (686 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 194)  (688 194)  routing T_13_12.lc_trk_g1_1 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 194)  (690 194)  LC_1 Logic Functioning bit
 (38 2)  (692 194)  (692 194)  LC_1 Logic Functioning bit
 (41 2)  (695 194)  (695 194)  LC_1 Logic Functioning bit
 (43 2)  (697 194)  (697 194)  LC_1 Logic Functioning bit
 (46 2)  (700 194)  (700 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (13 3)  (667 195)  (667 195)  routing T_13_12.sp4_v_b_9 <X> T_13_12.sp4_h_l_39
 (17 3)  (671 195)  (671 195)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (672 195)  (672 195)  routing T_13_12.sp4_v_b_13 <X> T_13_12.lc_trk_g0_5
 (26 3)  (680 195)  (680 195)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 195)  (682 195)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 195)  (683 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (691 195)  (691 195)  LC_1 Logic Functioning bit
 (39 3)  (693 195)  (693 195)  LC_1 Logic Functioning bit
 (41 3)  (695 195)  (695 195)  LC_1 Logic Functioning bit
 (43 3)  (697 195)  (697 195)  LC_1 Logic Functioning bit
 (0 4)  (654 196)  (654 196)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.wire_logic_cluster/lc_7/cen
 (1 4)  (655 196)  (655 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (669 196)  (669 196)  routing T_13_12.lft_op_1 <X> T_13_12.lc_trk_g1_1
 (17 4)  (671 196)  (671 196)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (672 196)  (672 196)  routing T_13_12.lft_op_1 <X> T_13_12.lc_trk_g1_1
 (29 4)  (683 196)  (683 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 196)  (684 196)  routing T_13_12.lc_trk_g0_5 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 196)  (686 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 196)  (687 196)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 196)  (688 196)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 196)  (690 196)  LC_2 Logic Functioning bit
 (37 4)  (691 196)  (691 196)  LC_2 Logic Functioning bit
 (38 4)  (692 196)  (692 196)  LC_2 Logic Functioning bit
 (39 4)  (693 196)  (693 196)  LC_2 Logic Functioning bit
 (41 4)  (695 196)  (695 196)  LC_2 Logic Functioning bit
 (43 4)  (697 196)  (697 196)  LC_2 Logic Functioning bit
 (1 5)  (655 197)  (655 197)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.wire_logic_cluster/lc_7/cen
 (27 5)  (681 197)  (681 197)  routing T_13_12.lc_trk_g1_1 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 197)  (683 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (690 197)  (690 197)  LC_2 Logic Functioning bit
 (38 5)  (692 197)  (692 197)  LC_2 Logic Functioning bit
 (27 6)  (681 198)  (681 198)  routing T_13_12.lc_trk_g1_1 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 198)  (683 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 198)  (685 198)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 198)  (686 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 198)  (687 198)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 198)  (690 198)  LC_3 Logic Functioning bit
 (37 6)  (691 198)  (691 198)  LC_3 Logic Functioning bit
 (39 6)  (693 198)  (693 198)  LC_3 Logic Functioning bit
 (43 6)  (697 198)  (697 198)  LC_3 Logic Functioning bit
 (50 6)  (704 198)  (704 198)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (668 199)  (668 199)  routing T_13_12.top_op_4 <X> T_13_12.lc_trk_g1_4
 (15 7)  (669 199)  (669 199)  routing T_13_12.top_op_4 <X> T_13_12.lc_trk_g1_4
 (17 7)  (671 199)  (671 199)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (680 199)  (680 199)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 199)  (681 199)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 199)  (682 199)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 199)  (683 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 199)  (685 199)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 199)  (690 199)  LC_3 Logic Functioning bit
 (37 7)  (691 199)  (691 199)  LC_3 Logic Functioning bit
 (42 7)  (696 199)  (696 199)  LC_3 Logic Functioning bit
 (43 7)  (697 199)  (697 199)  LC_3 Logic Functioning bit
 (46 7)  (700 199)  (700 199)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (36 8)  (690 200)  (690 200)  LC_4 Logic Functioning bit
 (38 8)  (692 200)  (692 200)  LC_4 Logic Functioning bit
 (41 8)  (695 200)  (695 200)  LC_4 Logic Functioning bit
 (43 8)  (697 200)  (697 200)  LC_4 Logic Functioning bit
 (45 8)  (699 200)  (699 200)  LC_4 Logic Functioning bit
 (22 9)  (676 201)  (676 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (677 201)  (677 201)  routing T_13_12.sp4_h_l_15 <X> T_13_12.lc_trk_g2_2
 (24 9)  (678 201)  (678 201)  routing T_13_12.sp4_h_l_15 <X> T_13_12.lc_trk_g2_2
 (25 9)  (679 201)  (679 201)  routing T_13_12.sp4_h_l_15 <X> T_13_12.lc_trk_g2_2
 (26 9)  (680 201)  (680 201)  routing T_13_12.lc_trk_g0_2 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 201)  (683 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (37 9)  (691 201)  (691 201)  LC_4 Logic Functioning bit
 (39 9)  (693 201)  (693 201)  LC_4 Logic Functioning bit
 (40 9)  (694 201)  (694 201)  LC_4 Logic Functioning bit
 (42 9)  (696 201)  (696 201)  LC_4 Logic Functioning bit
 (22 10)  (676 202)  (676 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (675 203)  (675 203)  routing T_13_12.sp4_r_v_b_39 <X> T_13_12.lc_trk_g2_7
 (22 11)  (676 203)  (676 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (677 203)  (677 203)  routing T_13_12.sp4_h_r_30 <X> T_13_12.lc_trk_g2_6
 (24 11)  (678 203)  (678 203)  routing T_13_12.sp4_h_r_30 <X> T_13_12.lc_trk_g2_6
 (25 11)  (679 203)  (679 203)  routing T_13_12.sp4_h_r_30 <X> T_13_12.lc_trk_g2_6
 (17 12)  (671 204)  (671 204)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (672 204)  (672 204)  routing T_13_12.bnl_op_1 <X> T_13_12.lc_trk_g3_1
 (29 12)  (683 204)  (683 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 204)  (686 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (691 204)  (691 204)  LC_6 Logic Functioning bit
 (39 12)  (693 204)  (693 204)  LC_6 Logic Functioning bit
 (40 12)  (694 204)  (694 204)  LC_6 Logic Functioning bit
 (42 12)  (696 204)  (696 204)  LC_6 Logic Functioning bit
 (47 12)  (701 204)  (701 204)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (16 13)  (670 205)  (670 205)  routing T_13_12.sp12_v_b_8 <X> T_13_12.lc_trk_g3_0
 (17 13)  (671 205)  (671 205)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (18 13)  (672 205)  (672 205)  routing T_13_12.bnl_op_1 <X> T_13_12.lc_trk_g3_1
 (22 13)  (676 205)  (676 205)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (677 205)  (677 205)  routing T_13_12.sp12_v_t_9 <X> T_13_12.lc_trk_g3_2
 (27 13)  (681 205)  (681 205)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 205)  (682 205)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 205)  (683 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 205)  (685 205)  routing T_13_12.lc_trk_g0_3 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (37 13)  (691 205)  (691 205)  LC_6 Logic Functioning bit
 (39 13)  (693 205)  (693 205)  LC_6 Logic Functioning bit
 (40 13)  (694 205)  (694 205)  LC_6 Logic Functioning bit
 (41 13)  (695 205)  (695 205)  LC_6 Logic Functioning bit
 (42 13)  (696 205)  (696 205)  LC_6 Logic Functioning bit
 (43 13)  (697 205)  (697 205)  LC_6 Logic Functioning bit
 (0 14)  (654 206)  (654 206)  routing T_13_12.glb_netwk_4 <X> T_13_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 206)  (655 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (681 206)  (681 206)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 206)  (682 206)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 206)  (683 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 206)  (686 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 206)  (688 206)  routing T_13_12.lc_trk_g1_1 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 206)  (689 206)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.input_2_7
 (26 15)  (680 207)  (680 207)  routing T_13_12.lc_trk_g0_3 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 207)  (683 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (686 207)  (686 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (688 207)  (688 207)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.input_2_7
 (41 15)  (695 207)  (695 207)  LC_7 Logic Functioning bit
 (47 15)  (701 207)  (701 207)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_14_12

 (15 0)  (723 192)  (723 192)  routing T_14_12.bot_op_1 <X> T_14_12.lc_trk_g0_1
 (17 0)  (725 192)  (725 192)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (730 192)  (730 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (734 192)  (734 192)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 192)  (735 192)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 192)  (736 192)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 192)  (737 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 192)  (738 192)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 192)  (740 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 192)  (741 192)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 192)  (742 192)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 192)  (744 192)  LC_0 Logic Functioning bit
 (38 0)  (746 192)  (746 192)  LC_0 Logic Functioning bit
 (41 0)  (749 192)  (749 192)  LC_0 Logic Functioning bit
 (43 0)  (751 192)  (751 192)  LC_0 Logic Functioning bit
 (14 1)  (722 193)  (722 193)  routing T_14_12.sp12_h_r_16 <X> T_14_12.lc_trk_g0_0
 (16 1)  (724 193)  (724 193)  routing T_14_12.sp12_h_r_16 <X> T_14_12.lc_trk_g0_0
 (17 1)  (725 193)  (725 193)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (22 1)  (730 193)  (730 193)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 193)  (732 193)  routing T_14_12.bot_op_2 <X> T_14_12.lc_trk_g0_2
 (26 1)  (734 193)  (734 193)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 193)  (735 193)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 193)  (736 193)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 193)  (737 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 193)  (739 193)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (37 1)  (745 193)  (745 193)  LC_0 Logic Functioning bit
 (39 1)  (747 193)  (747 193)  LC_0 Logic Functioning bit
 (41 1)  (749 193)  (749 193)  LC_0 Logic Functioning bit
 (43 1)  (751 193)  (751 193)  LC_0 Logic Functioning bit
 (29 4)  (737 196)  (737 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 196)  (740 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 196)  (741 196)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 196)  (742 196)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 196)  (744 196)  LC_2 Logic Functioning bit
 (38 4)  (746 196)  (746 196)  LC_2 Logic Functioning bit
 (41 4)  (749 196)  (749 196)  LC_2 Logic Functioning bit
 (43 4)  (751 196)  (751 196)  LC_2 Logic Functioning bit
 (29 5)  (737 197)  (737 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 197)  (738 197)  routing T_14_12.lc_trk_g0_3 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 197)  (739 197)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 197)  (745 197)  LC_2 Logic Functioning bit
 (39 5)  (747 197)  (747 197)  LC_2 Logic Functioning bit
 (41 5)  (749 197)  (749 197)  LC_2 Logic Functioning bit
 (43 5)  (751 197)  (751 197)  LC_2 Logic Functioning bit
 (21 6)  (729 198)  (729 198)  routing T_14_12.lft_op_7 <X> T_14_12.lc_trk_g1_7
 (22 6)  (730 198)  (730 198)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (732 198)  (732 198)  routing T_14_12.lft_op_7 <X> T_14_12.lc_trk_g1_7
 (22 7)  (730 199)  (730 199)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (732 199)  (732 199)  routing T_14_12.bot_op_6 <X> T_14_12.lc_trk_g1_6
 (14 11)  (722 203)  (722 203)  routing T_14_12.tnl_op_4 <X> T_14_12.lc_trk_g2_4
 (15 11)  (723 203)  (723 203)  routing T_14_12.tnl_op_4 <X> T_14_12.lc_trk_g2_4
 (17 11)  (725 203)  (725 203)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (17 12)  (725 204)  (725 204)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (726 204)  (726 204)  routing T_14_12.bnl_op_1 <X> T_14_12.lc_trk_g3_1
 (25 12)  (733 204)  (733 204)  routing T_14_12.sp4_h_r_42 <X> T_14_12.lc_trk_g3_2
 (29 12)  (737 204)  (737 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 204)  (739 204)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 204)  (740 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 204)  (742 204)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (40 12)  (748 204)  (748 204)  LC_6 Logic Functioning bit
 (18 13)  (726 205)  (726 205)  routing T_14_12.bnl_op_1 <X> T_14_12.lc_trk_g3_1
 (22 13)  (730 205)  (730 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (731 205)  (731 205)  routing T_14_12.sp4_h_r_42 <X> T_14_12.lc_trk_g3_2
 (24 13)  (732 205)  (732 205)  routing T_14_12.sp4_h_r_42 <X> T_14_12.lc_trk_g3_2
 (25 13)  (733 205)  (733 205)  routing T_14_12.sp4_h_r_42 <X> T_14_12.lc_trk_g3_2
 (26 13)  (734 205)  (734 205)  routing T_14_12.lc_trk_g0_2 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 205)  (737 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 205)  (739 205)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 205)  (740 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (741 205)  (741 205)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.input_2_6
 (34 13)  (742 205)  (742 205)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.input_2_6
 (47 13)  (755 205)  (755 205)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (22 14)  (730 206)  (730 206)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (731 206)  (731 206)  routing T_14_12.sp12_v_b_23 <X> T_14_12.lc_trk_g3_7
 (25 14)  (733 206)  (733 206)  routing T_14_12.sp4_h_r_46 <X> T_14_12.lc_trk_g3_6
 (28 14)  (736 206)  (736 206)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 206)  (737 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 206)  (738 206)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 206)  (739 206)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 206)  (740 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 206)  (742 206)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 206)  (743 206)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.input_2_7
 (40 14)  (748 206)  (748 206)  LC_7 Logic Functioning bit
 (42 14)  (750 206)  (750 206)  LC_7 Logic Functioning bit
 (15 15)  (723 207)  (723 207)  routing T_14_12.sp4_v_t_33 <X> T_14_12.lc_trk_g3_4
 (16 15)  (724 207)  (724 207)  routing T_14_12.sp4_v_t_33 <X> T_14_12.lc_trk_g3_4
 (17 15)  (725 207)  (725 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (729 207)  (729 207)  routing T_14_12.sp12_v_b_23 <X> T_14_12.lc_trk_g3_7
 (22 15)  (730 207)  (730 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (731 207)  (731 207)  routing T_14_12.sp4_h_r_46 <X> T_14_12.lc_trk_g3_6
 (24 15)  (732 207)  (732 207)  routing T_14_12.sp4_h_r_46 <X> T_14_12.lc_trk_g3_6
 (25 15)  (733 207)  (733 207)  routing T_14_12.sp4_h_r_46 <X> T_14_12.lc_trk_g3_6
 (26 15)  (734 207)  (734 207)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 207)  (735 207)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 207)  (736 207)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 207)  (737 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 207)  (739 207)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 207)  (740 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (741 207)  (741 207)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.input_2_7
 (34 15)  (742 207)  (742 207)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.input_2_7
 (35 15)  (743 207)  (743 207)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.input_2_7
 (40 15)  (748 207)  (748 207)  LC_7 Logic Functioning bit


LogicTile_15_12

 (22 0)  (784 192)  (784 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (785 192)  (785 192)  routing T_15_12.sp4_h_r_3 <X> T_15_12.lc_trk_g0_3
 (24 0)  (786 192)  (786 192)  routing T_15_12.sp4_h_r_3 <X> T_15_12.lc_trk_g0_3
 (25 0)  (787 192)  (787 192)  routing T_15_12.lft_op_2 <X> T_15_12.lc_trk_g0_2
 (27 0)  (789 192)  (789 192)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 192)  (790 192)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 192)  (791 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 192)  (792 192)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 192)  (794 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 192)  (795 192)  routing T_15_12.lc_trk_g2_1 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 192)  (798 192)  LC_0 Logic Functioning bit
 (37 0)  (799 192)  (799 192)  LC_0 Logic Functioning bit
 (39 0)  (801 192)  (801 192)  LC_0 Logic Functioning bit
 (43 0)  (805 192)  (805 192)  LC_0 Logic Functioning bit
 (21 1)  (783 193)  (783 193)  routing T_15_12.sp4_h_r_3 <X> T_15_12.lc_trk_g0_3
 (22 1)  (784 193)  (784 193)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (786 193)  (786 193)  routing T_15_12.lft_op_2 <X> T_15_12.lc_trk_g0_2
 (26 1)  (788 193)  (788 193)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 193)  (789 193)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 193)  (791 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 193)  (794 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (797 193)  (797 193)  routing T_15_12.lc_trk_g0_2 <X> T_15_12.input_2_0
 (36 1)  (798 193)  (798 193)  LC_0 Logic Functioning bit
 (37 1)  (799 193)  (799 193)  LC_0 Logic Functioning bit
 (42 1)  (804 193)  (804 193)  LC_0 Logic Functioning bit
 (43 1)  (805 193)  (805 193)  LC_0 Logic Functioning bit
 (29 2)  (791 194)  (791 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 194)  (792 194)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 194)  (793 194)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 194)  (794 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 194)  (796 194)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 194)  (798 194)  LC_1 Logic Functioning bit
 (37 2)  (799 194)  (799 194)  LC_1 Logic Functioning bit
 (38 2)  (800 194)  (800 194)  LC_1 Logic Functioning bit
 (39 2)  (801 194)  (801 194)  LC_1 Logic Functioning bit
 (41 2)  (803 194)  (803 194)  LC_1 Logic Functioning bit
 (43 2)  (805 194)  (805 194)  LC_1 Logic Functioning bit
 (46 2)  (808 194)  (808 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (814 194)  (814 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (22 3)  (784 195)  (784 195)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (30 3)  (792 195)  (792 195)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 195)  (793 195)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 195)  (798 195)  LC_1 Logic Functioning bit
 (37 3)  (799 195)  (799 195)  LC_1 Logic Functioning bit
 (38 3)  (800 195)  (800 195)  LC_1 Logic Functioning bit
 (39 3)  (801 195)  (801 195)  LC_1 Logic Functioning bit
 (41 3)  (803 195)  (803 195)  LC_1 Logic Functioning bit
 (43 3)  (805 195)  (805 195)  LC_1 Logic Functioning bit
 (47 3)  (809 195)  (809 195)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (810 195)  (810 195)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (11 4)  (773 196)  (773 196)  routing T_15_12.sp4_h_l_46 <X> T_15_12.sp4_v_b_5
 (13 4)  (775 196)  (775 196)  routing T_15_12.sp4_h_l_46 <X> T_15_12.sp4_v_b_5
 (14 4)  (776 196)  (776 196)  routing T_15_12.lft_op_0 <X> T_15_12.lc_trk_g1_0
 (22 4)  (784 196)  (784 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (785 196)  (785 196)  routing T_15_12.sp4_h_r_3 <X> T_15_12.lc_trk_g1_3
 (24 4)  (786 196)  (786 196)  routing T_15_12.sp4_h_r_3 <X> T_15_12.lc_trk_g1_3
 (26 4)  (788 196)  (788 196)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 196)  (789 196)  routing T_15_12.lc_trk_g1_0 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 196)  (791 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 196)  (794 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 196)  (795 196)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 196)  (796 196)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 196)  (798 196)  LC_2 Logic Functioning bit
 (38 4)  (800 196)  (800 196)  LC_2 Logic Functioning bit
 (39 4)  (801 196)  (801 196)  LC_2 Logic Functioning bit
 (41 4)  (803 196)  (803 196)  LC_2 Logic Functioning bit
 (43 4)  (805 196)  (805 196)  LC_2 Logic Functioning bit
 (4 5)  (766 197)  (766 197)  routing T_15_12.sp4_h_l_42 <X> T_15_12.sp4_h_r_3
 (6 5)  (768 197)  (768 197)  routing T_15_12.sp4_h_l_42 <X> T_15_12.sp4_h_r_3
 (12 5)  (774 197)  (774 197)  routing T_15_12.sp4_h_l_46 <X> T_15_12.sp4_v_b_5
 (15 5)  (777 197)  (777 197)  routing T_15_12.lft_op_0 <X> T_15_12.lc_trk_g1_0
 (17 5)  (779 197)  (779 197)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 5)  (783 197)  (783 197)  routing T_15_12.sp4_h_r_3 <X> T_15_12.lc_trk_g1_3
 (22 5)  (784 197)  (784 197)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (785 197)  (785 197)  routing T_15_12.sp12_h_r_10 <X> T_15_12.lc_trk_g1_2
 (28 5)  (790 197)  (790 197)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 197)  (791 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 197)  (794 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (796 197)  (796 197)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.input_2_2
 (35 5)  (797 197)  (797 197)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.input_2_2
 (36 5)  (798 197)  (798 197)  LC_2 Logic Functioning bit
 (38 5)  (800 197)  (800 197)  LC_2 Logic Functioning bit
 (43 5)  (805 197)  (805 197)  LC_2 Logic Functioning bit
 (21 6)  (783 198)  (783 198)  routing T_15_12.lft_op_7 <X> T_15_12.lc_trk_g1_7
 (22 6)  (784 198)  (784 198)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (786 198)  (786 198)  routing T_15_12.lft_op_7 <X> T_15_12.lc_trk_g1_7
 (4 7)  (766 199)  (766 199)  routing T_15_12.sp4_v_b_10 <X> T_15_12.sp4_h_l_38
 (12 7)  (774 199)  (774 199)  routing T_15_12.sp4_h_l_40 <X> T_15_12.sp4_v_t_40
 (14 7)  (776 199)  (776 199)  routing T_15_12.sp4_r_v_b_28 <X> T_15_12.lc_trk_g1_4
 (17 7)  (779 199)  (779 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (9 8)  (771 200)  (771 200)  routing T_15_12.sp4_v_t_42 <X> T_15_12.sp4_h_r_7
 (15 8)  (777 200)  (777 200)  routing T_15_12.sp4_h_r_33 <X> T_15_12.lc_trk_g2_1
 (16 8)  (778 200)  (778 200)  routing T_15_12.sp4_h_r_33 <X> T_15_12.lc_trk_g2_1
 (17 8)  (779 200)  (779 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (780 200)  (780 200)  routing T_15_12.sp4_h_r_33 <X> T_15_12.lc_trk_g2_1
 (27 8)  (789 200)  (789 200)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 200)  (790 200)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 200)  (791 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 200)  (792 200)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 200)  (794 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (799 200)  (799 200)  LC_4 Logic Functioning bit
 (39 8)  (801 200)  (801 200)  LC_4 Logic Functioning bit
 (8 9)  (770 201)  (770 201)  routing T_15_12.sp4_h_l_42 <X> T_15_12.sp4_v_b_7
 (9 9)  (771 201)  (771 201)  routing T_15_12.sp4_h_l_42 <X> T_15_12.sp4_v_b_7
 (31 9)  (793 201)  (793 201)  routing T_15_12.lc_trk_g0_3 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (37 9)  (799 201)  (799 201)  LC_4 Logic Functioning bit
 (39 9)  (801 201)  (801 201)  LC_4 Logic Functioning bit
 (1 10)  (763 202)  (763 202)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (5 10)  (767 202)  (767 202)  routing T_15_12.sp4_v_t_37 <X> T_15_12.sp4_h_l_43
 (14 10)  (776 202)  (776 202)  routing T_15_12.sp4_h_r_36 <X> T_15_12.lc_trk_g2_4
 (1 11)  (763 203)  (763 203)  routing T_15_12.glb_netwk_4 <X> T_15_12.glb2local_2
 (4 11)  (766 203)  (766 203)  routing T_15_12.sp4_v_t_37 <X> T_15_12.sp4_h_l_43
 (6 11)  (768 203)  (768 203)  routing T_15_12.sp4_v_t_37 <X> T_15_12.sp4_h_l_43
 (13 11)  (775 203)  (775 203)  routing T_15_12.sp4_v_b_3 <X> T_15_12.sp4_h_l_45
 (15 11)  (777 203)  (777 203)  routing T_15_12.sp4_h_r_36 <X> T_15_12.lc_trk_g2_4
 (16 11)  (778 203)  (778 203)  routing T_15_12.sp4_h_r_36 <X> T_15_12.lc_trk_g2_4
 (17 11)  (779 203)  (779 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (9 12)  (771 204)  (771 204)  routing T_15_12.sp4_h_l_42 <X> T_15_12.sp4_h_r_10
 (10 12)  (772 204)  (772 204)  routing T_15_12.sp4_h_l_42 <X> T_15_12.sp4_h_r_10
 (25 12)  (787 204)  (787 204)  routing T_15_12.sp4_h_r_42 <X> T_15_12.lc_trk_g3_2
 (26 12)  (788 204)  (788 204)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 204)  (789 204)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 204)  (791 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 204)  (793 204)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 204)  (794 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 204)  (796 204)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 204)  (798 204)  LC_6 Logic Functioning bit
 (37 12)  (799 204)  (799 204)  LC_6 Logic Functioning bit
 (38 12)  (800 204)  (800 204)  LC_6 Logic Functioning bit
 (39 12)  (801 204)  (801 204)  LC_6 Logic Functioning bit
 (41 12)  (803 204)  (803 204)  LC_6 Logic Functioning bit
 (43 12)  (805 204)  (805 204)  LC_6 Logic Functioning bit
 (14 13)  (776 205)  (776 205)  routing T_15_12.sp4_h_r_24 <X> T_15_12.lc_trk_g3_0
 (15 13)  (777 205)  (777 205)  routing T_15_12.sp4_h_r_24 <X> T_15_12.lc_trk_g3_0
 (16 13)  (778 205)  (778 205)  routing T_15_12.sp4_h_r_24 <X> T_15_12.lc_trk_g3_0
 (17 13)  (779 205)  (779 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (784 205)  (784 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (785 205)  (785 205)  routing T_15_12.sp4_h_r_42 <X> T_15_12.lc_trk_g3_2
 (24 13)  (786 205)  (786 205)  routing T_15_12.sp4_h_r_42 <X> T_15_12.lc_trk_g3_2
 (25 13)  (787 205)  (787 205)  routing T_15_12.sp4_h_r_42 <X> T_15_12.lc_trk_g3_2
 (28 13)  (790 205)  (790 205)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 205)  (791 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 205)  (792 205)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 205)  (798 205)  LC_6 Logic Functioning bit
 (38 13)  (800 205)  (800 205)  LC_6 Logic Functioning bit
 (14 14)  (776 206)  (776 206)  routing T_15_12.sp4_h_r_36 <X> T_15_12.lc_trk_g3_4
 (22 14)  (784 206)  (784 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (785 206)  (785 206)  routing T_15_12.sp4_v_b_47 <X> T_15_12.lc_trk_g3_7
 (24 14)  (786 206)  (786 206)  routing T_15_12.sp4_v_b_47 <X> T_15_12.lc_trk_g3_7
 (28 14)  (790 206)  (790 206)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 206)  (791 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 206)  (792 206)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 206)  (793 206)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 206)  (794 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 206)  (795 206)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 206)  (796 206)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 206)  (798 206)  LC_7 Logic Functioning bit
 (38 14)  (800 206)  (800 206)  LC_7 Logic Functioning bit
 (39 14)  (801 206)  (801 206)  LC_7 Logic Functioning bit
 (41 14)  (803 206)  (803 206)  LC_7 Logic Functioning bit
 (43 14)  (805 206)  (805 206)  LC_7 Logic Functioning bit
 (8 15)  (770 207)  (770 207)  routing T_15_12.sp4_h_r_10 <X> T_15_12.sp4_v_t_47
 (9 15)  (771 207)  (771 207)  routing T_15_12.sp4_h_r_10 <X> T_15_12.sp4_v_t_47
 (15 15)  (777 207)  (777 207)  routing T_15_12.sp4_h_r_36 <X> T_15_12.lc_trk_g3_4
 (16 15)  (778 207)  (778 207)  routing T_15_12.sp4_h_r_36 <X> T_15_12.lc_trk_g3_4
 (17 15)  (779 207)  (779 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (26 15)  (788 207)  (788 207)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 207)  (789 207)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 207)  (790 207)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 207)  (791 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 207)  (793 207)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 207)  (794 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (797 207)  (797 207)  routing T_15_12.lc_trk_g0_3 <X> T_15_12.input_2_7
 (37 15)  (799 207)  (799 207)  LC_7 Logic Functioning bit
 (39 15)  (801 207)  (801 207)  LC_7 Logic Functioning bit
 (42 15)  (804 207)  (804 207)  LC_7 Logic Functioning bit


LogicTile_16_12

 (25 0)  (841 192)  (841 192)  routing T_16_12.sp4_h_l_7 <X> T_16_12.lc_trk_g0_2
 (26 0)  (842 192)  (842 192)  routing T_16_12.lc_trk_g0_4 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 192)  (843 192)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 192)  (844 192)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 192)  (845 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 192)  (848 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 192)  (849 192)  routing T_16_12.lc_trk_g2_3 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 192)  (852 192)  LC_0 Logic Functioning bit
 (37 0)  (853 192)  (853 192)  LC_0 Logic Functioning bit
 (43 0)  (859 192)  (859 192)  LC_0 Logic Functioning bit
 (45 0)  (861 192)  (861 192)  LC_0 Logic Functioning bit
 (47 0)  (863 192)  (863 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (838 193)  (838 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (839 193)  (839 193)  routing T_16_12.sp4_h_l_7 <X> T_16_12.lc_trk_g0_2
 (24 1)  (840 193)  (840 193)  routing T_16_12.sp4_h_l_7 <X> T_16_12.lc_trk_g0_2
 (25 1)  (841 193)  (841 193)  routing T_16_12.sp4_h_l_7 <X> T_16_12.lc_trk_g0_2
 (29 1)  (845 193)  (845 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 193)  (847 193)  routing T_16_12.lc_trk_g2_3 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 193)  (848 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (849 193)  (849 193)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.input_2_0
 (34 1)  (850 193)  (850 193)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.input_2_0
 (35 1)  (851 193)  (851 193)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.input_2_0
 (36 1)  (852 193)  (852 193)  LC_0 Logic Functioning bit
 (0 2)  (816 194)  (816 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (1 2)  (817 194)  (817 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (824 194)  (824 194)  routing T_16_12.sp4_v_t_42 <X> T_16_12.sp4_h_l_36
 (9 2)  (825 194)  (825 194)  routing T_16_12.sp4_v_t_42 <X> T_16_12.sp4_h_l_36
 (10 2)  (826 194)  (826 194)  routing T_16_12.sp4_v_t_42 <X> T_16_12.sp4_h_l_36
 (14 2)  (830 194)  (830 194)  routing T_16_12.lft_op_4 <X> T_16_12.lc_trk_g0_4
 (26 2)  (842 194)  (842 194)  routing T_16_12.lc_trk_g1_4 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (28 2)  (844 194)  (844 194)  routing T_16_12.lc_trk_g2_4 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 194)  (845 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 194)  (846 194)  routing T_16_12.lc_trk_g2_4 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 194)  (848 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 194)  (850 194)  routing T_16_12.lc_trk_g1_1 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 194)  (852 194)  LC_1 Logic Functioning bit
 (37 2)  (853 194)  (853 194)  LC_1 Logic Functioning bit
 (43 2)  (859 194)  (859 194)  LC_1 Logic Functioning bit
 (45 2)  (861 194)  (861 194)  LC_1 Logic Functioning bit
 (51 2)  (867 194)  (867 194)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (15 3)  (831 195)  (831 195)  routing T_16_12.lft_op_4 <X> T_16_12.lc_trk_g0_4
 (17 3)  (833 195)  (833 195)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (27 3)  (843 195)  (843 195)  routing T_16_12.lc_trk_g1_4 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 195)  (845 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 195)  (848 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (849 195)  (849 195)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.input_2_1
 (34 3)  (850 195)  (850 195)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.input_2_1
 (35 3)  (851 195)  (851 195)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.input_2_1
 (36 3)  (852 195)  (852 195)  LC_1 Logic Functioning bit
 (1 4)  (817 196)  (817 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (4 4)  (820 196)  (820 196)  routing T_16_12.sp4_v_t_42 <X> T_16_12.sp4_v_b_3
 (6 4)  (822 196)  (822 196)  routing T_16_12.sp4_v_t_42 <X> T_16_12.sp4_v_b_3
 (9 4)  (825 196)  (825 196)  routing T_16_12.sp4_h_l_36 <X> T_16_12.sp4_h_r_4
 (10 4)  (826 196)  (826 196)  routing T_16_12.sp4_h_l_36 <X> T_16_12.sp4_h_r_4
 (15 4)  (831 196)  (831 196)  routing T_16_12.top_op_1 <X> T_16_12.lc_trk_g1_1
 (17 4)  (833 196)  (833 196)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (1 5)  (817 197)  (817 197)  routing T_16_12.lc_trk_g0_2 <X> T_16_12.wire_logic_cluster/lc_7/cen
 (18 5)  (834 197)  (834 197)  routing T_16_12.top_op_1 <X> T_16_12.lc_trk_g1_1
 (14 6)  (830 198)  (830 198)  routing T_16_12.lft_op_4 <X> T_16_12.lc_trk_g1_4
 (21 6)  (837 198)  (837 198)  routing T_16_12.lft_op_7 <X> T_16_12.lc_trk_g1_7
 (22 6)  (838 198)  (838 198)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (840 198)  (840 198)  routing T_16_12.lft_op_7 <X> T_16_12.lc_trk_g1_7
 (26 6)  (842 198)  (842 198)  routing T_16_12.lc_trk_g1_4 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (28 6)  (844 198)  (844 198)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 198)  (845 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 198)  (846 198)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 198)  (847 198)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 198)  (848 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 198)  (850 198)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 198)  (852 198)  LC_3 Logic Functioning bit
 (37 6)  (853 198)  (853 198)  LC_3 Logic Functioning bit
 (43 6)  (859 198)  (859 198)  LC_3 Logic Functioning bit
 (45 6)  (861 198)  (861 198)  LC_3 Logic Functioning bit
 (51 6)  (867 198)  (867 198)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (15 7)  (831 199)  (831 199)  routing T_16_12.lft_op_4 <X> T_16_12.lc_trk_g1_4
 (17 7)  (833 199)  (833 199)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 7)  (843 199)  (843 199)  routing T_16_12.lc_trk_g1_4 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 199)  (845 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 199)  (846 199)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 199)  (847 199)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 199)  (848 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (849 199)  (849 199)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.input_2_3
 (34 7)  (850 199)  (850 199)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.input_2_3
 (35 7)  (851 199)  (851 199)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.input_2_3
 (36 7)  (852 199)  (852 199)  LC_3 Logic Functioning bit
 (21 8)  (837 200)  (837 200)  routing T_16_12.sp4_h_r_43 <X> T_16_12.lc_trk_g2_3
 (22 8)  (838 200)  (838 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (839 200)  (839 200)  routing T_16_12.sp4_h_r_43 <X> T_16_12.lc_trk_g2_3
 (24 8)  (840 200)  (840 200)  routing T_16_12.sp4_h_r_43 <X> T_16_12.lc_trk_g2_3
 (21 9)  (837 201)  (837 201)  routing T_16_12.sp4_h_r_43 <X> T_16_12.lc_trk_g2_3
 (25 10)  (841 202)  (841 202)  routing T_16_12.sp4_v_b_38 <X> T_16_12.lc_trk_g2_6
 (16 11)  (832 203)  (832 203)  routing T_16_12.sp12_v_b_12 <X> T_16_12.lc_trk_g2_4
 (17 11)  (833 203)  (833 203)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 11)  (838 203)  (838 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (839 203)  (839 203)  routing T_16_12.sp4_v_b_38 <X> T_16_12.lc_trk_g2_6
 (25 11)  (841 203)  (841 203)  routing T_16_12.sp4_v_b_38 <X> T_16_12.lc_trk_g2_6
 (21 12)  (837 204)  (837 204)  routing T_16_12.bnl_op_3 <X> T_16_12.lc_trk_g3_3
 (22 12)  (838 204)  (838 204)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (841 204)  (841 204)  routing T_16_12.sp4_v_b_26 <X> T_16_12.lc_trk_g3_2
 (15 13)  (831 205)  (831 205)  routing T_16_12.sp4_v_t_29 <X> T_16_12.lc_trk_g3_0
 (16 13)  (832 205)  (832 205)  routing T_16_12.sp4_v_t_29 <X> T_16_12.lc_trk_g3_0
 (17 13)  (833 205)  (833 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (837 205)  (837 205)  routing T_16_12.bnl_op_3 <X> T_16_12.lc_trk_g3_3
 (22 13)  (838 205)  (838 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (839 205)  (839 205)  routing T_16_12.sp4_v_b_26 <X> T_16_12.lc_trk_g3_2
 (0 14)  (816 206)  (816 206)  routing T_16_12.glb_netwk_4 <X> T_16_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 206)  (817 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_12

 (15 0)  (889 192)  (889 192)  routing T_17_12.sp4_h_l_4 <X> T_17_12.lc_trk_g0_1
 (16 0)  (890 192)  (890 192)  routing T_17_12.sp4_h_l_4 <X> T_17_12.lc_trk_g0_1
 (17 0)  (891 192)  (891 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (892 192)  (892 192)  routing T_17_12.sp4_h_l_4 <X> T_17_12.lc_trk_g0_1
 (18 1)  (892 193)  (892 193)  routing T_17_12.sp4_h_l_4 <X> T_17_12.lc_trk_g0_1
 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (1 2)  (875 194)  (875 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (879 194)  (879 194)  routing T_17_12.sp4_v_t_43 <X> T_17_12.sp4_h_l_37
 (14 2)  (888 194)  (888 194)  routing T_17_12.sp4_v_b_4 <X> T_17_12.lc_trk_g0_4
 (4 3)  (878 195)  (878 195)  routing T_17_12.sp4_v_t_43 <X> T_17_12.sp4_h_l_37
 (6 3)  (880 195)  (880 195)  routing T_17_12.sp4_v_t_43 <X> T_17_12.sp4_h_l_37
 (16 3)  (890 195)  (890 195)  routing T_17_12.sp4_v_b_4 <X> T_17_12.lc_trk_g0_4
 (17 3)  (891 195)  (891 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (0 4)  (874 196)  (874 196)  routing T_17_12.lc_trk_g2_2 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (1 4)  (875 196)  (875 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (875 197)  (875 197)  routing T_17_12.lc_trk_g2_2 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (26 6)  (900 198)  (900 198)  routing T_17_12.lc_trk_g1_4 <X> T_17_12.wire_logic_cluster/lc_3/in_0
 (29 6)  (903 198)  (903 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 198)  (904 198)  routing T_17_12.lc_trk_g0_4 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 198)  (905 198)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 198)  (906 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 198)  (907 198)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 198)  (908 198)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.wire_logic_cluster/lc_3/in_3
 (39 6)  (913 198)  (913 198)  LC_3 Logic Functioning bit
 (45 6)  (919 198)  (919 198)  LC_3 Logic Functioning bit
 (52 6)  (926 198)  (926 198)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (16 7)  (890 199)  (890 199)  routing T_17_12.sp12_h_r_12 <X> T_17_12.lc_trk_g1_4
 (17 7)  (891 199)  (891 199)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (27 7)  (901 199)  (901 199)  routing T_17_12.lc_trk_g1_4 <X> T_17_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 199)  (903 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 199)  (906 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (910 199)  (910 199)  LC_3 Logic Functioning bit
 (38 7)  (912 199)  (912 199)  LC_3 Logic Functioning bit
 (43 7)  (917 199)  (917 199)  LC_3 Logic Functioning bit
 (25 8)  (899 200)  (899 200)  routing T_17_12.sp4_h_r_42 <X> T_17_12.lc_trk_g2_2
 (4 9)  (878 201)  (878 201)  routing T_17_12.sp4_h_l_47 <X> T_17_12.sp4_h_r_6
 (5 9)  (879 201)  (879 201)  routing T_17_12.sp4_h_r_6 <X> T_17_12.sp4_v_b_6
 (6 9)  (880 201)  (880 201)  routing T_17_12.sp4_h_l_47 <X> T_17_12.sp4_h_r_6
 (22 9)  (896 201)  (896 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (897 201)  (897 201)  routing T_17_12.sp4_h_r_42 <X> T_17_12.lc_trk_g2_2
 (24 9)  (898 201)  (898 201)  routing T_17_12.sp4_h_r_42 <X> T_17_12.lc_trk_g2_2
 (25 9)  (899 201)  (899 201)  routing T_17_12.sp4_h_r_42 <X> T_17_12.lc_trk_g2_2
 (0 14)  (874 206)  (874 206)  routing T_17_12.glb_netwk_4 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 206)  (875 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (879 206)  (879 206)  routing T_17_12.sp4_v_t_38 <X> T_17_12.sp4_h_l_44
 (15 14)  (889 206)  (889 206)  routing T_17_12.sp4_v_t_32 <X> T_17_12.lc_trk_g3_5
 (16 14)  (890 206)  (890 206)  routing T_17_12.sp4_v_t_32 <X> T_17_12.lc_trk_g3_5
 (17 14)  (891 206)  (891 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (4 15)  (878 207)  (878 207)  routing T_17_12.sp4_v_t_38 <X> T_17_12.sp4_h_l_44
 (6 15)  (880 207)  (880 207)  routing T_17_12.sp4_v_t_38 <X> T_17_12.sp4_h_l_44


LogicTile_22_12

 (2 12)  (1146 204)  (1146 204)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


RAM_Tile_25_12

 (8 8)  (1314 200)  (1314 200)  routing T_25_12.sp4_h_l_46 <X> T_25_12.sp4_h_r_7
 (10 8)  (1316 200)  (1316 200)  routing T_25_12.sp4_h_l_46 <X> T_25_12.sp4_h_r_7


LogicTile_29_12

 (8 9)  (1518 201)  (1518 201)  routing T_29_12.sp4_h_l_42 <X> T_29_12.sp4_v_b_7
 (9 9)  (1519 201)  (1519 201)  routing T_29_12.sp4_h_l_42 <X> T_29_12.sp4_v_b_7


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (17 5)  (0 181)  (0 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 184)  (1 184)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


LogicTile_2_11

 (3 5)  (75 181)  (75 181)  routing T_2_11.sp12_h_l_23 <X> T_2_11.sp12_h_r_0


LogicTile_4_11

 (3 5)  (183 181)  (183 181)  routing T_4_11.sp12_h_l_23 <X> T_4_11.sp12_h_r_0


LogicTile_11_11

 (26 2)  (572 178)  (572 178)  routing T_11_11.lc_trk_g2_7 <X> T_11_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 178)  (573 178)  routing T_11_11.lc_trk_g3_1 <X> T_11_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 178)  (574 178)  routing T_11_11.lc_trk_g3_1 <X> T_11_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 178)  (575 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 178)  (578 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 178)  (579 178)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 178)  (580 178)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.wire_logic_cluster/lc_1/in_3
 (37 2)  (583 178)  (583 178)  LC_1 Logic Functioning bit
 (42 2)  (588 178)  (588 178)  LC_1 Logic Functioning bit
 (8 3)  (554 179)  (554 179)  routing T_11_11.sp4_h_r_7 <X> T_11_11.sp4_v_t_36
 (9 3)  (555 179)  (555 179)  routing T_11_11.sp4_h_r_7 <X> T_11_11.sp4_v_t_36
 (10 3)  (556 179)  (556 179)  routing T_11_11.sp4_h_r_7 <X> T_11_11.sp4_v_t_36
 (26 3)  (572 179)  (572 179)  routing T_11_11.lc_trk_g2_7 <X> T_11_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 179)  (574 179)  routing T_11_11.lc_trk_g2_7 <X> T_11_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 179)  (575 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 179)  (577 179)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 179)  (578 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (579 179)  (579 179)  routing T_11_11.lc_trk_g3_0 <X> T_11_11.input_2_1
 (34 3)  (580 179)  (580 179)  routing T_11_11.lc_trk_g3_0 <X> T_11_11.input_2_1
 (36 3)  (582 179)  (582 179)  LC_1 Logic Functioning bit
 (37 3)  (583 179)  (583 179)  LC_1 Logic Functioning bit
 (39 3)  (585 179)  (585 179)  LC_1 Logic Functioning bit
 (43 3)  (589 179)  (589 179)  LC_1 Logic Functioning bit
 (53 3)  (599 179)  (599 179)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (22 10)  (568 186)  (568 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (567 187)  (567 187)  routing T_11_11.sp4_r_v_b_39 <X> T_11_11.lc_trk_g2_7
 (14 12)  (560 188)  (560 188)  routing T_11_11.sp4_h_r_40 <X> T_11_11.lc_trk_g3_0
 (15 12)  (561 188)  (561 188)  routing T_11_11.sp4_h_r_41 <X> T_11_11.lc_trk_g3_1
 (16 12)  (562 188)  (562 188)  routing T_11_11.sp4_h_r_41 <X> T_11_11.lc_trk_g3_1
 (17 12)  (563 188)  (563 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (564 188)  (564 188)  routing T_11_11.sp4_h_r_41 <X> T_11_11.lc_trk_g3_1
 (22 12)  (568 188)  (568 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (569 188)  (569 188)  routing T_11_11.sp4_h_r_27 <X> T_11_11.lc_trk_g3_3
 (24 12)  (570 188)  (570 188)  routing T_11_11.sp4_h_r_27 <X> T_11_11.lc_trk_g3_3
 (14 13)  (560 189)  (560 189)  routing T_11_11.sp4_h_r_40 <X> T_11_11.lc_trk_g3_0
 (15 13)  (561 189)  (561 189)  routing T_11_11.sp4_h_r_40 <X> T_11_11.lc_trk_g3_0
 (16 13)  (562 189)  (562 189)  routing T_11_11.sp4_h_r_40 <X> T_11_11.lc_trk_g3_0
 (17 13)  (563 189)  (563 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (564 189)  (564 189)  routing T_11_11.sp4_h_r_41 <X> T_11_11.lc_trk_g3_1
 (21 13)  (567 189)  (567 189)  routing T_11_11.sp4_h_r_27 <X> T_11_11.lc_trk_g3_3


LogicTile_12_11

 (27 0)  (627 176)  (627 176)  routing T_12_11.lc_trk_g3_4 <X> T_12_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 176)  (628 176)  routing T_12_11.lc_trk_g3_4 <X> T_12_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 176)  (629 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 176)  (630 176)  routing T_12_11.lc_trk_g3_4 <X> T_12_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 176)  (632 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 176)  (633 176)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 176)  (634 176)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 176)  (635 176)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.input_2_0
 (36 0)  (636 176)  (636 176)  LC_0 Logic Functioning bit
 (37 0)  (637 176)  (637 176)  LC_0 Logic Functioning bit
 (38 0)  (638 176)  (638 176)  LC_0 Logic Functioning bit
 (39 0)  (639 176)  (639 176)  LC_0 Logic Functioning bit
 (42 0)  (642 176)  (642 176)  LC_0 Logic Functioning bit
 (43 0)  (643 176)  (643 176)  LC_0 Logic Functioning bit
 (26 1)  (626 177)  (626 177)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 177)  (627 177)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 177)  (628 177)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 177)  (629 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 177)  (632 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (633 177)  (633 177)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.input_2_0
 (34 1)  (634 177)  (634 177)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.input_2_0
 (35 1)  (635 177)  (635 177)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.input_2_0
 (36 1)  (636 177)  (636 177)  LC_0 Logic Functioning bit
 (37 1)  (637 177)  (637 177)  LC_0 Logic Functioning bit
 (38 1)  (638 177)  (638 177)  LC_0 Logic Functioning bit
 (39 1)  (639 177)  (639 177)  LC_0 Logic Functioning bit
 (41 1)  (641 177)  (641 177)  LC_0 Logic Functioning bit
 (42 1)  (642 177)  (642 177)  LC_0 Logic Functioning bit
 (43 1)  (643 177)  (643 177)  LC_0 Logic Functioning bit
 (0 2)  (600 178)  (600 178)  routing T_12_11.glb_netwk_6 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (1 2)  (601 178)  (601 178)  routing T_12_11.glb_netwk_6 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (2 2)  (602 178)  (602 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (626 178)  (626 178)  routing T_12_11.lc_trk_g1_6 <X> T_12_11.wire_logic_cluster/lc_1/in_0
 (28 2)  (628 178)  (628 178)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 178)  (629 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 178)  (630 178)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 178)  (632 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 178)  (634 178)  routing T_12_11.lc_trk_g1_1 <X> T_12_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 178)  (636 178)  LC_1 Logic Functioning bit
 (37 2)  (637 178)  (637 178)  LC_1 Logic Functioning bit
 (38 2)  (638 178)  (638 178)  LC_1 Logic Functioning bit
 (39 2)  (639 178)  (639 178)  LC_1 Logic Functioning bit
 (41 2)  (641 178)  (641 178)  LC_1 Logic Functioning bit
 (43 2)  (643 178)  (643 178)  LC_1 Logic Functioning bit
 (45 2)  (645 178)  (645 178)  LC_1 Logic Functioning bit
 (50 2)  (650 178)  (650 178)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (626 179)  (626 179)  routing T_12_11.lc_trk_g1_6 <X> T_12_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 179)  (627 179)  routing T_12_11.lc_trk_g1_6 <X> T_12_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 179)  (629 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 179)  (630 179)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.wire_logic_cluster/lc_1/in_1
 (36 3)  (636 179)  (636 179)  LC_1 Logic Functioning bit
 (37 3)  (637 179)  (637 179)  LC_1 Logic Functioning bit
 (39 3)  (639 179)  (639 179)  LC_1 Logic Functioning bit
 (43 3)  (643 179)  (643 179)  LC_1 Logic Functioning bit
 (44 3)  (644 179)  (644 179)  LC_1 Logic Functioning bit
 (46 3)  (646 179)  (646 179)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (17 4)  (617 180)  (617 180)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (618 180)  (618 180)  routing T_12_11.wire_logic_cluster/lc_1/out <X> T_12_11.lc_trk_g1_1
 (8 6)  (608 182)  (608 182)  routing T_12_11.sp4_v_t_41 <X> T_12_11.sp4_h_l_41
 (9 6)  (609 182)  (609 182)  routing T_12_11.sp4_v_t_41 <X> T_12_11.sp4_h_l_41
 (12 6)  (612 182)  (612 182)  routing T_12_11.sp4_v_t_46 <X> T_12_11.sp4_h_l_40
 (15 6)  (615 182)  (615 182)  routing T_12_11.sp4_v_b_21 <X> T_12_11.lc_trk_g1_5
 (16 6)  (616 182)  (616 182)  routing T_12_11.sp4_v_b_21 <X> T_12_11.lc_trk_g1_5
 (17 6)  (617 182)  (617 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (11 7)  (611 183)  (611 183)  routing T_12_11.sp4_v_t_46 <X> T_12_11.sp4_h_l_40
 (13 7)  (613 183)  (613 183)  routing T_12_11.sp4_v_t_46 <X> T_12_11.sp4_h_l_40
 (22 7)  (622 183)  (622 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (623 183)  (623 183)  routing T_12_11.sp4_h_r_6 <X> T_12_11.lc_trk_g1_6
 (24 7)  (624 183)  (624 183)  routing T_12_11.sp4_h_r_6 <X> T_12_11.lc_trk_g1_6
 (25 7)  (625 183)  (625 183)  routing T_12_11.sp4_h_r_6 <X> T_12_11.lc_trk_g1_6
 (19 8)  (619 184)  (619 184)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (22 8)  (622 184)  (622 184)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (623 184)  (623 184)  routing T_12_11.sp12_v_b_19 <X> T_12_11.lc_trk_g2_3
 (26 8)  (626 184)  (626 184)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 184)  (628 184)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 184)  (629 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 184)  (630 184)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 184)  (631 184)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 184)  (632 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 184)  (633 184)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 184)  (634 184)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 184)  (635 184)  routing T_12_11.lc_trk_g1_5 <X> T_12_11.input_2_4
 (36 8)  (636 184)  (636 184)  LC_4 Logic Functioning bit
 (37 8)  (637 184)  (637 184)  LC_4 Logic Functioning bit
 (38 8)  (638 184)  (638 184)  LC_4 Logic Functioning bit
 (39 8)  (639 184)  (639 184)  LC_4 Logic Functioning bit
 (41 8)  (641 184)  (641 184)  LC_4 Logic Functioning bit
 (42 8)  (642 184)  (642 184)  LC_4 Logic Functioning bit
 (43 8)  (643 184)  (643 184)  LC_4 Logic Functioning bit
 (21 9)  (621 185)  (621 185)  routing T_12_11.sp12_v_b_19 <X> T_12_11.lc_trk_g2_3
 (26 9)  (626 185)  (626 185)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 185)  (627 185)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 185)  (628 185)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 185)  (629 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 185)  (631 185)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 185)  (632 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (634 185)  (634 185)  routing T_12_11.lc_trk_g1_5 <X> T_12_11.input_2_4
 (36 9)  (636 185)  (636 185)  LC_4 Logic Functioning bit
 (37 9)  (637 185)  (637 185)  LC_4 Logic Functioning bit
 (38 9)  (638 185)  (638 185)  LC_4 Logic Functioning bit
 (39 9)  (639 185)  (639 185)  LC_4 Logic Functioning bit
 (40 9)  (640 185)  (640 185)  LC_4 Logic Functioning bit
 (41 9)  (641 185)  (641 185)  LC_4 Logic Functioning bit
 (42 9)  (642 185)  (642 185)  LC_4 Logic Functioning bit
 (43 9)  (643 185)  (643 185)  LC_4 Logic Functioning bit
 (4 10)  (604 186)  (604 186)  routing T_12_11.sp4_h_r_0 <X> T_12_11.sp4_v_t_43
 (6 10)  (606 186)  (606 186)  routing T_12_11.sp4_h_r_0 <X> T_12_11.sp4_v_t_43
 (14 10)  (614 186)  (614 186)  routing T_12_11.sp4_h_r_44 <X> T_12_11.lc_trk_g2_4
 (15 10)  (615 186)  (615 186)  routing T_12_11.sp4_v_t_32 <X> T_12_11.lc_trk_g2_5
 (16 10)  (616 186)  (616 186)  routing T_12_11.sp4_v_t_32 <X> T_12_11.lc_trk_g2_5
 (17 10)  (617 186)  (617 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (625 186)  (625 186)  routing T_12_11.sp4_v_b_38 <X> T_12_11.lc_trk_g2_6
 (5 11)  (605 187)  (605 187)  routing T_12_11.sp4_h_r_0 <X> T_12_11.sp4_v_t_43
 (14 11)  (614 187)  (614 187)  routing T_12_11.sp4_h_r_44 <X> T_12_11.lc_trk_g2_4
 (15 11)  (615 187)  (615 187)  routing T_12_11.sp4_h_r_44 <X> T_12_11.lc_trk_g2_4
 (16 11)  (616 187)  (616 187)  routing T_12_11.sp4_h_r_44 <X> T_12_11.lc_trk_g2_4
 (17 11)  (617 187)  (617 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (622 187)  (622 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (623 187)  (623 187)  routing T_12_11.sp4_v_b_38 <X> T_12_11.lc_trk_g2_6
 (25 11)  (625 187)  (625 187)  routing T_12_11.sp4_v_b_38 <X> T_12_11.lc_trk_g2_6
 (17 12)  (617 188)  (617 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (622 188)  (622 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (28 12)  (628 188)  (628 188)  routing T_12_11.lc_trk_g2_3 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 188)  (629 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 188)  (631 188)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 188)  (632 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 188)  (633 188)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 188)  (635 188)  routing T_12_11.lc_trk_g2_4 <X> T_12_11.input_2_6
 (36 12)  (636 188)  (636 188)  LC_6 Logic Functioning bit
 (37 12)  (637 188)  (637 188)  LC_6 Logic Functioning bit
 (38 12)  (638 188)  (638 188)  LC_6 Logic Functioning bit
 (39 12)  (639 188)  (639 188)  LC_6 Logic Functioning bit
 (41 12)  (641 188)  (641 188)  LC_6 Logic Functioning bit
 (42 12)  (642 188)  (642 188)  LC_6 Logic Functioning bit
 (43 12)  (643 188)  (643 188)  LC_6 Logic Functioning bit
 (15 13)  (615 189)  (615 189)  routing T_12_11.sp4_v_t_29 <X> T_12_11.lc_trk_g3_0
 (16 13)  (616 189)  (616 189)  routing T_12_11.sp4_v_t_29 <X> T_12_11.lc_trk_g3_0
 (17 13)  (617 189)  (617 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (618 189)  (618 189)  routing T_12_11.sp4_r_v_b_41 <X> T_12_11.lc_trk_g3_1
 (21 13)  (621 189)  (621 189)  routing T_12_11.sp4_r_v_b_43 <X> T_12_11.lc_trk_g3_3
 (22 13)  (622 189)  (622 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (625 189)  (625 189)  routing T_12_11.sp4_r_v_b_42 <X> T_12_11.lc_trk_g3_2
 (27 13)  (627 189)  (627 189)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 189)  (628 189)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 189)  (629 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 189)  (630 189)  routing T_12_11.lc_trk_g2_3 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 189)  (632 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (633 189)  (633 189)  routing T_12_11.lc_trk_g2_4 <X> T_12_11.input_2_6
 (36 13)  (636 189)  (636 189)  LC_6 Logic Functioning bit
 (37 13)  (637 189)  (637 189)  LC_6 Logic Functioning bit
 (38 13)  (638 189)  (638 189)  LC_6 Logic Functioning bit
 (39 13)  (639 189)  (639 189)  LC_6 Logic Functioning bit
 (40 13)  (640 189)  (640 189)  LC_6 Logic Functioning bit
 (41 13)  (641 189)  (641 189)  LC_6 Logic Functioning bit
 (43 13)  (643 189)  (643 189)  LC_6 Logic Functioning bit
 (0 14)  (600 190)  (600 190)  routing T_12_11.glb_netwk_4 <X> T_12_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 190)  (601 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (622 190)  (622 190)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (624 190)  (624 190)  routing T_12_11.tnl_op_7 <X> T_12_11.lc_trk_g3_7
 (27 14)  (627 190)  (627 190)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 190)  (628 190)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 190)  (629 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 190)  (630 190)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 190)  (631 190)  routing T_12_11.lc_trk_g2_4 <X> T_12_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 190)  (632 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 190)  (633 190)  routing T_12_11.lc_trk_g2_4 <X> T_12_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 190)  (636 190)  LC_7 Logic Functioning bit
 (37 14)  (637 190)  (637 190)  LC_7 Logic Functioning bit
 (38 14)  (638 190)  (638 190)  LC_7 Logic Functioning bit
 (41 14)  (641 190)  (641 190)  LC_7 Logic Functioning bit
 (42 14)  (642 190)  (642 190)  LC_7 Logic Functioning bit
 (43 14)  (643 190)  (643 190)  LC_7 Logic Functioning bit
 (50 14)  (650 190)  (650 190)  Cascade bit: LH_LC07_inmux02_5

 (16 15)  (616 191)  (616 191)  routing T_12_11.sp12_v_b_12 <X> T_12_11.lc_trk_g3_4
 (17 15)  (617 191)  (617 191)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (21 15)  (621 191)  (621 191)  routing T_12_11.tnl_op_7 <X> T_12_11.lc_trk_g3_7
 (22 15)  (622 191)  (622 191)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (623 191)  (623 191)  routing T_12_11.sp12_v_b_14 <X> T_12_11.lc_trk_g3_6
 (26 15)  (626 191)  (626 191)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 191)  (627 191)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 191)  (628 191)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 191)  (629 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 191)  (630 191)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (36 15)  (636 191)  (636 191)  LC_7 Logic Functioning bit
 (37 15)  (637 191)  (637 191)  LC_7 Logic Functioning bit
 (38 15)  (638 191)  (638 191)  LC_7 Logic Functioning bit
 (39 15)  (639 191)  (639 191)  LC_7 Logic Functioning bit
 (41 15)  (641 191)  (641 191)  LC_7 Logic Functioning bit
 (42 15)  (642 191)  (642 191)  LC_7 Logic Functioning bit
 (43 15)  (643 191)  (643 191)  LC_7 Logic Functioning bit


LogicTile_13_11

 (0 2)  (654 178)  (654 178)  routing T_13_11.glb_netwk_6 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (1 2)  (655 178)  (655 178)  routing T_13_11.glb_netwk_6 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (2 2)  (656 178)  (656 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (686 178)  (686 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 178)  (687 178)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 178)  (688 178)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 178)  (690 178)  LC_1 Logic Functioning bit
 (39 2)  (693 178)  (693 178)  LC_1 Logic Functioning bit
 (41 2)  (695 178)  (695 178)  LC_1 Logic Functioning bit
 (42 2)  (696 178)  (696 178)  LC_1 Logic Functioning bit
 (45 2)  (699 178)  (699 178)  LC_1 Logic Functioning bit
 (26 3)  (680 179)  (680 179)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 179)  (681 179)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 179)  (682 179)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 179)  (683 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (691 179)  (691 179)  LC_1 Logic Functioning bit
 (38 3)  (692 179)  (692 179)  LC_1 Logic Functioning bit
 (40 3)  (694 179)  (694 179)  LC_1 Logic Functioning bit
 (43 3)  (697 179)  (697 179)  LC_1 Logic Functioning bit
 (32 4)  (686 180)  (686 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 180)  (687 180)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 180)  (688 180)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (40 4)  (694 180)  (694 180)  LC_2 Logic Functioning bit
 (41 4)  (695 180)  (695 180)  LC_2 Logic Functioning bit
 (42 4)  (696 180)  (696 180)  LC_2 Logic Functioning bit
 (43 4)  (697 180)  (697 180)  LC_2 Logic Functioning bit
 (45 4)  (699 180)  (699 180)  LC_2 Logic Functioning bit
 (13 5)  (667 181)  (667 181)  routing T_13_11.sp4_v_t_37 <X> T_13_11.sp4_h_r_5
 (31 5)  (685 181)  (685 181)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (40 5)  (694 181)  (694 181)  LC_2 Logic Functioning bit
 (41 5)  (695 181)  (695 181)  LC_2 Logic Functioning bit
 (42 5)  (696 181)  (696 181)  LC_2 Logic Functioning bit
 (43 5)  (697 181)  (697 181)  LC_2 Logic Functioning bit
 (48 5)  (702 181)  (702 181)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (5 6)  (659 182)  (659 182)  routing T_13_11.sp4_v_t_44 <X> T_13_11.sp4_h_l_38
 (17 6)  (671 182)  (671 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (4 7)  (658 183)  (658 183)  routing T_13_11.sp4_v_t_44 <X> T_13_11.sp4_h_l_38
 (6 7)  (660 183)  (660 183)  routing T_13_11.sp4_v_t_44 <X> T_13_11.sp4_h_l_38
 (18 7)  (672 183)  (672 183)  routing T_13_11.sp4_r_v_b_29 <X> T_13_11.lc_trk_g1_5
 (17 12)  (671 188)  (671 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 188)  (672 188)  routing T_13_11.wire_logic_cluster/lc_1/out <X> T_13_11.lc_trk_g3_1
 (25 12)  (679 188)  (679 188)  routing T_13_11.wire_logic_cluster/lc_2/out <X> T_13_11.lc_trk_g3_2
 (22 13)  (676 189)  (676 189)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (655 190)  (655 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (659 190)  (659 190)  routing T_13_11.sp4_v_t_38 <X> T_13_11.sp4_h_l_44
 (0 15)  (654 191)  (654 191)  routing T_13_11.lc_trk_g1_5 <X> T_13_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 191)  (655 191)  routing T_13_11.lc_trk_g1_5 <X> T_13_11.wire_logic_cluster/lc_7/s_r
 (4 15)  (658 191)  (658 191)  routing T_13_11.sp4_v_t_38 <X> T_13_11.sp4_h_l_44
 (6 15)  (660 191)  (660 191)  routing T_13_11.sp4_v_t_38 <X> T_13_11.sp4_h_l_44


LogicTile_14_11

 (15 0)  (723 176)  (723 176)  routing T_14_11.lft_op_1 <X> T_14_11.lc_trk_g0_1
 (17 0)  (725 176)  (725 176)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 176)  (726 176)  routing T_14_11.lft_op_1 <X> T_14_11.lc_trk_g0_1
 (25 0)  (733 176)  (733 176)  routing T_14_11.lft_op_2 <X> T_14_11.lc_trk_g0_2
 (29 0)  (737 176)  (737 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (44 0)  (752 176)  (752 176)  LC_0 Logic Functioning bit
 (22 1)  (730 177)  (730 177)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 177)  (732 177)  routing T_14_11.lft_op_2 <X> T_14_11.lc_trk_g0_2
 (32 1)  (740 177)  (740 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (743 177)  (743 177)  routing T_14_11.lc_trk_g0_2 <X> T_14_11.input_2_0
 (0 2)  (708 178)  (708 178)  routing T_14_11.glb_netwk_6 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (1 2)  (709 178)  (709 178)  routing T_14_11.glb_netwk_6 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (2 2)  (710 178)  (710 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (735 178)  (735 178)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 178)  (736 178)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 178)  (737 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 178)  (740 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 178)  (744 178)  LC_1 Logic Functioning bit
 (37 2)  (745 178)  (745 178)  LC_1 Logic Functioning bit
 (38 2)  (746 178)  (746 178)  LC_1 Logic Functioning bit
 (39 2)  (747 178)  (747 178)  LC_1 Logic Functioning bit
 (44 2)  (752 178)  (752 178)  LC_1 Logic Functioning bit
 (45 2)  (753 178)  (753 178)  LC_1 Logic Functioning bit
 (40 3)  (748 179)  (748 179)  LC_1 Logic Functioning bit
 (41 3)  (749 179)  (749 179)  LC_1 Logic Functioning bit
 (42 3)  (750 179)  (750 179)  LC_1 Logic Functioning bit
 (43 3)  (751 179)  (751 179)  LC_1 Logic Functioning bit
 (21 4)  (729 180)  (729 180)  routing T_14_11.wire_logic_cluster/lc_3/out <X> T_14_11.lc_trk_g1_3
 (22 4)  (730 180)  (730 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 180)  (733 180)  routing T_14_11.wire_logic_cluster/lc_2/out <X> T_14_11.lc_trk_g1_2
 (27 4)  (735 180)  (735 180)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 180)  (737 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 180)  (740 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 180)  (744 180)  LC_2 Logic Functioning bit
 (37 4)  (745 180)  (745 180)  LC_2 Logic Functioning bit
 (38 4)  (746 180)  (746 180)  LC_2 Logic Functioning bit
 (39 4)  (747 180)  (747 180)  LC_2 Logic Functioning bit
 (44 4)  (752 180)  (752 180)  LC_2 Logic Functioning bit
 (45 4)  (753 180)  (753 180)  LC_2 Logic Functioning bit
 (22 5)  (730 181)  (730 181)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 181)  (738 181)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (40 5)  (748 181)  (748 181)  LC_2 Logic Functioning bit
 (41 5)  (749 181)  (749 181)  LC_2 Logic Functioning bit
 (42 5)  (750 181)  (750 181)  LC_2 Logic Functioning bit
 (43 5)  (751 181)  (751 181)  LC_2 Logic Functioning bit
 (17 6)  (725 182)  (725 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 182)  (726 182)  routing T_14_11.wire_logic_cluster/lc_5/out <X> T_14_11.lc_trk_g1_5
 (27 6)  (735 182)  (735 182)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 182)  (737 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 182)  (740 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 182)  (744 182)  LC_3 Logic Functioning bit
 (37 6)  (745 182)  (745 182)  LC_3 Logic Functioning bit
 (38 6)  (746 182)  (746 182)  LC_3 Logic Functioning bit
 (39 6)  (747 182)  (747 182)  LC_3 Logic Functioning bit
 (44 6)  (752 182)  (752 182)  LC_3 Logic Functioning bit
 (45 6)  (753 182)  (753 182)  LC_3 Logic Functioning bit
 (53 6)  (761 182)  (761 182)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (3 7)  (711 183)  (711 183)  routing T_14_11.sp12_h_l_23 <X> T_14_11.sp12_v_t_23
 (30 7)  (738 183)  (738 183)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (40 7)  (748 183)  (748 183)  LC_3 Logic Functioning bit
 (41 7)  (749 183)  (749 183)  LC_3 Logic Functioning bit
 (42 7)  (750 183)  (750 183)  LC_3 Logic Functioning bit
 (43 7)  (751 183)  (751 183)  LC_3 Logic Functioning bit
 (27 8)  (735 184)  (735 184)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 184)  (736 184)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 184)  (737 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 184)  (738 184)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 184)  (740 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 184)  (744 184)  LC_4 Logic Functioning bit
 (37 8)  (745 184)  (745 184)  LC_4 Logic Functioning bit
 (38 8)  (746 184)  (746 184)  LC_4 Logic Functioning bit
 (39 8)  (747 184)  (747 184)  LC_4 Logic Functioning bit
 (44 8)  (752 184)  (752 184)  LC_4 Logic Functioning bit
 (45 8)  (753 184)  (753 184)  LC_4 Logic Functioning bit
 (46 8)  (754 184)  (754 184)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (40 9)  (748 185)  (748 185)  LC_4 Logic Functioning bit
 (41 9)  (749 185)  (749 185)  LC_4 Logic Functioning bit
 (42 9)  (750 185)  (750 185)  LC_4 Logic Functioning bit
 (43 9)  (751 185)  (751 185)  LC_4 Logic Functioning bit
 (27 10)  (735 186)  (735 186)  routing T_14_11.lc_trk_g1_5 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 186)  (737 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 186)  (738 186)  routing T_14_11.lc_trk_g1_5 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 186)  (740 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 186)  (744 186)  LC_5 Logic Functioning bit
 (37 10)  (745 186)  (745 186)  LC_5 Logic Functioning bit
 (38 10)  (746 186)  (746 186)  LC_5 Logic Functioning bit
 (39 10)  (747 186)  (747 186)  LC_5 Logic Functioning bit
 (44 10)  (752 186)  (752 186)  LC_5 Logic Functioning bit
 (45 10)  (753 186)  (753 186)  LC_5 Logic Functioning bit
 (40 11)  (748 187)  (748 187)  LC_5 Logic Functioning bit
 (41 11)  (749 187)  (749 187)  LC_5 Logic Functioning bit
 (42 11)  (750 187)  (750 187)  LC_5 Logic Functioning bit
 (43 11)  (751 187)  (751 187)  LC_5 Logic Functioning bit
 (47 11)  (755 187)  (755 187)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (17 12)  (725 188)  (725 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 188)  (726 188)  routing T_14_11.wire_logic_cluster/lc_1/out <X> T_14_11.lc_trk_g3_1
 (27 12)  (735 188)  (735 188)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 188)  (736 188)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 188)  (737 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 188)  (738 188)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 188)  (740 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (745 188)  (745 188)  LC_6 Logic Functioning bit
 (39 12)  (747 188)  (747 188)  LC_6 Logic Functioning bit
 (41 12)  (749 188)  (749 188)  LC_6 Logic Functioning bit
 (43 12)  (751 188)  (751 188)  LC_6 Logic Functioning bit
 (45 12)  (753 188)  (753 188)  LC_6 Logic Functioning bit
 (30 13)  (738 189)  (738 189)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (37 13)  (745 189)  (745 189)  LC_6 Logic Functioning bit
 (39 13)  (747 189)  (747 189)  LC_6 Logic Functioning bit
 (41 13)  (749 189)  (749 189)  LC_6 Logic Functioning bit
 (43 13)  (751 189)  (751 189)  LC_6 Logic Functioning bit
 (0 14)  (708 190)  (708 190)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 190)  (709 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 190)  (722 190)  routing T_14_11.wire_logic_cluster/lc_4/out <X> T_14_11.lc_trk_g3_4
 (16 14)  (724 190)  (724 190)  routing T_14_11.sp4_v_t_16 <X> T_14_11.lc_trk_g3_5
 (17 14)  (725 190)  (725 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (726 190)  (726 190)  routing T_14_11.sp4_v_t_16 <X> T_14_11.lc_trk_g3_5
 (25 14)  (733 190)  (733 190)  routing T_14_11.wire_logic_cluster/lc_6/out <X> T_14_11.lc_trk_g3_6
 (0 15)  (708 191)  (708 191)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 191)  (709 191)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.wire_logic_cluster/lc_7/s_r
 (17 15)  (725 191)  (725 191)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (730 191)  (730 191)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_11

 (21 0)  (783 176)  (783 176)  routing T_15_11.wire_logic_cluster/lc_3/out <X> T_15_11.lc_trk_g0_3
 (22 0)  (784 176)  (784 176)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (788 176)  (788 176)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 176)  (791 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 176)  (792 176)  routing T_15_11.lc_trk_g0_7 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 176)  (794 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (40 0)  (802 176)  (802 176)  LC_0 Logic Functioning bit
 (41 0)  (803 176)  (803 176)  LC_0 Logic Functioning bit
 (15 1)  (777 177)  (777 177)  routing T_15_11.sp4_v_t_5 <X> T_15_11.lc_trk_g0_0
 (16 1)  (778 177)  (778 177)  routing T_15_11.sp4_v_t_5 <X> T_15_11.lc_trk_g0_0
 (17 1)  (779 177)  (779 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (784 177)  (784 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (785 177)  (785 177)  routing T_15_11.sp4_v_b_18 <X> T_15_11.lc_trk_g0_2
 (24 1)  (786 177)  (786 177)  routing T_15_11.sp4_v_b_18 <X> T_15_11.lc_trk_g0_2
 (26 1)  (788 177)  (788 177)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 177)  (790 177)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 177)  (791 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 177)  (792 177)  routing T_15_11.lc_trk_g0_7 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 177)  (793 177)  routing T_15_11.lc_trk_g0_3 <X> T_15_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 177)  (794 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (797 177)  (797 177)  routing T_15_11.lc_trk_g0_2 <X> T_15_11.input_2_0
 (36 1)  (798 177)  (798 177)  LC_0 Logic Functioning bit
 (40 1)  (802 177)  (802 177)  LC_0 Logic Functioning bit
 (41 1)  (803 177)  (803 177)  LC_0 Logic Functioning bit
 (22 2)  (784 178)  (784 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (21 3)  (783 179)  (783 179)  routing T_15_11.sp4_r_v_b_31 <X> T_15_11.lc_trk_g0_7
 (22 5)  (784 181)  (784 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (785 181)  (785 181)  routing T_15_11.sp4_v_b_18 <X> T_15_11.lc_trk_g1_2
 (24 5)  (786 181)  (786 181)  routing T_15_11.sp4_v_b_18 <X> T_15_11.lc_trk_g1_2
 (29 6)  (791 182)  (791 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 182)  (793 182)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 182)  (794 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 182)  (795 182)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 182)  (796 182)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 182)  (798 182)  LC_3 Logic Functioning bit
 (37 6)  (799 182)  (799 182)  LC_3 Logic Functioning bit
 (38 6)  (800 182)  (800 182)  LC_3 Logic Functioning bit
 (39 6)  (801 182)  (801 182)  LC_3 Logic Functioning bit
 (41 6)  (803 182)  (803 182)  LC_3 Logic Functioning bit
 (43 6)  (805 182)  (805 182)  LC_3 Logic Functioning bit
 (31 7)  (793 183)  (793 183)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 183)  (798 183)  LC_3 Logic Functioning bit
 (37 7)  (799 183)  (799 183)  LC_3 Logic Functioning bit
 (38 7)  (800 183)  (800 183)  LC_3 Logic Functioning bit
 (39 7)  (801 183)  (801 183)  LC_3 Logic Functioning bit
 (41 7)  (803 183)  (803 183)  LC_3 Logic Functioning bit
 (43 7)  (805 183)  (805 183)  LC_3 Logic Functioning bit
 (46 7)  (808 183)  (808 183)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (53 7)  (815 183)  (815 183)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (26 8)  (788 184)  (788 184)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 184)  (791 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 184)  (792 184)  routing T_15_11.lc_trk_g0_7 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 184)  (794 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 184)  (796 184)  routing T_15_11.lc_trk_g1_2 <X> T_15_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 184)  (798 184)  LC_4 Logic Functioning bit
 (40 8)  (802 184)  (802 184)  LC_4 Logic Functioning bit
 (41 8)  (803 184)  (803 184)  LC_4 Logic Functioning bit
 (42 8)  (804 184)  (804 184)  LC_4 Logic Functioning bit
 (43 8)  (805 184)  (805 184)  LC_4 Logic Functioning bit
 (50 8)  (812 184)  (812 184)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (788 185)  (788 185)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 185)  (790 185)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 185)  (791 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 185)  (792 185)  routing T_15_11.lc_trk_g0_7 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 185)  (793 185)  routing T_15_11.lc_trk_g1_2 <X> T_15_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 185)  (798 185)  LC_4 Logic Functioning bit
 (37 9)  (799 185)  (799 185)  LC_4 Logic Functioning bit
 (40 9)  (802 185)  (802 185)  LC_4 Logic Functioning bit
 (41 9)  (803 185)  (803 185)  LC_4 Logic Functioning bit
 (42 9)  (804 185)  (804 185)  LC_4 Logic Functioning bit
 (43 9)  (805 185)  (805 185)  LC_4 Logic Functioning bit
 (4 10)  (766 186)  (766 186)  routing T_15_11.sp4_h_r_6 <X> T_15_11.sp4_v_t_43
 (16 10)  (778 186)  (778 186)  routing T_15_11.sp4_v_b_37 <X> T_15_11.lc_trk_g2_5
 (17 10)  (779 186)  (779 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (780 186)  (780 186)  routing T_15_11.sp4_v_b_37 <X> T_15_11.lc_trk_g2_5
 (5 11)  (767 187)  (767 187)  routing T_15_11.sp4_h_r_6 <X> T_15_11.sp4_v_t_43
 (18 11)  (780 187)  (780 187)  routing T_15_11.sp4_v_b_37 <X> T_15_11.lc_trk_g2_5
 (22 11)  (784 187)  (784 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (16 12)  (778 188)  (778 188)  routing T_15_11.sp12_v_t_6 <X> T_15_11.lc_trk_g3_1
 (17 12)  (779 188)  (779 188)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (21 14)  (783 190)  (783 190)  routing T_15_11.sp4_h_r_39 <X> T_15_11.lc_trk_g3_7
 (22 14)  (784 190)  (784 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (785 190)  (785 190)  routing T_15_11.sp4_h_r_39 <X> T_15_11.lc_trk_g3_7
 (24 14)  (786 190)  (786 190)  routing T_15_11.sp4_h_r_39 <X> T_15_11.lc_trk_g3_7
 (26 14)  (788 190)  (788 190)  routing T_15_11.lc_trk_g2_5 <X> T_15_11.wire_logic_cluster/lc_7/in_0
 (28 14)  (790 190)  (790 190)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 190)  (791 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 190)  (792 190)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 190)  (794 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 190)  (795 190)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 190)  (796 190)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 190)  (798 190)  LC_7 Logic Functioning bit
 (37 14)  (799 190)  (799 190)  LC_7 Logic Functioning bit
 (38 14)  (800 190)  (800 190)  LC_7 Logic Functioning bit
 (39 14)  (801 190)  (801 190)  LC_7 Logic Functioning bit
 (41 14)  (803 190)  (803 190)  LC_7 Logic Functioning bit
 (43 14)  (805 190)  (805 190)  LC_7 Logic Functioning bit
 (28 15)  (790 191)  (790 191)  routing T_15_11.lc_trk_g2_5 <X> T_15_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 191)  (791 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 191)  (792 191)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (37 15)  (799 191)  (799 191)  LC_7 Logic Functioning bit
 (39 15)  (801 191)  (801 191)  LC_7 Logic Functioning bit


LogicTile_16_11

 (13 0)  (829 176)  (829 176)  routing T_16_11.sp4_h_l_39 <X> T_16_11.sp4_v_b_2
 (14 0)  (830 176)  (830 176)  routing T_16_11.lft_op_0 <X> T_16_11.lc_trk_g0_0
 (21 0)  (837 176)  (837 176)  routing T_16_11.lft_op_3 <X> T_16_11.lc_trk_g0_3
 (22 0)  (838 176)  (838 176)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (840 176)  (840 176)  routing T_16_11.lft_op_3 <X> T_16_11.lc_trk_g0_3
 (12 1)  (828 177)  (828 177)  routing T_16_11.sp4_h_l_39 <X> T_16_11.sp4_v_b_2
 (15 1)  (831 177)  (831 177)  routing T_16_11.lft_op_0 <X> T_16_11.lc_trk_g0_0
 (17 1)  (833 177)  (833 177)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (0 2)  (816 178)  (816 178)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (1 2)  (817 178)  (817 178)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (2 2)  (818 178)  (818 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (816 180)  (816 180)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_7/cen
 (1 4)  (817 180)  (817 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (837 180)  (837 180)  routing T_16_11.lft_op_3 <X> T_16_11.lc_trk_g1_3
 (22 4)  (838 180)  (838 180)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (840 180)  (840 180)  routing T_16_11.lft_op_3 <X> T_16_11.lc_trk_g1_3
 (0 5)  (816 181)  (816 181)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_7/cen
 (1 5)  (817 181)  (817 181)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_7/cen
 (14 6)  (830 182)  (830 182)  routing T_16_11.lft_op_4 <X> T_16_11.lc_trk_g1_4
 (21 6)  (837 182)  (837 182)  routing T_16_11.lft_op_7 <X> T_16_11.lc_trk_g1_7
 (22 6)  (838 182)  (838 182)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (840 182)  (840 182)  routing T_16_11.lft_op_7 <X> T_16_11.lc_trk_g1_7
 (27 6)  (843 182)  (843 182)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 182)  (845 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 182)  (846 182)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 182)  (847 182)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 182)  (848 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 182)  (849 182)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 182)  (851 182)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.input_2_3
 (36 6)  (852 182)  (852 182)  LC_3 Logic Functioning bit
 (38 6)  (854 182)  (854 182)  LC_3 Logic Functioning bit
 (39 6)  (855 182)  (855 182)  LC_3 Logic Functioning bit
 (40 6)  (856 182)  (856 182)  LC_3 Logic Functioning bit
 (43 6)  (859 182)  (859 182)  LC_3 Logic Functioning bit
 (45 6)  (861 182)  (861 182)  LC_3 Logic Functioning bit
 (51 6)  (867 182)  (867 182)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (3 7)  (819 183)  (819 183)  routing T_16_11.sp12_h_l_23 <X> T_16_11.sp12_v_t_23
 (15 7)  (831 183)  (831 183)  routing T_16_11.lft_op_4 <X> T_16_11.lc_trk_g1_4
 (17 7)  (833 183)  (833 183)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (838 183)  (838 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (841 183)  (841 183)  routing T_16_11.sp4_r_v_b_30 <X> T_16_11.lc_trk_g1_6
 (26 7)  (842 183)  (842 183)  routing T_16_11.lc_trk_g0_3 <X> T_16_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 183)  (845 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 183)  (846 183)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 183)  (847 183)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 183)  (848 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (850 183)  (850 183)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.input_2_3
 (35 7)  (851 183)  (851 183)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.input_2_3
 (38 7)  (854 183)  (854 183)  LC_3 Logic Functioning bit
 (39 7)  (855 183)  (855 183)  LC_3 Logic Functioning bit
 (41 7)  (857 183)  (857 183)  LC_3 Logic Functioning bit
 (14 9)  (830 185)  (830 185)  routing T_16_11.tnl_op_0 <X> T_16_11.lc_trk_g2_0
 (15 9)  (831 185)  (831 185)  routing T_16_11.tnl_op_0 <X> T_16_11.lc_trk_g2_0
 (17 9)  (833 185)  (833 185)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (5 10)  (821 186)  (821 186)  routing T_16_11.sp4_v_t_37 <X> T_16_11.sp4_h_l_43
 (4 11)  (820 187)  (820 187)  routing T_16_11.sp4_v_t_37 <X> T_16_11.sp4_h_l_43
 (6 11)  (822 187)  (822 187)  routing T_16_11.sp4_v_t_37 <X> T_16_11.sp4_h_l_43
 (22 11)  (838 187)  (838 187)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (840 187)  (840 187)  routing T_16_11.tnl_op_6 <X> T_16_11.lc_trk_g2_6
 (25 11)  (841 187)  (841 187)  routing T_16_11.tnl_op_6 <X> T_16_11.lc_trk_g2_6
 (14 12)  (830 188)  (830 188)  routing T_16_11.sp4_h_r_40 <X> T_16_11.lc_trk_g3_0
 (22 12)  (838 188)  (838 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (843 188)  (843 188)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 188)  (844 188)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 188)  (845 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 188)  (847 188)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 188)  (848 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 188)  (850 188)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 188)  (853 188)  LC_6 Logic Functioning bit
 (39 12)  (855 188)  (855 188)  LC_6 Logic Functioning bit
 (45 12)  (861 188)  (861 188)  LC_6 Logic Functioning bit
 (14 13)  (830 189)  (830 189)  routing T_16_11.sp4_h_r_40 <X> T_16_11.lc_trk_g3_0
 (15 13)  (831 189)  (831 189)  routing T_16_11.sp4_h_r_40 <X> T_16_11.lc_trk_g3_0
 (16 13)  (832 189)  (832 189)  routing T_16_11.sp4_h_r_40 <X> T_16_11.lc_trk_g3_0
 (17 13)  (833 189)  (833 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (26 13)  (842 189)  (842 189)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 189)  (843 189)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 189)  (845 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 189)  (847 189)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (52 13)  (868 189)  (868 189)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (816 190)  (816 190)  routing T_16_11.glb_netwk_4 <X> T_16_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 190)  (817 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (842 190)  (842 190)  routing T_16_11.lc_trk_g1_4 <X> T_16_11.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 190)  (845 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 190)  (848 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 190)  (849 190)  routing T_16_11.lc_trk_g2_0 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 190)  (852 190)  LC_7 Logic Functioning bit
 (38 14)  (854 190)  (854 190)  LC_7 Logic Functioning bit
 (41 14)  (857 190)  (857 190)  LC_7 Logic Functioning bit
 (43 14)  (859 190)  (859 190)  LC_7 Logic Functioning bit
 (45 14)  (861 190)  (861 190)  LC_7 Logic Functioning bit
 (52 14)  (868 190)  (868 190)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (27 15)  (843 191)  (843 191)  routing T_16_11.lc_trk_g1_4 <X> T_16_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 191)  (845 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (37 15)  (853 191)  (853 191)  LC_7 Logic Functioning bit
 (39 15)  (855 191)  (855 191)  LC_7 Logic Functioning bit
 (41 15)  (857 191)  (857 191)  LC_7 Logic Functioning bit
 (43 15)  (859 191)  (859 191)  LC_7 Logic Functioning bit


LogicTile_17_11

 (32 0)  (906 176)  (906 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 176)  (908 176)  routing T_17_11.lc_trk_g1_0 <X> T_17_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 176)  (910 176)  LC_0 Logic Functioning bit
 (37 0)  (911 176)  (911 176)  LC_0 Logic Functioning bit
 (38 0)  (912 176)  (912 176)  LC_0 Logic Functioning bit
 (39 0)  (913 176)  (913 176)  LC_0 Logic Functioning bit
 (45 0)  (919 176)  (919 176)  LC_0 Logic Functioning bit
 (46 0)  (920 176)  (920 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (36 1)  (910 177)  (910 177)  LC_0 Logic Functioning bit
 (37 1)  (911 177)  (911 177)  LC_0 Logic Functioning bit
 (38 1)  (912 177)  (912 177)  LC_0 Logic Functioning bit
 (39 1)  (913 177)  (913 177)  LC_0 Logic Functioning bit
 (44 1)  (918 177)  (918 177)  LC_0 Logic Functioning bit
 (0 2)  (874 178)  (874 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (1 2)  (875 178)  (875 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (2 2)  (876 178)  (876 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (888 180)  (888 180)  routing T_17_11.sp4_h_r_8 <X> T_17_11.lc_trk_g1_0
 (15 5)  (889 181)  (889 181)  routing T_17_11.sp4_h_r_8 <X> T_17_11.lc_trk_g1_0
 (16 5)  (890 181)  (890 181)  routing T_17_11.sp4_h_r_8 <X> T_17_11.lc_trk_g1_0
 (17 5)  (891 181)  (891 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (12 8)  (886 184)  (886 184)  routing T_17_11.sp4_h_l_40 <X> T_17_11.sp4_h_r_8
 (13 9)  (887 185)  (887 185)  routing T_17_11.sp4_h_l_40 <X> T_17_11.sp4_h_r_8
 (3 12)  (877 188)  (877 188)  routing T_17_11.sp12_v_t_22 <X> T_17_11.sp12_h_r_1
 (0 14)  (874 190)  (874 190)  routing T_17_11.glb_netwk_4 <X> T_17_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 190)  (875 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_11

 (11 5)  (1047 181)  (1047 181)  routing T_20_11.sp4_h_l_40 <X> T_20_11.sp4_h_r_5


LogicTile_24_11

 (11 12)  (1263 188)  (1263 188)  routing T_24_11.sp4_h_l_40 <X> T_24_11.sp4_v_b_11
 (13 12)  (1265 188)  (1265 188)  routing T_24_11.sp4_h_l_40 <X> T_24_11.sp4_v_b_11
 (12 13)  (1264 189)  (1264 189)  routing T_24_11.sp4_h_l_40 <X> T_24_11.sp4_v_b_11


LogicTile_29_11

 (3 9)  (1513 185)  (1513 185)  routing T_29_11.sp12_h_l_22 <X> T_29_11.sp12_v_b_1


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_7_10

 (19 9)  (361 169)  (361 169)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_12_10

 (26 0)  (626 160)  (626 160)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_0/in_0
 (32 0)  (632 160)  (632 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 160)  (633 160)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 160)  (634 160)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_0/in_3
 (40 0)  (640 160)  (640 160)  LC_0 Logic Functioning bit
 (42 0)  (642 160)  (642 160)  LC_0 Logic Functioning bit
 (51 0)  (651 160)  (651 160)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (26 1)  (626 161)  (626 161)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 161)  (628 161)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 161)  (629 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 161)  (631 161)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_0/in_3
 (41 1)  (641 161)  (641 161)  LC_0 Logic Functioning bit
 (43 1)  (643 161)  (643 161)  LC_0 Logic Functioning bit
 (25 10)  (625 170)  (625 170)  routing T_12_10.sp4_v_b_30 <X> T_12_10.lc_trk_g2_6
 (22 11)  (622 171)  (622 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (623 171)  (623 171)  routing T_12_10.sp4_v_b_30 <X> T_12_10.lc_trk_g2_6
 (25 12)  (625 172)  (625 172)  routing T_12_10.sp4_h_r_34 <X> T_12_10.lc_trk_g3_2
 (22 13)  (622 173)  (622 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (623 173)  (623 173)  routing T_12_10.sp4_h_r_34 <X> T_12_10.lc_trk_g3_2
 (24 13)  (624 173)  (624 173)  routing T_12_10.sp4_h_r_34 <X> T_12_10.lc_trk_g3_2


LogicTile_14_10

 (3 8)  (711 168)  (711 168)  routing T_14_10.sp12_v_t_22 <X> T_14_10.sp12_v_b_1
 (8 14)  (716 174)  (716 174)  routing T_14_10.sp4_v_t_41 <X> T_14_10.sp4_h_l_47
 (9 14)  (717 174)  (717 174)  routing T_14_10.sp4_v_t_41 <X> T_14_10.sp4_h_l_47
 (10 14)  (718 174)  (718 174)  routing T_14_10.sp4_v_t_41 <X> T_14_10.sp4_h_l_47


LogicTile_15_10

 (0 2)  (762 162)  (762 162)  routing T_15_10.glb_netwk_6 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (1 2)  (763 162)  (763 162)  routing T_15_10.glb_netwk_6 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (2 2)  (764 162)  (764 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (766 162)  (766 162)  routing T_15_10.sp4_v_b_4 <X> T_15_10.sp4_v_t_37
 (6 2)  (768 162)  (768 162)  routing T_15_10.sp4_v_b_4 <X> T_15_10.sp4_v_t_37
 (31 2)  (793 162)  (793 162)  routing T_15_10.lc_trk_g3_5 <X> T_15_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 162)  (794 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 162)  (795 162)  routing T_15_10.lc_trk_g3_5 <X> T_15_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 162)  (796 162)  routing T_15_10.lc_trk_g3_5 <X> T_15_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 162)  (798 162)  LC_1 Logic Functioning bit
 (37 2)  (799 162)  (799 162)  LC_1 Logic Functioning bit
 (38 2)  (800 162)  (800 162)  LC_1 Logic Functioning bit
 (39 2)  (801 162)  (801 162)  LC_1 Logic Functioning bit
 (45 2)  (807 162)  (807 162)  LC_1 Logic Functioning bit
 (52 2)  (814 162)  (814 162)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (36 3)  (798 163)  (798 163)  LC_1 Logic Functioning bit
 (37 3)  (799 163)  (799 163)  LC_1 Logic Functioning bit
 (38 3)  (800 163)  (800 163)  LC_1 Logic Functioning bit
 (39 3)  (801 163)  (801 163)  LC_1 Logic Functioning bit
 (44 3)  (806 163)  (806 163)  LC_1 Logic Functioning bit
 (31 4)  (793 164)  (793 164)  routing T_15_10.lc_trk_g2_7 <X> T_15_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 164)  (794 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 164)  (795 164)  routing T_15_10.lc_trk_g2_7 <X> T_15_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 164)  (798 164)  LC_2 Logic Functioning bit
 (37 4)  (799 164)  (799 164)  LC_2 Logic Functioning bit
 (38 4)  (800 164)  (800 164)  LC_2 Logic Functioning bit
 (39 4)  (801 164)  (801 164)  LC_2 Logic Functioning bit
 (45 4)  (807 164)  (807 164)  LC_2 Logic Functioning bit
 (52 4)  (814 164)  (814 164)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (31 5)  (793 165)  (793 165)  routing T_15_10.lc_trk_g2_7 <X> T_15_10.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 165)  (798 165)  LC_2 Logic Functioning bit
 (37 5)  (799 165)  (799 165)  LC_2 Logic Functioning bit
 (38 5)  (800 165)  (800 165)  LC_2 Logic Functioning bit
 (39 5)  (801 165)  (801 165)  LC_2 Logic Functioning bit
 (44 5)  (806 165)  (806 165)  LC_2 Logic Functioning bit
 (22 10)  (784 170)  (784 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (0 14)  (762 174)  (762 174)  routing T_15_10.glb_netwk_4 <X> T_15_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 174)  (763 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (766 174)  (766 174)  routing T_15_10.sp4_v_b_9 <X> T_15_10.sp4_v_t_44
 (16 14)  (778 174)  (778 174)  routing T_15_10.sp4_v_t_16 <X> T_15_10.lc_trk_g3_5
 (17 14)  (779 174)  (779 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (780 174)  (780 174)  routing T_15_10.sp4_v_t_16 <X> T_15_10.lc_trk_g3_5


LogicTile_16_10

 (3 12)  (819 172)  (819 172)  routing T_16_10.sp12_v_b_1 <X> T_16_10.sp12_h_r_1
 (3 13)  (819 173)  (819 173)  routing T_16_10.sp12_v_b_1 <X> T_16_10.sp12_h_r_1


LogicTile_28_10

 (3 9)  (1459 169)  (1459 169)  routing T_28_10.sp12_h_l_22 <X> T_28_10.sp12_v_b_1


LogicTile_30_10

 (10 0)  (1574 160)  (1574 160)  routing T_30_10.sp4_v_t_45 <X> T_30_10.sp4_h_r_1


IO_Tile_33_10

 (5 0)  (1731 160)  (1731 160)  routing T_33_10.span4_horz_25 <X> T_33_10.lc_trk_g0_1
 (6 0)  (1732 160)  (1732 160)  routing T_33_10.span4_horz_25 <X> T_33_10.lc_trk_g0_1
 (7 0)  (1733 160)  (1733 160)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_25 lc_trk_g0_1
 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (8 1)  (1734 161)  (1734 161)  routing T_33_10.span4_horz_25 <X> T_33_10.lc_trk_g0_1
 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9

 (7 13)  (241 157)  (241 157)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9

 (7 8)  (499 152)  (499 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (499 157)  (499 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (499 159)  (499 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_9

 (7 13)  (553 157)  (553 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_9

 (7 13)  (607 157)  (607 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (4 2)  (658 146)  (658 146)  routing T_13_9.sp4_v_b_4 <X> T_13_9.sp4_v_t_37
 (6 2)  (660 146)  (660 146)  routing T_13_9.sp4_v_b_4 <X> T_13_9.sp4_v_t_37
 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (13 13)  (667 157)  (667 157)  routing T_13_9.sp4_v_t_43 <X> T_13_9.sp4_h_r_11
 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 13)  (715 157)  (715 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (36 6)  (798 150)  (798 150)  LC_3 Logic Functioning bit
 (37 6)  (799 150)  (799 150)  LC_3 Logic Functioning bit
 (38 6)  (800 150)  (800 150)  LC_3 Logic Functioning bit
 (39 6)  (801 150)  (801 150)  LC_3 Logic Functioning bit
 (40 6)  (802 150)  (802 150)  LC_3 Logic Functioning bit
 (41 6)  (803 150)  (803 150)  LC_3 Logic Functioning bit
 (42 6)  (804 150)  (804 150)  LC_3 Logic Functioning bit
 (43 6)  (805 150)  (805 150)  LC_3 Logic Functioning bit
 (47 6)  (809 150)  (809 150)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (36 7)  (798 151)  (798 151)  LC_3 Logic Functioning bit
 (37 7)  (799 151)  (799 151)  LC_3 Logic Functioning bit
 (38 7)  (800 151)  (800 151)  LC_3 Logic Functioning bit
 (39 7)  (801 151)  (801 151)  LC_3 Logic Functioning bit
 (40 7)  (802 151)  (802 151)  LC_3 Logic Functioning bit
 (41 7)  (803 151)  (803 151)  LC_3 Logic Functioning bit
 (42 7)  (804 151)  (804 151)  LC_3 Logic Functioning bit
 (43 7)  (805 151)  (805 151)  LC_3 Logic Functioning bit
 (51 7)  (813 151)  (813 151)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (7 8)  (769 152)  (769 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (769 154)  (769 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (0 2)  (816 146)  (816 146)  routing T_16_9.glb_netwk_6 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (1 2)  (817 146)  (817 146)  routing T_16_9.glb_netwk_6 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (2 2)  (818 146)  (818 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (847 146)  (847 146)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 146)  (848 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 146)  (849 146)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 146)  (852 146)  LC_1 Logic Functioning bit
 (37 2)  (853 146)  (853 146)  LC_1 Logic Functioning bit
 (38 2)  (854 146)  (854 146)  LC_1 Logic Functioning bit
 (39 2)  (855 146)  (855 146)  LC_1 Logic Functioning bit
 (45 2)  (861 146)  (861 146)  LC_1 Logic Functioning bit
 (51 2)  (867 146)  (867 146)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (31 3)  (847 147)  (847 147)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 147)  (852 147)  LC_1 Logic Functioning bit
 (37 3)  (853 147)  (853 147)  LC_1 Logic Functioning bit
 (38 3)  (854 147)  (854 147)  LC_1 Logic Functioning bit
 (39 3)  (855 147)  (855 147)  LC_1 Logic Functioning bit
 (44 3)  (860 147)  (860 147)  LC_1 Logic Functioning bit
 (7 8)  (823 152)  (823 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (823 154)  (823 154)  Column buffer control bit: LH_colbuf_cntl_3

 (25 10)  (841 154)  (841 154)  routing T_16_9.sp4_h_r_46 <X> T_16_9.lc_trk_g2_6
 (22 11)  (838 155)  (838 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (839 155)  (839 155)  routing T_16_9.sp4_h_r_46 <X> T_16_9.lc_trk_g2_6
 (24 11)  (840 155)  (840 155)  routing T_16_9.sp4_h_r_46 <X> T_16_9.lc_trk_g2_6
 (25 11)  (841 155)  (841 155)  routing T_16_9.sp4_h_r_46 <X> T_16_9.lc_trk_g2_6
 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (816 158)  (816 158)  routing T_16_9.glb_netwk_4 <X> T_16_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 158)  (817 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 14)  (823 158)  (823 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (3 4)  (877 148)  (877 148)  routing T_17_9.sp12_v_t_23 <X> T_17_9.sp12_h_r_0
 (7 8)  (881 152)  (881 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (7 8)  (935 152)  (935 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (935 158)  (935 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_19_9

 (7 10)  (989 154)  (989 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (989 158)  (989 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_20_9

 (3 9)  (1039 153)  (1039 153)  routing T_20_9.sp12_h_l_22 <X> T_20_9.sp12_v_b_1


LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9

 (3 1)  (1513 145)  (1513 145)  routing T_29_9.sp12_h_l_23 <X> T_29_9.sp12_v_b_0
 (19 3)  (1529 147)  (1529 147)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_30_9



LogicTile_31_9



LogicTile_32_9

 (19 6)  (1691 150)  (1691 150)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8

 (3 8)  (291 136)  (291 136)  routing T_6_8.sp12_v_t_22 <X> T_6_8.sp12_v_b_1


LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8

 (7 15)  (445 143)  (445 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_8



LogicTile_11_8

 (8 9)  (554 137)  (554 137)  routing T_11_8.sp4_v_t_41 <X> T_11_8.sp4_v_b_7
 (10 9)  (556 137)  (556 137)  routing T_11_8.sp4_v_t_41 <X> T_11_8.sp4_v_b_7


LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8

 (3 4)  (765 132)  (765 132)  routing T_15_8.sp12_v_t_23 <X> T_15_8.sp12_h_r_0


LogicTile_16_8



LogicTile_17_8

 (5 0)  (879 128)  (879 128)  routing T_17_8.sp4_v_t_37 <X> T_17_8.sp4_h_r_0
 (9 7)  (883 135)  (883 135)  routing T_17_8.sp4_v_b_4 <X> T_17_8.sp4_v_t_41


LogicTile_18_8

 (3 12)  (931 140)  (931 140)  routing T_18_8.sp12_v_t_22 <X> T_18_8.sp12_h_r_1


LogicTile_19_8



LogicTile_20_8



LogicTile_21_8

 (4 0)  (1094 128)  (1094 128)  routing T_21_8.sp4_h_l_37 <X> T_21_8.sp4_v_b_0
 (5 1)  (1095 129)  (1095 129)  routing T_21_8.sp4_h_l_37 <X> T_21_8.sp4_v_b_0


LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8

 (3 1)  (1405 129)  (1405 129)  routing T_27_8.sp12_h_l_23 <X> T_27_8.sp12_v_b_0


LogicTile_28_8



LogicTile_29_8

 (4 1)  (1514 129)  (1514 129)  routing T_29_8.sp4_v_t_42 <X> T_29_8.sp4_h_r_0


LogicTile_30_8

 (3 9)  (1567 137)  (1567 137)  routing T_30_8.sp12_h_l_22 <X> T_30_8.sp12_v_b_1


LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 135)  (1739 135)  routing T_33_8.span4_horz_37 <X> T_33_8.span4_vert_b_2


IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_4_7

 (11 0)  (191 112)  (191 112)  routing T_4_7.sp4_h_r_9 <X> T_4_7.sp4_v_b_2


LogicTile_7_7

 (11 4)  (353 116)  (353 116)  routing T_7_7.sp4_v_t_44 <X> T_7_7.sp4_v_b_5
 (13 4)  (355 116)  (355 116)  routing T_7_7.sp4_v_t_44 <X> T_7_7.sp4_v_b_5
 (3 6)  (345 118)  (345 118)  routing T_7_7.sp12_v_b_0 <X> T_7_7.sp12_v_t_23


RAM_Tile_8_7

 (4 15)  (400 127)  (400 127)  routing T_8_7.sp4_h_r_1 <X> T_8_7.sp4_h_l_44
 (6 15)  (402 127)  (402 127)  routing T_8_7.sp4_h_r_1 <X> T_8_7.sp4_h_l_44


LogicTile_9_7

 (17 3)  (455 115)  (455 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (438 118)  (438 118)  routing T_9_7.glb_netwk_6 <X> T_9_7.glb2local_0
 (1 6)  (439 118)  (439 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (1 7)  (439 119)  (439 119)  routing T_9_7.glb_netwk_6 <X> T_9_7.glb2local_0
 (26 12)  (464 124)  (464 124)  routing T_9_7.lc_trk_g0_4 <X> T_9_7.wire_logic_cluster/lc_6/in_0
 (37 12)  (475 124)  (475 124)  LC_6 Logic Functioning bit
 (39 12)  (477 124)  (477 124)  LC_6 Logic Functioning bit
 (40 12)  (478 124)  (478 124)  LC_6 Logic Functioning bit
 (42 12)  (480 124)  (480 124)  LC_6 Logic Functioning bit
 (29 13)  (467 125)  (467 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (474 125)  (474 125)  LC_6 Logic Functioning bit
 (38 13)  (476 125)  (476 125)  LC_6 Logic Functioning bit
 (41 13)  (479 125)  (479 125)  LC_6 Logic Functioning bit
 (43 13)  (481 125)  (481 125)  LC_6 Logic Functioning bit
 (46 13)  (484 125)  (484 125)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


LogicTile_12_7

 (19 11)  (619 123)  (619 123)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_15_7

 (3 12)  (765 124)  (765 124)  routing T_15_7.sp12_v_t_22 <X> T_15_7.sp12_h_r_1


LogicTile_22_7

 (2 6)  (1146 118)  (1146 118)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_24_7

 (13 12)  (1265 124)  (1265 124)  routing T_24_7.sp4_v_t_46 <X> T_24_7.sp4_v_b_11


RAM_Tile_25_7

 (4 8)  (1310 120)  (1310 120)  routing T_25_7.sp4_h_l_43 <X> T_25_7.sp4_v_b_6
 (5 9)  (1311 121)  (1311 121)  routing T_25_7.sp4_h_l_43 <X> T_25_7.sp4_v_b_6


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0



IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (17 5)  (0 101)  (0 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 104)  (1 104)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_2_6

 (3 5)  (75 101)  (75 101)  routing T_2_6.sp12_h_l_23 <X> T_2_6.sp12_h_r_0


LogicTile_4_6

 (3 5)  (183 101)  (183 101)  routing T_4_6.sp12_h_l_23 <X> T_4_6.sp12_h_r_0


LogicTile_12_6

 (2 8)  (602 104)  (602 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (602 108)  (602 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_14_6

 (19 5)  (727 101)  (727 101)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_15_6

 (10 7)  (772 103)  (772 103)  routing T_15_6.sp4_h_l_46 <X> T_15_6.sp4_v_t_41
 (5 15)  (767 111)  (767 111)  routing T_15_6.sp4_h_l_44 <X> T_15_6.sp4_v_t_44


LogicTile_16_6

 (3 8)  (819 104)  (819 104)  routing T_16_6.sp12_v_t_22 <X> T_16_6.sp12_v_b_1


LogicTile_19_6

 (3 12)  (985 108)  (985 108)  routing T_19_6.sp12_v_t_22 <X> T_19_6.sp12_h_r_1


LogicTile_26_6

 (2 6)  (1350 102)  (1350 102)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_29_6

 (4 0)  (1514 96)  (1514 96)  routing T_29_6.sp4_h_l_43 <X> T_29_6.sp4_v_b_0
 (6 0)  (1516 96)  (1516 96)  routing T_29_6.sp4_h_l_43 <X> T_29_6.sp4_v_b_0
 (5 1)  (1515 97)  (1515 97)  routing T_29_6.sp4_h_l_43 <X> T_29_6.sp4_v_b_0
 (5 4)  (1515 100)  (1515 100)  routing T_29_6.sp4_v_t_38 <X> T_29_6.sp4_h_r_3


LogicTile_32_6

 (13 13)  (1685 109)  (1685 109)  routing T_32_6.sp4_v_t_43 <X> T_32_6.sp4_h_r_11


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (6 2)  (1732 98)  (1732 98)  routing T_33_6.span4_horz_11 <X> T_33_6.lc_trk_g0_3
 (7 2)  (1733 98)  (1733 98)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_11 lc_trk_g0_3
 (8 2)  (1734 98)  (1734 98)  routing T_33_6.span4_horz_11 <X> T_33_6.lc_trk_g0_3
 (8 3)  (1734 99)  (1734 99)  routing T_33_6.span4_horz_11 <X> T_33_6.lc_trk_g0_3
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (13 4)  (1739 100)  (1739 100)  routing T_33_6.lc_trk_g0_6 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g0_6 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (4 6)  (1730 102)  (1730 102)  routing T_33_6.span4_horz_38 <X> T_33_6.lc_trk_g0_6
 (5 7)  (1731 103)  (1731 103)  routing T_33_6.span4_horz_38 <X> T_33_6.lc_trk_g0_6
 (6 7)  (1732 103)  (1732 103)  routing T_33_6.span4_horz_38 <X> T_33_6.lc_trk_g0_6
 (7 7)  (1733 103)  (1733 103)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_38 lc_trk_g0_6
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (12 11)  (1738 107)  (1738 107)  routing T_33_6.lc_trk_g0_3 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 81)  (0 81)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 88)  (1 88)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_2_5

 (3 5)  (75 85)  (75 85)  routing T_2_5.sp12_h_l_23 <X> T_2_5.sp12_h_r_0


LogicTile_4_5

 (3 4)  (183 84)  (183 84)  routing T_4_5.sp12_v_t_23 <X> T_4_5.sp12_h_r_0


LogicTile_10_5

 (2 4)  (494 84)  (494 84)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 12)  (494 92)  (494 92)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_13_5

 (10 7)  (664 87)  (664 87)  routing T_13_5.sp4_h_l_46 <X> T_13_5.sp4_v_t_41
 (8 9)  (662 89)  (662 89)  routing T_13_5.sp4_h_l_42 <X> T_13_5.sp4_v_b_7
 (9 9)  (663 89)  (663 89)  routing T_13_5.sp4_h_l_42 <X> T_13_5.sp4_v_b_7


LogicTile_14_5

 (3 7)  (711 87)  (711 87)  routing T_14_5.sp12_h_l_23 <X> T_14_5.sp12_v_t_23


LogicTile_17_5

 (3 6)  (877 86)  (877 86)  routing T_17_5.sp12_v_b_0 <X> T_17_5.sp12_v_t_23


IO_Tile_33_5

 (4 0)  (1730 80)  (1730 80)  routing T_33_5.span4_vert_b_8 <X> T_33_5.lc_trk_g0_0
 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (5 1)  (1731 81)  (1731 81)  routing T_33_5.span4_vert_b_8 <X> T_33_5.lc_trk_g0_0
 (7 1)  (1733 81)  (1733 81)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 90)  (1738 90)  routing T_33_5.lc_trk_g1_6 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g1_6 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g1_6 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (4 14)  (1730 94)  (1730 94)  routing T_33_5.span4_vert_b_14 <X> T_33_5.lc_trk_g1_6
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit
 (5 15)  (1731 95)  (1731 95)  routing T_33_5.span4_vert_b_14 <X> T_33_5.lc_trk_g1_6
 (7 15)  (1733 95)  (1733 95)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 5)  (0 69)  (0 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 72)  (1 72)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_2_4

 (3 5)  (75 69)  (75 69)  routing T_2_4.sp12_h_l_23 <X> T_2_4.sp12_h_r_0


LogicTile_4_4

 (3 5)  (183 69)  (183 69)  routing T_4_4.sp12_h_l_23 <X> T_4_4.sp12_h_r_0


RAM_Tile_8_4

 (12 5)  (408 69)  (408 69)  routing T_8_4.sp4_h_r_5 <X> T_8_4.sp4_v_b_5


LogicTile_11_4

 (9 9)  (555 73)  (555 73)  routing T_11_4.sp4_v_t_42 <X> T_11_4.sp4_v_b_7


LogicTile_12_4

 (12 6)  (612 70)  (612 70)  routing T_12_4.sp4_v_t_46 <X> T_12_4.sp4_h_l_40
 (11 7)  (611 71)  (611 71)  routing T_12_4.sp4_v_t_46 <X> T_12_4.sp4_h_l_40
 (13 7)  (613 71)  (613 71)  routing T_12_4.sp4_v_t_46 <X> T_12_4.sp4_h_l_40


LogicTile_14_4

 (3 7)  (711 71)  (711 71)  routing T_14_4.sp12_h_l_23 <X> T_14_4.sp12_v_t_23
 (2 12)  (710 76)  (710 76)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_17_4

 (10 7)  (884 71)  (884 71)  routing T_17_4.sp4_h_l_46 <X> T_17_4.sp4_v_t_41


LogicTile_21_4

 (4 0)  (1094 64)  (1094 64)  routing T_21_4.sp4_v_t_37 <X> T_21_4.sp4_v_b_0


LogicTile_29_4

 (19 4)  (1529 68)  (1529 68)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


IO_Tile_33_4

 (4 0)  (1730 64)  (1730 64)  routing T_33_4.span4_vert_b_8 <X> T_33_4.lc_trk_g0_0
 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (5 1)  (1731 65)  (1731 65)  routing T_33_4.span4_vert_b_8 <X> T_33_4.lc_trk_g0_0
 (7 1)  (1733 65)  (1733 65)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (5 4)  (1731 68)  (1731 68)  routing T_33_4.span4_vert_b_5 <X> T_33_4.lc_trk_g0_5
 (7 4)  (1733 68)  (1733 68)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (8 5)  (1734 69)  (1734 69)  routing T_33_4.span4_vert_b_5 <X> T_33_4.lc_trk_g0_5
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g0_5 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



LogicTile_4_3

 (13 0)  (193 48)  (193 48)  routing T_4_3.sp4_v_t_39 <X> T_4_3.sp4_v_b_2


LogicTile_7_3

 (9 1)  (351 49)  (351 49)  routing T_7_3.sp4_v_t_40 <X> T_7_3.sp4_v_b_1
 (10 1)  (352 49)  (352 49)  routing T_7_3.sp4_v_t_40 <X> T_7_3.sp4_v_b_1


LogicTile_14_3

 (9 1)  (717 49)  (717 49)  routing T_14_3.sp4_v_t_40 <X> T_14_3.sp4_v_b_1
 (10 1)  (718 49)  (718 49)  routing T_14_3.sp4_v_t_40 <X> T_14_3.sp4_v_b_1


LogicTile_16_3

 (3 12)  (819 60)  (819 60)  routing T_16_3.sp12_v_t_22 <X> T_16_3.sp12_h_r_1


LogicTile_24_3

 (13 12)  (1265 60)  (1265 60)  routing T_24_3.sp4_v_t_46 <X> T_24_3.sp4_v_b_11


RAM_Tile_25_3

 (6 12)  (1312 60)  (1312 60)  routing T_25_3.sp4_v_t_43 <X> T_25_3.sp4_v_b_9
 (5 13)  (1311 61)  (1311 61)  routing T_25_3.sp4_v_t_43 <X> T_25_3.sp4_v_b_9


LogicTile_27_3

 (2 14)  (1404 62)  (1404 62)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_30_3

 (9 0)  (1573 48)  (1573 48)  routing T_30_3.sp4_h_l_47 <X> T_30_3.sp4_h_r_1
 (10 0)  (1574 48)  (1574 48)  routing T_30_3.sp4_h_l_47 <X> T_30_3.sp4_h_r_1


IO_Tile_33_3

 (12 0)  (1738 48)  (1738 48)  routing T_33_3.span4_horz_25 <X> T_33_3.span4_vert_t_12
 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 54)  (1731 54)  routing T_33_3.span4_vert_b_15 <X> T_33_3.lc_trk_g0_7
 (7 6)  (1733 54)  (1733 54)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 54)  (1734 54)  routing T_33_3.span4_vert_b_15 <X> T_33_3.lc_trk_g0_7
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g0_7 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g0_7 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_15_2

 (3 12)  (765 44)  (765 44)  routing T_15_2.sp12_v_t_22 <X> T_15_2.sp12_h_r_1


LogicTile_16_2

 (3 12)  (819 44)  (819 44)  routing T_16_2.sp12_v_t_22 <X> T_16_2.sp12_h_r_1


LogicTile_26_2

 (2 14)  (1350 46)  (1350 46)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_27_2

 (2 14)  (1404 46)  (1404 46)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_2

 (3 12)  (1459 44)  (1459 44)  routing T_28_2.sp12_v_t_22 <X> T_28_2.sp12_h_r_1


LogicTile_29_2

 (11 8)  (1521 40)  (1521 40)  routing T_29_2.sp4_v_t_37 <X> T_29_2.sp4_v_b_8
 (13 8)  (1523 40)  (1523 40)  routing T_29_2.sp4_v_t_37 <X> T_29_2.sp4_v_b_8
 (4 9)  (1514 41)  (1514 41)  routing T_29_2.sp4_h_l_47 <X> T_29_2.sp4_h_r_6
 (6 9)  (1516 41)  (1516 41)  routing T_29_2.sp4_h_l_47 <X> T_29_2.sp4_h_r_6


LogicTile_30_2

 (9 0)  (1573 32)  (1573 32)  routing T_30_2.sp4_h_l_47 <X> T_30_2.sp4_h_r_1
 (10 0)  (1574 32)  (1574 32)  routing T_30_2.sp4_h_l_47 <X> T_30_2.sp4_h_r_1
 (19 7)  (1583 39)  (1583 39)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


IO_Tile_33_2

 (12 0)  (1738 32)  (1738 32)  routing T_33_2.span4_horz_25 <X> T_33_2.span4_vert_t_12
 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (12 4)  (1738 36)  (1738 36)  routing T_33_2.lc_trk_g1_1 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (6 8)  (1732 40)  (1732 40)  routing T_33_2.span12_horz_9 <X> T_33_2.lc_trk_g1_1
 (7 8)  (1733 40)  (1733 40)  Enable bit of Mux _local_links/g1_mux_1 => span12_horz_9 lc_trk_g1_1
 (12 10)  (1738 42)  (1738 42)  routing T_33_2.lc_trk_g1_4 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g1_4 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 44)  (1730 44)  routing T_33_2.span4_vert_b_12 <X> T_33_2.lc_trk_g1_4
 (12 12)  (1738 44)  (1738 44)  routing T_33_2.span4_horz_43 <X> T_33_2.span4_vert_t_15
 (5 13)  (1731 45)  (1731 45)  routing T_33_2.span4_vert_b_12 <X> T_33_2.lc_trk_g1_4
 (7 13)  (1733 45)  (1733 45)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_13_1

 (4 4)  (658 20)  (658 20)  routing T_13_1.sp4_v_t_42 <X> T_13_1.sp4_v_b_3
 (6 4)  (660 20)  (660 20)  routing T_13_1.sp4_v_t_42 <X> T_13_1.sp4_v_b_3


LogicTile_15_1

 (3 8)  (765 24)  (765 24)  routing T_15_1.sp12_v_t_22 <X> T_15_1.sp12_v_b_1


LogicTile_16_1

 (3 12)  (819 28)  (819 28)  routing T_16_1.sp12_v_t_22 <X> T_16_1.sp12_h_r_1


LogicTile_19_1

 (19 14)  (1001 30)  (1001 30)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_21_1

 (3 4)  (1093 20)  (1093 20)  routing T_21_1.sp12_v_t_23 <X> T_21_1.sp12_h_r_0


LogicTile_22_1

 (11 8)  (1155 24)  (1155 24)  routing T_22_1.sp4_h_l_39 <X> T_22_1.sp4_v_b_8
 (13 8)  (1157 24)  (1157 24)  routing T_22_1.sp4_h_l_39 <X> T_22_1.sp4_v_b_8
 (12 9)  (1156 25)  (1156 25)  routing T_22_1.sp4_h_l_39 <X> T_22_1.sp4_v_b_8


LogicTile_23_1

 (3 4)  (1201 20)  (1201 20)  routing T_23_1.sp12_v_t_23 <X> T_23_1.sp12_h_r_0


LogicTile_27_1

 (2 0)  (1404 16)  (1404 16)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 4)  (1404 20)  (1404 20)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 6)  (1421 22)  (1421 22)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_29_1

 (9 4)  (1519 20)  (1519 20)  routing T_29_1.sp4_v_t_41 <X> T_29_1.sp4_h_r_4


LogicTile_30_1

 (8 0)  (1572 16)  (1572 16)  routing T_30_1.sp4_h_l_40 <X> T_30_1.sp4_h_r_1
 (10 0)  (1574 16)  (1574 16)  routing T_30_1.sp4_h_l_40 <X> T_30_1.sp4_h_r_1
 (8 8)  (1572 24)  (1572 24)  routing T_30_1.sp4_h_l_42 <X> T_30_1.sp4_h_r_7


IO_Tile_33_1

 (5 0)  (1731 16)  (1731 16)  routing T_33_1.span4_horz_41 <X> T_33_1.lc_trk_g0_1
 (6 0)  (1732 16)  (1732 16)  routing T_33_1.span4_horz_41 <X> T_33_1.lc_trk_g0_1
 (7 0)  (1733 16)  (1733 16)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_41 lc_trk_g0_1
 (8 0)  (1734 16)  (1734 16)  routing T_33_1.span4_horz_41 <X> T_33_1.lc_trk_g0_1
 (12 0)  (1738 16)  (1738 16)  routing T_33_1.span4_horz_25 <X> T_33_1.span4_vert_t_12
 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (8 1)  (1734 17)  (1734 17)  routing T_33_1.span4_horz_41 <X> T_33_1.lc_trk_g0_1
 (12 2)  (1738 18)  (1738 18)  routing T_33_1.span4_horz_31 <X> T_33_1.span4_vert_t_13
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 20)  (1739 20)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (5 14)  (1731 30)  (1731 30)  routing T_33_1.span4_vert_b_7 <X> T_33_1.lc_trk_g1_7
 (7 14)  (1733 30)  (1733 30)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit
 (8 15)  (1734 31)  (1734 31)  routing T_33_1.span4_vert_b_7 <X> T_33_1.lc_trk_g1_7


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (12 10)  (214 4)  (214 4)  routing T_4_0.lc_trk_g1_2 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (4 11)  (196 5)  (196 5)  routing T_4_0.span4_vert_26 <X> T_4_0.lc_trk_g1_2
 (5 11)  (197 5)  (197 5)  routing T_4_0.span4_vert_26 <X> T_4_0.lc_trk_g1_2
 (6 11)  (198 5)  (198 5)  routing T_4_0.span4_vert_26 <X> T_4_0.lc_trk_g1_2
 (7 11)  (199 5)  (199 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_26 lc_trk_g1_2
 (12 11)  (214 5)  (214 5)  routing T_4_0.lc_trk_g1_2 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (4 4)  (304 11)  (304 11)  routing T_6_0.span4_horz_r_12 <X> T_6_0.lc_trk_g0_4
 (5 5)  (305 10)  (305 10)  routing T_6_0.span4_horz_r_12 <X> T_6_0.lc_trk_g0_4
 (7 5)  (307 10)  (307 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0

 (10 10)  (320 4)  (320 4)  routing T_6_0.lc_trk_g0_4 <X> T_6_0.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (322 4)  (322 4)  routing T_6_0.lc_trk_g1_6 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (323 4)  (323 4)  routing T_6_0.lc_trk_g1_6 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (11 11)  (321 5)  (321 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (322 5)  (322 5)  routing T_6_0.lc_trk_g1_6 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (323 5)  (323 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (17 14)  (293 0)  (293 0)  IOB_1 IO Functioning bit
 (6 15)  (306 1)  (306 1)  routing T_6_0.span12_vert_14 <X> T_6_0.lc_trk_g1_6
 (7 15)  (307 1)  (307 1)  Enable bit of Mux _local_links/g1_mux_6 => span12_vert_14 lc_trk_g1_6


IO_Tile_7_0

 (12 0)  (376 15)  (376 15)  routing T_7_0.span4_vert_25 <X> T_7_0.span4_horz_l_12
 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (17 9)  (347 6)  (347 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (4 0)  (412 15)  (412 15)  routing T_8_0.span4_vert_40 <X> T_8_0.lc_trk_g0_0
 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (4 1)  (412 14)  (412 14)  routing T_8_0.span4_vert_40 <X> T_8_0.lc_trk_g0_0
 (5 1)  (413 14)  (413 14)  routing T_8_0.span4_vert_40 <X> T_8_0.lc_trk_g0_0
 (6 1)  (414 14)  (414 14)  routing T_8_0.span4_vert_40 <X> T_8_0.lc_trk_g0_0
 (7 1)  (415 14)  (415 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_40 lc_trk_g0_0
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0



IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (4 10)  (562 4)  (562 4)  routing T_11_0.span4_vert_42 <X> T_11_0.lc_trk_g1_2
 (12 10)  (580 4)  (580 4)  routing T_11_0.lc_trk_g1_2 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (4 11)  (562 5)  (562 5)  routing T_11_0.span4_vert_42 <X> T_11_0.lc_trk_g1_2
 (5 11)  (563 5)  (563 5)  routing T_11_0.span4_vert_42 <X> T_11_0.lc_trk_g1_2
 (6 11)  (564 5)  (564 5)  routing T_11_0.span4_vert_42 <X> T_11_0.lc_trk_g1_2
 (7 11)  (565 5)  (565 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_42 lc_trk_g1_2
 (12 11)  (580 5)  (580 5)  routing T_11_0.lc_trk_g1_2 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (12 4)  (634 11)  (634 11)  routing T_12_0.lc_trk_g1_3 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (604 11)  (604 11)  IOB_0 IO Functioning bit
 (12 5)  (634 10)  (634 10)  routing T_12_0.lc_trk_g1_3 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (4 8)  (616 7)  (616 7)  routing T_12_0.span4_horz_r_8 <X> T_12_0.lc_trk_g1_0
 (5 9)  (617 6)  (617 6)  routing T_12_0.span4_horz_r_8 <X> T_12_0.lc_trk_g1_0
 (7 9)  (619 6)  (619 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (6 10)  (618 4)  (618 4)  routing T_12_0.span12_vert_19 <X> T_12_0.lc_trk_g1_3
 (7 10)  (619 4)  (619 4)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_19 lc_trk_g1_3
 (12 10)  (634 4)  (634 4)  routing T_12_0.lc_trk_g1_0 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (8 11)  (620 5)  (620 5)  routing T_12_0.span12_vert_19 <X> T_12_0.lc_trk_g1_3
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (6 2)  (672 12)  (672 12)  routing T_13_0.span4_vert_3 <X> T_13_0.lc_trk_g0_3
 (7 2)  (673 12)  (673 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (674 12)  (674 12)  routing T_13_0.span4_vert_3 <X> T_13_0.lc_trk_g0_3
 (14 4)  (690 11)  (690 11)  routing T_13_0.lc_trk_g0_3 <X> T_13_0.fabout
 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0



IO_Tile_14_0

 (12 0)  (742 15)  (742 15)  routing T_14_0.span4_vert_25 <X> T_14_0.span4_horz_l_12
 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (5 0)  (779 15)  (779 15)  routing T_15_0.span12_vert_1 <X> T_15_0.lc_trk_g0_1
 (7 0)  (781 15)  (781 15)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_1 lc_trk_g0_1
 (8 0)  (782 15)  (782 15)  routing T_15_0.span12_vert_1 <X> T_15_0.lc_trk_g0_1
 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (8 1)  (782 14)  (782 14)  routing T_15_0.span12_vert_1 <X> T_15_0.lc_trk_g0_1
 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (16 14)  (766 0)  (766 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (6 3)  (834 13)  (834 13)  routing T_16_0.span12_vert_10 <X> T_16_0.lc_trk_g0_2
 (7 3)  (835 13)  (835 13)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_10 lc_trk_g0_2
 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (12 5)  (850 10)  (850 10)  routing T_16_0.lc_trk_g0_2 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 2)  (879 12)  (879 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (6 0)  (1054 15)  (1054 15)  routing T_20_0.span12_vert_17 <X> T_20_0.lc_trk_g0_1
 (7 0)  (1055 15)  (1055 15)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_17 lc_trk_g0_1
 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (8 1)  (1056 14)  (1056 14)  routing T_20_0.span12_vert_17 <X> T_20_0.lc_trk_g0_1
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_1 fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0



IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0

 (13 7)  (1125 9)  (1125 9)  routing T_21_0.span4_vert_37 <X> T_21_0.span4_horz_r_2


IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (4 8)  (1160 7)  (1160 7)  routing T_22_0.span4_vert_8 <X> T_22_0.lc_trk_g1_0
 (4 9)  (1160 6)  (1160 6)  routing T_22_0.span4_vert_8 <X> T_22_0.lc_trk_g1_0
 (6 9)  (1162 6)  (1162 6)  routing T_22_0.span4_vert_8 <X> T_22_0.lc_trk_g1_0
 (7 9)  (1163 6)  (1163 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_8 lc_trk_g1_0
 (12 10)  (1178 4)  (1178 4)  routing T_22_0.lc_trk_g1_0 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (5 2)  (1269 12)  (1269 12)  routing T_24_0.span4_vert_35 <X> T_24_0.lc_trk_g0_3
 (6 2)  (1270 12)  (1270 12)  routing T_24_0.span4_vert_35 <X> T_24_0.lc_trk_g0_3
 (7 2)  (1271 12)  (1271 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_35 lc_trk_g0_3
 (8 2)  (1272 12)  (1272 12)  routing T_24_0.span4_vert_35 <X> T_24_0.lc_trk_g0_3
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g0_6 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (12 5)  (1286 10)  (1286 10)  routing T_24_0.lc_trk_g0_6 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (4 6)  (1268 8)  (1268 8)  routing T_24_0.span4_horz_r_14 <X> T_24_0.lc_trk_g0_6
 (5 7)  (1269 9)  (1269 9)  routing T_24_0.span4_horz_r_14 <X> T_24_0.lc_trk_g0_6
 (7 7)  (1271 9)  (1271 9)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_14 lc_trk_g0_6
 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (12 11)  (1286 5)  (1286 5)  routing T_24_0.lc_trk_g0_3 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1287 5)  (1287 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (16 14)  (1256 0)  (1256 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (12 4)  (1340 11)  (1340 11)  routing T_25_0.lc_trk_g1_1 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0

 (5 8)  (1323 7)  (1323 7)  routing T_25_0.span4_vert_33 <X> T_25_0.lc_trk_g1_1
 (6 8)  (1324 7)  (1324 7)  routing T_25_0.span4_vert_33 <X> T_25_0.lc_trk_g1_1
 (7 8)  (1325 7)  (1325 7)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_33 lc_trk_g1_1
 (8 8)  (1326 7)  (1326 7)  routing T_25_0.span4_vert_33 <X> T_25_0.lc_trk_g1_1


IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0

 (13 13)  (1437 2)  (1437 2)  routing T_27_0.span4_vert_19 <X> T_27_0.span4_horz_r_3
 (14 13)  (1438 2)  (1438 2)  routing T_27_0.span4_vert_19 <X> T_27_0.span4_horz_r_3


IO_Tile_28_0

 (16 0)  (1460 15)  (1460 15)  IOB_0 IO Functioning bit
 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (4 3)  (1472 13)  (1472 13)  routing T_28_0.span12_vert_18 <X> T_28_0.lc_trk_g0_2
 (6 3)  (1474 13)  (1474 13)  routing T_28_0.span12_vert_18 <X> T_28_0.lc_trk_g0_2
 (7 3)  (1475 13)  (1475 13)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_18 lc_trk_g0_2
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (16 4)  (1460 11)  (1460 11)  IOB_0 IO Functioning bit
 (12 5)  (1490 10)  (1490 10)  routing T_28_0.lc_trk_g0_2 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1491 10)  (1491 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0



IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (5 4)  (1527 11)  (1527 11)  routing T_29_0.span4_horz_r_13 <X> T_29_0.lc_trk_g0_5
 (7 4)  (1529 11)  (1529 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (1530 11)  (1530 11)  routing T_29_0.span4_horz_r_13 <X> T_29_0.lc_trk_g0_5
 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (10 10)  (1542 4)  (1542 4)  routing T_29_0.lc_trk_g1_5 <X> T_29_0.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1543 4)  (1543 4)  routing T_29_0.lc_trk_g1_5 <X> T_29_0.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1545 4)  (1545 4)  routing T_29_0.lc_trk_g0_5 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 4)  (1514 4)  IOB_1 IO Functioning bit
 (11 11)  (1543 5)  (1543 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1545 5)  (1545 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1527 3)  (1527 3)  routing T_29_0.span4_vert_21 <X> T_29_0.lc_trk_g1_5
 (6 12)  (1528 3)  (1528 3)  routing T_29_0.span4_vert_21 <X> T_29_0.lc_trk_g1_5
 (7 12)  (1529 3)  (1529 3)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_21 lc_trk_g1_5
 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit
 (17 14)  (1515 0)  (1515 0)  IOB_1 IO Functioning bit


IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (12 2)  (1598 12)  (1598 12)  routing T_30_0.span4_vert_31 <X> T_30_0.span4_horz_l_13
 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0

 (14 13)  (1654 2)  (1654 2)  routing T_31_0.span4_horz_l_15 <X> T_31_0.span4_horz_r_3


IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


