# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../processor_2.srcs/sources_1/new/ALU.v" \
"../../../../processor_2.srcs/sources_1/new/Control_Unit.v" \
"../../../../processor_2.srcs/sources_1/new/Data_Memory.v" \
"../../../../processor_2.srcs/sources_1/new/Datapath_Unit.v" \
"../../../../processor_2.srcs/sources_1/new/Instruction_Memory.v" \
"../../../../processor_2.srcs/sources_1/new/Risc_16_bit.v" \
"../../../../processor_2.srcs/sources_1/new/i2c.v" \

sv xil_defaultlib  \
"../../../../processor_2.srcs/sources_1/imports/src/aes_control.sv" \
"../../../../processor_2.srcs/sources_1/imports/src/decryption_unit.sv" \
"../../../../processor_2.srcs/sources_1/imports/src/encryption_unit.sv" \
"../../../../processor_2.srcs/sources_1/imports/src/fix_co_eff_mult.sv" \
"../../../../processor_2.srcs/sources_1/imports/src/g_circuit.sv" \
"../../../../processor_2.srcs/sources_1/imports/src/inv_s_box.sv" \
"../../../../processor_2.srcs/sources_1/imports/src/key_schedule.sv" \
"../../../../processor_2.srcs/sources_1/imports/src/mod_n_counter.sv" \
"../../../../processor_2.srcs/sources_1/imports/src/s_box.sv" \
"../../../../processor_2.srcs/sources_1/imports/src/xtime.sv" \

verilog xil_defaultlib  \
"../../../../processor_2.srcs/sim_1/new/test_Risc_16_bit.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
