<sld_project_info>
  <file_info>
    <file checksum="0x002F7F5F" device="EP2C35F672C6" path="//SRVA/Homes$/litiany7/Desktop/CSC258 Lab 1 - Verilog/part5/part5.sof" usercode="0xFFFFFFFF"/>
    <file checksum="0x1C78F464" device="EPCS16" path="//SRVA/Homes$/litiany7/Desktop/CSC258 Lab 1 - Verilog/part5/part5.pof" usercode="0x00000000"/>
  </file_info>
  <hub_info ir_width="0" node_count="0"/>
  <node_info/>
</sld_project_info>
