// Seed: 2686809419
module module_0 #(
    parameter id_8 = 32'd55
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8
);
  inout wire _id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire [-1 : id_8] id_9;
  wire id_10;
endmodule
module module_1 #(
    parameter id_0 = 32'd26,
    parameter id_1 = 32'd40,
    parameter id_5 = 32'd26,
    parameter id_6 = 32'd72
) (
    input  tri   _id_0,
    output uwire _id_1,
    input  uwire id_2
);
  logic [7:0] id_4;
  logic [-1 'b0 ||  id_0 : (  id_1  )] _id_5[1 'b0 : id_0];
  parameter id_6 = 1;
  logic [1  +  1 : 1] id_7;
  ;
  assign id_4[-1+""] = "";
  wire [-1 'b0 : (  (  id_6  )  )] id_8;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_7,
      id_7,
      id_6
  );
  logic [id_5 : 1 'b0] id_9;
endmodule
