// Seed: 1103321277
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    input logic id_3,
    input logic id_4,
    input logic id_5,
    output logic id_6,
    input logic id_7,
    input logic id_8,
    output id_9
);
  assign id_9 = id_8;
  assign id_1 = id_8;
  initial begin
    #1 SystemTFIdentifier(1 == id_2);
  end
endmodule
