
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_tt_025C_1v80 Corner ===================================

Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
     3    0.097274    0.226990    1.655713    2.163947 v cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.235571    0.035675    2.199622 v cell3/config_data_in (fpgacell)
                                              2.199622   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
                                  0.250000    0.754141   clock uncertainty
                                  0.000000    0.754141   clock reconvergence pessimism
                                  0.336310    1.090451   library hold time
                                              1.090451   data required time
---------------------------------------------------------------------------------------------
                                              1.090451   data required time
                                             -2.199622   data arrival time
---------------------------------------------------------------------------------------------
                                              1.109171   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
     3    0.124576    0.287000    1.685663    2.192801 v cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.301170    0.048920    2.241721 v cell1/config_data_in (fpgacell)
                                              2.241721   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
                                  0.250000    0.773876   clock uncertainty
                                  0.000000    0.773876   clock reconvergence pessimism
                                  0.336310    1.110186   library hold time
                                              1.110186   data required time
---------------------------------------------------------------------------------------------
                                              1.110186   data required time
                                             -2.241721   data arrival time
---------------------------------------------------------------------------------------------
                                              1.131535   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     3    0.112585    0.254995    1.697134    2.221010 v cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.255935    0.010844    2.231854 v cell2/config_data_in (fpgacell)
                                              2.231854   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
                                  0.250000    0.758234   clock uncertainty
                                  0.000000    0.758234   clock reconvergence pessimism
                                  0.336310    1.094544   library hold time
                                              1.094544   data required time
---------------------------------------------------------------------------------------------
                                              1.094544   data required time
                                             -2.231854   data arrival time
---------------------------------------------------------------------------------------------
                                              1.137310   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003661    0.023476    0.013415 2000.013428 ^ config_data_in (in)
                                                         config_data_in (net)
                      0.023477    0.000000 2000.013428 ^ input1/A (sky130_fd_sc_hd__buf_2)
     1    0.038872    0.191839    0.203045 2000.216553 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                                         net1 (net)
                      0.191937    0.003638 2000.220093 ^ cell0/config_data_in (fpgacell)
                                           2000.220093   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
                                  0.250000    0.757138   clock uncertainty
                                  0.000000    0.757138   clock reconvergence pessimism
                                  0.438870    1.196008   library hold time
                                              1.196008   data required time
---------------------------------------------------------------------------------------------
                                              1.196008   data required time
                                           -2000.220093   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.024170   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.146405    0.010914 2000.221802 ^ cell3/nrst (fpgacell)
                                           2000.221802   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
                                  0.250000    0.754141   clock uncertainty
                                  0.000000    0.754141   clock reconvergence pessimism
                                  0.077920    0.832061   library hold time
                                              0.832061   data required time
---------------------------------------------------------------------------------------------
                                              0.832061   data required time
                                           -2000.221802   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.389771   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.152322    0.025238 2000.236084 ^ cell2/nrst (fpgacell)
                                           2000.236084   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
                                  0.250000    0.758234   clock uncertainty
                                  0.000000    0.758234   clock reconvergence pessimism
                                  0.077920    0.836154   library hold time
                                              0.836154   data required time
---------------------------------------------------------------------------------------------
                                              0.836154   data required time
                                           -2000.236084   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.400024   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011239    0.027167    0.018417 2000.018433 v en (in)
                                                         en (net)
                      0.027181    0.000000 2000.018433 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.125682    0.075729    0.148702 2000.167114 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.080884    0.014779 2000.182007 v cell3/en (fpgacell)
                                           2000.182007   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
                                  0.250000    0.754141   clock uncertainty
                                  0.000000    0.754141   clock reconvergence pessimism
                                 -0.070010    0.684131   library hold time
                                              0.684131   data required time
---------------------------------------------------------------------------------------------
                                              0.684131   data required time
                                           -2000.182007   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.497803   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011239    0.027167    0.018417 2000.018433 v en (in)
                                                         en (net)
                      0.027181    0.000000 2000.018433 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.125682    0.075729    0.148702 2000.167114 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.094282    0.028422 2000.195557 v cell2/en (fpgacell)
                                           2000.195557   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
                                  0.250000    0.758234   clock uncertainty
                                  0.000000    0.758234   clock reconvergence pessimism
                                 -0.070010    0.688224   library hold time
                                              0.688224   data required time
---------------------------------------------------------------------------------------------
                                              0.688224   data required time
                                           -2000.195557   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.507324   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.275791    0.094587 2000.503906 ^ cell1/nrst (fpgacell)
                                           2000.503906   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
                                  0.250000    0.773876   clock uncertainty
                                  0.000000    0.773876   clock reconvergence pessimism
                                  0.077920    0.851796   library hold time
                                              0.851796   data required time
---------------------------------------------------------------------------------------------
                                              0.851796   data required time
                                           -2000.503906   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.652222   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011793    0.059460    0.040018 2000.040039 ^ nrst (in)
                                                         nrst (net)
                      0.059466    0.000000 2000.040039 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.120832    0.145189    0.170758 2000.210815 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.145842    0.008185 2000.218994 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182224    0.202686    0.190312 2000.409302 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.290771    0.106638 2000.515991 ^ cell0/nrst (fpgacell)
                                           2000.515991   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
                                  0.250000    0.757138   clock uncertainty
                                  0.000000    0.757138   clock reconvergence pessimism
                                  0.077920    0.835058   library hold time
                                              0.835058   data required time
---------------------------------------------------------------------------------------------
                                              0.835058   data required time
                                           -2000.515991   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.680786   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011239    0.027167    0.018417 2000.018433 v en (in)
                                                         en (net)
                      0.027181    0.000000 2000.018433 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.125682    0.075729    0.148702 2000.167114 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.079200    0.012278 2000.179443 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.215845    0.090055    0.165073 2000.344482 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.240178    0.108457 2000.453003 v cell1/en (fpgacell)
                                           2000.453003   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
                                  0.250000    0.773876   clock uncertainty
                                  0.000000    0.773876   clock reconvergence pessimism
                                 -0.070010    0.703866   library hold time
                                              0.703866   data required time
---------------------------------------------------------------------------------------------
                                              0.703866   data required time
                                           -2000.453003   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.749023   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011239    0.027167    0.018417 2000.018433 v en (in)
                                                         en (net)
                      0.027181    0.000000 2000.018433 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.125682    0.075729    0.148702 2000.167114 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.079200    0.012278 2000.179443 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.215845    0.090055    0.165073 2000.344482 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.262558    0.122327 2000.466797 v cell0/en (fpgacell)
                                           2000.466797   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
                                  0.250000    0.757138   clock uncertainty
                                  0.000000    0.757138   clock reconvergence pessimism
                                 -0.070010    0.687128   library hold time
                                              0.687128   data required time
---------------------------------------------------------------------------------------------
                                              0.687128   data required time
                                           -2000.466797   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.779785   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011345    0.027401    0.018645 2000.018677 v config_en (in)
                                                         config_en (net)
                      0.027416    0.000000 2000.018677 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.131375    0.078037    0.150749 2000.169434 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.081496    0.012278 2000.181763 v cell3/config_en (fpgacell)
                                           2000.181763   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
                                  0.250000    0.754141   clock uncertainty
                                  0.000000    0.754141   clock reconvergence pessimism
                                 -1.064420   -0.310279   library hold time
                                             -0.310279   data required time
---------------------------------------------------------------------------------------------
                                             -0.310279   data required time
                                           -2000.181763   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.492065   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011345    0.027401    0.018645 2000.018677 v config_en (in)
                                                         config_en (net)
                      0.027416    0.000000 2000.018677 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.131375    0.078037    0.150749 2000.169434 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.096308    0.028649 2000.198120 v cell2/config_en (fpgacell)
                                           2000.198120   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
                                  0.250000    0.758234   clock uncertainty
                                  0.000000    0.758234   clock reconvergence pessimism
                                 -1.064420   -0.306186   library hold time
                                             -0.306186   data required time
---------------------------------------------------------------------------------------------
                                             -0.306186   data required time
                                           -2000.198120   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.504395   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011345    0.027401    0.018645 2000.018677 v config_en (in)
                                                         config_en (net)
                      0.027416    0.000000 2000.018677 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.131375    0.078037    0.150749 2000.169434 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.079587    0.008640 2000.178101 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.208641    0.083228    0.163936 2000.342041 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.237317    0.107320 2000.449341 v cell1/config_en (fpgacell)
                                           2000.449341   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
                                  0.250000    0.773876   clock uncertainty
                                  0.000000    0.773876   clock reconvergence pessimism
                                 -1.064420   -0.290544   library hold time
                                             -0.290544   data required time
---------------------------------------------------------------------------------------------
                                             -0.290544   data required time
                                           -2000.449341   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.739868   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011345    0.027401    0.018645 2000.018677 v config_en (in)
                                                         config_en (net)
                      0.027416    0.000000 2000.018677 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.131375    0.078037    0.150749 2000.169434 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.079587    0.008640 2000.178101 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.208641    0.083228    0.163936 2000.342041 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.261990    0.122554 2000.464600 v cell0/config_en (fpgacell)
                                           2000.464600   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
                                  0.250000    0.757138   clock uncertainty
                                  0.000000    0.757138   clock reconvergence pessimism
                                 -1.064420   -0.307282   library hold time
                                             -0.307282   data required time
---------------------------------------------------------------------------------------------
                                             -0.307282   data required time
                                           -2000.464600   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.771729   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     3    0.039830    0.099324    1.580967    2.085108 v cell3/config_data_out (fpgacell)
                                                         net136 (net)
                      0.099824    0.007188    2.092296 v output136/A (sky130_fd_sc_hd__buf_2)
     1    0.034391    0.090167    0.204311    2.296607 v output136/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.090201    0.001622    2.298230 v config_data_out (out)
                                              2.298230   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                             -2.298230   data arrival time
---------------------------------------------------------------------------------------------
                                           2002.048218   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
     1    0.006507    0.022055   10.696929   11.204067 v cell0/SBsouth_out[13] (fpgacell)
                                                         net205 (net)
                      0.022055    0.000186   11.204253 v output205/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.090408    0.169800   11.374053 v output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.090442    0.001611   11.375665 v io_south_out[13] (out)
                                             11.375665   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.375665   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.125732   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
     1    0.006636    0.022188   10.703699   11.210837 v cell0/SBwest_out[13] (fpgacell)
                                                         net237 (net)
                      0.022188    0.000289   11.211125 v output237/A (sky130_fd_sc_hd__buf_2)
     1    0.034203    0.089952    0.169347   11.380473 v output237/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.089990    0.001702   11.382174 v io_west_out[13] (out)
                                             11.382174   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.382174   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.132080   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
     1    0.006695    0.022228   10.703765   11.211999 v cell2/SBwest_out[13] (fpgacell)
                                                         net254 (net)
                      0.022228    0.000295   11.212294 v output254/A (sky130_fd_sc_hd__buf_2)
     1    0.034217    0.089981    0.169387   11.381680 v output254/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.090019    0.001702   11.383383 v io_west_out[29] (out)
                                             11.383383   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.383383   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.133423   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.006441    0.022011   10.696856   11.220732 v cell1/SBsouth_out[13] (fpgacell)
                                                         net222 (net)
                      0.022011    0.000182   11.220913 v output222/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.090408    0.169782   11.390696 v output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.090441    0.001611   11.392307 v io_south_out[29] (out)
                                             11.392307   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.392307   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.142212   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
     1    0.005923    0.021675   10.749251   11.256390 v cell0/SBsouth_out[7] (fpgacell)
                                                         net230 (net)
                      0.021675    0.000180   11.256570 v output230/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.090245    0.169527   11.426097 v output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.090277    0.001593   11.427691 v io_south_out[7] (out)
                                             11.427691   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.427691   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.177734   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.005799    0.021592   10.749111   11.272987 v cell1/SBsouth_out[7] (fpgacell)
                                                         net216 (net)
                      0.021592    0.000176   11.273163 v output216/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.090244    0.169493   11.442656 v output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.090277    0.001593   11.444249 v io_south_out[23] (out)
                                             11.444249   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.444249   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.194092   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
     1    0.005927    0.021692   10.788192   11.295330 v cell0/SBsouth_out[11] (fpgacell)
                                                         net203 (net)
                      0.021692    0.000175   11.295506 v output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.090405    0.169654   11.465158 v output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.090438    0.001611   11.466770 v io_south_out[11] (out)
                                             11.466770   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.466770   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.216675   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.005972    0.021722   10.788241   11.312118 v cell1/SBsouth_out[11] (fpgacell)
                                                         net220 (net)
                      0.021722    0.000179   11.312296 v output220/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.090245    0.169546   11.481842 v output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.090278    0.001593   11.483436 v io_south_out[27] (out)
                                             11.483436   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.483436   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.233398   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
     1    0.006930    0.022538   10.813456   11.321689 v cell2/SBwest_out[7] (fpgacell)
                                                         net248 (net)
                      0.022538    0.000293   11.321981 v output248/A (sky130_fd_sc_hd__buf_2)
     1    0.034132    0.089802    0.169355   11.491337 v output248/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.089839    0.001700   11.493037 v io_west_out[23] (out)
                                             11.493037   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.493037   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.243042   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
     1    0.006994    0.022580   10.813529   11.320667 v cell0/SBwest_out[7] (fpgacell)
                                                         net262 (net)
                      0.022580    0.000289   11.320956 v output262/A (sky130_fd_sc_hd__buf_2)
     1    0.034264    0.090093    0.169602   11.490559 v output262/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.090132    0.001725   11.492283 v io_west_out[7] (out)
                                             11.492283   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.492283   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.242310   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
     1    0.006547    0.022094   10.816127   11.323265 v cell0/SBwest_out[11] (fpgacell)
                                                         net235 (net)
                      0.022094    0.000289   11.323554 v output235/A (sky130_fd_sc_hd__buf_2)
     1    0.034141    0.089817    0.169194   11.492747 v output235/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.089855    0.001700   11.494448 v io_west_out[11] (out)
                                             11.494448   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.494448   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.244385   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
     1    0.006564    0.022105   10.816147   11.324380 v cell2/SBwest_out[11] (fpgacell)
                                                         net252 (net)
                      0.022105    0.000290   11.324671 v output252/A (sky130_fd_sc_hd__buf_2)
     1    0.034279    0.090121    0.169438   11.494108 v output252/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.090160    0.001725   11.495833 v io_west_out[27] (out)
                                             11.495833   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.495833   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.245728   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
     1    0.005527    0.021432   10.846928   11.354066 v cell0/SBsouth_out[4] (fpgacell)
                                                         net227 (net)
                      0.021432    0.000175   11.354240 v output227/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.090402    0.169548   11.523788 v output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.090435    0.001611   11.525399 v io_south_out[4] (out)
                                             11.525399   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.525399   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.275269   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.005572    0.021461   10.846978   11.370854 v cell1/SBsouth_out[4] (fpgacell)
                                                         net213 (net)
                      0.021462    0.000179   11.371033 v output213/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.090243    0.169440   11.540473 v output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.090275    0.001593   11.542067 v io_south_out[20] (out)
                                             11.542067   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.542067   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.292114   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
     1    0.005523    0.021429   10.868032   11.375171 v cell0/SBsouth_out[5] (fpgacell)
                                                         net228 (net)
                      0.021429    0.000180   11.375351 v output228/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.090402    0.169547   11.544898 v output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.090435    0.001611   11.546509 v io_south_out[5] (out)
                                             11.546509   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.546509   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.296387   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
     1    0.006411    0.022009   10.881227   11.389461 v cell2/SBwest_out[4] (fpgacell)
                                                         net245 (net)
                      0.022009    0.000156   11.389617 v output245/A (sky130_fd_sc_hd__buf_2)
     1    0.034361    0.090311    0.169524   11.559140 v output245/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.090352    0.001763   11.560904 v io_west_out[20] (out)
                                             11.560904   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.560904   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.310791   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
     1    0.006247    0.021914   10.881008   11.388146 v cell0/SBwest_out[4] (fpgacell)
                                                         net259 (net)
                      0.021915    0.000289   11.388435 v output259/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.089917    0.169210   11.557646 v output259/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.089955    0.001701   11.559347 v io_west_out[4] (out)
                                             11.559347   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.559347   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.309448   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.005399    0.021346   10.867891   11.391767 v cell1/SBsouth_out[5] (fpgacell)
                                                         net214 (net)
                      0.021346    0.000176   11.391943 v output214/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.090401    0.169513   11.561456 v output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.090435    0.001611   11.563067 v io_south_out[21] (out)
                                             11.563067   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.563067   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.312988   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.006025    0.022538   10.891214   11.395355 v cell3/CBeast_out[13] (fpgacell)
                                                         net158 (net)
                      0.022538    0.000141   11.395496 v output158/A (sky130_fd_sc_hd__buf_2)
     1    0.033985    0.089442    0.169168   11.564664 v output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.089475    0.001589   11.566253 v io_east_out[29] (out)
                                             11.566253   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.566253   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.316162   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.006049    0.022555   10.891239   11.415115 v cell1/CBeast_out[13] (fpgacell)
                                                         net141 (net)
                      0.022555    0.000147   11.415262 v output141/A (sky130_fd_sc_hd__buf_2)
     1    0.034288    0.090132    0.169664   11.584927 v output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.090169    0.001691   11.586617 v io_east_out[13] (out)
                                             11.586617   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.586617   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.336426   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
     1    0.005582    0.022082   10.908604   11.415742 v cell0/SBsouth_out[3] (fpgacell)
                                                         net226 (net)
                      0.022082    0.000179   11.415920 v output226/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.090249    0.169691   11.585611 v output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.090281    0.001593   11.587204 v io_south_out[3] (out)
                                             11.587204   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.587204   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.337158   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
     1    0.007582    0.022722   10.919033   11.426171 v cell0/SBsouth_out[10] (fpgacell)
                                                         net202 (net)
                      0.022722    0.000179   11.426350 v output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.090255    0.169949   11.596299 v output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.090288    0.001593   11.597893 v io_south_out[10] (out)
                                             11.597893   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.597893   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.347778   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.005710    0.022243   10.908804   11.432680 v cell1/SBsouth_out[3] (fpgacell)
                                                         net211 (net)
                      0.022243    0.000185   11.432865 v output211/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.090410    0.169876   11.602740 v output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.090443    0.001611   11.604352 v io_south_out[19] (out)
                                             11.604352   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.604352   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.354126   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
     1    0.008634    0.023212   10.923728   11.431961 v cell2/SBwest_out[8] (fpgacell)
                                                         net249 (net)
                      0.023212    0.000292   11.432254 v output249/A (sky130_fd_sc_hd__buf_2)
     1    0.034205    0.089964    0.169768   11.602022 v output249/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.090002    0.001702   11.603724 v io_west_out[24] (out)
                                             11.603724   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.603724   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.353760   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
     1    0.008549    0.023171   10.923632   11.430771 v cell0/SBwest_out[8] (fpgacell)
                                                         net263 (net)
                      0.023171    0.000285   11.431055 v output263/A (sky130_fd_sc_hd__buf_2)
     1    0.034193    0.089938    0.169728   11.600783 v output263/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.089976    0.001702   11.602486 v io_west_out[8] (out)
                                             11.602486   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.602486   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.352417   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.005433    0.021905   10.930396   11.434537 v cell3/CBnorth_out[13] (fpgacell)
                                                         net190 (net)
                      0.021905    0.000150   11.434688 v output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034619    0.090831    0.170037   11.604725 v output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.090867    0.001676   11.606400 v io_north_out[29] (out)
                                             11.606400   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.606400   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.356201   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.006109    0.022586   10.933107   11.437248 v cell3/CBeast_out[7] (fpgacell)
                                                         net152 (net)
                      0.022586    0.000143   11.437391 v output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034173    0.089865    0.169501   11.606892 v output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.089900    0.001640   11.608531 v io_east_out[23] (out)
                                             11.608531   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.608531   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.358521   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
     1    0.005493    0.021978   10.930490   11.438725 v cell2/CBnorth_out[13] (fpgacell)
                                                         net173 (net)
                      0.021978    0.000151   11.438875 v output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.090250    0.169607   11.608481 v output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.090284    0.001632   11.610114 v io_north_out[13] (out)
                                             11.610114   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.610114   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.360107   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.007710    0.022775   10.919180   11.443056 v cell1/SBsouth_out[10] (fpgacell)
                                                         net219 (net)
                      0.022775    0.000185   11.443240 v output219/A (sky130_fd_sc_hd__buf_2)
     1    0.034445    0.090441    0.170113   11.613354 v output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.090474    0.001611   11.614964 v io_south_out[26] (out)
                                             11.614964   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.614964   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.364868   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
     1    0.006481    0.022050   10.936682   11.443820 v cell0/SBsouth_out[8] (fpgacell)
                                                         net231 (net)
                      0.022050    0.000179   11.443999 v output231/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.090408    0.169798   11.613796 v output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.090441    0.001611   11.615408 v io_south_out[8] (out)
                                             11.615408   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.615408   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.365356   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
     1    0.006595    0.022127   10.935020   11.443254 v cell2/SBwest_out[5] (fpgacell)
                                                         net246 (net)
                      0.022127    0.000295   11.443548 v output246/A (sky130_fd_sc_hd__buf_2)
     1    0.034257    0.090070    0.169414   11.612963 v output246/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.090108    0.001713   11.614676 v io_west_out[21] (out)
                                             11.614676   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.614676   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.364624   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
     1    0.006712    0.022190   10.935184   11.442323 v cell0/SBwest_out[5] (fpgacell)
                                                         net260 (net)
                      0.022190    0.000158   11.442481 v output260/A (sky130_fd_sc_hd__buf_2)
     1    0.034191    0.089926    0.169325   11.611806 v output260/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.089964    0.001702   11.613508 v io_west_out[5] (out)
                                             11.613508   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.613508   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.363525   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.005889    0.022427   10.932864   11.456739 v cell1/CBeast_out[7] (fpgacell)
                                                         net166 (net)
                      0.022427    0.000132   11.456872 v output166/A (sky130_fd_sc_hd__buf_2)
     1    0.034173    0.089871    0.169427   11.626299 v output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.089906    0.001653   11.627953 v io_east_out[7] (out)
                                             11.627953   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.627953   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.377808   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
     1    0.006595    0.022456   10.947526   11.455759 v cell2/SBwest_out[3] (fpgacell)
                                                         net243 (net)
                      0.022456    0.000295   11.456054 v output243/A (sky130_fd_sc_hd__buf_2)
     1    0.034205    0.089959    0.169459   11.625513 v output243/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.089997    0.001702   11.627215 v io_west_out[19] (out)
                                             11.627215   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.627215   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.377197   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
     1    0.006547    0.022424   10.947474   11.454612 v cell0/SBwest_out[3] (fpgacell)
                                                         net258 (net)
                      0.022424    0.000289   11.454901 v output258/A (sky130_fd_sc_hd__buf_2)
     1    0.034207    0.089962    0.169448   11.624348 v output258/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.090000    0.001703   11.626051 v io_west_out[3] (out)
                                             11.626051   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.626051   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.375977   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.006399    0.021995   10.936588   11.460464 v cell1/SBsouth_out[8] (fpgacell)
                                                         net217 (net)
                      0.021995    0.000176   11.460640 v output217/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.090407    0.169776   11.630416 v output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.090441    0.001611   11.632028 v io_south_out[24] (out)
                                             11.632028   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.632028   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.381958   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
     1    0.006688    0.022173   10.983292   11.490430 v cell0/SBwest_out[10] (fpgacell)
                                                         net234 (net)
                      0.022173    0.000157   11.490587 v output234/A (sky130_fd_sc_hd__buf_2)
     1    0.034210    0.089966    0.169353   11.659941 v output234/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.090004    0.001702   11.661643 v io_west_out[10] (out)
                                             11.661643   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.661643   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.411499   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
     1    0.006595    0.022126   10.983156   11.491389 v cell2/SBwest_out[10] (fpgacell)
                                                         net251 (net)
                      0.022126    0.000295   11.491684 v output251/A (sky130_fd_sc_hd__buf_2)
     1    0.034257    0.090070    0.169416   11.661100 v output251/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.090108    0.001713   11.662813 v io_west_out[26] (out)
                                             11.662813   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.662813   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.412842   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
     1    0.006547    0.022918   10.992145   11.499283 v cell0/SBwest_out[14] (fpgacell)
                                                         net238 (net)
                      0.022918    0.000289   11.499572 v output238/A (sky130_fd_sc_hd__buf_2)
     1    0.034236    0.090032    0.169696   11.669268 v output238/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[14] (net)
                      0.090070    0.001712   11.670980 v io_west_out[14] (out)
                                             11.670980   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.670980   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.421021   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
     1    0.006642    0.022986   10.992249   11.500483 v cell2/SBwest_out[14] (fpgacell)
                                                         net256 (net)
                      0.022986    0.000293   11.500775 v output256/A (sky130_fd_sc_hd__buf_2)
     1    0.034191    0.089934    0.169647   11.670423 v output256/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[30] (net)
                      0.089972    0.001702   11.672124 v io_west_out[30] (out)
                                             11.672124   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.672124   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.422119   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
     1    0.006423    0.022825   10.997113   11.504251 v cell0/SBsouth_out[12] (fpgacell)
                                                         net204 (net)
                      0.022825    0.000180   11.504432 v output204/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.090415    0.170111   11.674542 v output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.090449    0.001611   11.676154 v io_south_out[12] (out)
                                             11.676154   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.676154   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.426025   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.006215    0.022665   11.014276   11.518416 v cell3/CBnorth_out[11] (fpgacell)
                                                         net188 (net)
                      0.022665    0.000154   11.518571 v output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.090256    0.169884   11.688454 v output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.090291    0.001632   11.690086 v io_north_out[27] (out)
                                             11.690086   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.690086   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.440186   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
     1    0.006384    0.022788   11.014464   11.522697 v cell2/CBnorth_out[11] (fpgacell)
                                                         net171 (net)
                      0.022788    0.000159   11.522857 v output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.090258    0.169933   11.692790 v output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.090292    0.001632   11.694423 v io_north_out[11] (out)
                                             11.694423   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.694423   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.444458   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.006299    0.022735   10.996976   11.520852 v cell1/SBsouth_out[12] (fpgacell)
                                                         net221 (net)
                      0.022735    0.000176   11.521028 v output221/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.090415    0.170075   11.691103 v output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.090448    0.001611   11.692714 v io_south_out[28] (out)
                                             11.692714   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.692714   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.442627   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.005961    0.022479   11.027164   11.531305 v cell3/CBeast_out[11] (fpgacell)
                                                         net156 (net)
                      0.022479    0.000131   11.531437 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.033981    0.089435    0.169138   11.700574 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.089467    0.001589   11.702163 v io_east_out[27] (out)
                                             11.702163   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.702163   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.452148   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.006205    0.022666   11.025563   11.529704 v cell3/CBeast_out[15] (fpgacell)
                                                         net161 (net)
                      0.022666    0.000143   11.529847 v output161/A (sky130_fd_sc_hd__buf_2)
     1    0.034247    0.090042    0.169640   11.699487 v output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[31] (net)
                      0.090079    0.001680   11.701166 v io_east_out[31] (out)
                                             11.701166   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.701166   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.451050   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
     1    0.006723    0.023033   11.021667   11.528806 v cell0/SBsouth_out[14] (fpgacell)
                                                         net206 (net)
                      0.023033    0.000180   11.528986 v output206/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.090258    0.170075   11.699060 v output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[14] (net)
                      0.090291    0.001593   11.700654 v io_south_out[14] (out)
                                             11.700654   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.700654   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.450562   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
     1    0.005582    0.022751   11.028876   11.536015 v cell0/SBsouth_out[15] (fpgacell)
                                                         net207 (net)
                      0.022751    0.000179   11.536193 v output207/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.090415    0.170081   11.706274 v output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[15] (net)
                      0.090448    0.001611   11.707885 v io_south_out[15] (out)
                                             11.707885   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.707885   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.457886   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.005474    0.021960   11.036261   11.540401 v cell3/CBnorth_out[7] (fpgacell)
                                                         net184 (net)
                      0.021960    0.000151   11.540552 v output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.090250    0.169599   11.710152 v output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.090284    0.001632   11.711783 v io_north_out[23] (out)
                                             11.711783   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.711783   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.461792   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
     1    0.005653    0.022182   11.036541   11.544774 v cell2/CBnorth_out[7] (fpgacell)
                                                         net198 (net)
                      0.022182    0.000158   11.544932 v output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034620    0.090836    0.170149   11.715081 v output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.090873    0.001678   11.716760 v io_north_out[7] (out)
                                             11.716760   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.716760   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.466675   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
     1    0.006965    0.022380   11.036199   11.543337 v cell0/SBsouth_out[9] (fpgacell)
                                                         net232 (net)
                      0.022380    0.000183   11.543520 v output232/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.090411    0.169931   11.713451 v output232/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.090445    0.001611   11.715062 v io_south_out[9] (out)
                                             11.715062   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.715062   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.464966   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.006599    0.022942   11.021530   11.545405 v cell1/SBsouth_out[14] (fpgacell)
                                                         net224 (net)
                      0.022942    0.000176   11.545582 v output224/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.090257    0.170038   11.715620 v output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[30] (net)
                      0.090290    0.001593   11.717214 v io_south_out[30] (out)
                                             11.717214   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.717214   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.467163   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.006060    0.022562   11.025404   11.549280 v cell1/CBeast_out[15] (fpgacell)
                                                         net143 (net)
                      0.022562    0.000132   11.549413 v output143/A (sky130_fd_sc_hd__buf_2)
     1    0.033961    0.089390    0.169137   11.718549 v output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[15] (net)
                      0.089423    0.001586   11.720136 v io_east_out[15] (out)
                                             11.720136   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.720136   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.470093   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.006159    0.022623   11.027382   11.551258 v cell1/CBeast_out[11] (fpgacell)
                                                         net139 (net)
                      0.022623    0.000150   11.551408 v output139/A (sky130_fd_sc_hd__buf_2)
     1    0.034076    0.089648    0.169353   11.720760 v output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.089682    0.001615   11.722376 v io_east_out[11] (out)
                                             11.722376   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.722376   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.472412   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.005499    0.022652   11.028745   11.552621 v cell1/SBsouth_out[15] (fpgacell)
                                                         net225 (net)
                      0.022652    0.000176   11.552796 v output225/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.090414    0.170041   11.722837 v output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[31] (net)
                      0.090447    0.001611   11.724448 v io_south_out[31] (out)
                                             11.724448   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.724448   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.474487   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
     1    0.005984    0.031129   11.041880   11.549018 v cell0/SBsouth_out[6] (fpgacell)
                                                         net229 (net)
                      0.031129    0.000188   11.549207 v output229/A (sky130_fd_sc_hd__buf_2)
     1    0.034445    0.090385    0.173702   11.722908 v output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.090418    0.001612   11.724521 v io_south_out[6] (out)
                                             11.724521   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.724521   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.474487   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
     1    0.006830    0.023115   11.046709   11.554942 v cell2/SBwest_out[6] (fpgacell)
                                                         net247 (net)
                      0.023115    0.000293   11.555235 v output247/A (sky130_fd_sc_hd__buf_2)
     1    0.034267    0.090103    0.169826   11.725061 v output247/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.090142    0.001725   11.726786 v io_west_out[22] (out)
                                             11.726786   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.726786   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.476685   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
     1    0.006658    0.022990   11.046519   11.553658 v cell0/SBwest_out[6] (fpgacell)
                                                         net261 (net)
                      0.022990    0.000285   11.553943 v output261/A (sky130_fd_sc_hd__buf_2)
     1    0.034118    0.089775    0.169512   11.723455 v output261/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.089813    0.001699   11.725155 v io_west_out[6] (out)
                                             11.725155   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.725155   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.475098   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.007394    0.022660   11.036686   11.560562 v cell1/SBsouth_out[9] (fpgacell)
                                                         net218 (net)
                      0.022660    0.000204   11.560766 v output218/A (sky130_fd_sc_hd__buf_2)
     1    0.034556    0.090717    0.170193   11.730959 v output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.090756    0.001715   11.732674 v io_south_out[25] (out)
                                             11.732674   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.732674   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.482666   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.005841    0.030955   11.041581   11.565457 v cell1/SBsouth_out[6] (fpgacell)
                                                         net215 (net)
                      0.030955    0.000182   11.565639 v output215/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.090361    0.173607   11.739246 v output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.090394    0.001611   11.740857 v io_south_out[22] (out)
                                             11.740857   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.740857   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.490845   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
     1    0.006281    0.022723   11.072305   11.579444 v cell0/SBsouth_out[1] (fpgacell)
                                                         net212 (net)
                      0.022723    0.000179   11.579622 v output212/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.090415    0.170069   11.749691 v output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.090448    0.001611   11.751303 v io_south_out[1] (out)
                                             11.751303   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.751303   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.501343   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
     1    0.006642    0.022157   11.081724   11.589958 v cell2/SBwest_out[9] (fpgacell)
                                                         net250 (net)
                      0.022157    0.000293   11.590251 v output250/A (sky130_fd_sc_hd__buf_2)
     1    0.034210    0.089966    0.169347   11.759598 v output250/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.090004    0.001702   11.761300 v io_west_out[25] (out)
                                             11.761300   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.761300   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.511353   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
     1    0.006481    0.022050   11.081543   11.588681 v cell0/SBwest_out[9] (fpgacell)
                                                         net264 (net)
                      0.022050    0.000286   11.588967 v output264/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.089919    0.169265   11.758232 v output264/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.089957    0.001701   11.759933 v io_west_out[9] (out)
                                             11.759933   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.759933   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.509888   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.006199    0.022664   11.072214   11.596089 v cell1/SBsouth_out[1] (fpgacell)
                                                         net209 (net)
                      0.022664    0.000176   11.596266 v output209/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.090414    0.170045   11.766311 v output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.090447    0.001611   11.767922 v io_south_out[17] (out)
                                             11.767922   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.767922   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.517944   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
     1    0.006688    0.025285   11.113749   11.620887 v cell0/SBwest_out[15] (fpgacell)
                                                         net239 (net)
                      0.025285    0.000157   11.621044 v output239/A (sky130_fd_sc_hd__buf_2)
     1    0.034201    0.089939    0.170654   11.791698 v output239/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[15] (net)
                      0.089976    0.001701   11.793399 v io_west_out[15] (out)
                                             11.793399   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.793399   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.543335   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
     1    0.006534    0.025191   11.113544   11.621778 v cell2/SBwest_out[15] (fpgacell)
                                                         net257 (net)
                      0.025192    0.000292   11.622070 v output257/A (sky130_fd_sc_hd__buf_2)
     1    0.034246    0.090039    0.170690   11.792760 v output257/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[31] (net)
                      0.090077    0.001712   11.794473 v io_west_out[31] (out)
                                             11.794473   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.794473   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.544556   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.006661    0.022991   11.124723   11.628864 v cell3/CBeast_out[4] (fpgacell)
                                                         net149 (net)
                      0.022991    0.000131   11.628996 v output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034030    0.089548    0.169425   11.798421 v output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.089581    0.001601   11.800023 v io_east_out[20] (out)
                                             11.800023   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.800023   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.549927   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
     1    0.006542    0.022922   11.121207   11.629441 v cell2/SBwest_out[1] (fpgacell)
                                                         net241 (net)
                      0.022922    0.000293   11.629734 v output241/A (sky130_fd_sc_hd__buf_2)
     1    0.034267    0.090103    0.169746   11.799479 v output241/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.090142    0.001725   11.801205 v io_west_out[17] (out)
                                             11.801205   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.801205   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.551147   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
     1    0.006382    0.022807   11.121030   11.628168 v cell0/SBwest_out[1] (fpgacell)
                                                         net244 (net)
                      0.022807    0.000286   11.628454 v output244/A (sky130_fd_sc_hd__buf_2)
     1    0.034130    0.089799    0.169460   11.797915 v output244/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.089837    0.001700   11.799614 v io_west_out[1] (out)
                                             11.799614   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.799614   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.549438   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.006700    0.023020   11.137627   11.641767 v cell3/CBeast_out[5] (fpgacell)
                                                         net150 (net)
                      0.023020    0.000142   11.641909 v output150/A (sky130_fd_sc_hd__buf_2)
     1    0.034087    0.089677    0.169533   11.811442 v output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.089711    0.001616   11.813058 v io_east_out[21] (out)
                                             11.813058   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.813058   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.562866   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.006760    0.023062   11.124834   11.648710 v cell1/CBeast_out[4] (fpgacell)
                                                         net163 (net)
                      0.023062    0.000132   11.648842 v output163/A (sky130_fd_sc_hd__buf_2)
     1    0.034060    0.089618    0.169501   11.818343 v output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.089652    0.001614   11.819957 v io_east_out[4] (out)
                                             11.819957   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.819957   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.569946   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.007295    0.023434   11.149981   11.654122 v cell3/CBeast_out[10] (fpgacell)
                                                         net155 (net)
                      0.023434    0.000142   11.654264 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034112    0.089734    0.169748   11.824013 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.089769    0.001628   11.825641 v io_east_out[26] (out)
                                             11.825641   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.825641   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.575684   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.006033    0.022543   11.149974   11.654115 v cell3/CBnorth_out[5] (fpgacell)
                                                         net182 (net)
                      0.022543    0.000150   11.654264 v output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034324    0.090180    0.169788   11.824052 v output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.090213    0.001616   11.825668 v io_north_out[21] (out)
                                             11.825668   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.825668   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.575684   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.005357    0.021817   11.152983   11.657124 v cell3/CBnorth_out[8] (fpgacell)
                                                         net185 (net)
                      0.021817    0.000155   11.657279 v output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.090248    0.169542   11.826820 v output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.090283    0.001632   11.828453 v io_north_out[24] (out)
                                             11.828453   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.828453   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.578369   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
     1    0.006135    0.022617   11.150087   11.658320 v cell2/CBnorth_out[5] (fpgacell)
                                                         net196 (net)
                      0.022617    0.000154   11.658475 v output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.090165    0.169804   11.828279 v output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.090199    0.001616   11.829894 v io_north_out[5] (out)
                                             11.829894   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.829894   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.579712   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.006560    0.022919   11.137472   11.661347 v cell1/CBeast_out[5] (fpgacell)
                                                         net164 (net)
                      0.022919    0.000132   11.661480 v output164/A (sky130_fd_sc_hd__buf_2)
     1    0.033961    0.089393    0.169281   11.830761 v output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.089426    0.001586   11.832347 v io_east_out[5] (out)
                                             11.832347   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.832347   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.582275   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
     1    0.005273    0.021715   11.152851   11.661085 v cell2/CBnorth_out[8] (fpgacell)
                                                         net199 (net)
                      0.021715    0.000151   11.661236 v output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034324    0.090172    0.169453   11.830688 v output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.090205    0.001616   11.832304 v io_north_out[8] (out)
                                             11.832304   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.832304   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.582275   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.006182    0.022651   11.163609   11.667749 v cell3/CBeast_out[8] (fpgacell)
                                                         net153 (net)
                      0.022651    0.000142   11.667892 v output153/A (sky130_fd_sc_hd__buf_2)
     1    0.033991    0.089457    0.169225   11.837116 v output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.089489    0.001589   11.838705 v io_east_out[24] (out)
                                             11.838705   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.838705   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.588623   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.007160    0.023337   11.149833   11.673709 v cell1/CBeast_out[10] (fpgacell)
                                                         net138 (net)
                      0.023337    0.000132   11.673841 v output138/A (sky130_fd_sc_hd__buf_2)
     1    0.033972    0.089416    0.169478   11.843319 v output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.089449    0.001586   11.844905 v io_east_out[10] (out)
                                             11.844905   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.844905   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.594727   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.007533    0.023614   11.168735   11.672875 v cell3/CBnorth_out[10] (fpgacell)
                                                         net187 (net)
                      0.023614    0.000150   11.673025 v output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.090256    0.170282   11.843308 v output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.090291    0.001632   11.844940 v io_north_out[26] (out)
                                             11.844940   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.844940   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.594971   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
     1    0.007635    0.023687   11.168847   11.677081 v cell2/CBnorth_out[10] (fpgacell)
                                                         net170 (net)
                      0.023687    0.000154   11.677235 v output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.090256    0.170314   11.847548 v output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.090290    0.001632   11.849180 v io_north_out[10] (out)
                                             11.849180   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.849180   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.599121   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.006159    0.022634   11.163582   11.687457 v cell1/CBeast_out[8] (fpgacell)
                                                         net167 (net)
                      0.022634    0.000150   11.687608 v output167/A (sky130_fd_sc_hd__buf_2)
     1    0.034154    0.089826    0.169485   11.857093 v output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.089861    0.001640   11.858733 v io_east_out[8] (out)
                                             11.858733   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.858733   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.608643   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.005633    0.022149   11.182071   11.686212 v cell3/CBnorth_out[3] (fpgacell)
                                                         net179 (net)
                      0.022149    0.000150   11.686361 v output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.090251    0.169676   11.856037 v output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.090286    0.001632   11.857670 v io_north_out[19] (out)
                                             11.857670   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.857670   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.607666   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.005633    0.022158   11.184932   11.689073 v cell3/CBnorth_out[6] (fpgacell)
                                                         net183 (net)
                      0.022158    0.000150   11.689222 v output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.090252    0.169679   11.858902 v output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.090286    0.001632   11.860535 v io_north_out[22] (out)
                                             11.860535   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.860535   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.610474   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
     1    0.005801    0.022359   11.182335   11.690569 v cell2/CBnorth_out[3] (fpgacell)
                                                         net194 (net)
                      0.022359    0.000155   11.690724 v output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034634    0.090869    0.170247   11.860971 v output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.090905    0.001678   11.862649 v io_north_out[3] (out)
                                             11.862649   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.862649   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.612427   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
     1    0.005693    0.022233   11.185025   11.693258 v cell2/CBnorth_out[6] (fpgacell)
                                                         net197 (net)
                      0.022233    0.000151   11.693409 v output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.090252    0.169710   11.863119 v output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.090287    0.001632   11.864751 v io_north_out[6] (out)
                                             11.864751   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.864751   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.614746   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.006579    0.022926   11.192750   11.696891 v cell3/CBnorth_out[4] (fpgacell)
                                                         net181 (net)
                      0.022926    0.000156   11.697047 v output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034623    0.090850    0.170457   11.867504 v output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.090887    0.001677   11.869181 v io_north_out[20] (out)
                                             11.869181   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.869181   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.619019   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
     1    0.006692    0.023007   11.192876   11.701110 v cell2/CBnorth_out[4] (fpgacell)
                                                         net195 (net)
                      0.023007    0.000159   11.701269 v output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.090260    0.170022   11.871291 v output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.090294    0.001632   11.872924 v io_north_out[4] (out)
                                             11.872924   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.872924   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.622925   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
     1    0.009142    0.030858   11.189816   11.698050 v cell2/SBwest_out[2] (fpgacell)
                                                         net242 (net)
                      0.030858    0.000293   11.698342 v output242/A (sky130_fd_sc_hd__buf_2)
     1    0.034132    0.089751    0.172926   11.871268 v output242/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.089788    0.001700   11.872968 v io_west_out[18] (out)
                                             11.872968   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.872968   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.622925   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
     1    0.009165    0.030895   11.189887   11.697025 v cell0/SBwest_out[2] (fpgacell)
                                                         net255 (net)
                      0.030895    0.000157   11.697183 v output255/A (sky130_fd_sc_hd__buf_2)
     1    0.034335    0.090213    0.173265   11.870447 v output255/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.090254    0.001775   11.872222 v io_west_out[2] (out)
                                             11.872222   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.872222   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.622314   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.013482    0.027419   11.200192   11.704333 v cell3/CBeast_out[3] (fpgacell)
                                                         net147 (net)
                      0.027419    0.000142   11.704475 v output147/A (sky130_fd_sc_hd__buf_2)
     1    0.033988    0.089422    0.171262   11.875737 v output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.089455    0.001589   11.877326 v io_east_out[19] (out)
                                             11.877326   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.877326   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.627319   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.006875    0.023145   11.199780   11.703920 v cell3/CBeast_out[12] (fpgacell)
                                                         net157 (net)
                      0.023145    0.000142   11.704062 v output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034166    0.089856    0.169718   11.873779 v output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.089891    0.001640   11.875420 v io_east_out[28] (out)
                                             11.875420   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.875420   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.625488   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.006727    0.023039   11.201256   11.705397 v cell3/CBeast_out[14] (fpgacell)
                                                         net160 (net)
                      0.023039    0.000131   11.705527 v output160/A (sky130_fd_sc_hd__buf_2)
     1    0.034022    0.089532    0.169431   11.874958 v output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[30] (net)
                      0.089565    0.001601   11.876559 v io_east_out[30] (out)
                                             11.876559   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.876559   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.626587   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.006760    0.023063   11.199653   11.723529 v cell1/CBeast_out[12] (fpgacell)
                                                         net140 (net)
                      0.023063    0.000132   11.723661 v output140/A (sky130_fd_sc_hd__buf_2)
     1    0.033992    0.089463    0.169394   11.893056 v output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.089496    0.001589   11.894645 v io_east_out[12] (out)
                                             11.894645   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.894645   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.644531   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.006872    0.023143   11.201417   11.725293 v cell1/CBeast_out[14] (fpgacell)
                                                         net142 (net)
                      0.023143    0.000132   11.725426 v output142/A (sky130_fd_sc_hd__buf_2)
     1    0.034071    0.089641    0.169556   11.894981 v output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[14] (net)
                      0.089674    0.001615   11.896596 v io_east_out[14] (out)
                                             11.896596   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.896596   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.646606   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.013459    0.027389   11.200166   11.724042 v cell1/CBeast_out[3] (fpgacell)
                                                         net162 (net)
                      0.027389    0.000150   11.724192 v output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034154    0.089799    0.171522   11.895714 v output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.089834    0.001640   11.897354 v io_east_out[3] (out)
                                             11.897354   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.897354   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.647217   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.006157    0.022624   11.221671   11.725812 v cell3/CBnorth_out[15] (fpgacell)
                                                         net193 (net)
                      0.022624    0.000155   11.725967 v output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034430    0.090418    0.170002   11.895969 v output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[31] (net)
                      0.090453    0.001640   11.897609 v io_north_out[31] (out)
                                             11.897609   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.897609   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.647461   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
     1    0.007454    0.026007   11.215505   11.722643 v cell0/SBwest_out[12] (fpgacell)
                                                         net236 (net)
                      0.026007    0.000291   11.722934 v output236/A (sky130_fd_sc_hd__buf_2)
     1    0.034269    0.090088    0.171076   11.894011 v output236/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.090127    0.001725   11.895736 v io_west_out[12] (out)
                                             11.895736   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.895736   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.645630   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
     1    0.007418    0.025971   11.215489   11.723722 v cell2/SBwest_out[12] (fpgacell)
                                                         net253 (net)
                      0.025971    0.000157   11.723880 v output253/A (sky130_fd_sc_hd__buf_2)
     1    0.034144    0.089812    0.170843   11.894723 v output253/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.089850    0.001700   11.896422 v io_west_out[28] (out)
                                             11.896422   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.896422   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.646362   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
     1    0.006093    0.022577   11.221600   11.729834 v cell2/CBnorth_out[15] (fpgacell)
                                                         net175 (net)
                      0.022577    0.000151   11.729984 v output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.090165    0.169788   11.899773 v output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[15] (net)
                      0.090198    0.001616   11.901388 v io_north_out[15] (out)
                                             11.901388   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.901388   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.651367   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.005674    0.022209   11.227594   11.731735 v cell3/CBnorth_out[14] (fpgacell)
                                                         net192 (net)
                      0.022209    0.000151   11.731886 v output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034472    0.090503    0.169911   11.901797 v output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[30] (net)
                      0.090538    0.001640   11.903438 v io_north_out[30] (out)
                                             11.903438   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.903438   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.653442   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
     1    0.005777    0.022338   11.227755   11.735989 v cell2/CBnorth_out[14] (fpgacell)
                                                         net174 (net)
                      0.022338    0.000155   11.736144 v output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.090253    0.169752   11.905896 v output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[14] (net)
                      0.090288    0.001632   11.907529 v io_north_out[14] (out)
                                             11.907529   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.907529   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.657471   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.007461    0.023561   11.244816   11.748957 v cell3/CBeast_out[9] (fpgacell)
                                                         net154 (net)
                      0.023561    0.000131   11.749088 v output154/A (sky130_fd_sc_hd__buf_2)
     1    0.034022    0.089529    0.169655   11.918744 v output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.089562    0.001601   11.920345 v io_east_out[25] (out)
                                             11.920345   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.920345   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.670288   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.140895    0.013145    0.507138 ^ cell0/clk (fpgacell)
     1    0.008165    0.029902   11.241245   11.748384 v cell0/SBsouth_out[2] (fpgacell)
                                                         net223 (net)
                      0.029902    0.000183   11.748567 v output223/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.090368    0.173153   11.921720 v output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.090402    0.001611   11.923331 v io_south_out[2] (out)
                                             11.923331   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.923331   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.673218   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.007560    0.023631   11.244926   11.768803 v cell1/CBeast_out[9] (fpgacell)
                                                         net168 (net)
                      0.023631    0.000132   11.768934 v output168/A (sky130_fd_sc_hd__buf_2)
     1    0.034071    0.089637    0.169766   11.938701 v output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.089671    0.001615   11.940316 v io_east_out[9] (out)
                                             11.940316   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.940316   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.690186   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.008072    0.029819   11.241092   11.764968 v cell1/SBsouth_out[2] (fpgacell)
                                                         net210 (net)
                      0.029819    0.000179   11.765146 v output210/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.090369    0.173118   11.938264 v output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.090402    0.001611   11.939876 v io_south_out[18] (out)
                                             11.939876   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.939876   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.689819   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.005674    0.022192   11.297803   11.801944 v cell3/CBnorth_out[9] (fpgacell)
                                                         net186 (net)
                      0.022192    0.000151   11.802094 v output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.090161    0.169632   11.971727 v output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.090195    0.001616   11.973343 v io_north_out[25] (out)
                                             11.973343   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.973343   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.723267   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.006233    0.022679   11.298747   11.802888 v cell3/CBnorth_out[12] (fpgacell)
                                                         net189 (net)
                      0.022679    0.000150   11.803038 v output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.090166    0.169829   11.972867 v output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.090199    0.001616   11.974483 v io_north_out[28] (out)
                                             11.974483   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.974483   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.724365   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
     1    0.006335    0.022753   11.298861   11.807095 v cell2/CBnorth_out[12] (fpgacell)
                                                         net172 (net)
                      0.022753    0.000154   11.807248 v output172/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.090166    0.169859   11.977107 v output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.090200    0.001616   11.978723 v io_north_out[12] (out)
                                             11.978723   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.978723   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.728638   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
     1    0.005618    0.022125   11.297717   11.805950 v cell2/CBnorth_out[9] (fpgacell)
                                                         net200 (net)
                      0.022125    0.000148   11.806099 v output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.090251    0.169666   11.975764 v output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.090286    0.001632   11.977397 v io_north_out[9] (out)
                                             11.977397   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.977397   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.727295   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.005157    0.021578   11.347026   11.851167 v cell3/CBnorth_out[1] (fpgacell)
                                                         net177 (net)
                      0.021578    0.000155   11.851322 v output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.090246    0.169446   12.020768 v output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.090280    0.001632   12.022400 v io_north_out[17] (out)
                                             12.022400   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.022400   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.772339   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
     1    0.005093    0.021503   11.346928   11.855161 v cell2/CBnorth_out[1] (fpgacell)
                                                         net180 (net)
                      0.021503    0.000151   11.855311 v output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.090154    0.169354   12.024666 v output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.090188    0.001616   12.026281 v io_north_out[1] (out)
                                             12.026281   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.026281   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.776245   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.006474    0.022851   11.360484   11.864625 v cell3/CBnorth_out[2] (fpgacell)
                                                         net178 (net)
                      0.022851    0.000151   11.864777 v output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.090167    0.169898   12.034674 v output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.090201    0.001616   12.036289 v io_north_out[18] (out)
                                             12.036289   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.036289   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.786133   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080549    0.009023    0.284964 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.124727    0.138918    0.209029    0.493993 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141246    0.014241    0.508234 ^ cell2/clk (fpgacell)
     1    0.006439    0.022826   11.360445   11.868679 v cell2/CBnorth_out[2] (fpgacell)
                                                         net191 (net)
                      0.022826    0.000148   11.868827 v output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.090258    0.169949   12.038775 v output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.090293    0.001632   12.040408 v io_north_out[2] (out)
                                             12.040408   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.040408   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.790283   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.005761    0.029584   11.378888   11.883029 v cell3/CBeast_out[6] (fpgacell)
                                                         net151 (net)
                      0.029584    0.000131   11.883161 v output151/A (sky130_fd_sc_hd__buf_2)
     1    0.033992    0.089417    0.172204   12.055365 v output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.089449    0.001589   12.056953 v io_east_out[22] (out)
                                             12.056953   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.056953   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.806885   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.005925    0.029883   11.379301   11.903177 v cell1/CBeast_out[6] (fpgacell)
                                                         net165 (net)
                      0.029883    0.000150   11.903328 v output165/A (sky130_fd_sc_hd__buf_2)
     1    0.034076    0.089603    0.172469   12.075797 v output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.089637    0.001615   12.077412 v io_east_out[6] (out)
                                             12.077412   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.077412   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.827393   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.014461    0.028211   11.478639   11.982780 v cell3/CBeast_out[1] (fpgacell)
                                                         net145 (net)
                      0.028211    0.000131   11.982911 v output145/A (sky130_fd_sc_hd__buf_2)
     1    0.033989    0.089420    0.171607   12.154518 v output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.089452    0.001589   12.156107 v io_east_out[17] (out)
                                             12.156107   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.156107   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.906006   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.007998    0.022942   11.496333   12.000474 v cell3/CBeast_out[2] (fpgacell)
                                                         net146 (net)
                      0.022942    0.000143   12.000617 v output146/A (sky130_fd_sc_hd__buf_2)
     1    0.034169    0.089862    0.169639   12.170256 v output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.089897    0.001640   12.171895 v io_east_out[18] (out)
                                             12.171895   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.171895   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.921875   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.014659    0.028350   11.478856   12.002732 v cell1/CBeast_out[1] (fpgacell)
                                                         net148 (net)
                      0.028350    0.000150   12.002883 v output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034065    0.089591    0.171789   12.174671 v output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.089625    0.001615   12.176286 v io_east_out[1] (out)
                                             12.176286   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.176286   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.926270   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.007863    0.022882   11.496181   12.020057 v cell1/CBeast_out[2] (fpgacell)
                                                         net159 (net)
                      0.022882    0.000132   12.020188 v output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.089838    0.169579   12.189768 v output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.089874    0.001652   12.191420 v io_east_out[2] (out)
                                             12.191420   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.191420   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.941284   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.350219 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.033290    0.000000   11.350219 v cell0/CBeast_in[7] (fpgacell)
     1    0.008023    0.023963    9.438923   20.789143 v cell0/SBsouth_out[0] (fpgacell)
                                                         net201 (net)
                      0.023963    0.000181   20.789322 v output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.090252    0.170475   20.959799 v output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.090284    0.001593   20.961391 v io_south_out[0] (out)
                                             20.961391   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -20.961391   data arrival time
---------------------------------------------------------------------------------------------
                                           2020.711304   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.330483 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.330483 v cell2/CBeast_in[7] (fpgacell)
     1    0.006495    0.022873    9.486675   20.817158 v cell2/SBwest_out[0] (fpgacell)
                                                         net240 (net)
                      0.022873    0.000295   20.817453 v output240/A (sky130_fd_sc_hd__buf_2)
     1    0.034244    0.090049    0.169694   20.987146 v output240/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.090088    0.001712   20.988859 v io_west_out[16] (out)
                                             20.988859   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -20.988859   data arrival time
---------------------------------------------------------------------------------------------
                                           2020.738770   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.350219 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.033290    0.000000   11.350219 v cell0/CBeast_in[7] (fpgacell)
     1    0.006738    0.023050    9.486945   20.837164 v cell0/SBwest_out[0] (fpgacell)
                                                         net233 (net)
                      0.023050    0.000295   20.837458 v output233/A (sky130_fd_sc_hd__buf_2)
     1    0.034191    0.089934    0.169672   21.007132 v output233/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.089972    0.001702   21.008833 v io_west_out[0] (out)
                                             21.008833   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -21.008833   data arrival time
---------------------------------------------------------------------------------------------
                                           2020.758789   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.330483 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.330483 v cell2/CBeast_in[7] (fpgacell)
     1    0.005384    0.021853    9.822125   21.152609 v cell2/CBnorth_out[0] (fpgacell)
                                                         net169 (net)
                      0.021853    0.000156   21.152765 v output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.090249    0.169557   21.322323 v output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.090283    0.001632   21.323956 v io_north_out[0] (out)
                                             21.323956   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -21.323956   data arrival time
---------------------------------------------------------------------------------------------
                                           2021.073975   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.330483 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.330483 v cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.045388    9.726021   21.056505 v cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.045388    0.000000   21.056505 v cell3/SBwest_in[0] (fpgacell)
     1    0.014100    0.027907    2.137936   23.194441 v cell3/CBeast_out[0] (fpgacell)
                                                         net144 (net)
                      0.027907    0.000142   23.194582 v output144/A (sky130_fd_sc_hd__buf_2)
     1    0.034065    0.089596    0.171598   23.366180 v output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.089630    0.001615   23.367796 v io_east_out[16] (out)
                                             23.367796   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.367796   data arrival time
---------------------------------------------------------------------------------------------
                                           2023.117798   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.013700    0.029225   11.129225   11.653101 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029225    0.000000   11.653101 v cell0/CBeast_in[1] (fpgacell)
     1    0.034900    0.045388    9.735844   21.388945 v cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.045388    0.000000   21.388945 v cell1/SBwest_in[0] (fpgacell)
     1    0.007899    0.023874    1.818076   23.207022 v cell1/SBsouth_out[0] (fpgacell)
                                                         net208 (net)
                      0.023874    0.000176   23.207197 v output208/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.090252    0.170436   23.377632 v output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.090285    0.001593   23.379227 v io_south_out[16] (out)
                                             23.379227   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.379227   data arrival time
---------------------------------------------------------------------------------------------
                                           2023.129150   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.159105    0.013245    0.504141 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.330483 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.330483 v cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.045388    9.726021   21.056505 v cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.045388    0.000000   21.056505 v cell3/SBwest_in[0] (fpgacell)
     1    0.005274    0.021719    2.250996   23.307501 v cell3/CBnorth_out[0] (fpgacell)
                                                         net176 (net)
                      0.021719    0.000151   23.307652 v output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.090247    0.169502   23.477154 v output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.090282    0.001632   23.478786 v io_north_out[16] (out)
                                             23.478786   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.478786   data arrival time
---------------------------------------------------------------------------------------------
                                           2023.228760   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027623    0.129357    0.090909    0.090909 ^ clk (in)
                                                         clk (net)
                      0.129479    0.000000    0.090909 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060581    0.078872    0.185032    0.275941 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.078976    0.002285    0.278226 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144231    0.157408    0.212669    0.490896 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.169019    0.032980    0.523876 ^ cell1/clk (fpgacell)
     1    0.013700    0.029225   11.129225   11.653101 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029225    0.000000   11.653101 v cell0/CBeast_in[1] (fpgacell)
     1    0.034900    0.045388    9.735844   21.388945 v cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.045388    0.000000   21.388945 v cell1/SBwest_in[0] (fpgacell)
     1    0.013960    0.027805    2.137782   23.526726 v cell1/CBeast_out[0] (fpgacell)
                                                         net137 (net)
                      0.027805    0.000131   23.526857 v output137/A (sky130_fd_sc_hd__buf_2)
     1    0.033972    0.089384    0.171402   23.698259 v output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.089417    0.001586   23.699846 v io_east_out[0] (out)
                                             23.699846   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.699846   data arrival time
---------------------------------------------------------------------------------------------
                                           2023.449829   slack (MET)



