<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/peterglen/gowin/picotiny/project/impl/gwsynthesis/picotiny.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/peterglen/gowin/picotiny/project/picotiny.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/peterglen/gowin/picotiny/project/picotiny.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Feb  3 01:46:10 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>9602</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4601</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>72</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_osc</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.233</td>
<td>236.250
<td>0.000</td>
<td>2.116</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.233</td>
<td>236.250
<td>0.000</td>
<td>2.116</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>8.466</td>
<td>118.125
<td>0.000</td>
<td>4.233</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>12.698</td>
<td>78.750
<td>0.000</td>
<td>6.349</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>21.164</td>
<td>47.250
<td>0.000</td>
<td>10.582</td>
<td>u_pll/rpll_inst/CLKOUT</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>47.250(MHz)</td>
<td style="color: #FF0000;" class = "error">41.543(MHz)</td>
<td>16</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_osc!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_osc</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_osc</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-84.159</td>
<td>69</td>
</tr>
<tr>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.907</td>
<td>u_picorv32/mem_addr_3_s0/Q</td>
<td>u_picorv32/cpuregs_3342_REDUCAREG_G_s/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>23.671</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.899</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0/Q</td>
<td>u_hdmi/svo_tmds_2/cnt_7_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>23.663</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.897</td>
<td>u_hdmi/svo_enc/out_axis_tdata_10_s0/Q</td>
<td>u_hdmi/svo_tmds_1/cnt_7_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>23.661</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.886</td>
<td>u_hdmi/svo_enc/out_axis_tdata_17_s0/Q</td>
<td>u_hdmi/svo_tmds_0/cnt_7_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>23.650</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.839</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0/Q</td>
<td>u_hdmi/svo_tmds_2/cnt_4_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>23.603</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.725</td>
<td>u_hdmi/svo_enc/out_axis_tdata_10_s0/Q</td>
<td>u_hdmi/svo_tmds_1/cnt_6_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>23.489</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.664</td>
<td>u_picorv32/mem_addr_3_s0/Q</td>
<td>u_picorv32/cpuregs_3308_REDUCAREG_G_s/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>23.428</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.658</td>
<td>u_hdmi/svo_enc/out_axis_tdata_17_s0/Q</td>
<td>u_hdmi/svo_tmds_0/cnt_6_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>23.422</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.549</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0/Q</td>
<td>u_hdmi/svo_tmds_2/cnt_5_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>23.313</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.406</td>
<td>u_hdmi/svo_enc/out_axis_tdata_10_s0/Q</td>
<td>u_hdmi/svo_tmds_1/cnt_5_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>23.170</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.391</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0/Q</td>
<td>u_hdmi/svo_tmds_2/q_out_2_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>23.155</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.391</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0/Q</td>
<td>u_hdmi/svo_tmds_2/q_out_4_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>23.155</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.391</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0/Q</td>
<td>u_hdmi/svo_tmds_2/q_out_6_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>23.155</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.391</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0/Q</td>
<td>u_hdmi/svo_tmds_2/q_out_9_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>23.155</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.351</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0/Q</td>
<td>u_hdmi/svo_tmds_2/cnt_6_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>23.115</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.316</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0/Q</td>
<td>u_hdmi/svo_tmds_2/q_out_3_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>23.080</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.163</td>
<td>u_picorv32/mem_addr_3_s0/Q</td>
<td>u_picorv32/reg_op1_22_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>22.927</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.081</td>
<td>u_hdmi/svo_enc/out_axis_tdata_17_s0/Q</td>
<td>u_hdmi/svo_tmds_0/cnt_4_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>22.845</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.051</td>
<td>u_picorv32/mem_addr_3_s0/Q</td>
<td>u_picorv32/reg_op1_28_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>22.815</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.976</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0/Q</td>
<td>u_hdmi/svo_tmds_2/q_out_5_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>22.740</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.913</td>
<td>u_picorv32/mem_addr_3_s0/Q</td>
<td>u_picorv32/reg_op1_3_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>22.677</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.895</td>
<td>u_hdmi/svo_enc/out_axis_tdata_10_s0/Q</td>
<td>u_hdmi/svo_tmds_1/cnt_4_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>22.659</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.729</td>
<td>u_hdmi/svo_enc/out_axis_tdata_17_s0/Q</td>
<td>u_hdmi/svo_tmds_0/cnt_5_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>22.493</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.700</td>
<td>u_picorv32/mem_addr_3_s0/Q</td>
<td>u_picorv32/reg_op1_1_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>22.464</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.589</td>
<td>u_picorv32/mem_addr_3_s0/Q</td>
<td>u_picorv32/reg_op1_31_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>22.353</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.321</td>
<td>u_hdmi/svo_term/mem_portA_wen_s0/Q</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s/WREA</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>2</td>
<td>0.479</td>
<td>u_hdmi/svo_term/mem_portA_wdata_1_s0/Q</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s/DIA[1]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>u_hdmi/svo_enc/vcursor_7_s0/Q</td>
<td>u_hdmi/svo_enc/vcursor_7_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>u_hdmi/svo_enc/vcursor_13_s0/Q</td>
<td>u_hdmi/svo_enc/vcursor_13_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>u_hdmi/svo_enc/hcursor_3_s0/Q</td>
<td>u_hdmi/svo_enc/hcursor_3_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>u_hdmi/svo_enc/hcursor_12_s0/Q</td>
<td>u_hdmi/svo_enc/hcursor_12_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>u_hdmi/svo_enc/hcursor_13_s0/Q</td>
<td>u_hdmi/svo_enc/hcursor_13_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>u_hdmi/svo_term/request_remove_line_oclk_s2/Q</td>
<td>u_hdmi/svo_term/request_remove_line_oclk_s2/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>u_hdmi/svo_term/mem_start_0_s4/Q</td>
<td>u_hdmi/svo_term/mem_start_0_s4/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>u_hdmi/svo_term/p1_xpos_1_s1/Q</td>
<td>u_hdmi/svo_term/p1_xpos_1_s1/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>u_hdmi/svo_term/p1_xpos_7_s1/Q</td>
<td>u_hdmi/svo_term/p1_xpos_7_s1/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>u_hdmi/svo_term/p2_last_req_remline_s0/Q</td>
<td>u_hdmi/svo_term/p2_last_req_remline_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>u_hdmi/svo_term/p1_ypos_2_s0/Q</td>
<td>u_hdmi/svo_term/p1_ypos_2_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>u_hdmi/svo_term/p1_ypos_5_s0/Q</td>
<td>u_hdmi/svo_term/p1_ypos_5_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>u_hdmi/svo_term/p1_ypos_11_s0/Q</td>
<td>u_hdmi/svo_term/p1_ypos_11_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>u_hdmi/svo_term/p1_ypos_12_s0/Q</td>
<td>u_hdmi/svo_term/p1_ypos_12_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>u_hdmi/svo_term/p1_xpos_8_s0/Q</td>
<td>u_hdmi/svo_term/p1_xpos_8_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>u_hdmi/svo_term/p1_xpos_10_s0/Q</td>
<td>u_hdmi/svo_term/p1_xpos_10_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>u_hdmi/svo_tcard/b_3_s0/Q</td>
<td>u_hdmi/svo_tcard/b_3_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>u_hdmi/svo_tcard/rng_25_s0/Q</td>
<td>u_hdmi/svo_tcard/rng_25_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>u_hdmi/svo_tcard/x_1_s0/Q</td>
<td>u_hdmi/svo_tcard/x_1_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>u_hdmi/svo_tcard/x_5_s0/Q</td>
<td>u_hdmi/svo_tcard/x_5_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>u_hdmi/svo_tcard/x_8_s0/Q</td>
<td>u_hdmi/svo_tcard/x_8_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>u_hdmi/svo_tcard/vcursor_8_s0/Q</td>
<td>u_hdmi/svo_tcard/vcursor_8_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>u_hdmi/svo_tcard/hcursor_11_s0/Q</td>
<td>u_hdmi/svo_tcard/hcursor_11_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.407</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.116</td>
<td>-1.943</td>
<td>5.391</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.407</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.116</td>
<td>-1.943</td>
<td>5.391</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.407</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.116</td>
<td>-1.943</td>
<td>5.391</td>
</tr>
<tr>
<td>4</td>
<td>0.703</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.233</td>
<td>-1.937</td>
<td>5.391</td>
</tr>
<tr>
<td>5</td>
<td>0.703</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.233</td>
<td>-1.937</td>
<td>5.391</td>
</tr>
<tr>
<td>6</td>
<td>0.703</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.233</td>
<td>-1.937</td>
<td>5.391</td>
</tr>
<tr>
<td>7</td>
<td>15.728</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>5.391</td>
</tr>
<tr>
<td>8</td>
<td>15.728</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>5.391</td>
</tr>
<tr>
<td>9</td>
<td>15.728</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>5.391</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.266</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.965</td>
<td>3.274</td>
</tr>
<tr>
<td>2</td>
<td>1.266</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.965</td>
<td>3.274</td>
</tr>
<tr>
<td>3</td>
<td>1.266</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.965</td>
<td>3.274</td>
</tr>
<tr>
<td>4</td>
<td>3.261</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.274</td>
</tr>
<tr>
<td>5</td>
<td>3.261</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.274</td>
</tr>
<tr>
<td>6</td>
<td>3.261</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.274</td>
</tr>
<tr>
<td>7</td>
<td>3.376</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-2.116</td>
<td>-1.971</td>
<td>3.274</td>
</tr>
<tr>
<td>8</td>
<td>3.376</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-2.116</td>
<td>-1.971</td>
<td>3.274</td>
</tr>
<tr>
<td>9</td>
<td>3.376</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-2.116</td>
<td>-1.971</td>
<td>3.274</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>9.258</td>
<td>10.508</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>9.258</td>
<td>10.508</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>9.258</td>
<td>10.508</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/mem_rdata_q_29_s0</td>
</tr>
<tr>
<td>4</td>
<td>9.258</td>
<td>10.508</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/mem_rdata_q_21_s0</td>
</tr>
<tr>
<td>5</td>
<td>9.258</td>
<td>10.508</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/mem_rdata_q_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>9.258</td>
<td>10.508</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>9.258</td>
<td>10.508</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/decoded_imm_j_9_s0</td>
</tr>
<tr>
<td>8</td>
<td>9.258</td>
<td>10.508</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/alu_out_q_27_s0</td>
</tr>
<tr>
<td>9</td>
<td>9.258</td>
<td>10.508</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/reg_op1_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>9.258</td>
<td>10.508</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_hdmi/svo_tcard/hcursor_5_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/cpuregs_3342_REDUCAREG_G_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[2][B]</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R9C3[2][B]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>4.273</td>
<td>3.243</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C16[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/I0</td>
</tr>
<tr>
<td>5.231</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>5.231</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C16[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>5.288</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>5.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C16[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>5.345</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>5.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C16[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>5.402</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>5.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>5.459</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>5.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>5.516</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>5.630</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>5.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>5.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>5.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>5.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>5.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>5.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>5.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>5.858</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>5.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>5.915</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>5.915</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>5.972</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>5.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.029</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>6.086</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>6.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>6.143</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>6.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>6.200</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>6.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>6.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>6.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>6.314</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>6.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>6.368</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C19[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>7.319</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[3][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n570_s8/I0</td>
</tr>
<tr>
<td>7.945</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C18[3][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n570_s8/F</td>
</tr>
<tr>
<td>9.084</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>u_picorv32/mem_xfer_s3/I1</td>
</tr>
<tr>
<td>9.906</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s3/F</td>
</tr>
<tr>
<td>10.881</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_picorv32/mem_xfer_s1/I2</td>
</tr>
<tr>
<td>11.703</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s1/F</td>
</tr>
<tr>
<td>12.535</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>u_picorv32/n7700_s3/I2</td>
</tr>
<tr>
<td>13.161</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7700_s3/F</td>
</tr>
<tr>
<td>13.172</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td>u_picorv32/n3420_s3/I3</td>
</tr>
<tr>
<td>14.204</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s3/F</td>
</tr>
<tr>
<td>14.709</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>u_picorv32/n3420_s4/I1</td>
</tr>
<tr>
<td>15.511</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>45</td>
<td>R13C13[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s4/F</td>
</tr>
<tr>
<td>15.947</td>
<td>0.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[2][A]</td>
<td>u_picorv32/decoded_imm_j_c_2_s0/I2</td>
</tr>
<tr>
<td>16.979</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C12[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/decoded_imm_j_c_2_s0/F</td>
</tr>
<tr>
<td>18.274</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_picorv32/cpuregs_n5168_DOAL_G_0_s8/I1</td>
</tr>
<tr>
<td>19.306</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_n5168_DOAL_G_0_s8/F</td>
</tr>
<tr>
<td>19.311</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>u_picorv32/cpuregs_n5168_DOAL_G_0_s7/I2</td>
</tr>
<tr>
<td>20.410</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_n5168_DOAL_G_0_s7/F</td>
</tr>
<tr>
<td>22.513</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>u_picorv32/cpuregs_n5168_DOAL_G_0_s6/I2</td>
</tr>
<tr>
<td>23.139</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_n5168_DOAL_G_0_s6/F</td>
</tr>
<tr>
<td>23.144</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>u_picorv32/cpuregs_n5168_DOAL_G_0_s5/I2</td>
</tr>
<tr>
<td>24.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_n5168_DOAL_G_0_s5/F</td>
</tr>
<tr>
<td>24.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/cpuregs_3342_REDUCAREG_G_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>u_picorv32/cpuregs_3342_REDUCAREG_G_s/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>u_picorv32/cpuregs_3342_REDUCAREG_G_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.713, 49.482%; route: 11.500, 48.582%; tC2Q: 0.458, 1.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.899</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C37[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_3_s0/Q</td>
</tr>
<tr>
<td>2.821</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[1][B]</td>
<td>u_hdmi/svo_tmds_2/n407_s3/I2</td>
</tr>
<tr>
<td>3.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n407_s3/F</td>
</tr>
<tr>
<td>3.953</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[3][B]</td>
<td>u_hdmi/svo_tmds_2/n406_s2/I1</td>
</tr>
<tr>
<td>5.052</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C45[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>5.063</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[3][A]</td>
<td>u_hdmi/svo_tmds_2/n88_s5/I3</td>
</tr>
<tr>
<td>6.089</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s5/F</td>
</tr>
<tr>
<td>6.512</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[3][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s3/I0</td>
</tr>
<tr>
<td>7.544</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C44[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>7.910</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[3][A]</td>
<td>u_hdmi/svo_tmds_2/n175_s22/I0</td>
</tr>
<tr>
<td>9.009</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C44[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n175_s22/F</td>
</tr>
<tr>
<td>9.819</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>u_hdmi/svo_tmds_2/n175_s17/I3</td>
</tr>
<tr>
<td>10.641</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n175_s17/F</td>
</tr>
<tr>
<td>11.462</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td>u_hdmi/svo_tmds_2/n175_s16/I0</td>
</tr>
<tr>
<td>12.088</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C46[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n175_s16/F</td>
</tr>
<tr>
<td>12.587</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[3][B]</td>
<td>u_hdmi/svo_tmds_2/n174_s17/I1</td>
</tr>
<tr>
<td>13.409</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C46[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n174_s17/F</td>
</tr>
<tr>
<td>14.218</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>u_hdmi/svo_tmds_2/n173_s11/I1</td>
</tr>
<tr>
<td>15.250</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n173_s11/F</td>
</tr>
<tr>
<td>15.745</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[1][B]</td>
<td>u_hdmi/svo_tmds_2/n324_s/I1</td>
</tr>
<tr>
<td>16.295</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n324_s/COUT</td>
</tr>
<tr>
<td>16.295</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C45[2][A]</td>
<td>u_hdmi/svo_tmds_2/n323_s/CIN</td>
</tr>
<tr>
<td>16.352</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C45[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n323_s/COUT</td>
</tr>
<tr>
<td>16.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[2][B]</td>
<td>u_hdmi/svo_tmds_2/n322_s/CIN</td>
</tr>
<tr>
<td>16.915</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n322_s/SUM</td>
</tr>
<tr>
<td>17.719</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C45[2][B]</td>
<td>u_hdmi/svo_tmds_2/n322_s0/I0</td>
</tr>
<tr>
<td>18.677</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n322_s0/COUT</td>
</tr>
<tr>
<td>18.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[0][A]</td>
<td>u_hdmi/svo_tmds_2/n321_s0/CIN</td>
</tr>
<tr>
<td>19.240</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C46[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n321_s0/SUM</td>
</tr>
<tr>
<td>20.050</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[3][A]</td>
<td>u_hdmi/svo_tmds_2/n377_s5/I0</td>
</tr>
<tr>
<td>21.149</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n377_s5/F</td>
</tr>
<tr>
<td>21.954</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[3][A]</td>
<td>u_hdmi/svo_tmds_2/n377_s3/I0</td>
</tr>
<tr>
<td>22.580</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n377_s3/F</td>
</tr>
<tr>
<td>22.585</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[2][A]</td>
<td>u_hdmi/svo_tmds_2/n377_s1/I0</td>
</tr>
<tr>
<td>23.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n377_s1/F</td>
</tr>
<tr>
<td>23.413</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[2][B]</td>
<td>u_hdmi/svo_tmds_2/n377_s0/I0</td>
</tr>
<tr>
<td>24.235</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n377_s0/F</td>
</tr>
<tr>
<td>24.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C46[2][B]</td>
<td>u_hdmi/svo_tmds_2/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C46[2][B]</td>
<td>u_hdmi/svo_tmds_2/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.717, 62.195%; route: 8.487, 35.868%; tC2Q: 0.458, 1.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_10_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R14C38[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_10_s0/Q</td>
</tr>
<tr>
<td>3.154</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C46[2][B]</td>
<td>u_hdmi/svo_tmds_1/n408_s2/I1</td>
</tr>
<tr>
<td>4.186</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C46[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n408_s2/F</td>
</tr>
<tr>
<td>5.007</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46[3][B]</td>
<td>u_hdmi/svo_tmds_1/n406_s3/I0</td>
</tr>
<tr>
<td>5.633</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C46[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n406_s3/F</td>
</tr>
<tr>
<td>5.644</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46[2][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>6.670</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C46[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>7.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C45[1][A]</td>
<td>u_hdmi/svo_tmds_1/n88_s2/I2</td>
</tr>
<tr>
<td>7.719</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s2/F</td>
</tr>
<tr>
<td>8.055</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C45[0][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s0/I2</td>
</tr>
<tr>
<td>8.877</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R5C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>9.709</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[0][B]</td>
<td>u_hdmi/svo_tmds_1/n146_s12/I2</td>
</tr>
<tr>
<td>10.531</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C46[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s12/F</td>
</tr>
<tr>
<td>11.341</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[2][A]</td>
<td>u_hdmi/svo_tmds_1/n146_s10/I1</td>
</tr>
<tr>
<td>12.163</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C45[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s10/F</td>
</tr>
<tr>
<td>13.462</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[3][A]</td>
<td>u_hdmi/svo_tmds_1/n176_s13/I0</td>
</tr>
<tr>
<td>14.284</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n176_s13/F</td>
</tr>
<tr>
<td>14.631</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C45[0][A]</td>
<td>u_hdmi/svo_tmds_1/n223_s/I1</td>
</tr>
<tr>
<td>15.181</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n223_s/COUT</td>
</tr>
<tr>
<td>15.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C45[0][B]</td>
<td>u_hdmi/svo_tmds_1/n289_s/CIN</td>
</tr>
<tr>
<td>15.744</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n289_s/SUM</td>
</tr>
<tr>
<td>16.565</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[0][B]</td>
<td>u_hdmi/svo_tmds_1/n289_s0/I0</td>
</tr>
<tr>
<td>17.523</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n289_s0/COUT</td>
</tr>
<tr>
<td>17.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][A]</td>
<td>u_hdmi/svo_tmds_1/n288_s0/CIN</td>
</tr>
<tr>
<td>17.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n288_s0/COUT</td>
</tr>
<tr>
<td>17.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][B]</td>
<td>u_hdmi/svo_tmds_1/n287_s0/CIN</td>
</tr>
<tr>
<td>18.143</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n287_s0/SUM</td>
</tr>
<tr>
<td>18.953</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][B]</td>
<td>u_hdmi/svo_tmds_1/n378_s6/I3</td>
</tr>
<tr>
<td>19.755</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C44[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n378_s6/F</td>
</tr>
<tr>
<td>20.177</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][B]</td>
<td>u_hdmi/svo_tmds_1/n377_s6/I3</td>
</tr>
<tr>
<td>20.803</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C44[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n377_s6/F</td>
</tr>
<tr>
<td>21.608</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[0][B]</td>
<td>u_hdmi/svo_tmds_1/n377_s4/I0</td>
</tr>
<tr>
<td>22.234</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C44[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n377_s4/F</td>
</tr>
<tr>
<td>22.570</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[3][B]</td>
<td>u_hdmi/svo_tmds_1/n377_s1/I1</td>
</tr>
<tr>
<td>23.196</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C44[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n377_s1/F</td>
</tr>
<tr>
<td>23.202</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[0][A]</td>
<td>u_hdmi/svo_tmds_1/n377_s0/I0</td>
</tr>
<tr>
<td>24.234</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C44[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n377_s0/F</td>
</tr>
<tr>
<td>24.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[0][A]</td>
<td>u_hdmi/svo_tmds_1/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C44[0][A]</td>
<td>u_hdmi/svo_tmds_1/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.001, 54.946%; route: 10.202, 43.117%; tC2Q: 0.458, 1.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_0/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_17_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C36[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_17_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>u_hdmi/svo_tmds_0/n404_s4/I3</td>
</tr>
<tr>
<td>3.422</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n404_s4/F</td>
</tr>
<tr>
<td>3.438</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td>u_hdmi/svo_tmds_0/n406_s2/I1</td>
</tr>
<tr>
<td>4.260</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n406_s2/F</td>
</tr>
<tr>
<td>4.271</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][B]</td>
<td>u_hdmi/svo_tmds_0/n88_s4/I3</td>
</tr>
<tr>
<td>5.370</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n88_s4/F</td>
</tr>
<tr>
<td>5.865</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td>u_hdmi/svo_tmds_0/n88_s3/I1</td>
</tr>
<tr>
<td>6.964</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n88_s3/F</td>
</tr>
<tr>
<td>7.300</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][A]</td>
<td>u_hdmi/svo_tmds_0/n88_s0/I3</td>
</tr>
<tr>
<td>8.122</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R18C40[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n88_s0/F</td>
</tr>
<tr>
<td>9.791</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][B]</td>
<td>u_hdmi/svo_tmds_0/n175_s17/I1</td>
</tr>
<tr>
<td>10.817</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R18C43[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n175_s17/F</td>
</tr>
<tr>
<td>11.240</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[3][B]</td>
<td>u_hdmi/svo_tmds_0/n260_s5/I2</td>
</tr>
<tr>
<td>11.866</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C42[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n260_s5/F</td>
</tr>
<tr>
<td>12.360</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[3][B]</td>
<td>u_hdmi/svo_tmds_0/n174_s16/I3</td>
</tr>
<tr>
<td>13.421</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C42[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n174_s16/F</td>
</tr>
<tr>
<td>13.844</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>u_hdmi/svo_tmds_0/n174_s15/I0</td>
</tr>
<tr>
<td>14.666</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C43[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n174_s15/F</td>
</tr>
<tr>
<td>15.481</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>u_hdmi/svo_tmds_0/n325_s/I1</td>
</tr>
<tr>
<td>16.182</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n325_s/SUM</td>
</tr>
<tr>
<td>16.886</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td>u_hdmi/svo_tmds_0/n325_s0/I0</td>
</tr>
<tr>
<td>17.844</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n325_s0/COUT</td>
</tr>
<tr>
<td>17.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[1][B]</td>
<td>u_hdmi/svo_tmds_0/n324_s0/CIN</td>
</tr>
<tr>
<td>18.407</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C42[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n324_s0/SUM</td>
</tr>
<tr>
<td>18.902</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[3][B]</td>
<td>u_hdmi/svo_tmds_0/n378_s5/I0</td>
</tr>
<tr>
<td>20.001</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C41[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n378_s5/F</td>
</tr>
<tr>
<td>20.816</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[3][B]</td>
<td>u_hdmi/svo_tmds_0/n377_s5/I3</td>
</tr>
<tr>
<td>21.441</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C42[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n377_s5/F</td>
</tr>
<tr>
<td>21.860</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[0][B]</td>
<td>u_hdmi/svo_tmds_0/n377_s3/I0</td>
</tr>
<tr>
<td>22.486</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C41[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n377_s3/F</td>
</tr>
<tr>
<td>22.492</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td>u_hdmi/svo_tmds_0/n377_s1/I0</td>
</tr>
<tr>
<td>23.591</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n377_s1/F</td>
</tr>
<tr>
<td>23.596</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>u_hdmi/svo_tmds_0/n377_s0/I0</td>
</tr>
<tr>
<td>24.222</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n377_s0/F</td>
</tr>
<tr>
<td>24.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_0/cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>u_hdmi/svo_tmds_0/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>u_hdmi/svo_tmds_0/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.773, 62.465%; route: 8.419, 35.597%; tC2Q: 0.458, 1.938%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.839</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C37[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_3_s0/Q</td>
</tr>
<tr>
<td>2.821</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[1][B]</td>
<td>u_hdmi/svo_tmds_2/n407_s3/I2</td>
</tr>
<tr>
<td>3.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n407_s3/F</td>
</tr>
<tr>
<td>3.953</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[3][B]</td>
<td>u_hdmi/svo_tmds_2/n406_s2/I1</td>
</tr>
<tr>
<td>5.052</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C45[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>5.063</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[3][A]</td>
<td>u_hdmi/svo_tmds_2/n88_s5/I3</td>
</tr>
<tr>
<td>6.089</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s5/F</td>
</tr>
<tr>
<td>6.512</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[3][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s3/I0</td>
</tr>
<tr>
<td>7.544</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C44[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>7.910</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[3][A]</td>
<td>u_hdmi/svo_tmds_2/n175_s22/I0</td>
</tr>
<tr>
<td>9.009</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C44[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n175_s22/F</td>
</tr>
<tr>
<td>9.819</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>u_hdmi/svo_tmds_2/n175_s17/I3</td>
</tr>
<tr>
<td>10.641</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n175_s17/F</td>
</tr>
<tr>
<td>11.462</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td>u_hdmi/svo_tmds_2/n175_s16/I0</td>
</tr>
<tr>
<td>12.088</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C46[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n175_s16/F</td>
</tr>
<tr>
<td>12.587</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[3][B]</td>
<td>u_hdmi/svo_tmds_2/n174_s17/I1</td>
</tr>
<tr>
<td>13.409</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C46[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n174_s17/F</td>
</tr>
<tr>
<td>14.218</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[3][A]</td>
<td>u_hdmi/svo_tmds_2/n174_s15/I1</td>
</tr>
<tr>
<td>15.244</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n174_s15/F</td>
</tr>
<tr>
<td>15.668</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C45[1][A]</td>
<td>u_hdmi/svo_tmds_2/n325_s/I1</td>
</tr>
<tr>
<td>16.369</td>
<td>0.701</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n325_s/SUM</td>
</tr>
<tr>
<td>17.073</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C45[1][A]</td>
<td>u_hdmi/svo_tmds_2/n325_s0/I0</td>
</tr>
<tr>
<td>18.031</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n325_s0/COUT</td>
</tr>
<tr>
<td>18.031</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C45[1][B]</td>
<td>u_hdmi/svo_tmds_2/n324_s0/CIN</td>
</tr>
<tr>
<td>18.594</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n324_s0/SUM</td>
</tr>
<tr>
<td>18.946</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][A]</td>
<td>u_hdmi/svo_tmds_2/n378_s5/I0</td>
</tr>
<tr>
<td>19.768</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n378_s5/F</td>
</tr>
<tr>
<td>20.594</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C44[1][A]</td>
<td>u_hdmi/svo_tmds_2/n380_s3/I1</td>
</tr>
<tr>
<td>21.620</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n380_s3/F</td>
</tr>
<tr>
<td>22.038</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[1][B]</td>
<td>u_hdmi/svo_tmds_2/n380_s1/I0</td>
</tr>
<tr>
<td>23.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n380_s1/F</td>
</tr>
<tr>
<td>23.076</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C44[0][B]</td>
<td>u_hdmi/svo_tmds_2/n380_s0/I0</td>
</tr>
<tr>
<td>24.175</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C44[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n380_s0/F</td>
</tr>
<tr>
<td>24.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C44[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[0][B]</td>
<td>u_hdmi/svo_tmds_2/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C44[0][B]</td>
<td>u_hdmi/svo_tmds_2/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.852, 62.925%; route: 8.292, 35.133%; tC2Q: 0.458, 1.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_10_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R14C38[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_10_s0/Q</td>
</tr>
<tr>
<td>3.154</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C46[2][B]</td>
<td>u_hdmi/svo_tmds_1/n408_s2/I1</td>
</tr>
<tr>
<td>4.186</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C46[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n408_s2/F</td>
</tr>
<tr>
<td>5.007</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46[3][B]</td>
<td>u_hdmi/svo_tmds_1/n406_s3/I0</td>
</tr>
<tr>
<td>5.633</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C46[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n406_s3/F</td>
</tr>
<tr>
<td>5.644</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46[2][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>6.670</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C46[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>7.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C45[1][A]</td>
<td>u_hdmi/svo_tmds_1/n88_s2/I2</td>
</tr>
<tr>
<td>7.719</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s2/F</td>
</tr>
<tr>
<td>8.055</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C45[0][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s0/I2</td>
</tr>
<tr>
<td>8.877</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R5C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>9.709</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[0][B]</td>
<td>u_hdmi/svo_tmds_1/n146_s12/I2</td>
</tr>
<tr>
<td>10.531</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C46[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s12/F</td>
</tr>
<tr>
<td>11.341</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[2][A]</td>
<td>u_hdmi/svo_tmds_1/n146_s10/I1</td>
</tr>
<tr>
<td>12.163</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C45[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s10/F</td>
</tr>
<tr>
<td>13.462</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[3][A]</td>
<td>u_hdmi/svo_tmds_1/n176_s13/I0</td>
</tr>
<tr>
<td>14.264</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n176_s13/F</td>
</tr>
<tr>
<td>14.690</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C45[0][A]</td>
<td>u_hdmi/svo_tmds_1/n245_s/I1</td>
</tr>
<tr>
<td>15.240</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n245_s/COUT</td>
</tr>
<tr>
<td>15.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C45[0][B]</td>
<td>u_hdmi/svo_tmds_1/n326_s/CIN</td>
</tr>
<tr>
<td>15.803</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n326_s/SUM</td>
</tr>
<tr>
<td>16.624</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[0][B]</td>
<td>u_hdmi/svo_tmds_1/n326_s0/I0</td>
</tr>
<tr>
<td>17.582</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n326_s0/COUT</td>
</tr>
<tr>
<td>17.582</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][A]</td>
<td>u_hdmi/svo_tmds_1/n325_s0/CIN</td>
</tr>
<tr>
<td>17.639</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n325_s0/COUT</td>
</tr>
<tr>
<td>17.639</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][B]</td>
<td>u_hdmi/svo_tmds_1/n324_s0/CIN</td>
</tr>
<tr>
<td>18.202</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n324_s0/SUM</td>
</tr>
<tr>
<td>18.544</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[3][B]</td>
<td>u_hdmi/svo_tmds_1/n378_s5/I0</td>
</tr>
<tr>
<td>19.576</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C45[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n378_s5/F</td>
</tr>
<tr>
<td>20.885</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>u_hdmi/svo_tmds_1/n378_s3/I2</td>
</tr>
<tr>
<td>21.911</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n378_s3/F</td>
</tr>
<tr>
<td>22.330</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>u_hdmi/svo_tmds_1/n378_s1/I0</td>
</tr>
<tr>
<td>22.956</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n378_s1/F</td>
</tr>
<tr>
<td>22.962</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>u_hdmi/svo_tmds_1/n378_s0/I0</td>
</tr>
<tr>
<td>24.061</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n378_s0/F</td>
</tr>
<tr>
<td>24.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>u_hdmi/svo_tmds_1/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>u_hdmi/svo_tmds_1/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.052, 55.567%; route: 9.978, 42.481%; tC2Q: 0.458, 1.951%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/cpuregs_3308_REDUCAREG_G_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[2][B]</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R9C3[2][B]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>4.273</td>
<td>3.243</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C16[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/I0</td>
</tr>
<tr>
<td>5.231</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>5.231</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C16[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>5.288</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>5.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C16[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>5.345</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>5.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C16[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>5.402</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>5.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>5.459</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>5.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>5.516</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>5.630</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>5.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>5.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>5.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>5.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>5.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>5.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>5.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>5.858</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>5.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>5.915</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>5.915</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>5.972</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>5.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.029</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>6.086</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>6.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>6.143</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>6.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>6.200</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>6.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>6.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>6.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>6.314</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>6.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>6.368</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C19[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>7.319</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[3][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n570_s8/I0</td>
</tr>
<tr>
<td>7.945</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C18[3][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n570_s8/F</td>
</tr>
<tr>
<td>9.084</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>u_picorv32/mem_xfer_s3/I1</td>
</tr>
<tr>
<td>9.906</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s3/F</td>
</tr>
<tr>
<td>10.881</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_picorv32/mem_xfer_s1/I2</td>
</tr>
<tr>
<td>11.703</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s1/F</td>
</tr>
<tr>
<td>12.535</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>u_picorv32/n7700_s3/I2</td>
</tr>
<tr>
<td>13.161</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7700_s3/F</td>
</tr>
<tr>
<td>13.172</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td>u_picorv32/n3420_s3/I3</td>
</tr>
<tr>
<td>14.204</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s3/F</td>
</tr>
<tr>
<td>14.709</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>u_picorv32/n3420_s4/I1</td>
</tr>
<tr>
<td>15.531</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R13C13[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s4/F</td>
</tr>
<tr>
<td>18.216</td>
<td>2.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[3][A]</td>
<td>u_picorv32/decoded_imm_j_c_15_s0/I2</td>
</tr>
<tr>
<td>19.248</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C2[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/decoded_imm_j_c_15_s0/F</td>
</tr>
<tr>
<td>19.749</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[3][A]</td>
<td>u_picorv32/cpuregs_n5103_DOAL_G_0_s8/I1</td>
</tr>
<tr>
<td>20.571</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_n5103_DOAL_G_0_s8/F</td>
</tr>
<tr>
<td>20.576</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[3][B]</td>
<td>u_picorv32/cpuregs_n5103_DOAL_G_0_s7/I2</td>
</tr>
<tr>
<td>21.378</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C4[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_n5103_DOAL_G_0_s7/F</td>
</tr>
<tr>
<td>21.797</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][B]</td>
<td>u_picorv32/cpuregs_n5103_DOAL_G_0_s6/I2</td>
</tr>
<tr>
<td>22.896</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C3[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_n5103_DOAL_G_0_s6/F</td>
</tr>
<tr>
<td>22.901</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td>u_picorv32/cpuregs_n5103_DOAL_G_0_s5/I2</td>
</tr>
<tr>
<td>24.000</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td style=" background: #97FFFF;">u_picorv32/cpuregs_n5103_DOAL_G_0_s5/F</td>
</tr>
<tr>
<td>24.000</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/cpuregs_3308_REDUCAREG_G_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td>u_picorv32/cpuregs_3308_REDUCAREG_G_s/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C3[0][A]</td>
<td>u_picorv32/cpuregs_3308_REDUCAREG_G_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.699, 49.935%; route: 11.271, 48.108%; tC2Q: 0.458, 1.956%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_0/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_17_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C36[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_17_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>u_hdmi/svo_tmds_0/n404_s4/I3</td>
</tr>
<tr>
<td>3.422</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n404_s4/F</td>
</tr>
<tr>
<td>3.438</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td>u_hdmi/svo_tmds_0/n406_s2/I1</td>
</tr>
<tr>
<td>4.260</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n406_s2/F</td>
</tr>
<tr>
<td>4.271</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][B]</td>
<td>u_hdmi/svo_tmds_0/n88_s4/I3</td>
</tr>
<tr>
<td>5.370</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n88_s4/F</td>
</tr>
<tr>
<td>5.865</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td>u_hdmi/svo_tmds_0/n88_s3/I1</td>
</tr>
<tr>
<td>6.964</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n88_s3/F</td>
</tr>
<tr>
<td>7.300</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][A]</td>
<td>u_hdmi/svo_tmds_0/n88_s0/I3</td>
</tr>
<tr>
<td>8.122</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R18C40[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n88_s0/F</td>
</tr>
<tr>
<td>9.791</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][B]</td>
<td>u_hdmi/svo_tmds_0/n175_s17/I1</td>
</tr>
<tr>
<td>10.817</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R18C43[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n175_s17/F</td>
</tr>
<tr>
<td>11.240</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[3][B]</td>
<td>u_hdmi/svo_tmds_0/n260_s5/I2</td>
</tr>
<tr>
<td>11.866</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C42[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n260_s5/F</td>
</tr>
<tr>
<td>12.360</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[3][B]</td>
<td>u_hdmi/svo_tmds_0/n174_s16/I3</td>
</tr>
<tr>
<td>13.421</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C42[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n174_s16/F</td>
</tr>
<tr>
<td>13.844</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>u_hdmi/svo_tmds_0/n174_s15/I0</td>
</tr>
<tr>
<td>14.666</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C43[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n174_s15/F</td>
</tr>
<tr>
<td>15.481</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>u_hdmi/svo_tmds_0/n325_s/I1</td>
</tr>
<tr>
<td>16.182</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n325_s/SUM</td>
</tr>
<tr>
<td>16.886</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td>u_hdmi/svo_tmds_0/n325_s0/I0</td>
</tr>
<tr>
<td>17.844</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n325_s0/COUT</td>
</tr>
<tr>
<td>17.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[1][B]</td>
<td>u_hdmi/svo_tmds_0/n324_s0/CIN</td>
</tr>
<tr>
<td>18.407</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C42[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n324_s0/SUM</td>
</tr>
<tr>
<td>18.902</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[3][B]</td>
<td>u_hdmi/svo_tmds_0/n378_s5/I0</td>
</tr>
<tr>
<td>20.001</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C41[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n378_s5/F</td>
</tr>
<tr>
<td>20.816</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[3][A]</td>
<td>u_hdmi/svo_tmds_0/n378_s3/I2</td>
</tr>
<tr>
<td>21.638</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n378_s3/F</td>
</tr>
<tr>
<td>22.128</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td>u_hdmi/svo_tmds_0/n378_s1/I0</td>
</tr>
<tr>
<td>22.753</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n378_s1/F</td>
</tr>
<tr>
<td>23.172</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[1][B]</td>
<td>u_hdmi/svo_tmds_0/n378_s0/I0</td>
</tr>
<tr>
<td>23.994</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C43[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n378_s0/F</td>
</tr>
<tr>
<td>23.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_0/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[1][B]</td>
<td>u_hdmi/svo_tmds_0/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C43[1][B]</td>
<td>u_hdmi/svo_tmds_0/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.066, 60.054%; route: 8.898, 37.989%; tC2Q: 0.458, 1.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C37[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_3_s0/Q</td>
</tr>
<tr>
<td>2.821</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[1][B]</td>
<td>u_hdmi/svo_tmds_2/n407_s3/I2</td>
</tr>
<tr>
<td>3.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n407_s3/F</td>
</tr>
<tr>
<td>3.953</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[3][B]</td>
<td>u_hdmi/svo_tmds_2/n406_s2/I1</td>
</tr>
<tr>
<td>5.052</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C45[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>5.063</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[3][A]</td>
<td>u_hdmi/svo_tmds_2/n88_s5/I3</td>
</tr>
<tr>
<td>6.089</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s5/F</td>
</tr>
<tr>
<td>6.512</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[3][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s3/I0</td>
</tr>
<tr>
<td>7.544</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C44[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>7.910</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[3][A]</td>
<td>u_hdmi/svo_tmds_2/n175_s22/I0</td>
</tr>
<tr>
<td>9.009</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C44[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n175_s22/F</td>
</tr>
<tr>
<td>9.819</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>u_hdmi/svo_tmds_2/n175_s17/I3</td>
</tr>
<tr>
<td>10.641</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n175_s17/F</td>
</tr>
<tr>
<td>11.462</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td>u_hdmi/svo_tmds_2/n175_s16/I0</td>
</tr>
<tr>
<td>12.088</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C46[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n175_s16/F</td>
</tr>
<tr>
<td>12.587</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[3][B]</td>
<td>u_hdmi/svo_tmds_2/n174_s17/I1</td>
</tr>
<tr>
<td>13.409</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C46[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n174_s17/F</td>
</tr>
<tr>
<td>14.218</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[3][A]</td>
<td>u_hdmi/svo_tmds_2/n174_s15/I1</td>
</tr>
<tr>
<td>15.244</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n174_s15/F</td>
</tr>
<tr>
<td>15.668</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C45[1][A]</td>
<td>u_hdmi/svo_tmds_2/n325_s/I1</td>
</tr>
<tr>
<td>16.369</td>
<td>0.701</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n325_s/SUM</td>
</tr>
<tr>
<td>17.073</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C45[1][A]</td>
<td>u_hdmi/svo_tmds_2/n325_s0/I0</td>
</tr>
<tr>
<td>18.031</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n325_s0/COUT</td>
</tr>
<tr>
<td>18.031</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C45[1][B]</td>
<td>u_hdmi/svo_tmds_2/n324_s0/CIN</td>
</tr>
<tr>
<td>18.594</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n324_s0/SUM</td>
</tr>
<tr>
<td>18.946</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][A]</td>
<td>u_hdmi/svo_tmds_2/n378_s5/I0</td>
</tr>
<tr>
<td>19.768</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n378_s5/F</td>
</tr>
<tr>
<td>20.594</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C44[0][B]</td>
<td>u_hdmi/svo_tmds_2/n379_s3/I1</td>
</tr>
<tr>
<td>21.620</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C44[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n379_s3/F</td>
</tr>
<tr>
<td>22.038</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[0][A]</td>
<td>u_hdmi/svo_tmds_2/n379_s1/I0</td>
</tr>
<tr>
<td>22.840</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n379_s1/F</td>
</tr>
<tr>
<td>23.259</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>u_hdmi/svo_tmds_2/n379_s0/I0</td>
</tr>
<tr>
<td>23.885</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n379_s0/F</td>
</tr>
<tr>
<td>23.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>u_hdmi/svo_tmds_2/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>u_hdmi/svo_tmds_2/cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.149, 60.691%; route: 8.706, 37.343%; tC2Q: 0.458, 1.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_10_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R14C38[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_10_s0/Q</td>
</tr>
<tr>
<td>3.154</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C46[2][B]</td>
<td>u_hdmi/svo_tmds_1/n408_s2/I1</td>
</tr>
<tr>
<td>4.186</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C46[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n408_s2/F</td>
</tr>
<tr>
<td>5.007</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46[3][B]</td>
<td>u_hdmi/svo_tmds_1/n406_s3/I0</td>
</tr>
<tr>
<td>5.633</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C46[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n406_s3/F</td>
</tr>
<tr>
<td>5.644</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46[2][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>6.670</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C46[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>7.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C45[1][A]</td>
<td>u_hdmi/svo_tmds_1/n88_s2/I2</td>
</tr>
<tr>
<td>7.719</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s2/F</td>
</tr>
<tr>
<td>8.055</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C45[0][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s0/I2</td>
</tr>
<tr>
<td>8.877</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R5C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>9.709</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[0][B]</td>
<td>u_hdmi/svo_tmds_1/n146_s12/I2</td>
</tr>
<tr>
<td>10.531</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C46[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s12/F</td>
</tr>
<tr>
<td>11.341</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[2][A]</td>
<td>u_hdmi/svo_tmds_1/n146_s10/I1</td>
</tr>
<tr>
<td>12.163</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C45[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s10/F</td>
</tr>
<tr>
<td>13.462</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[3][A]</td>
<td>u_hdmi/svo_tmds_1/n176_s13/I0</td>
</tr>
<tr>
<td>14.284</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n176_s13/F</td>
</tr>
<tr>
<td>14.631</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C45[0][A]</td>
<td>u_hdmi/svo_tmds_1/n223_s/I1</td>
</tr>
<tr>
<td>15.181</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n223_s/COUT</td>
</tr>
<tr>
<td>15.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C45[0][B]</td>
<td>u_hdmi/svo_tmds_1/n289_s/CIN</td>
</tr>
<tr>
<td>15.744</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n289_s/SUM</td>
</tr>
<tr>
<td>16.565</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[0][B]</td>
<td>u_hdmi/svo_tmds_1/n289_s0/I0</td>
</tr>
<tr>
<td>17.523</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n289_s0/COUT</td>
</tr>
<tr>
<td>17.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][A]</td>
<td>u_hdmi/svo_tmds_1/n288_s0/CIN</td>
</tr>
<tr>
<td>17.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n288_s0/COUT</td>
</tr>
<tr>
<td>17.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C45[1][B]</td>
<td>u_hdmi/svo_tmds_1/n287_s0/CIN</td>
</tr>
<tr>
<td>18.143</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n287_s0/SUM</td>
</tr>
<tr>
<td>18.953</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][B]</td>
<td>u_hdmi/svo_tmds_1/n378_s6/I3</td>
</tr>
<tr>
<td>19.775</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C44[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n378_s6/F</td>
</tr>
<tr>
<td>20.595</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[1][A]</td>
<td>u_hdmi/svo_tmds_1/n379_s4/I1</td>
</tr>
<tr>
<td>21.397</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C43[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n379_s4/F</td>
</tr>
<tr>
<td>21.815</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][B]</td>
<td>u_hdmi/svo_tmds_1/n379_s1/I1</td>
</tr>
<tr>
<td>22.637</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n379_s1/F</td>
</tr>
<tr>
<td>22.643</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>u_hdmi/svo_tmds_1/n379_s0/I0</td>
</tr>
<tr>
<td>23.742</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n379_s0/F</td>
</tr>
<tr>
<td>23.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>u_hdmi/svo_tmds_1/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>u_hdmi/svo_tmds_1/cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.834, 55.391%; route: 9.877, 42.631%; tC2Q: 0.458, 1.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/q_out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C37[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_3_s0/Q</td>
</tr>
<tr>
<td>2.821</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[1][B]</td>
<td>u_hdmi/svo_tmds_2/n407_s3/I2</td>
</tr>
<tr>
<td>3.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n407_s3/F</td>
</tr>
<tr>
<td>3.953</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[3][B]</td>
<td>u_hdmi/svo_tmds_2/n406_s2/I1</td>
</tr>
<tr>
<td>5.052</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C45[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>5.063</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[3][A]</td>
<td>u_hdmi/svo_tmds_2/n88_s5/I3</td>
</tr>
<tr>
<td>6.089</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s5/F</td>
</tr>
<tr>
<td>6.512</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[3][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s3/I0</td>
</tr>
<tr>
<td>7.544</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C44[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>7.910</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[3][A]</td>
<td>u_hdmi/svo_tmds_2/n175_s22/I0</td>
</tr>
<tr>
<td>9.009</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C44[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n175_s22/F</td>
</tr>
<tr>
<td>9.819</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>u_hdmi/svo_tmds_2/n175_s17/I3</td>
</tr>
<tr>
<td>10.641</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n175_s17/F</td>
</tr>
<tr>
<td>11.462</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td>u_hdmi/svo_tmds_2/n175_s16/I0</td>
</tr>
<tr>
<td>12.088</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C46[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n175_s16/F</td>
</tr>
<tr>
<td>12.587</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[3][B]</td>
<td>u_hdmi/svo_tmds_2/n174_s17/I1</td>
</tr>
<tr>
<td>13.409</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C46[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n174_s17/F</td>
</tr>
<tr>
<td>14.218</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[3][A]</td>
<td>u_hdmi/svo_tmds_2/n174_s15/I1</td>
</tr>
<tr>
<td>15.250</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n174_s15/F</td>
</tr>
<tr>
<td>16.076</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[0][B]</td>
<td>u_hdmi/svo_tmds_2/n180_s0/I0</td>
</tr>
<tr>
<td>17.034</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n180_s0/COUT</td>
</tr>
<tr>
<td>17.034</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[1][A]</td>
<td>u_hdmi/svo_tmds_2/n181_s0/CIN</td>
</tr>
<tr>
<td>17.091</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n181_s0/COUT</td>
</tr>
<tr>
<td>17.659</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[2][A]</td>
<td>u_hdmi/svo_tmds_2/n183_s0/I2</td>
</tr>
<tr>
<td>18.720</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R20C45[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n183_s0/F</td>
</tr>
<tr>
<td>19.153</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>u_hdmi/svo_tmds_2/n359_s1/I3</td>
</tr>
<tr>
<td>20.252</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n359_s1/F</td>
</tr>
<tr>
<td>22.695</td>
<td>2.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td>u_hdmi/svo_tmds_2/n408_s1/I3</td>
</tr>
<tr>
<td>23.727</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n408_s1/F</td>
</tr>
<tr>
<td>23.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/q_out_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td>u_hdmi/svo_tmds_2/q_out_2_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C44[2][A]</td>
<td>u_hdmi/svo_tmds_2/q_out_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.864, 55.556%; route: 9.833, 42.464%; tC2Q: 0.458, 1.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/q_out_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C37[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_3_s0/Q</td>
</tr>
<tr>
<td>2.821</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[1][B]</td>
<td>u_hdmi/svo_tmds_2/n407_s3/I2</td>
</tr>
<tr>
<td>3.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n407_s3/F</td>
</tr>
<tr>
<td>3.953</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[3][B]</td>
<td>u_hdmi/svo_tmds_2/n406_s2/I1</td>
</tr>
<tr>
<td>5.052</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C45[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>5.063</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[3][A]</td>
<td>u_hdmi/svo_tmds_2/n88_s5/I3</td>
</tr>
<tr>
<td>6.089</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s5/F</td>
</tr>
<tr>
<td>6.512</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[3][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s3/I0</td>
</tr>
<tr>
<td>7.544</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C44[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>7.910</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[3][A]</td>
<td>u_hdmi/svo_tmds_2/n175_s22/I0</td>
</tr>
<tr>
<td>9.009</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C44[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n175_s22/F</td>
</tr>
<tr>
<td>9.819</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>u_hdmi/svo_tmds_2/n175_s17/I3</td>
</tr>
<tr>
<td>10.641</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n175_s17/F</td>
</tr>
<tr>
<td>11.462</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td>u_hdmi/svo_tmds_2/n175_s16/I0</td>
</tr>
<tr>
<td>12.088</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C46[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n175_s16/F</td>
</tr>
<tr>
<td>12.587</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[3][B]</td>
<td>u_hdmi/svo_tmds_2/n174_s17/I1</td>
</tr>
<tr>
<td>13.409</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C46[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n174_s17/F</td>
</tr>
<tr>
<td>14.218</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[3][A]</td>
<td>u_hdmi/svo_tmds_2/n174_s15/I1</td>
</tr>
<tr>
<td>15.250</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n174_s15/F</td>
</tr>
<tr>
<td>16.076</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[0][B]</td>
<td>u_hdmi/svo_tmds_2/n180_s0/I0</td>
</tr>
<tr>
<td>17.034</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n180_s0/COUT</td>
</tr>
<tr>
<td>17.034</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[1][A]</td>
<td>u_hdmi/svo_tmds_2/n181_s0/CIN</td>
</tr>
<tr>
<td>17.091</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n181_s0/COUT</td>
</tr>
<tr>
<td>17.659</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[2][A]</td>
<td>u_hdmi/svo_tmds_2/n183_s0/I2</td>
</tr>
<tr>
<td>18.720</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R20C45[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n183_s0/F</td>
</tr>
<tr>
<td>19.153</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>u_hdmi/svo_tmds_2/n359_s1/I3</td>
</tr>
<tr>
<td>20.252</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n359_s1/F</td>
</tr>
<tr>
<td>22.695</td>
<td>2.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td>u_hdmi/svo_tmds_2/n406_s3/I3</td>
</tr>
<tr>
<td>23.727</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n406_s3/F</td>
</tr>
<tr>
<td>23.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/q_out_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td>u_hdmi/svo_tmds_2/q_out_4_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C45[1][A]</td>
<td>u_hdmi/svo_tmds_2/q_out_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.864, 55.556%; route: 9.833, 42.464%; tC2Q: 0.458, 1.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/q_out_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C37[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_3_s0/Q</td>
</tr>
<tr>
<td>2.821</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[1][B]</td>
<td>u_hdmi/svo_tmds_2/n407_s3/I2</td>
</tr>
<tr>
<td>3.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n407_s3/F</td>
</tr>
<tr>
<td>3.953</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[3][B]</td>
<td>u_hdmi/svo_tmds_2/n406_s2/I1</td>
</tr>
<tr>
<td>5.052</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C45[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>5.063</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[3][A]</td>
<td>u_hdmi/svo_tmds_2/n88_s5/I3</td>
</tr>
<tr>
<td>6.089</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s5/F</td>
</tr>
<tr>
<td>6.512</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[3][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s3/I0</td>
</tr>
<tr>
<td>7.544</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C44[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>7.910</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[3][A]</td>
<td>u_hdmi/svo_tmds_2/n175_s22/I0</td>
</tr>
<tr>
<td>9.009</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C44[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n175_s22/F</td>
</tr>
<tr>
<td>9.819</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>u_hdmi/svo_tmds_2/n175_s17/I3</td>
</tr>
<tr>
<td>10.641</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n175_s17/F</td>
</tr>
<tr>
<td>11.462</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td>u_hdmi/svo_tmds_2/n175_s16/I0</td>
</tr>
<tr>
<td>12.088</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C46[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n175_s16/F</td>
</tr>
<tr>
<td>12.587</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[3][B]</td>
<td>u_hdmi/svo_tmds_2/n174_s17/I1</td>
</tr>
<tr>
<td>13.409</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C46[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n174_s17/F</td>
</tr>
<tr>
<td>14.218</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[3][A]</td>
<td>u_hdmi/svo_tmds_2/n174_s15/I1</td>
</tr>
<tr>
<td>15.250</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n174_s15/F</td>
</tr>
<tr>
<td>16.076</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[0][B]</td>
<td>u_hdmi/svo_tmds_2/n180_s0/I0</td>
</tr>
<tr>
<td>17.034</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n180_s0/COUT</td>
</tr>
<tr>
<td>17.034</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[1][A]</td>
<td>u_hdmi/svo_tmds_2/n181_s0/CIN</td>
</tr>
<tr>
<td>17.091</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n181_s0/COUT</td>
</tr>
<tr>
<td>17.659</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[2][A]</td>
<td>u_hdmi/svo_tmds_2/n183_s0/I2</td>
</tr>
<tr>
<td>18.720</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R20C45[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n183_s0/F</td>
</tr>
<tr>
<td>19.153</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>u_hdmi/svo_tmds_2/n359_s1/I3</td>
</tr>
<tr>
<td>20.252</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n359_s1/F</td>
</tr>
<tr>
<td>22.695</td>
<td>2.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[1][B]</td>
<td>u_hdmi/svo_tmds_2/n404_s1/I2</td>
</tr>
<tr>
<td>23.727</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n404_s1/F</td>
</tr>
<tr>
<td>23.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/q_out_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][B]</td>
<td>u_hdmi/svo_tmds_2/q_out_6_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C45[1][B]</td>
<td>u_hdmi/svo_tmds_2/q_out_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.864, 55.556%; route: 9.833, 42.464%; tC2Q: 0.458, 1.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/q_out_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C37[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_3_s0/Q</td>
</tr>
<tr>
<td>2.821</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[1][B]</td>
<td>u_hdmi/svo_tmds_2/n407_s3/I2</td>
</tr>
<tr>
<td>3.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n407_s3/F</td>
</tr>
<tr>
<td>3.953</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[3][B]</td>
<td>u_hdmi/svo_tmds_2/n406_s2/I1</td>
</tr>
<tr>
<td>5.052</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C45[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>5.063</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[3][A]</td>
<td>u_hdmi/svo_tmds_2/n88_s5/I3</td>
</tr>
<tr>
<td>6.089</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s5/F</td>
</tr>
<tr>
<td>6.512</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[3][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s3/I0</td>
</tr>
<tr>
<td>7.544</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C44[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>7.910</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[3][A]</td>
<td>u_hdmi/svo_tmds_2/n175_s22/I0</td>
</tr>
<tr>
<td>9.009</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C44[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n175_s22/F</td>
</tr>
<tr>
<td>9.819</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>u_hdmi/svo_tmds_2/n175_s17/I3</td>
</tr>
<tr>
<td>10.641</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n175_s17/F</td>
</tr>
<tr>
<td>11.462</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td>u_hdmi/svo_tmds_2/n175_s16/I0</td>
</tr>
<tr>
<td>12.088</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C46[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n175_s16/F</td>
</tr>
<tr>
<td>12.587</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[3][B]</td>
<td>u_hdmi/svo_tmds_2/n174_s17/I1</td>
</tr>
<tr>
<td>13.409</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C46[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n174_s17/F</td>
</tr>
<tr>
<td>14.218</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[3][A]</td>
<td>u_hdmi/svo_tmds_2/n174_s15/I1</td>
</tr>
<tr>
<td>15.250</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n174_s15/F</td>
</tr>
<tr>
<td>16.076</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[0][B]</td>
<td>u_hdmi/svo_tmds_2/n180_s0/I0</td>
</tr>
<tr>
<td>17.034</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n180_s0/COUT</td>
</tr>
<tr>
<td>17.034</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[1][A]</td>
<td>u_hdmi/svo_tmds_2/n181_s0/CIN</td>
</tr>
<tr>
<td>17.091</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n181_s0/COUT</td>
</tr>
<tr>
<td>17.659</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[2][A]</td>
<td>u_hdmi/svo_tmds_2/n183_s0/I2</td>
</tr>
<tr>
<td>18.720</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R20C45[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n183_s0/F</td>
</tr>
<tr>
<td>19.153</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>u_hdmi/svo_tmds_2/n359_s1/I3</td>
</tr>
<tr>
<td>20.252</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n359_s1/F</td>
</tr>
<tr>
<td>22.695</td>
<td>2.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][B]</td>
<td>u_hdmi/svo_tmds_2/n401_s1/I1</td>
</tr>
<tr>
<td>23.727</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n401_s1/F</td>
</tr>
<tr>
<td>23.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/q_out_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[2][B]</td>
<td>u_hdmi/svo_tmds_2/q_out_9_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C44[2][B]</td>
<td>u_hdmi/svo_tmds_2/q_out_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.864, 55.556%; route: 9.833, 42.464%; tC2Q: 0.458, 1.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C37[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_3_s0/Q</td>
</tr>
<tr>
<td>2.821</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[1][B]</td>
<td>u_hdmi/svo_tmds_2/n407_s3/I2</td>
</tr>
<tr>
<td>3.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n407_s3/F</td>
</tr>
<tr>
<td>3.953</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[3][B]</td>
<td>u_hdmi/svo_tmds_2/n406_s2/I1</td>
</tr>
<tr>
<td>5.052</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C45[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>5.063</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[3][A]</td>
<td>u_hdmi/svo_tmds_2/n88_s5/I3</td>
</tr>
<tr>
<td>6.089</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s5/F</td>
</tr>
<tr>
<td>6.512</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[3][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s3/I0</td>
</tr>
<tr>
<td>7.544</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C44[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>7.910</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[3][A]</td>
<td>u_hdmi/svo_tmds_2/n175_s22/I0</td>
</tr>
<tr>
<td>9.009</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C44[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n175_s22/F</td>
</tr>
<tr>
<td>9.819</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>u_hdmi/svo_tmds_2/n175_s17/I3</td>
</tr>
<tr>
<td>10.641</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n175_s17/F</td>
</tr>
<tr>
<td>11.462</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td>u_hdmi/svo_tmds_2/n175_s16/I0</td>
</tr>
<tr>
<td>12.088</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C46[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n175_s16/F</td>
</tr>
<tr>
<td>12.587</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[3][B]</td>
<td>u_hdmi/svo_tmds_2/n174_s17/I1</td>
</tr>
<tr>
<td>13.409</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C46[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n174_s17/F</td>
</tr>
<tr>
<td>14.218</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[3][A]</td>
<td>u_hdmi/svo_tmds_2/n174_s15/I1</td>
</tr>
<tr>
<td>15.244</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n174_s15/F</td>
</tr>
<tr>
<td>15.668</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C45[1][A]</td>
<td>u_hdmi/svo_tmds_2/n325_s/I1</td>
</tr>
<tr>
<td>16.369</td>
<td>0.701</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n325_s/SUM</td>
</tr>
<tr>
<td>17.073</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C45[1][A]</td>
<td>u_hdmi/svo_tmds_2/n325_s0/I0</td>
</tr>
<tr>
<td>18.031</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n325_s0/COUT</td>
</tr>
<tr>
<td>18.031</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C45[1][B]</td>
<td>u_hdmi/svo_tmds_2/n324_s0/CIN</td>
</tr>
<tr>
<td>18.594</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n324_s0/SUM</td>
</tr>
<tr>
<td>18.946</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][A]</td>
<td>u_hdmi/svo_tmds_2/n378_s5/I0</td>
</tr>
<tr>
<td>19.748</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R23C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n378_s5/F</td>
</tr>
<tr>
<td>20.173</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>u_hdmi/svo_tmds_2/n378_s3/I2</td>
</tr>
<tr>
<td>21.199</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n378_s3/F</td>
</tr>
<tr>
<td>21.618</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td>u_hdmi/svo_tmds_2/n378_s1/I0</td>
</tr>
<tr>
<td>22.650</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n378_s1/F</td>
</tr>
<tr>
<td>22.655</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td>u_hdmi/svo_tmds_2/n378_s0/I0</td>
</tr>
<tr>
<td>23.687</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n378_s0/F</td>
</tr>
<tr>
<td>23.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td>u_hdmi/svo_tmds_2/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C44[1][A]</td>
<td>u_hdmi/svo_tmds_2/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.765, 63.877%; route: 7.892, 34.141%; tC2Q: 0.458, 1.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/q_out_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C37[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_3_s0/Q</td>
</tr>
<tr>
<td>2.821</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[1][B]</td>
<td>u_hdmi/svo_tmds_2/n407_s3/I2</td>
</tr>
<tr>
<td>3.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n407_s3/F</td>
</tr>
<tr>
<td>3.953</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[3][B]</td>
<td>u_hdmi/svo_tmds_2/n406_s2/I1</td>
</tr>
<tr>
<td>5.052</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C45[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>5.063</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[3][A]</td>
<td>u_hdmi/svo_tmds_2/n88_s5/I3</td>
</tr>
<tr>
<td>6.089</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s5/F</td>
</tr>
<tr>
<td>6.512</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[3][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s3/I0</td>
</tr>
<tr>
<td>7.544</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C44[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>7.910</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[3][A]</td>
<td>u_hdmi/svo_tmds_2/n175_s22/I0</td>
</tr>
<tr>
<td>9.009</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C44[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n175_s22/F</td>
</tr>
<tr>
<td>9.819</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>u_hdmi/svo_tmds_2/n175_s17/I3</td>
</tr>
<tr>
<td>10.641</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n175_s17/F</td>
</tr>
<tr>
<td>11.462</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td>u_hdmi/svo_tmds_2/n175_s16/I0</td>
</tr>
<tr>
<td>12.088</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C46[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n175_s16/F</td>
</tr>
<tr>
<td>12.587</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[3][B]</td>
<td>u_hdmi/svo_tmds_2/n174_s17/I1</td>
</tr>
<tr>
<td>13.409</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C46[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n174_s17/F</td>
</tr>
<tr>
<td>14.218</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[3][A]</td>
<td>u_hdmi/svo_tmds_2/n174_s15/I1</td>
</tr>
<tr>
<td>15.250</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n174_s15/F</td>
</tr>
<tr>
<td>16.076</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[0][B]</td>
<td>u_hdmi/svo_tmds_2/n180_s0/I0</td>
</tr>
<tr>
<td>17.034</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n180_s0/COUT</td>
</tr>
<tr>
<td>17.034</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[1][A]</td>
<td>u_hdmi/svo_tmds_2/n181_s0/CIN</td>
</tr>
<tr>
<td>17.091</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n181_s0/COUT</td>
</tr>
<tr>
<td>17.659</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[2][A]</td>
<td>u_hdmi/svo_tmds_2/n183_s0/I2</td>
</tr>
<tr>
<td>18.720</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R20C45[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n183_s0/F</td>
</tr>
<tr>
<td>19.153</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>u_hdmi/svo_tmds_2/n359_s1/I3</td>
</tr>
<tr>
<td>20.252</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n359_s1/F</td>
</tr>
<tr>
<td>23.026</td>
<td>2.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td>u_hdmi/svo_tmds_2/n407_s2/I3</td>
</tr>
<tr>
<td>23.652</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n407_s2/F</td>
</tr>
<tr>
<td>23.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/q_out_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td>u_hdmi/svo_tmds_2/q_out_3_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C45[0][B]</td>
<td>u_hdmi/svo_tmds_2/q_out_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.458, 53.978%; route: 10.163, 44.036%; tC2Q: 0.458, 1.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[2][B]</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R9C3[2][B]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>4.273</td>
<td>3.243</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C16[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/I0</td>
</tr>
<tr>
<td>5.231</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>5.231</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C16[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>5.288</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>5.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C16[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>5.345</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>5.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C16[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>5.402</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>5.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>5.459</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>5.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>5.516</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>5.630</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>5.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>5.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>5.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>5.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>5.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>5.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>5.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>5.858</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>5.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>5.915</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>5.915</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>5.972</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>5.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.029</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>6.086</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>6.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>6.143</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>6.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>6.200</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>6.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>6.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>6.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>6.314</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>6.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>6.368</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C19[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>7.319</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[3][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n570_s8/I0</td>
</tr>
<tr>
<td>7.945</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C18[3][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n570_s8/F</td>
</tr>
<tr>
<td>9.084</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>u_picorv32/mem_xfer_s3/I1</td>
</tr>
<tr>
<td>9.906</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s3/F</td>
</tr>
<tr>
<td>10.881</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_picorv32/mem_xfer_s1/I2</td>
</tr>
<tr>
<td>11.703</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s1/F</td>
</tr>
<tr>
<td>12.535</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>u_picorv32/n7700_s3/I2</td>
</tr>
<tr>
<td>13.161</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7700_s3/F</td>
</tr>
<tr>
<td>13.172</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td>u_picorv32/n3420_s3/I3</td>
</tr>
<tr>
<td>14.204</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s3/F</td>
</tr>
<tr>
<td>15.663</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td>u_picorv32/n6963_s20/I0</td>
</tr>
<tr>
<td>16.762</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R11C14[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6963_s20/F</td>
</tr>
<tr>
<td>21.023</td>
<td>4.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>u_picorv32/n6981_s14/I0</td>
</tr>
<tr>
<td>22.049</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6981_s14/F</td>
</tr>
<tr>
<td>22.467</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>u_picorv32/n6981_s12/I3</td>
</tr>
<tr>
<td>23.499</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6981_s12/F</td>
</tr>
<tr>
<td>23.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>u_picorv32/reg_op1_22_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>u_picorv32/reg_op1_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.180, 40.040%; route: 13.289, 57.961%; tC2Q: 0.458, 1.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_0/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_17_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C36[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_17_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>u_hdmi/svo_tmds_0/n404_s4/I3</td>
</tr>
<tr>
<td>3.422</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n404_s4/F</td>
</tr>
<tr>
<td>3.438</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td>u_hdmi/svo_tmds_0/n406_s2/I1</td>
</tr>
<tr>
<td>4.260</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n406_s2/F</td>
</tr>
<tr>
<td>4.271</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][B]</td>
<td>u_hdmi/svo_tmds_0/n88_s4/I3</td>
</tr>
<tr>
<td>5.370</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n88_s4/F</td>
</tr>
<tr>
<td>5.865</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td>u_hdmi/svo_tmds_0/n88_s3/I1</td>
</tr>
<tr>
<td>6.964</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n88_s3/F</td>
</tr>
<tr>
<td>7.300</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][A]</td>
<td>u_hdmi/svo_tmds_0/n88_s0/I3</td>
</tr>
<tr>
<td>8.122</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R18C40[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n88_s0/F</td>
</tr>
<tr>
<td>9.791</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][B]</td>
<td>u_hdmi/svo_tmds_0/n175_s17/I1</td>
</tr>
<tr>
<td>10.817</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R18C43[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n175_s17/F</td>
</tr>
<tr>
<td>11.240</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[3][B]</td>
<td>u_hdmi/svo_tmds_0/n260_s5/I2</td>
</tr>
<tr>
<td>11.866</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C42[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n260_s5/F</td>
</tr>
<tr>
<td>12.360</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[3][B]</td>
<td>u_hdmi/svo_tmds_0/n174_s16/I3</td>
</tr>
<tr>
<td>13.421</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C42[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n174_s16/F</td>
</tr>
<tr>
<td>13.844</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>u_hdmi/svo_tmds_0/n174_s15/I0</td>
</tr>
<tr>
<td>14.666</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C43[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n174_s15/F</td>
</tr>
<tr>
<td>15.481</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>u_hdmi/svo_tmds_0/n325_s/I1</td>
</tr>
<tr>
<td>16.182</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n325_s/SUM</td>
</tr>
<tr>
<td>16.886</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td>u_hdmi/svo_tmds_0/n325_s0/I0</td>
</tr>
<tr>
<td>17.844</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n325_s0/COUT</td>
</tr>
<tr>
<td>17.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[1][B]</td>
<td>u_hdmi/svo_tmds_0/n324_s0/CIN</td>
</tr>
<tr>
<td>18.407</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C42[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n324_s0/SUM</td>
</tr>
<tr>
<td>18.902</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[3][B]</td>
<td>u_hdmi/svo_tmds_0/n378_s5/I0</td>
</tr>
<tr>
<td>19.963</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R23C41[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n378_s5/F</td>
</tr>
<tr>
<td>20.386</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[3][A]</td>
<td>u_hdmi/svo_tmds_0/n380_s3/I1</td>
</tr>
<tr>
<td>21.485</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C41[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n380_s3/F</td>
</tr>
<tr>
<td>21.490</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[1][B]</td>
<td>u_hdmi/svo_tmds_0/n380_s1/I0</td>
</tr>
<tr>
<td>22.312</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C41[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n380_s1/F</td>
</tr>
<tr>
<td>22.318</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][B]</td>
<td>u_hdmi/svo_tmds_0/n380_s0/I0</td>
</tr>
<tr>
<td>23.417</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n380_s0/F</td>
</tr>
<tr>
<td>23.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_0/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[0][B]</td>
<td>u_hdmi/svo_tmds_0/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C41[0][B]</td>
<td>u_hdmi/svo_tmds_0/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.779, 64.694%; route: 7.607, 33.300%; tC2Q: 0.458, 2.006%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[2][B]</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R9C3[2][B]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>4.273</td>
<td>3.243</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C16[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/I0</td>
</tr>
<tr>
<td>5.231</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>5.231</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C16[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>5.288</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>5.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C16[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>5.345</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>5.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C16[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>5.402</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>5.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>5.459</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>5.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>5.516</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>5.630</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>5.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>5.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>5.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>5.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>5.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>5.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>5.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>5.858</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>5.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>5.915</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>5.915</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>5.972</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>5.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.029</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>6.086</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>6.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>6.143</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>6.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>6.200</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>6.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>6.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>6.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>6.314</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>6.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>6.368</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C19[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>7.319</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[3][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n570_s8/I0</td>
</tr>
<tr>
<td>7.945</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C18[3][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n570_s8/F</td>
</tr>
<tr>
<td>9.084</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>u_picorv32/mem_xfer_s3/I1</td>
</tr>
<tr>
<td>9.906</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s3/F</td>
</tr>
<tr>
<td>10.881</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_picorv32/mem_xfer_s1/I2</td>
</tr>
<tr>
<td>11.703</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s1/F</td>
</tr>
<tr>
<td>12.535</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>u_picorv32/n7700_s3/I2</td>
</tr>
<tr>
<td>13.161</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7700_s3/F</td>
</tr>
<tr>
<td>13.172</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td>u_picorv32/n3420_s3/I3</td>
</tr>
<tr>
<td>14.204</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s3/F</td>
</tr>
<tr>
<td>15.663</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td>u_picorv32/n6963_s20/I0</td>
</tr>
<tr>
<td>16.762</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R11C14[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6963_s20/F</td>
</tr>
<tr>
<td>20.203</td>
<td>3.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[3][B]</td>
<td>u_picorv32/n6969_s15/I0</td>
</tr>
<tr>
<td>20.829</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6969_s15/F</td>
</tr>
<tr>
<td>22.288</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>u_picorv32/n6969_s12/I3</td>
</tr>
<tr>
<td>23.387</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6969_s12/F</td>
</tr>
<tr>
<td>23.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>u_picorv32/reg_op1_28_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>u_picorv32/reg_op1_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.847, 38.778%; route: 13.509, 59.213%; tC2Q: 0.458, 2.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/q_out_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C37[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_3_s0/Q</td>
</tr>
<tr>
<td>2.821</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[1][B]</td>
<td>u_hdmi/svo_tmds_2/n407_s3/I2</td>
</tr>
<tr>
<td>3.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n407_s3/F</td>
</tr>
<tr>
<td>3.953</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[3][B]</td>
<td>u_hdmi/svo_tmds_2/n406_s2/I1</td>
</tr>
<tr>
<td>5.052</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C45[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>5.063</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[3][A]</td>
<td>u_hdmi/svo_tmds_2/n88_s5/I3</td>
</tr>
<tr>
<td>6.089</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s5/F</td>
</tr>
<tr>
<td>6.512</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[3][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s3/I0</td>
</tr>
<tr>
<td>7.544</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C44[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>7.910</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[3][A]</td>
<td>u_hdmi/svo_tmds_2/n175_s22/I0</td>
</tr>
<tr>
<td>9.009</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C44[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n175_s22/F</td>
</tr>
<tr>
<td>9.819</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>u_hdmi/svo_tmds_2/n175_s17/I3</td>
</tr>
<tr>
<td>10.641</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n175_s17/F</td>
</tr>
<tr>
<td>11.462</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td>u_hdmi/svo_tmds_2/n175_s16/I0</td>
</tr>
<tr>
<td>12.088</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C46[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n175_s16/F</td>
</tr>
<tr>
<td>12.587</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[3][B]</td>
<td>u_hdmi/svo_tmds_2/n174_s17/I1</td>
</tr>
<tr>
<td>13.409</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C46[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n174_s17/F</td>
</tr>
<tr>
<td>14.218</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[3][A]</td>
<td>u_hdmi/svo_tmds_2/n174_s15/I1</td>
</tr>
<tr>
<td>15.250</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n174_s15/F</td>
</tr>
<tr>
<td>16.076</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[0][B]</td>
<td>u_hdmi/svo_tmds_2/n180_s0/I0</td>
</tr>
<tr>
<td>17.034</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n180_s0/COUT</td>
</tr>
<tr>
<td>17.034</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[1][A]</td>
<td>u_hdmi/svo_tmds_2/n181_s0/CIN</td>
</tr>
<tr>
<td>17.091</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n181_s0/COUT</td>
</tr>
<tr>
<td>17.659</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[2][A]</td>
<td>u_hdmi/svo_tmds_2/n183_s0/I2</td>
</tr>
<tr>
<td>18.720</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R20C45[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n183_s0/F</td>
</tr>
<tr>
<td>19.153</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>u_hdmi/svo_tmds_2/n359_s1/I3</td>
</tr>
<tr>
<td>20.252</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n359_s1/F</td>
</tr>
<tr>
<td>22.686</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>u_hdmi/svo_tmds_2/n405_s2/I1</td>
</tr>
<tr>
<td>23.312</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n405_s2/F</td>
</tr>
<tr>
<td>23.312</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/q_out_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>u_hdmi/svo_tmds_2/q_out_5_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>u_hdmi/svo_tmds_2/q_out_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.458, 54.785%; route: 9.823, 43.199%; tC2Q: 0.458, 2.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[2][B]</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R9C3[2][B]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>4.273</td>
<td>3.243</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C16[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/I0</td>
</tr>
<tr>
<td>5.231</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>5.231</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C16[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>5.288</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>5.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C16[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>5.345</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>5.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C16[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>5.402</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>5.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>5.459</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>5.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>5.516</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>5.630</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>5.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>5.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>5.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>5.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>5.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>5.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>5.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>5.858</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>5.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>5.915</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>5.915</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>5.972</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>5.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.029</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>6.086</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>6.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>6.143</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>6.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>6.200</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>6.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>6.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>6.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>6.314</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>6.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>6.368</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C19[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>7.319</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[3][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n570_s8/I0</td>
</tr>
<tr>
<td>7.945</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C18[3][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n570_s8/F</td>
</tr>
<tr>
<td>9.084</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>u_picorv32/mem_xfer_s3/I1</td>
</tr>
<tr>
<td>9.906</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s3/F</td>
</tr>
<tr>
<td>10.881</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_picorv32/mem_xfer_s1/I2</td>
</tr>
<tr>
<td>11.703</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s1/F</td>
</tr>
<tr>
<td>12.535</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>u_picorv32/n7700_s3/I2</td>
</tr>
<tr>
<td>13.161</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7700_s3/F</td>
</tr>
<tr>
<td>13.172</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td>u_picorv32/n3420_s3/I3</td>
</tr>
<tr>
<td>14.204</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s3/F</td>
</tr>
<tr>
<td>15.663</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td>u_picorv32/n6963_s20/I0</td>
</tr>
<tr>
<td>16.762</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R11C14[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6963_s20/F</td>
</tr>
<tr>
<td>21.992</td>
<td>5.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[1][A]</td>
<td>u_picorv32/n7019_s14/I0</td>
</tr>
<tr>
<td>22.618</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C8[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n7019_s14/F</td>
</tr>
<tr>
<td>22.623</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[2][A]</td>
<td>u_picorv32/n7019_s12/I3</td>
</tr>
<tr>
<td>23.249</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C8[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n7019_s12/F</td>
</tr>
<tr>
<td>23.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[2][A]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[2][A]</td>
<td>u_picorv32/reg_op1_3_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C8[2][A]</td>
<td>u_picorv32/reg_op1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.374, 36.927%; route: 13.845, 61.052%; tC2Q: 0.458, 2.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_10_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R14C38[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_10_s0/Q</td>
</tr>
<tr>
<td>3.154</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C46[2][B]</td>
<td>u_hdmi/svo_tmds_1/n408_s2/I1</td>
</tr>
<tr>
<td>4.186</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C46[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n408_s2/F</td>
</tr>
<tr>
<td>5.007</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46[3][B]</td>
<td>u_hdmi/svo_tmds_1/n406_s3/I0</td>
</tr>
<tr>
<td>5.633</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C46[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n406_s3/F</td>
</tr>
<tr>
<td>5.644</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46[2][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>6.670</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C46[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>7.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C45[1][A]</td>
<td>u_hdmi/svo_tmds_1/n88_s2/I2</td>
</tr>
<tr>
<td>7.719</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s2/F</td>
</tr>
<tr>
<td>8.055</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C45[0][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s0/I2</td>
</tr>
<tr>
<td>8.877</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R5C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>9.709</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[0][B]</td>
<td>u_hdmi/svo_tmds_1/n146_s12/I2</td>
</tr>
<tr>
<td>10.531</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C46[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s12/F</td>
</tr>
<tr>
<td>11.341</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[2][A]</td>
<td>u_hdmi/svo_tmds_1/n146_s10/I1</td>
</tr>
<tr>
<td>12.163</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C45[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s10/F</td>
</tr>
<tr>
<td>13.462</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[3][A]</td>
<td>u_hdmi/svo_tmds_1/n176_s13/I0</td>
</tr>
<tr>
<td>14.264</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C45[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n176_s13/F</td>
</tr>
<tr>
<td>14.690</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C45[0][A]</td>
<td>u_hdmi/svo_tmds_1/n245_s/I1</td>
</tr>
<tr>
<td>15.240</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n245_s/COUT</td>
</tr>
<tr>
<td>15.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C45[0][B]</td>
<td>u_hdmi/svo_tmds_1/n326_s/CIN</td>
</tr>
<tr>
<td>15.803</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n326_s/SUM</td>
</tr>
<tr>
<td>16.624</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[0][B]</td>
<td>u_hdmi/svo_tmds_1/n326_s0/I0</td>
</tr>
<tr>
<td>17.582</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n326_s0/COUT</td>
</tr>
<tr>
<td>17.582</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][A]</td>
<td>u_hdmi/svo_tmds_1/n325_s0/CIN</td>
</tr>
<tr>
<td>17.639</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n325_s0/COUT</td>
</tr>
<tr>
<td>17.639</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C45[1][B]</td>
<td>u_hdmi/svo_tmds_1/n324_s0/CIN</td>
</tr>
<tr>
<td>18.202</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C45[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n324_s0/SUM</td>
</tr>
<tr>
<td>18.544</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[3][B]</td>
<td>u_hdmi/svo_tmds_1/n378_s5/I0</td>
</tr>
<tr>
<td>19.576</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C45[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n378_s5/F</td>
</tr>
<tr>
<td>20.396</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>u_hdmi/svo_tmds_1/n380_s3/I1</td>
</tr>
<tr>
<td>21.495</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n380_s3/F</td>
</tr>
<tr>
<td>21.501</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>u_hdmi/svo_tmds_1/n380_s1/I0</td>
</tr>
<tr>
<td>22.127</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n380_s1/F</td>
</tr>
<tr>
<td>22.132</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[0][A]</td>
<td>u_hdmi/svo_tmds_1/n380_s0/I0</td>
</tr>
<tr>
<td>23.231</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n380_s0/F</td>
</tr>
<tr>
<td>23.231</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][A]</td>
<td>u_hdmi/svo_tmds_1/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C44[0][A]</td>
<td>u_hdmi/svo_tmds_1/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.125, 57.924%; route: 9.076, 40.054%; tC2Q: 0.458, 2.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_0/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_17_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R15C36[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_17_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>u_hdmi/svo_tmds_0/n404_s4/I3</td>
</tr>
<tr>
<td>3.422</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n404_s4/F</td>
</tr>
<tr>
<td>3.438</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td>u_hdmi/svo_tmds_0/n406_s2/I1</td>
</tr>
<tr>
<td>4.260</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n406_s2/F</td>
</tr>
<tr>
<td>4.271</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[0][B]</td>
<td>u_hdmi/svo_tmds_0/n88_s4/I3</td>
</tr>
<tr>
<td>5.370</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C40[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n88_s4/F</td>
</tr>
<tr>
<td>5.865</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td>u_hdmi/svo_tmds_0/n88_s3/I1</td>
</tr>
<tr>
<td>6.964</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n88_s3/F</td>
</tr>
<tr>
<td>7.300</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][A]</td>
<td>u_hdmi/svo_tmds_0/n88_s0/I3</td>
</tr>
<tr>
<td>8.122</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R18C40[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n88_s0/F</td>
</tr>
<tr>
<td>9.791</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][B]</td>
<td>u_hdmi/svo_tmds_0/n175_s17/I1</td>
</tr>
<tr>
<td>10.817</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R18C43[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n175_s17/F</td>
</tr>
<tr>
<td>11.240</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[3][B]</td>
<td>u_hdmi/svo_tmds_0/n260_s5/I2</td>
</tr>
<tr>
<td>11.866</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C42[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n260_s5/F</td>
</tr>
<tr>
<td>12.360</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[3][B]</td>
<td>u_hdmi/svo_tmds_0/n174_s16/I3</td>
</tr>
<tr>
<td>13.421</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C42[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n174_s16/F</td>
</tr>
<tr>
<td>13.844</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>u_hdmi/svo_tmds_0/n174_s15/I0</td>
</tr>
<tr>
<td>14.666</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C43[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n174_s15/F</td>
</tr>
<tr>
<td>15.481</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>u_hdmi/svo_tmds_0/n325_s/I1</td>
</tr>
<tr>
<td>16.031</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n325_s/COUT</td>
</tr>
<tr>
<td>16.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>u_hdmi/svo_tmds_0/n324_s/CIN</td>
</tr>
<tr>
<td>16.594</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n324_s/SUM</td>
</tr>
<tr>
<td>17.399</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[1][B]</td>
<td>u_hdmi/svo_tmds_0/n324_s0/I0</td>
</tr>
<tr>
<td>18.357</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n324_s0/COUT</td>
</tr>
<tr>
<td>18.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[2][A]</td>
<td>u_hdmi/svo_tmds_0/n323_s0/CIN</td>
</tr>
<tr>
<td>18.920</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C42[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n323_s0/SUM</td>
</tr>
<tr>
<td>20.230</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td>u_hdmi/svo_tmds_0/n379_s3/I0</td>
</tr>
<tr>
<td>21.329</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n379_s3/F</td>
</tr>
<tr>
<td>21.334</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td>u_hdmi/svo_tmds_0/n379_s1/I0</td>
</tr>
<tr>
<td>22.433</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n379_s1/F</td>
</tr>
<tr>
<td>22.439</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td>u_hdmi/svo_tmds_0/n379_s0/I0</td>
</tr>
<tr>
<td>23.065</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_0/n379_s0/F</td>
</tr>
<tr>
<td>23.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_0/cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td>u_hdmi/svo_tmds_0/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C41[0][A]</td>
<td>u_hdmi/svo_tmds_0/cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.934, 61.949%; route: 8.100, 36.013%; tC2Q: 0.458, 2.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.700</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[2][B]</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R9C3[2][B]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>4.273</td>
<td>3.243</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C16[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/I0</td>
</tr>
<tr>
<td>5.231</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>5.231</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C16[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>5.288</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>5.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C16[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>5.345</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>5.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C16[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>5.402</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>5.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>5.459</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>5.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>5.516</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>5.630</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>5.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>5.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>5.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>5.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>5.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>5.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>5.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>5.858</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>5.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>5.915</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>5.915</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>5.972</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>5.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.029</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>6.086</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>6.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>6.143</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>6.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>6.200</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>6.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>6.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>6.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>6.314</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>6.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>6.368</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C19[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>7.319</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[3][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n570_s8/I0</td>
</tr>
<tr>
<td>7.945</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C18[3][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n570_s8/F</td>
</tr>
<tr>
<td>9.084</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>u_picorv32/mem_xfer_s3/I1</td>
</tr>
<tr>
<td>9.906</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s3/F</td>
</tr>
<tr>
<td>10.881</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_picorv32/mem_xfer_s1/I2</td>
</tr>
<tr>
<td>11.703</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s1/F</td>
</tr>
<tr>
<td>12.535</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>u_picorv32/n7700_s3/I2</td>
</tr>
<tr>
<td>13.161</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7700_s3/F</td>
</tr>
<tr>
<td>13.172</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td>u_picorv32/n3420_s3/I3</td>
</tr>
<tr>
<td>14.204</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s3/F</td>
</tr>
<tr>
<td>15.663</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td>u_picorv32/n6963_s20/I0</td>
</tr>
<tr>
<td>16.762</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R11C14[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6963_s20/F</td>
</tr>
<tr>
<td>21.176</td>
<td>4.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[2][A]</td>
<td>u_picorv32/n7023_s14/I0</td>
</tr>
<tr>
<td>22.208</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C7[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n7023_s14/F</td>
</tr>
<tr>
<td>22.214</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>u_picorv32/n7023_s12/I3</td>
</tr>
<tr>
<td>23.036</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n7023_s12/F</td>
</tr>
<tr>
<td>23.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>u_picorv32/reg_op1_1_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>u_picorv32/reg_op1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.976, 39.958%; route: 13.029, 58.002%; tC2Q: 0.458, 2.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_picorv32/reg_op1_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[2][B]</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>61</td>
<td>R9C3[2][B]</td>
<td style=" font-weight:bold;">u_picorv32/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>4.273</td>
<td>3.243</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C16[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/I0</td>
</tr>
<tr>
<td>5.231</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n7_s0/COUT</td>
</tr>
<tr>
<td>5.231</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C16[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/CIN</td>
</tr>
<tr>
<td>5.288</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n8_s0/COUT</td>
</tr>
<tr>
<td>5.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C16[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/CIN</td>
</tr>
<tr>
<td>5.345</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n9_s0/COUT</td>
</tr>
<tr>
<td>5.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C16[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/CIN</td>
</tr>
<tr>
<td>5.402</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n10_s0/COUT</td>
</tr>
<tr>
<td>5.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/CIN</td>
</tr>
<tr>
<td>5.459</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n11_s0/COUT</td>
</tr>
<tr>
<td>5.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/CIN</td>
</tr>
<tr>
<td>5.516</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n12_s0/COUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n13_s0/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/CIN</td>
</tr>
<tr>
<td>5.630</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n14_s0/COUT</td>
</tr>
<tr>
<td>5.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/CIN</td>
</tr>
<tr>
<td>5.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n15_s0/COUT</td>
</tr>
<tr>
<td>5.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C17[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/CIN</td>
</tr>
<tr>
<td>5.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n16_s0/COUT</td>
</tr>
<tr>
<td>5.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/CIN</td>
</tr>
<tr>
<td>5.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n17_s0/COUT</td>
</tr>
<tr>
<td>5.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/CIN</td>
</tr>
<tr>
<td>5.858</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n18_s0/COUT</td>
</tr>
<tr>
<td>5.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/CIN</td>
</tr>
<tr>
<td>5.915</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n19_s0/COUT</td>
</tr>
<tr>
<td>5.915</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/CIN</td>
</tr>
<tr>
<td>5.972</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n20_s0/COUT</td>
</tr>
<tr>
<td>5.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/CIN</td>
</tr>
<tr>
<td>6.029</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n21_s0/COUT</td>
</tr>
<tr>
<td>6.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C18[2][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/CIN</td>
</tr>
<tr>
<td>6.086</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n22_s0/COUT</td>
</tr>
<tr>
<td>6.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[0][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/CIN</td>
</tr>
<tr>
<td>6.143</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n23_s0/COUT</td>
</tr>
<tr>
<td>6.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[0][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/CIN</td>
</tr>
<tr>
<td>6.200</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n24_s0/COUT</td>
</tr>
<tr>
<td>6.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[1][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/CIN</td>
</tr>
<tr>
<td>6.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n25_s0/COUT</td>
</tr>
<tr>
<td>6.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[1][B]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/CIN</td>
</tr>
<tr>
<td>6.314</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][B]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n26_s0/COUT</td>
</tr>
<tr>
<td>6.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C19[2][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/CIN</td>
</tr>
<tr>
<td>6.368</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C19[2][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n27_s0/COUT</td>
</tr>
<tr>
<td>7.319</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[3][A]</td>
<td>u_PicoMem_SPI_Flash_18/u_spimemio/n570_s8/I0</td>
</tr>
<tr>
<td>7.945</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C18[3][A]</td>
<td style=" background: #97FFFF;">u_PicoMem_SPI_Flash_18/u_spimemio/n570_s8/F</td>
</tr>
<tr>
<td>9.084</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>u_picorv32/mem_xfer_s3/I1</td>
</tr>
<tr>
<td>9.906</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s3/F</td>
</tr>
<tr>
<td>10.881</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_picorv32/mem_xfer_s1/I2</td>
</tr>
<tr>
<td>11.703</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">u_picorv32/mem_xfer_s1/F</td>
</tr>
<tr>
<td>12.535</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>u_picorv32/n7700_s3/I2</td>
</tr>
<tr>
<td>13.161</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n7700_s3/F</td>
</tr>
<tr>
<td>13.172</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td>u_picorv32/n3420_s3/I3</td>
</tr>
<tr>
<td>14.204</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[3][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n3420_s3/F</td>
</tr>
<tr>
<td>15.663</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td>u_picorv32/n6963_s20/I0</td>
</tr>
<tr>
<td>16.762</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R11C14[1][B]</td>
<td style=" background: #97FFFF;">u_picorv32/n6963_s20/F</td>
</tr>
<tr>
<td>20.040</td>
<td>3.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>u_picorv32/n6963_s15/I3</td>
</tr>
<tr>
<td>21.072</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6963_s15/F</td>
</tr>
<tr>
<td>21.893</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td>u_picorv32/n6963_s12/I3</td>
</tr>
<tr>
<td>22.925</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td style=" background: #97FFFF;">u_picorv32/n6963_s12/F</td>
</tr>
<tr>
<td>22.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td style=" font-weight:bold;">u_picorv32/reg_op1_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td>u_picorv32/reg_op1_31_s0/CLK</td>
</tr>
<tr>
<td>21.336</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[2][A]</td>
<td>u_picorv32/reg_op1_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.186, 41.096%; route: 12.708, 56.853%; tC2Q: 0.458, 2.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/mem_portA_wen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C24[1][B]</td>
<td>u_hdmi/svo_term/mem_portA_wen_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C24[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_portA_wen_s0/Q</td>
</tr>
<tr>
<td>0.846</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_mem_0_0_s/WREA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/mem_portA_wdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td>u_hdmi/svo_term/mem_portA_wdata_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_portA_wdata_1_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_mem_0_0_s/DIA[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.599</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/vcursor_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_enc/vcursor_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td>u_hdmi/svo_enc/vcursor_7_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C40[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/vcursor_7_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td>u_hdmi/svo_enc/n87_s2/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_enc/n87_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/vcursor_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td>u_hdmi/svo_enc/vcursor_7_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C40[0][A]</td>
<td>u_hdmi/svo_enc/vcursor_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/vcursor_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_enc/vcursor_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td>u_hdmi/svo_enc/vcursor_13_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C39[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/vcursor_13_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td>u_hdmi/svo_enc/n81_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_enc/n81_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/vcursor_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td>u_hdmi/svo_enc/vcursor_13_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C39[0][A]</td>
<td>u_hdmi/svo_enc/vcursor_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/hcursor_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_enc/hcursor_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>u_hdmi/svo_enc/hcursor_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C34[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/hcursor_3_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>u_hdmi/svo_enc/n120_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_enc/n120_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/hcursor_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>u_hdmi/svo_enc/hcursor_3_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>u_hdmi/svo_enc/hcursor_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/hcursor_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_enc/hcursor_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td>u_hdmi/svo_enc/hcursor_12_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C37[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/hcursor_12_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td>u_hdmi/svo_enc/n111_s2/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_enc/n111_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/hcursor_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td>u_hdmi/svo_enc/hcursor_12_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C37[1][A]</td>
<td>u_hdmi/svo_enc/hcursor_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/hcursor_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_enc/hcursor_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][A]</td>
<td>u_hdmi/svo_enc/hcursor_13_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/hcursor_13_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][A]</td>
<td>u_hdmi/svo_enc/n110_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C37[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_enc/n110_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/hcursor_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][A]</td>
<td>u_hdmi/svo_enc/hcursor_13_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C37[0][A]</td>
<td>u_hdmi/svo_enc/hcursor_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/request_remove_line_oclk_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/request_remove_line_oclk_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>u_hdmi/svo_term/request_remove_line_oclk_s2/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/request_remove_line_oclk_s2/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>u_hdmi/svo_term/n1184_s5/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_term/n1184_s5/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/request_remove_line_oclk_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>u_hdmi/svo_term/request_remove_line_oclk_s2/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>u_hdmi/svo_term/request_remove_line_oclk_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/mem_start_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/mem_start_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>u_hdmi/svo_term/mem_start_0_s4/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R12C26[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_start_0_s4/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>u_hdmi/svo_term/next_mem_start_0_s7/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_term/next_mem_start_0_s7/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_start_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>u_hdmi/svo_term/mem_start_0_s4/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>u_hdmi/svo_term/mem_start_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/p1_xpos_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/p1_xpos_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td>u_hdmi/svo_term/p1_xpos_1_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C29[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_xpos_1_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td>u_hdmi/svo_term/n823_s6/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_term/n823_s6/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_xpos_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td>u_hdmi/svo_term/p1_xpos_1_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C29[0][A]</td>
<td>u_hdmi/svo_term/p1_xpos_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/p1_xpos_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/p1_xpos_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>u_hdmi/svo_term/p1_xpos_7_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_xpos_7_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>u_hdmi/svo_term/n817_s7/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_term/n817_s7/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_xpos_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>u_hdmi/svo_term/p1_xpos_7_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>u_hdmi/svo_term/p1_xpos_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/p2_last_req_remline_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/p2_last_req_remline_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>u_hdmi/svo_term/p2_last_req_remline_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C30[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p2_last_req_remline_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>u_hdmi/svo_term/n985_s0/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_term/n985_s0/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p2_last_req_remline_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>u_hdmi/svo_term/p2_last_req_remline_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>u_hdmi/svo_term/p2_last_req_remline_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/p1_ypos_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/p1_ypos_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>u_hdmi/svo_term/p1_ypos_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_ypos_2_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>u_hdmi/svo_term/n793_s2/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_term/n793_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_ypos_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>u_hdmi/svo_term/p1_ypos_2_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>u_hdmi/svo_term/p1_ypos_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/p1_ypos_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/p1_ypos_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>u_hdmi/svo_term/p1_ypos_5_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_ypos_5_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>u_hdmi/svo_term/n790_s2/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_term/n790_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_ypos_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>u_hdmi/svo_term/p1_ypos_5_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>u_hdmi/svo_term/p1_ypos_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/p1_ypos_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/p1_ypos_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>u_hdmi/svo_term/p1_ypos_11_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C30[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_ypos_11_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>u_hdmi/svo_term/n784_s4/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_term/n784_s4/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_ypos_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>u_hdmi/svo_term/p1_ypos_11_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>u_hdmi/svo_term/p1_ypos_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/p1_ypos_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/p1_ypos_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td>u_hdmi/svo_term/p1_ypos_12_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C29[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_ypos_12_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td>u_hdmi/svo_term/n783_s2/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_term/n783_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_ypos_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td>u_hdmi/svo_term/p1_ypos_12_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C29[0][A]</td>
<td>u_hdmi/svo_term/p1_ypos_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/p1_xpos_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/p1_xpos_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>u_hdmi/svo_term/p1_xpos_8_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_xpos_8_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>u_hdmi/svo_term/n816_s2/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_term/n816_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_xpos_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>u_hdmi/svo_term/p1_xpos_8_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>u_hdmi/svo_term/p1_xpos_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/p1_xpos_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/p1_xpos_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>u_hdmi/svo_term/p1_xpos_10_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C31[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_xpos_10_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>u_hdmi/svo_term/n814_s2/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_term/n814_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p1_xpos_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>u_hdmi/svo_term/p1_xpos_10_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>u_hdmi/svo_term/p1_xpos_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tcard/b_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tcard/b_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>u_hdmi/svo_tcard/b_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C29[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/b_3_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>u_hdmi/svo_tcard/n1393_s2/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tcard/n1393_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/b_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>u_hdmi/svo_tcard/b_3_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>u_hdmi/svo_tcard/b_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tcard/rng_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tcard/rng_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[1][A]</td>
<td>u_hdmi/svo_tcard/rng_25_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C28[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/rng_25_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[1][A]</td>
<td>u_hdmi/svo_tcard/n1123_s0/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C28[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tcard/n1123_s0/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/rng_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[1][A]</td>
<td>u_hdmi/svo_tcard/rng_25_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C28[1][A]</td>
<td>u_hdmi/svo_tcard/rng_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tcard/x_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tcard/x_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>u_hdmi/svo_tcard/x_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R26C28[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/x_1_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>u_hdmi/svo_tcard/n1694_s2/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tcard/n1694_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/x_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>u_hdmi/svo_tcard/x_1_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>u_hdmi/svo_tcard/x_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tcard/x_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tcard/x_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>u_hdmi/svo_tcard/x_5_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C26[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/x_5_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>u_hdmi/svo_tcard/n1690_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tcard/n1690_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/x_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>u_hdmi/svo_tcard/x_5_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>u_hdmi/svo_tcard/x_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tcard/x_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tcard/x_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>u_hdmi/svo_tcard/x_8_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C26[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/x_8_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>u_hdmi/svo_tcard/n1687_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tcard/n1687_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/x_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>u_hdmi/svo_tcard/x_8_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>u_hdmi/svo_tcard/x_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tcard/vcursor_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tcard/vcursor_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>u_hdmi/svo_tcard/vcursor_8_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/vcursor_8_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>u_hdmi/svo_tcard/n1638_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tcard/n1638_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/vcursor_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>u_hdmi/svo_tcard/vcursor_8_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>u_hdmi/svo_tcard/vcursor_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tcard/hcursor_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tcard/hcursor_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>u_hdmi/svo_tcard/hcursor_11_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/hcursor_11_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>u_hdmi/svo_tcard/n1704_s2/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tcard/n1704_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tcard/hcursor_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>u_hdmi/svo_tcard/hcursor_11_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>u_hdmi/svo_tcard/hcursor_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.993</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.815</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R14C31[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.963</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.116</td>
<td>2.116</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.116</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.510</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.632</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>4.602</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4.557</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.943</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.116</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.247%; route: 4.111, 76.251%; tC2Q: 0.458, 8.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.993</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.815</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R14C31[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.963</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.116</td>
<td>2.116</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.116</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.510</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.632</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>4.602</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4.557</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.943</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.116</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.247%; route: 4.111, 76.251%; tC2Q: 0.458, 8.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.993</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.815</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R14C31[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.963</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.116</td>
<td>2.116</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.116</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.510</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.632</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>4.602</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4.557</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.943</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.116</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.247%; route: 4.111, 76.251%; tC2Q: 0.458, 8.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.993</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.815</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R14C31[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.963</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.233</td>
<td>4.233</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.233</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.627</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.742</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>6.712</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.667</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.233</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.247%; route: 4.111, 76.251%; tC2Q: 0.458, 8.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.993</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.815</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R14C31[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.963</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.233</td>
<td>4.233</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.233</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.627</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.742</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>6.712</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.667</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.233</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.247%; route: 4.111, 76.251%; tC2Q: 0.458, 8.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.993</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.815</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R14C31[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.963</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.233</td>
<td>4.233</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.233</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.627</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.742</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>6.712</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.667</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.233</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.247%; route: 4.111, 76.251%; tC2Q: 0.458, 8.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.993</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.815</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R14C31[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.963</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>21.691</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.247%; route: 4.111, 76.251%; tC2Q: 0.458, 8.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.993</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.815</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R14C31[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.963</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]/PCLK</td>
</tr>
<tr>
<td>21.691</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.247%; route: 4.111, 76.251%; tC2Q: 0.458, 8.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.993</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.815</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R14C31[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.963</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.736</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]/PCLK</td>
</tr>
<tr>
<td>21.691</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 15.247%; route: 4.111, 76.251%; tC2Q: 0.458, 8.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.973</td>
<td>1.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.529</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R14C31[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>3.787</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.478</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>2.508</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2.521</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.984%; route: 2.384, 72.834%; tC2Q: 0.333, 10.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.973</td>
<td>1.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.529</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R14C31[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>3.787</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.478</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>2.508</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2.521</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.984%; route: 2.384, 72.834%; tC2Q: 0.333, 10.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.973</td>
<td>1.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.529</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R14C31[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>3.787</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.478</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>2.508</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2.521</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.984%; route: 2.384, 72.834%; tC2Q: 0.333, 10.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.973</td>
<td>1.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.529</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R14C31[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>3.787</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.984%; route: 2.384, 72.834%; tC2Q: 0.333, 10.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.973</td>
<td>1.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.529</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R14C31[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>3.787</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]/PCLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.984%; route: 2.384, 72.834%; tC2Q: 0.333, 10.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.973</td>
<td>1.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.529</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R14C31[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>3.787</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]/PCLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.984%; route: 2.384, 72.834%; tC2Q: 0.333, 10.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.973</td>
<td>1.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.529</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R14C31[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>3.787</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.116</td>
<td>-2.116</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.116</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.277</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.368</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>0.398</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.410</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.116</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.984%; route: 2.384, 72.834%; tC2Q: 0.333, 10.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.973</td>
<td>1.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.529</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R14C31[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>3.787</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.116</td>
<td>-2.116</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.116</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.277</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.368</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>0.398</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.410</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.116</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.984%; route: 2.384, 72.834%; tC2Q: 0.333, 10.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.973</td>
<td>1.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.529</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R14C31[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>3.787</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.116</td>
<td>-2.116</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.116</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.277</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.368</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>0.398</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.410</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.116</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.984%; route: 2.384, 72.834%; tC2Q: 0.333, 10.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.258</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.508</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.912</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.169</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.677</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.258</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.508</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.912</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.169</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.677</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.258</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.508</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_picorv32/mem_rdata_q_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.912</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.169</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/mem_rdata_q_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.677</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/mem_rdata_q_29_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.258</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.508</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_picorv32/mem_rdata_q_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.912</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.169</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/mem_rdata_q_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.677</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/mem_rdata_q_21_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.258</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.508</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_picorv32/mem_rdata_q_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.912</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.169</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/mem_rdata_q_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.677</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/mem_rdata_q_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.258</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.508</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_picorv32/mem_addr_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.912</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.169</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.677</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/mem_addr_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.258</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.508</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_picorv32/decoded_imm_j_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.912</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.169</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/decoded_imm_j_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.677</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/decoded_imm_j_9_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.258</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.508</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_picorv32/alu_out_q_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.912</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.169</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/alu_out_q_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.677</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/alu_out_q_27_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.258</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.508</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_picorv32/reg_op1_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.912</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.169</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/reg_op1_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.677</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/reg_op1_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.258</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.508</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_hdmi/svo_tcard/hcursor_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.582</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.912</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.169</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi/svo_tcard/hcursor_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.494</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>21.677</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi/svo_tcard/hcursor_5_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1956</td>
<td>clk_p</td>
<td>-2.907</td>
<td>0.659</td>
</tr>
<tr>
<td>512</td>
<td>u_hdmi/svo_term/p4_x[0]</td>
<td>6.470</td>
<td>3.826</td>
</tr>
<tr>
<td>512</td>
<td>u_hdmi/svo_term/p4_x[1]</td>
<td>5.918</td>
<td>4.310</td>
</tr>
<tr>
<td>512</td>
<td>u_hdmi/svo_term/p4_x[2]</td>
<td>6.611</td>
<td>4.131</td>
</tr>
<tr>
<td>512</td>
<td>u_hdmi/svo_term/p4_y[0]</td>
<td>5.771</td>
<td>5.578</td>
</tr>
<tr>
<td>458</td>
<td>n6_7</td>
<td>14.881</td>
<td>3.904</td>
</tr>
<tr>
<td>256</td>
<td>u_hdmi/svo_term/p4_y[1]</td>
<td>3.111</td>
<td>8.368</td>
</tr>
<tr>
<td>128</td>
<td>u_hdmi/svo_term/p4_y[2]</td>
<td>2.451</td>
<td>9.126</td>
</tr>
<tr>
<td>113</td>
<td>u_hdmi/n142_5</td>
<td>-1.407</td>
<td>2.633</td>
</tr>
<tr>
<td>96</td>
<td>u_hdmi/svo_enc/pixel_fifo_rdaddr[2]</td>
<td>6.363</td>
<td>3.839</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C22</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C27</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C28</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C29</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C36</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C23</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C24</td>
<td>100.00%</td>
</tr>
<tr>
<td>R23C24</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_osc -period 37.037 -waveform {0 18.518} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
