module Part3(SW, LEDR, HEX0, HEX1);
input [17:0] SW;
output LEDR;
output [6:0] HEX0, HEX1;
assign LEDR = SW;
Four_Bit_Ripple_Carry_Adder M1(SW[7:4], SW[3:0], SW[8], HEX1, HEX0);

		Bin_to_BCD G0(Y, X, SW);
		HexHEXI G1(HEX0, X);
		HexHEXI G2(HEX1, Y);
endmodule