$date
	Sat Oct  9 15:28:53 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module amba_apb_slave $end
$var wire 8 ! paddr [7:0] $end
$var wire 1 " pclk $end
$var wire 1 # penable $end
$var wire 1 $ preset $end
$var wire 1 % psel $end
$var wire 8 & pwdata [7:0] $end
$var wire 1 ' pwrite $end
$var reg 8 ( prdata [7:0] $end
$var reg 1 ) pready $end
$var integer 32 * i [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000 *
0)
b0 (
0'
b0 &
0%
1$
0#
1"
b0 !
$end
#5000
0"
#10000
1)
0$
1%
1#
1'
b101 !
b1010 &
b1000000 *
1"
#15000
0"
#20000
1"
#25000
0"
#30000
0)
0#
1"
#35000
0"
#40000
1)
1#
0'
1"
#45000
0"
#50000
b1010 (
1"
#55000
0"
#60000
0)
0#
1"
#65000
0"
#70000
1)
1#
b1 !
1"
#75000
0"
#80000
b0 (
1"
#85000
0"
#90000
0)
0#
1"
#95000
0"
#100000
1"
#100001
