# Time to Digital Converter using FPGA FIFO Pipeline

## Features:

1. Resoultion 17ps
2. UART implemented for serial transmission
3. FIFO pipleine implementation
4. Hybrid Counter implementation
5. Contains 2 Fine Counters and 1 Coarse Counter
