// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module findPupil (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        img_data_stream_V_dout,
        img_data_stream_V_empty_n,
        img_data_stream_V_read,
        dst_img_data_stream_V_din,
        dst_img_data_stream_V_full_n,
        dst_img_data_stream_V_write,
        r_out_din,
        r_out_full_n,
        r_out_write,
        x_out_din,
        x_out_full_n,
        x_out_write,
        y_out_din,
        y_out_full_n,
        y_out_write
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_pp0_stage0 = 5'd4;
parameter    ap_ST_fsm_state6 = 5'd8;
parameter    ap_ST_fsm_state7 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [7:0] img_data_stream_V_dout;
input   img_data_stream_V_empty_n;
output   img_data_stream_V_read;
output  [7:0] dst_img_data_stream_V_din;
input   dst_img_data_stream_V_full_n;
output   dst_img_data_stream_V_write;
output  [31:0] r_out_din;
input   r_out_full_n;
output   r_out_write;
output  [31:0] x_out_din;
input   x_out_full_n;
output   x_out_write;
output  [31:0] y_out_din;
input   y_out_full_n;
output   y_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg img_data_stream_V_read;
reg dst_img_data_stream_V_write;
reg r_out_write;
reg x_out_write;
reg y_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    img_data_stream_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln21_reg_733;
reg    dst_img_data_stream_V_blk_n;
reg    r_out_blk_n;
wire    ap_CS_fsm_state7;
reg    x_out_blk_n;
reg    y_out_blk_n;
reg   [8:0] startX_line_reg_160;
wire   [31:0] zext_ln53_fu_221_p1;
reg   [31:0] zext_ln53_reg_708;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln20_fu_225_p2;
wire   [8:0] y_fu_231_p2;
reg   [8:0] y_reg_717;
wire   [31:0] select_ln64_fu_285_p3;
reg   [31:0] select_ln64_reg_722;
wire   [31:0] zext_ln52_fu_293_p1;
reg   [31:0] zext_ln52_reg_728;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [31:0] zext_ln52_reg_728_pp0_iter1_reg;
wire   [0:0] icmp_ln21_fu_297_p2;
reg   [0:0] icmp_ln21_reg_733_pp0_iter1_reg;
wire   [8:0] x_fu_303_p2;
reg    ap_enable_reg_pp0_iter0;
reg   [31:0] length_line_0_i_load_reg_742;
reg   [0:0] is_line_0_i_load_reg_748;
wire   [0:0] icmp_ln26_fu_318_p2;
reg   [0:0] icmp_ln26_reg_755;
wire   [0:0] icmp_ln41_fu_330_p2;
reg   [0:0] icmp_ln41_reg_762;
wire   [31:0] total_longest_line_fu_336_p2;
reg   [31:0] total_longest_line_reg_767;
wire   [0:0] sel_tmp2_fu_348_p2;
reg   [0:0] sel_tmp2_reg_776;
wire   [0:0] sel_tmp8_demorgan_fu_354_p2;
reg   [0:0] sel_tmp8_demorgan_reg_781;
wire   [0:0] and_ln41_fu_366_p2;
reg   [0:0] and_ln41_reg_792;
wire   [31:0] select_ln41_fu_380_p3;
reg   [31:0] select_ln41_reg_803;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_enable_reg_pp0_iter2;
reg   [8:0] total_y_reg_149;
reg    ap_block_state1;
wire    ap_CS_fsm_state6;
reg   [31:0] total_x_0_i_fu_82;
wire   [31:0] select_ln41_5_fu_600_p3;
reg   [31:0] y_dc_0_fu_86;
wire   [31:0] select_ln41_4_fu_578_p3;
reg   [31:0] total_longest_line_0_fu_90;
wire   [31:0] select_ln41_3_fu_556_p3;
reg   [31:0] start_longest_lineX_fu_94;
wire   [31:0] total_x_4_fu_534_p3;
reg   [31:0] length_line_0_i_fu_98;
wire   [31:0] select_ln41_1_fu_505_p3;
reg   [31:0] ap_sig_allocacmp_length_line_0_i_load;
reg   [31:0] gap_count_0_i_fu_102;
reg   [31:0] ap_sig_allocacmp_gap_count_0_i_load;
reg   [0:0] is_line_0_i_fu_106;
wire   [0:0] or_ln41_fu_480_p2;
reg   [0:0] ap_sig_allocacmp_is_line_0_i_load;
reg   [31:0] longest_line_in_row_fu_110;
wire   [31:0] longest_line_in_row_4_fu_468_p3;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_state7;
wire   [31:0] sub_ln64_fu_245_p2;
wire   [30:0] lshr_ln64_1_fu_251_p4;
wire   [31:0] zext_ln64_fu_261_p1;
wire   [30:0] lshr_ln64_2_fu_271_p4;
wire   [0:0] tmp_1_fu_237_p3;
wire   [31:0] sub_ln64_1_fu_265_p2;
wire   [31:0] zext_ln64_2_fu_281_p1;
wire   [31:0] gap_count_fu_324_p2;
wire   [0:0] xor_ln26_fu_342_p2;
wire   [0:0] xor_ln41_fu_360_p2;
wire   [31:0] sel_tmp39_fu_372_p3;
wire   [31:0] length_line_fu_394_p2;
wire   [0:0] icmp_ln50_fu_417_p2;
wire   [0:0] icmp_ln46_fu_412_p2;
wire   [0:0] and_ln46_fu_444_p2;
wire   [0:0] and_ln46_1_fu_449_p2;
wire   [31:0] longest_line_in_row_2_fu_454_p3;
wire   [31:0] longest_line_in_row_3_fu_461_p3;
wire   [0:0] sel_tmp24_fu_475_p3;
wire   [31:0] length_line_1_fu_399_p3;
wire   [31:0] select_ln26_fu_485_p3;
wire   [31:0] select_ln46_fu_491_p3;
wire   [31:0] sel_tmp54_fu_499_p3;
wire   [31:0] total_x_1_fu_406_p3;
wire   [31:0] total_x_fu_512_p3;
wire   [31:0] total_x_2_fu_519_p3;
wire   [31:0] total_x_3_fu_527_p3;
wire   [31:0] select_ln50_fu_422_p3;
wire   [31:0] select_ln46_2_fu_541_p3;
wire   [31:0] sel_tmp84_fu_549_p3;
wire   [31:0] select_ln50_1_fu_429_p3;
wire   [31:0] select_ln46_3_fu_563_p3;
wire   [31:0] sel_tmp99_fu_571_p3;
wire   [31:0] select_ln50_2_fu_436_p3;
wire   [31:0] select_ln46_4_fu_585_p3;
wire   [31:0] sel_tmp114_fu_593_p3;
reg   [4:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((y_out_full_n == 1'b0) | (x_out_full_n == 1'b0) | (r_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state3) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln20_fu_225_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state3)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((icmp_ln20_fu_225_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_reg_733_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        gap_count_0_i_fu_102 <= select_ln41_reg_803;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        gap_count_0_i_fu_102 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_reg_733_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        is_line_0_i_fu_106 <= or_ln41_fu_480_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        is_line_0_i_fu_106 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_reg_733_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        length_line_0_i_fu_98 <= select_ln41_1_fu_505_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        length_line_0_i_fu_98 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_reg_733_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        longest_line_in_row_fu_110 <= longest_line_in_row_4_fu_468_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        longest_line_in_row_fu_110 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_fu_297_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        startX_line_reg_160 <= x_fu_303_p2;
    end else if (((icmp_ln20_fu_225_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        startX_line_reg_160 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_reg_733_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        start_longest_lineX_fu_94 <= total_x_4_fu_534_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        start_longest_lineX_fu_94 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_reg_733_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        total_longest_line_0_fu_90 <= select_ln41_3_fu_556_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        total_longest_line_0_fu_90 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_reg_733_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        total_x_0_i_fu_82 <= select_ln41_5_fu_600_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        total_x_0_i_fu_82 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        total_y_reg_149 <= y_reg_717;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        total_y_reg_149 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_reg_733_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        y_dc_0_fu_86 <= select_ln41_4_fu_578_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        y_dc_0_fu_86 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_reg_733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln41_reg_792 <= and_ln41_fu_366_p2;
        icmp_ln26_reg_755 <= icmp_ln26_fu_318_p2;
        icmp_ln41_reg_762 <= icmp_ln41_fu_330_p2;
        is_line_0_i_load_reg_748 <= ap_sig_allocacmp_is_line_0_i_load;
        length_line_0_i_load_reg_742 <= ap_sig_allocacmp_length_line_0_i_load;
        sel_tmp2_reg_776 <= sel_tmp2_fu_348_p2;
        sel_tmp8_demorgan_reg_781 <= sel_tmp8_demorgan_fu_354_p2;
        select_ln41_reg_803 <= select_ln41_fu_380_p3;
        total_longest_line_reg_767 <= total_longest_line_fu_336_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln21_reg_733 <= icmp_ln21_fu_297_p2;
        icmp_ln21_reg_733_pp0_iter1_reg <= icmp_ln21_reg_733;
        zext_ln52_reg_728[8 : 0] <= zext_ln52_fu_293_p1[8 : 0];
        zext_ln52_reg_728_pp0_iter1_reg[8 : 0] <= zext_ln52_reg_728[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln20_fu_225_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        select_ln64_reg_722 <= select_ln64_fu_285_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        y_reg_717 <= y_fu_231_p2;
        zext_ln53_reg_708[8 : 0] <= zext_ln53_fu_221_p1[8 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln21_fu_297_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((~((y_out_full_n == 1'b0) | (x_out_full_n == 1'b0) | (r_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln21_reg_733_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_gap_count_0_i_load = select_ln41_reg_803;
    end else begin
        ap_sig_allocacmp_gap_count_0_i_load = gap_count_0_i_fu_102;
    end
end

always @ (*) begin
    if (((icmp_ln21_reg_733_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_is_line_0_i_load = or_ln41_fu_480_p2;
    end else begin
        ap_sig_allocacmp_is_line_0_i_load = is_line_0_i_fu_106;
    end
end

always @ (*) begin
    if (((icmp_ln21_reg_733_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_length_line_0_i_load = select_ln41_1_fu_505_p3;
    end else begin
        ap_sig_allocacmp_length_line_0_i_load = length_line_0_i_fu_98;
    end
end

always @ (*) begin
    if (((icmp_ln21_reg_733 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dst_img_data_stream_V_blk_n = dst_img_data_stream_V_full_n;
    end else begin
        dst_img_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln21_reg_733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dst_img_data_stream_V_write = 1'b1;
    end else begin
        dst_img_data_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln21_reg_733 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        img_data_stream_V_blk_n = img_data_stream_V_empty_n;
    end else begin
        img_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln21_reg_733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        img_data_stream_V_read = 1'b1;
    end else begin
        img_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((y_out_full_n == 1'b0) | (x_out_full_n == 1'b0) | (r_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        r_out_blk_n = r_out_full_n;
    end else begin
        r_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((y_out_full_n == 1'b0) | (x_out_full_n == 1'b0) | (r_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        r_out_write = 1'b1;
    end else begin
        r_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        x_out_blk_n = x_out_full_n;
    end else begin
        x_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((y_out_full_n == 1'b0) | (x_out_full_n == 1'b0) | (r_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        x_out_write = 1'b1;
    end else begin
        x_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        y_out_blk_n = y_out_full_n;
    end else begin
        y_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((y_out_full_n == 1'b0) | (x_out_full_n == 1'b0) | (r_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        y_out_write = 1'b1;
    end else begin
        y_out_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln20_fu_225_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln21_fu_297_p2 == 1'd1)) & ~((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln21_fu_297_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state7 : begin
            if ((~((y_out_full_n == 1'b0) | (x_out_full_n == 1'b0) | (r_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln41_fu_366_p2 = (xor_ln41_fu_360_p2 & sel_tmp2_fu_348_p2);

assign and_ln46_1_fu_449_p2 = (sel_tmp2_reg_776 & and_ln46_fu_444_p2);

assign and_ln46_fu_444_p2 = (icmp_ln46_fu_412_p2 & icmp_ln41_reg_762);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln21_reg_733 == 1'd0) & (dst_img_data_stream_V_full_n == 1'b0)) | ((icmp_ln21_reg_733 == 1'd0) & (img_data_stream_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln21_reg_733 == 1'd0) & (dst_img_data_stream_V_full_n == 1'b0)) | ((icmp_ln21_reg_733 == 1'd0) & (img_data_stream_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln21_reg_733 == 1'd0) & (dst_img_data_stream_V_full_n == 1'b0)) | ((icmp_ln21_reg_733 == 1'd0) & (img_data_stream_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = (((icmp_ln21_reg_733 == 1'd0) & (dst_img_data_stream_V_full_n == 1'b0)) | ((icmp_ln21_reg_733 == 1'd0) & (img_data_stream_V_empty_n == 1'b0)));
end

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7 = ((y_out_full_n == 1'b0) | (x_out_full_n == 1'b0) | (r_out_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign dst_img_data_stream_V_din = img_data_stream_V_dout;

assign gap_count_fu_324_p2 = (ap_sig_allocacmp_gap_count_0_i_load + 32'd1);

assign icmp_ln20_fu_225_p2 = ((total_y_reg_149 == 9'd280) ? 1'b1 : 1'b0);

assign icmp_ln21_fu_297_p2 = ((startX_line_reg_160 == 9'd320) ? 1'b1 : 1'b0);

assign icmp_ln26_fu_318_p2 = ((img_data_stream_V_dout < 8'd71) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_330_p2 = (($signed(gap_count_fu_324_p2) > $signed(32'd4)) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_412_p2 = (($signed(total_longest_line_reg_767) > $signed(longest_line_in_row_fu_110)) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_417_p2 = (($signed(total_longest_line_reg_767) > $signed(total_longest_line_0_fu_90)) ? 1'b1 : 1'b0);

assign length_line_1_fu_399_p3 = ((is_line_0_i_load_reg_748[0:0] === 1'b1) ? length_line_fu_394_p2 : 32'd1);

assign length_line_fu_394_p2 = (length_line_0_i_load_reg_742 + 32'd1);

assign longest_line_in_row_2_fu_454_p3 = ((and_ln46_1_fu_449_p2[0:0] === 1'b1) ? total_longest_line_reg_767 : longest_line_in_row_fu_110);

assign longest_line_in_row_3_fu_461_p3 = ((sel_tmp8_demorgan_reg_781[0:0] === 1'b1) ? longest_line_in_row_2_fu_454_p3 : longest_line_in_row_fu_110);

assign longest_line_in_row_4_fu_468_p3 = ((and_ln41_reg_792[0:0] === 1'b1) ? longest_line_in_row_fu_110 : longest_line_in_row_3_fu_461_p3);

assign lshr_ln64_1_fu_251_p4 = {{sub_ln64_fu_245_p2[31:1]}};

assign lshr_ln64_2_fu_271_p4 = {{total_longest_line_0_fu_90[31:1]}};

assign or_ln41_fu_480_p2 = (sel_tmp24_fu_475_p3 | and_ln41_reg_792);

assign r_out_din = select_ln64_reg_722;

assign sel_tmp114_fu_593_p3 = ((sel_tmp8_demorgan_reg_781[0:0] === 1'b1) ? select_ln46_4_fu_585_p3 : total_x_0_i_fu_82);

assign sel_tmp24_fu_475_p3 = ((sel_tmp8_demorgan_reg_781[0:0] === 1'b1) ? icmp_ln26_reg_755 : is_line_0_i_load_reg_748);

assign sel_tmp2_fu_348_p2 = (xor_ln26_fu_342_p2 & ap_sig_allocacmp_is_line_0_i_load);

assign sel_tmp39_fu_372_p3 = ((sel_tmp8_demorgan_fu_354_p2[0:0] === 1'b1) ? 32'd0 : ap_sig_allocacmp_gap_count_0_i_load);

assign sel_tmp54_fu_499_p3 = ((sel_tmp8_demorgan_reg_781[0:0] === 1'b1) ? select_ln46_fu_491_p3 : length_line_0_i_load_reg_742);

assign sel_tmp84_fu_549_p3 = ((sel_tmp8_demorgan_reg_781[0:0] === 1'b1) ? select_ln46_2_fu_541_p3 : total_longest_line_0_fu_90);

assign sel_tmp8_demorgan_fu_354_p2 = (icmp_ln26_fu_318_p2 | ap_sig_allocacmp_is_line_0_i_load);

assign sel_tmp99_fu_571_p3 = ((sel_tmp8_demorgan_reg_781[0:0] === 1'b1) ? select_ln46_3_fu_563_p3 : y_dc_0_fu_86);

assign select_ln26_fu_485_p3 = ((icmp_ln26_reg_755[0:0] === 1'b1) ? length_line_1_fu_399_p3 : total_longest_line_reg_767);

assign select_ln41_1_fu_505_p3 = ((and_ln41_reg_792[0:0] === 1'b1) ? length_line_fu_394_p2 : sel_tmp54_fu_499_p3);

assign select_ln41_3_fu_556_p3 = ((and_ln41_reg_792[0:0] === 1'b1) ? total_longest_line_0_fu_90 : sel_tmp84_fu_549_p3);

assign select_ln41_4_fu_578_p3 = ((and_ln41_reg_792[0:0] === 1'b1) ? y_dc_0_fu_86 : sel_tmp99_fu_571_p3);

assign select_ln41_5_fu_600_p3 = ((and_ln41_reg_792[0:0] === 1'b1) ? total_x_0_i_fu_82 : sel_tmp114_fu_593_p3);

assign select_ln41_fu_380_p3 = ((and_ln41_fu_366_p2[0:0] === 1'b1) ? gap_count_fu_324_p2 : sel_tmp39_fu_372_p3);

assign select_ln46_2_fu_541_p3 = ((and_ln46_1_fu_449_p2[0:0] === 1'b1) ? select_ln50_fu_422_p3 : total_longest_line_0_fu_90);

assign select_ln46_3_fu_563_p3 = ((and_ln46_1_fu_449_p2[0:0] === 1'b1) ? select_ln50_1_fu_429_p3 : y_dc_0_fu_86);

assign select_ln46_4_fu_585_p3 = ((and_ln46_1_fu_449_p2[0:0] === 1'b1) ? select_ln50_2_fu_436_p3 : total_x_0_i_fu_82);

assign select_ln46_fu_491_p3 = ((and_ln46_1_fu_449_p2[0:0] === 1'b1) ? 32'd0 : select_ln26_fu_485_p3);

assign select_ln50_1_fu_429_p3 = ((icmp_ln50_fu_417_p2[0:0] === 1'b1) ? zext_ln53_reg_708 : y_dc_0_fu_86);

assign select_ln50_2_fu_436_p3 = ((icmp_ln50_fu_417_p2[0:0] === 1'b1) ? start_longest_lineX_fu_94 : total_x_0_i_fu_82);

assign select_ln50_fu_422_p3 = ((icmp_ln50_fu_417_p2[0:0] === 1'b1) ? total_longest_line_reg_767 : total_longest_line_0_fu_90);

assign select_ln64_fu_285_p3 = ((tmp_1_fu_237_p3[0:0] === 1'b1) ? sub_ln64_1_fu_265_p2 : zext_ln64_2_fu_281_p1);

assign start_out = real_start;

assign sub_ln64_1_fu_265_p2 = (32'd0 - zext_ln64_fu_261_p1);

assign sub_ln64_fu_245_p2 = (32'd0 - total_longest_line_0_fu_90);

assign tmp_1_fu_237_p3 = total_longest_line_0_fu_90[32'd31];

assign total_longest_line_fu_336_p2 = ($signed(ap_sig_allocacmp_length_line_0_i_load) + $signed(32'd4294967292));

assign total_x_1_fu_406_p3 = ((is_line_0_i_load_reg_748[0:0] === 1'b1) ? start_longest_lineX_fu_94 : zext_ln52_reg_728_pp0_iter1_reg);

assign total_x_2_fu_519_p3 = ((and_ln46_1_fu_449_p2[0:0] === 1'b1) ? start_longest_lineX_fu_94 : total_x_fu_512_p3);

assign total_x_3_fu_527_p3 = ((sel_tmp8_demorgan_reg_781[0:0] === 1'b1) ? total_x_2_fu_519_p3 : start_longest_lineX_fu_94);

assign total_x_4_fu_534_p3 = ((and_ln41_reg_792[0:0] === 1'b1) ? start_longest_lineX_fu_94 : total_x_3_fu_527_p3);

assign total_x_fu_512_p3 = ((icmp_ln26_reg_755[0:0] === 1'b1) ? total_x_1_fu_406_p3 : start_longest_lineX_fu_94);

assign x_fu_303_p2 = (startX_line_reg_160 + 9'd1);

assign x_out_din = (total_x_0_i_fu_82 + select_ln64_reg_722);

assign xor_ln26_fu_342_p2 = (icmp_ln26_fu_318_p2 ^ 1'd1);

assign xor_ln41_fu_360_p2 = (icmp_ln41_fu_330_p2 ^ 1'd1);

assign y_fu_231_p2 = (total_y_reg_149 + 9'd1);

assign y_out_din = y_dc_0_fu_86;

assign zext_ln52_fu_293_p1 = startX_line_reg_160;

assign zext_ln53_fu_221_p1 = total_y_reg_149;

assign zext_ln64_2_fu_281_p1 = lshr_ln64_2_fu_271_p4;

assign zext_ln64_fu_261_p1 = lshr_ln64_1_fu_251_p4;

always @ (posedge ap_clk) begin
    zext_ln53_reg_708[31:9] <= 23'b00000000000000000000000;
    zext_ln52_reg_728[31:9] <= 23'b00000000000000000000000;
    zext_ln52_reg_728_pp0_iter1_reg[31:9] <= 23'b00000000000000000000000;
end

endmodule //findPupil
