[01/24 18:55:49      0s] 
[01/24 18:55:49      0s] Cadence Innovus(TM) Implementation System.
[01/24 18:55:49      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[01/24 18:55:49      0s] 
[01/24 18:55:49      0s] Version:	v21.35-s114_1, built Thu Oct 13 12:11:47 PDT 2022
[01/24 18:55:49      0s] Options:	
[01/24 18:55:49      0s] Date:		Wed Jan 24 18:55:49 2024
[01/24 18:55:49      0s] Host:		cn92.it.auth.gr (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (12cores*12cpus*AMD EPYC 7352 24-Core Processor 512KB)
[01/24 18:55:49      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[01/24 18:55:49      0s] 
[01/24 18:55:49      0s] License:
[01/24 18:55:49      0s] 		[18:55:49.187905] Configured Lic search path (21.01-s002): 5280@cadence.it.auth.gr

[01/24 18:55:49      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[01/24 18:55:49      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[01/24 18:56:10     18s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
[01/24 18:56:13     21s] @(#)CDS: NanoRoute 21.35-s114_1 NR220912-2004/21_15-UB (database version 18.20.592_1) {superthreading v2.17}
[01/24 18:56:13     21s] @(#)CDS: AAE 21.15-s039 (64bit) 10/13/2022 (Linux 3.10.0-693.el7.x86_64)
[01/24 18:56:13     21s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[01/24 18:56:13     21s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[01/24 18:56:13     21s] @(#)CDS: CPE v21.15-s076
[01/24 18:56:13     21s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[01/24 18:56:13     21s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[01/24 18:56:13     21s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[01/24 18:56:13     21s] @(#)CDS: RCDB 11.15.0
[01/24 18:56:13     21s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[01/24 18:56:13     21s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[01/24 18:56:13     21s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa.

[01/24 18:56:13     21s] Change the soft stacksize limit to 0.2%RAM (96 mbytes). Set global soft_stack_size_limit to change the value.
[01/24 18:56:18     25s] 
[01/24 18:56:18     25s] **INFO:  MMMC transition support version v31-84 
[01/24 18:56:18     25s] 
[01/24 18:56:18     25s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[01/24 18:56:18     25s] <CMD> suppressMessage ENCEXT-2799
[01/24 18:56:18     25s] <CMD> getVersion
[01/24 18:56:18     25s] <CMD> getVersion
[01/24 18:56:18     25s] <CMD> getVersion
[01/24 18:56:19     25s] [INFO] Loading PVS 21.12 fill procedures
[01/24 18:56:20     26s] <CMD> win
[01/24 18:56:34     28s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[01/24 18:56:34     28s] <CMD> set conf_qxconf_file NULL
[01/24 18:56:34     28s] <CMD> set conf_qxlib_file NULL
[01/24 18:56:34     28s] <CMD> set dbgDualViewAwareXTree 1
[01/24 18:56:34     28s] <CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
[01/24 18:56:34     28s] <CMD> set defHierChar /
[01/24 18:56:34     28s] <CMD> set distributed_client_message_echo 1
[01/24 18:56:34     28s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[01/24 18:56:34     28s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[01/24 18:56:34     28s] <CMD> set enc_enable_print_mode_command_reset_options 1
[01/24 18:56:34     28s] <CMD> set init_gnd_net VSS
[01/24 18:56:34     28s] <CMD> set init_lef_file {/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef}
[01/24 18:56:34     28s] <CMD> set init_mmmc_file Desktop/Default1.view
[01/24 18:56:34     28s] <CMD> set init_original_verilog_files genus_invs_des/genus.v
[01/24 18:56:34     28s] <CMD> set init_pwr_net VDD
[01/24 18:56:34     28s] <CMD> set init_top_cell pico32rv
[01/24 18:56:34     28s] <CMD> set init_verilog genus_invs_des/genus.v
[01/24 18:56:34     28s] <CMD> get_message -id GLOBAL-100 -suppress
[01/24 18:56:34     28s] <CMD> get_message -id GLOBAL-100 -suppress
[01/24 18:56:34     28s] <CMD> set latch_time_borrow_mode max_borrow
[01/24 18:56:34     28s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[01/24 18:56:34     28s] <CMD> set pegDefaultResScaleFactor 1
[01/24 18:56:34     28s] <CMD> set pegDetailResScaleFactor 1
[01/24 18:56:34     28s] <CMD> set pegEnableDualViewForTQuantus 1
[01/24 18:56:34     28s] <CMD> get_message -id GLOBAL-100 -suppress
[01/24 18:56:34     28s] <CMD> get_message -id GLOBAL-100 -suppress
[01/24 18:56:34     28s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[01/24 18:56:34     28s] <CMD> set spgUnflattenIlmInCheckPlace 2
[01/24 18:56:34     28s] <CMD> set timing_library_ca_derate_data_consistency 0
[01/24 18:56:34     28s] <CMD> get_message -id GLOBAL-100 -suppress
[01/24 18:56:34     28s] <CMD> get_message -id GLOBAL-100 -suppress
[01/24 18:56:34     28s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[01/24 18:56:34     28s] <CMD> set defStreamOutCheckUncolored false
[01/24 18:56:34     28s] <CMD> set init_verilog_tolerate_port_mismatch 0
[01/24 18:56:34     28s] <CMD> set lefdefInputCheckColoredShape 0
[01/24 18:56:34     28s] <CMD> set load_netlist_ignore_undefined_cell 1
[01/24 18:57:14     33s] <CMD> save_global Default5.globals
[01/24 18:57:33     36s] <CMD> save_global Default5.globals
[01/24 18:57:40     37s] <CMD> set init_mmmc_file Desktop/Default5.view
[01/24 18:57:40     37s] <CMD> set init_top_cell picorv32
[01/24 18:57:40     37s] <CMD> init_design
[01/24 18:57:40     37s] #% Begin Load MMMC data ... (date=01/24 18:57:40, mem=815.6M)
[01/24 18:57:40     37s] #% End Load MMMC data ... (date=01/24 18:57:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=816.2M, current mem=816.2M)
[01/24 18:57:40     37s] 
[01/24 18:57:40     37s] Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ...
[01/24 18:57:40     37s] 
[01/24 18:57:40     37s] Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef ...
[01/24 18:57:40     37s] Set DBUPerIGU to M2 pitch 400.
[01/24 18:57:40     37s] 
[01/24 18:57:40     37s] Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef ...
[01/24 18:57:40     37s] **WARN: (IMPLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/24 18:57:40     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/24 18:57:40     37s] Type 'man IMPLF-58' for more detail.
[01/24 18:57:40     37s] **WARN: (IMPLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/24 18:57:40     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/24 18:57:40     37s] Type 'man IMPLF-58' for more detail.
[01/24 18:57:40     37s] **WARN: (IMPLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/24 18:57:40     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/24 18:57:40     37s] Type 'man IMPLF-58' for more detail.
[01/24 18:57:40     37s] **WARN: (IMPLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/24 18:57:40     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/24 18:57:40     37s] Type 'man IMPLF-58' for more detail.
[01/24 18:57:40     37s] **WARN: (IMPLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/24 18:57:40     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/24 18:57:40     37s] Type 'man IMPLF-58' for more detail.
[01/24 18:57:40     37s] **WARN: (IMPLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/24 18:57:40     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/24 18:57:40     37s] Type 'man IMPLF-58' for more detail.
[01/24 18:57:40     37s] **WARN: (IMPLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/24 18:57:40     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/24 18:57:40     37s] Type 'man IMPLF-58' for more detail.
[01/24 18:57:40     37s] **WARN: (IMPLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/24 18:57:40     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/24 18:57:40     37s] Type 'man IMPLF-58' for more detail.
[01/24 18:57:40     37s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/24 18:57:40     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/24 18:57:40     37s] Type 'man IMPLF-58' for more detail.
[01/24 18:57:40     37s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/24 18:57:40     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/24 18:57:40     37s] Type 'man IMPLF-58' for more detail.
[01/24 18:57:40     37s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/24 18:57:40     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/24 18:57:40     37s] Type 'man IMPLF-58' for more detail.
[01/24 18:57:41     37s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/24 18:57:41     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/24 18:57:41     37s] Type 'man IMPLF-58' for more detail.
[01/24 18:57:41     37s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/24 18:57:41     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/24 18:57:41     37s] Type 'man IMPLF-58' for more detail.
[01/24 18:57:41     37s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/24 18:57:41     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/24 18:57:41     37s] Type 'man IMPLF-58' for more detail.
[01/24 18:57:41     37s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/24 18:57:41     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/24 18:57:41     37s] Type 'man IMPLF-58' for more detail.
[01/24 18:57:41     37s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/24 18:57:41     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/24 18:57:41     37s] Type 'man IMPLF-58' for more detail.
[01/24 18:57:41     37s] **WARN: (IMPLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[01/24 18:57:41     37s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/24 18:57:41     37s] Type 'man IMPLF-61' for more detail.
[01/24 18:57:41     37s] **WARN: (IMPLF-200):	Pin 'VDD' in macro 'SDFF4RX2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/24 18:57:41     37s] Type 'man IMPLF-200' for more detail.
[01/24 18:57:41     37s] **WARN: (IMPLF-200):	Pin 'VSS' in macro 'SDFF4RX2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/24 18:57:41     37s] Type 'man IMPLF-200' for more detail.
[01/24 18:57:41     37s] **WARN: (IMPLF-200):	Pin 'VDD' in macro 'SDFF4RX1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/24 18:57:41     37s] Type 'man IMPLF-200' for more detail.
[01/24 18:57:41     37s] **WARN: (IMPLF-200):	Pin 'VSS' in macro 'SDFF4RX1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/24 18:57:41     37s] Type 'man IMPLF-200' for more detail.
[01/24 18:57:41     37s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/24 18:57:41     37s] Type 'man IMPLF-200' for more detail.
[01/24 18:57:41     37s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[01/24 18:57:41     37s] Loading view definition file from Desktop/Default5.view
[01/24 18:57:41     37s] Reading default_emulate_libset_max timing library '/mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[01/24 18:57:41     38s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/24 18:57:41     38s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/24 18:57:41     38s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/24 18:57:41     38s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/24 18:57:41     38s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/24 18:57:41     38s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/24 18:57:41     38s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/24 18:57:41     38s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/24 18:57:41     38s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/24 18:57:41     38s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/24 18:57:41     38s] Read 489 cells in library 'slow_vdd1v0' 
[01/24 18:57:41     38s] Reading default_emulate_libset_max timing library '/mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib' ...
[01/24 18:57:41     38s] **WARN: (TECHLIB-459):	Appending library 'slow_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[01/24 18:57:41     38s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[01/24 18:57:41     38s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[01/24 18:57:41     38s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[01/24 18:57:41     38s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[01/24 18:57:41     38s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[01/24 18:57:41     38s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[01/24 18:57:41     38s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[01/24 18:57:41     38s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[01/24 18:57:41     38s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[01/24 18:57:41     38s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[01/24 18:57:41     38s] Read 16 cells in library 'slow_vdd1v0' 
[01/24 18:57:41     38s] Ending "PreSetAnalysisView" (total cpu=0:00:01.0, real=0:00:00.0, peak res=879.4M, current mem=836.0M)
[01/24 18:57:41     38s] *** End library_loading (cpu=0.02min, real=0.00min, mem=13.5M, fe_cpu=0.65min, fe_real=1.87min, fe_mem=1133.7M) ***
[01/24 18:57:42     38s] #% Begin Load netlist data ... (date=01/24 18:57:41, mem=836.0M)
[01/24 18:57:42     38s] *** Begin netlist parsing (mem=1133.7M) ***
[01/24 18:57:42     38s] Pin 'VDD' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[01/24 18:57:42     38s] Pin 'VSS' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[01/24 18:57:42     38s] Pin 'VDD' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[01/24 18:57:42     38s] Pin 'VSS' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[01/24 18:57:42     38s] Created 505 new cells from 1 timing libraries.
[01/24 18:57:42     38s] Reading netlist ...
[01/24 18:57:42     38s] Backslashed names will retain backslash and a trailing blank character.
[01/24 18:57:42     39s] Reading verilog netlist 'genus_invs_des/genus.v'
[01/24 18:57:42     39s] 
[01/24 18:57:42     39s] *** Memory Usage v#1 (Current mem = 1135.719M, initial mem = 476.039M) ***
[01/24 18:57:42     39s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=1135.7M) ***
[01/24 18:57:42     39s] #% End Load netlist data ... (date=01/24 18:57:42, total cpu=0:00:00.2, real=0:00:00.0, peak res=848.2M, current mem=848.2M)
[01/24 18:57:42     39s] Set top cell to picorv32.
[01/24 18:57:42     39s] Hooked 505 DB cells to tlib cells.
[01/24 18:57:42     39s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=854.7M, current mem=854.7M)
[01/24 18:57:42     39s] Starting recursive module instantiation check.
[01/24 18:57:42     39s] No recursion found.
[01/24 18:57:42     39s] Building hierarchical netlist for Cell picorv32 ...
[01/24 18:57:42     39s] *** Netlist is unique.
[01/24 18:57:42     39s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[01/24 18:57:42     39s] ** info: there are 584 modules.
[01/24 18:57:42     39s] ** info: there are 9087 stdCell insts.
[01/24 18:57:42     39s] 
[01/24 18:57:42     39s] *** Memory Usage v#1 (Current mem = 1196.645M, initial mem = 476.039M) ***
[01/24 18:57:42     39s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/24 18:57:42     39s] Type 'man IMPFP-3961' for more detail.
[01/24 18:57:42     39s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/24 18:57:42     39s] Type 'man IMPFP-3961' for more detail.
[01/24 18:57:42     39s] Start create_tracks
[01/24 18:57:43     39s] Extraction setup Started 
[01/24 18:57:43     39s] 
[01/24 18:57:43     39s] Trim Metal Layers:
[01/24 18:57:43     39s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[01/24 18:57:43     39s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[01/24 18:57:43     39s] __QRC_SADV_USE_LE__ is set 0
[01/24 18:57:44     41s] Metal Layer Id 1 is Metal1 
[01/24 18:57:44     41s] Metal Layer Id 2 is Metal2 
[01/24 18:57:44     41s] Metal Layer Id 3 is Metal3 
[01/24 18:57:44     41s] Metal Layer Id 4 is Metal4 
[01/24 18:57:44     41s] Metal Layer Id 5 is Metal5 
[01/24 18:57:44     41s] Metal Layer Id 6 is Metal6 
[01/24 18:57:44     41s] Metal Layer Id 7 is Metal7 
[01/24 18:57:44     41s] Metal Layer Id 8 is Metal8 
[01/24 18:57:44     41s] Metal Layer Id 9 is Metal9 
[01/24 18:57:44     41s] Metal Layer Id 10 is Metal10 
[01/24 18:57:44     41s] Metal Layer Id 11 is Metal11 
[01/24 18:57:44     41s] Via Layer Id 33 is Cont 
[01/24 18:57:44     41s] Via Layer Id 34 is Via1 
[01/24 18:57:44     41s] Via Layer Id 35 is Via2 
[01/24 18:57:44     41s] Via Layer Id 36 is Via3 
[01/24 18:57:44     41s] Via Layer Id 37 is Via4 
[01/24 18:57:44     41s] Via Layer Id 38 is Via5 
[01/24 18:57:44     41s] Via Layer Id 39 is Via6 
[01/24 18:57:44     41s] Via Layer Id 40 is Via7 
[01/24 18:57:44     41s] Via Layer Id 41 is Via8 
[01/24 18:57:44     41s] Via Layer Id 42 is Via9 
[01/24 18:57:44     41s] Via Layer Id 43 is Via10 
[01/24 18:57:44     41s] Via Layer Id 44 is Bondpad 
[01/24 18:57:44     41s] 
[01/24 18:57:44     41s] Trim Metal Layers:
[01/24 18:57:44     41s] Generating auto layer map file.
[01/24 18:57:44     41s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[01/24 18:57:44     41s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[01/24 18:57:44     41s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[01/24 18:57:44     41s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[01/24 18:57:44     41s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[01/24 18:57:44     41s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[01/24 18:57:44     41s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[01/24 18:57:44     41s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[01/24 18:57:44     41s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[01/24 18:57:44     41s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[01/24 18:57:44     41s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[01/24 18:57:44     41s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[01/24 18:57:44     41s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[01/24 18:57:44     41s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[01/24 18:57:44     41s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[01/24 18:57:44     41s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[01/24 18:57:44     41s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[01/24 18:57:44     41s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[01/24 18:57:44     41s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[01/24 18:57:44     41s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[01/24 18:57:44     41s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[01/24 18:57:44     41s] Metal Layer Id 1 mapped to 5 
[01/24 18:57:44     41s] Via Layer Id 1 mapped to 6 
[01/24 18:57:44     41s] Metal Layer Id 2 mapped to 7 
[01/24 18:57:44     41s] Via Layer Id 2 mapped to 8 
[01/24 18:57:44     41s] Metal Layer Id 3 mapped to 9 
[01/24 18:57:44     41s] Via Layer Id 3 mapped to 10 
[01/24 18:57:44     41s] Metal Layer Id 4 mapped to 11 
[01/24 18:57:44     41s] Via Layer Id 4 mapped to 12 
[01/24 18:57:44     41s] Metal Layer Id 5 mapped to 13 
[01/24 18:57:44     41s] Via Layer Id 5 mapped to 14 
[01/24 18:57:44     41s] Metal Layer Id 6 mapped to 15 
[01/24 18:57:44     41s] Via Layer Id 6 mapped to 16 
[01/24 18:57:44     41s] Metal Layer Id 7 mapped to 17 
[01/24 18:57:44     41s] Via Layer Id 7 mapped to 18 
[01/24 18:57:44     41s] Metal Layer Id 8 mapped to 19 
[01/24 18:57:44     41s] Via Layer Id 8 mapped to 20 
[01/24 18:57:44     41s] Metal Layer Id 9 mapped to 21 
[01/24 18:57:44     41s] Via Layer Id 9 mapped to 22 
[01/24 18:57:44     41s] Metal Layer Id 10 mapped to 23 
[01/24 18:57:44     41s] Via Layer Id 10 mapped to 24 
[01/24 18:57:44     41s] Metal Layer Id 11 mapped to 25 
[01/24 18:57:44     41s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[01/24 18:57:44     41s] eee: Reading patterns meta data.
[01/24 18:57:44     41s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[01/24 18:57:44     41s] Restore PreRoute Pattern Extraction data failed.
[01/24 18:57:44     41s] Importing multi-corner technology file(s) for preRoute extraction...
[01/24 18:57:44     41s] /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
[01/24 18:57:46     42s] Metal Layer Id 1 is Metal1 
[01/24 18:57:46     42s] Metal Layer Id 2 is Metal2 
[01/24 18:57:46     42s] Metal Layer Id 3 is Metal3 
[01/24 18:57:46     42s] Metal Layer Id 4 is Metal4 
[01/24 18:57:46     42s] Metal Layer Id 5 is Metal5 
[01/24 18:57:46     42s] Metal Layer Id 6 is Metal6 
[01/24 18:57:46     42s] Metal Layer Id 7 is Metal7 
[01/24 18:57:46     42s] Metal Layer Id 8 is Metal8 
[01/24 18:57:46     42s] Metal Layer Id 9 is Metal9 
[01/24 18:57:46     42s] Metal Layer Id 10 is Metal10 
[01/24 18:57:46     42s] Metal Layer Id 11 is Metal11 
[01/24 18:57:46     42s] Via Layer Id 33 is Cont 
[01/24 18:57:46     42s] Via Layer Id 34 is Via1 
[01/24 18:57:46     42s] Via Layer Id 35 is Via2 
[01/24 18:57:46     42s] Via Layer Id 36 is Via3 
[01/24 18:57:46     42s] Via Layer Id 37 is Via4 
[01/24 18:57:46     42s] Via Layer Id 38 is Via5 
[01/24 18:57:46     42s] Via Layer Id 39 is Via6 
[01/24 18:57:46     42s] Via Layer Id 40 is Via7 
[01/24 18:57:46     42s] Via Layer Id 41 is Via8 
[01/24 18:57:46     42s] Via Layer Id 42 is Via9 
[01/24 18:57:46     42s] Via Layer Id 43 is Via10 
[01/24 18:57:46     42s] Via Layer Id 44 is Bondpad 
[01/24 18:57:46     42s] 
[01/24 18:57:46     42s] Trim Metal Layers:
[01/24 18:57:46     42s] Generating auto layer map file.
[01/24 18:57:46     42s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[01/24 18:57:46     42s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[01/24 18:57:46     42s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[01/24 18:57:46     42s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[01/24 18:57:46     42s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[01/24 18:57:46     42s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[01/24 18:57:46     42s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[01/24 18:57:46     42s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[01/24 18:57:46     42s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[01/24 18:57:46     42s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[01/24 18:57:46     42s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[01/24 18:57:46     42s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[01/24 18:57:46     42s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[01/24 18:57:46     42s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[01/24 18:57:46     42s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[01/24 18:57:46     42s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[01/24 18:57:46     42s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[01/24 18:57:46     42s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[01/24 18:57:46     42s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[01/24 18:57:46     42s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[01/24 18:57:46     42s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[01/24 18:57:46     42s] Metal Layer Id 1 mapped to 5 
[01/24 18:57:46     42s] Via Layer Id 1 mapped to 6 
[01/24 18:57:46     42s] Metal Layer Id 2 mapped to 7 
[01/24 18:57:46     42s] Via Layer Id 2 mapped to 8 
[01/24 18:57:46     42s] Metal Layer Id 3 mapped to 9 
[01/24 18:57:46     42s] Via Layer Id 3 mapped to 10 
[01/24 18:57:46     42s] Metal Layer Id 4 mapped to 11 
[01/24 18:57:46     42s] Via Layer Id 4 mapped to 12 
[01/24 18:57:46     42s] Metal Layer Id 5 mapped to 13 
[01/24 18:57:46     42s] Via Layer Id 5 mapped to 14 
[01/24 18:57:46     42s] Metal Layer Id 6 mapped to 15 
[01/24 18:57:46     42s] Via Layer Id 6 mapped to 16 
[01/24 18:57:46     42s] Metal Layer Id 7 mapped to 17 
[01/24 18:57:46     42s] Via Layer Id 7 mapped to 18 
[01/24 18:57:46     42s] Metal Layer Id 8 mapped to 19 
[01/24 18:57:46     42s] Via Layer Id 8 mapped to 20 
[01/24 18:57:46     42s] Metal Layer Id 9 mapped to 21 
[01/24 18:57:46     42s] Via Layer Id 9 mapped to 22 
[01/24 18:57:46     42s] Metal Layer Id 10 mapped to 23 
[01/24 18:57:46     42s] Via Layer Id 10 mapped to 24 
[01/24 18:57:46     42s] Metal Layer Id 11 mapped to 25 
[01/24 18:57:49     45s] Completed (cpu: 0:00:05.8 real: 0:00:06.0)
[01/24 18:57:49     45s] Set Shrink Factor to 1.00000
[01/24 18:57:49     45s] Summary of Active RC-Corners : 
[01/24 18:57:49     45s]  
[01/24 18:57:49     45s]  Analysis View: default_emulate_view
[01/24 18:57:49     45s]     RC-Corner Name        : default_emulate_rc_corner
[01/24 18:57:49     45s]     RC-Corner Index       : 0
[01/24 18:57:49     45s]     RC-Corner Temperature : 125 Celsius
[01/24 18:57:49     45s]     RC-Corner Cap Table   : ''
[01/24 18:57:49     45s]     RC-Corner PreRoute Res Factor         : 1
[01/24 18:57:49     45s]     RC-Corner PreRoute Cap Factor         : 1
[01/24 18:57:49     45s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/24 18:57:49     45s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/24 18:57:49     45s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/24 18:57:49     45s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/24 18:57:49     45s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/24 18:57:49     45s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[01/24 18:57:49     45s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[01/24 18:57:49     45s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[01/24 18:57:49     45s]     RC-Corner Technology file: '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[01/24 18:57:49     45s] 
[01/24 18:57:49     45s] Trim Metal Layers:
[01/24 18:57:49     45s] LayerId::1 widthSet size::1
[01/24 18:57:49     45s] LayerId::2 widthSet size::1
[01/24 18:57:49     45s] LayerId::3 widthSet size::1
[01/24 18:57:49     45s] LayerId::4 widthSet size::1
[01/24 18:57:49     45s] LayerId::5 widthSet size::1
[01/24 18:57:49     45s] LayerId::6 widthSet size::1
[01/24 18:57:49     45s] LayerId::7 widthSet size::1
[01/24 18:57:49     45s] LayerId::8 widthSet size::1
[01/24 18:57:49     45s] LayerId::9 widthSet size::1
[01/24 18:57:49     45s] LayerId::10 widthSet size::1
[01/24 18:57:49     45s] LayerId::11 widthSet size::1
[01/24 18:57:49     45s] Updating RC grid for preRoute extraction ...
[01/24 18:57:49     45s] eee: pegSigSF::1.070000
[01/24 18:57:49     45s] Initializing multi-corner resistance tables ...
[01/24 18:57:49     45s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 18:57:49     45s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 18:57:49     45s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 18:57:49     45s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 18:57:49     45s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 18:57:49     45s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 18:57:49     45s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 18:57:49     45s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 18:57:49     45s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 18:57:49     45s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 18:57:49     45s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 18:57:49     45s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 18:57:49     45s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.772700 newSi=0.000000 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 18:57:49     45s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[01/24 18:57:49     45s] *Info: initialize multi-corner CTS.
[01/24 18:57:49     45s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1127.1M, current mem=938.0M)
[01/24 18:57:49     45s] Reading timing constraints file 'genus_invs_des/genus.default_emulate_constraint_mode.sdc' ...
[01/24 18:57:49     46s] Current (total cpu=0:00:46.0, real=0:02:00, peak res=1181.8M, current mem=1181.8M)
[01/24 18:57:49     46s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 9).
[01/24 18:57:49     46s] 
[01/24 18:57:49     46s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 10).
[01/24 18:57:49     46s] 
[01/24 18:57:49     46s] INFO (CTE): Reading of timing constraints file genus_invs_des/genus.default_emulate_constraint_mode.sdc completed, with 2 WARNING
[01/24 18:57:49     46s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1200.3M, current mem=1200.3M)
[01/24 18:57:49     46s] Current (total cpu=0:00:46.2, real=0:02:00, peak res=1200.3M, current mem=1200.3M)
[01/24 18:57:49     46s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/24 18:57:49     46s] 
[01/24 18:57:49     46s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[01/24 18:57:49     46s] Summary for sequential cells identification: 
[01/24 18:57:49     46s]   Identified SBFF number: 104
[01/24 18:57:49     46s]   Identified MBFF number: 16
[01/24 18:57:49     46s]   Identified SB Latch number: 0
[01/24 18:57:49     46s]   Identified MB Latch number: 0
[01/24 18:57:49     46s]   Not identified SBFF number: 16
[01/24 18:57:49     46s]   Not identified MBFF number: 0
[01/24 18:57:49     46s]   Not identified SB Latch number: 0
[01/24 18:57:49     46s]   Not identified MB Latch number: 0
[01/24 18:57:49     46s]   Number of sequential cells which are not FFs: 32
[01/24 18:57:49     46s] Total number of combinational cells: 327
[01/24 18:57:49     46s] Total number of sequential cells: 168
[01/24 18:57:49     46s] Total number of tristate cells: 10
[01/24 18:57:49     46s] Total number of level shifter cells: 0
[01/24 18:57:49     46s] Total number of power gating cells: 0
[01/24 18:57:49     46s] Total number of isolation cells: 0
[01/24 18:57:49     46s] Total number of power switch cells: 0
[01/24 18:57:49     46s] Total number of pulse generator cells: 0
[01/24 18:57:49     46s] Total number of always on buffers: 0
[01/24 18:57:49     46s] Total number of retention cells: 0
[01/24 18:57:49     46s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[01/24 18:57:49     46s] Total number of usable buffers: 16
[01/24 18:57:49     46s] List of unusable buffers:
[01/24 18:57:49     46s] Total number of unusable buffers: 0
[01/24 18:57:49     46s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[01/24 18:57:49     46s] Total number of usable inverters: 19
[01/24 18:57:49     46s] List of unusable inverters:
[01/24 18:57:49     46s] Total number of unusable inverters: 0
[01/24 18:57:49     46s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[01/24 18:57:49     46s] Total number of identified usable delay cells: 8
[01/24 18:57:49     46s] List of identified unusable delay cells:
[01/24 18:57:49     46s] Total number of identified unusable delay cells: 0
[01/24 18:57:49     46s] 
[01/24 18:57:49     46s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[01/24 18:57:49     46s] 
[01/24 18:57:49     46s] TimeStamp Deleting Cell Server Begin ...
[01/24 18:57:49     46s] 
[01/24 18:57:49     46s] TimeStamp Deleting Cell Server End ...
[01/24 18:57:49     46s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1221.2M, current mem=1221.2M)
[01/24 18:57:49     46s] 
[01/24 18:57:49     46s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 18:57:49     46s] Summary for sequential cells identification: 
[01/24 18:57:49     46s]   Identified SBFF number: 104
[01/24 18:57:49     46s]   Identified MBFF number: 16
[01/24 18:57:49     46s]   Identified SB Latch number: 0
[01/24 18:57:49     46s]   Identified MB Latch number: 0
[01/24 18:57:49     46s]   Not identified SBFF number: 16
[01/24 18:57:49     46s]   Not identified MBFF number: 0
[01/24 18:57:49     46s]   Not identified SB Latch number: 0
[01/24 18:57:49     46s]   Not identified MB Latch number: 0
[01/24 18:57:49     46s]   Number of sequential cells which are not FFs: 32
[01/24 18:57:49     46s]  Visiting view : default_emulate_view
[01/24 18:57:49     46s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 18:57:49     46s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 18:57:49     46s]  Visiting view : default_emulate_view
[01/24 18:57:49     46s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 18:57:49     46s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 18:57:49     46s] TLC MultiMap info (StdDelay):
[01/24 18:57:49     46s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 18:57:49     46s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 18:57:49     46s]  Setting StdDelay to: 38ps
[01/24 18:57:49     46s] 
[01/24 18:57:49     46s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 18:57:49     46s] 
[01/24 18:57:49     46s] TimeStamp Deleting Cell Server Begin ...
[01/24 18:57:49     46s] 
[01/24 18:57:49     46s] TimeStamp Deleting Cell Server End ...
[01/24 18:57:49     46s] 
[01/24 18:57:49     46s] *** Summary of all messages that are not suppressed in this session:
[01/24 18:57:49     46s] Severity  ID               Count  Summary                                  
[01/24 18:57:49     46s] WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
[01/24 18:57:49     46s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[01/24 18:57:49     46s] WARNING   IMPLF-200            5  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/24 18:57:49     46s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[01/24 18:57:49     46s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[01/24 18:57:49     46s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[01/24 18:57:49     46s] WARNING   TECHLIB-459          1  Appending library '%s' to the previously...
[01/24 18:57:49     46s] *** Message Summary: 47 warning(s), 0 error(s)
[01/24 18:57:49     46s] 
[01/24 18:57:58     47s] <CMD> getIoFlowFlag
[01/24 18:58:08     48s] <CMD> setIoFlowFlag 0
[01/24 18:58:08     48s] <CMD> floorPlan -site CoreSite -r 0.998504593036 0.70 15 15 15 15
[01/24 18:58:09     48s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/24 18:58:09     48s] Type 'man IMPFP-3961' for more detail.
[01/24 18:58:09     48s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/24 18:58:09     48s] Type 'man IMPFP-3961' for more detail.
[01/24 18:58:09     48s] Start create_tracks
[01/24 18:58:09     48s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[01/24 18:58:09     48s] <CMD> uiSetTool select
[01/24 18:58:09     48s] <CMD> getIoFlowFlag
[01/24 18:58:09     48s] <CMD> fit
[01/24 18:58:18     50s] <CMD> set sprCreateIeRingOffset 1.0
[01/24 18:58:18     50s] <CMD> set sprCreateIeRingThreshold 1.0
[01/24 18:58:18     50s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/24 18:58:18     50s] <CMD> set sprCreateIeRingLayers {}
[01/24 18:58:18     50s] <CMD> set sprCreateIeRingOffset 1.0
[01/24 18:58:18     50s] <CMD> set sprCreateIeRingThreshold 1.0
[01/24 18:58:18     50s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/24 18:58:18     50s] <CMD> set sprCreateIeRingLayers {}
[01/24 18:58:18     50s] <CMD> set sprCreateIeStripeWidth 10.0
[01/24 18:58:18     50s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/24 18:58:18     50s] <CMD> set sprCreateIeStripeWidth 10.0
[01/24 18:58:18     50s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/24 18:58:18     50s] <CMD> set sprCreateIeRingOffset 1.0
[01/24 18:58:18     50s] <CMD> set sprCreateIeRingThreshold 1.0
[01/24 18:58:18     50s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/24 18:58:18     50s] <CMD> set sprCreateIeRingLayers {}
[01/24 18:58:19     50s] <CMD> set sprCreateIeStripeWidth 10.0
[01/24 18:58:19     50s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/24 19:00:17     63s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/24 19:00:17     63s] The ring targets are set to core/block ring wires.
[01/24 19:00:17     63s] addRing command will consider rows while creating rings.
[01/24 19:00:17     63s] addRing command will disallow rings to go over rows.
[01/24 19:00:17     63s] addRing command will ignore shorts while creating rings.
[01/24 19:00:17     63s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 3 bottom 3 left 3 right 3} -spacing {top 3 bottom 3 left 3 right 3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/24 19:00:17     63s] 
[01/24 19:00:17     63s] 
[01/24 19:00:17     63s] viaInitial starts at Wed Jan 24 19:00:17 2024
viaInitial ends at Wed Jan 24 19:00:17 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1693.8M)
[01/24 19:00:17     63s] Ring generation is complete.
[01/24 19:00:17     63s] vias are now being generated.
[01/24 19:00:17     63s] addRing created 8 wires.
[01/24 19:00:17     63s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/24 19:00:17     63s] +--------+----------------+----------------+
[01/24 19:00:17     63s] |  Layer |     Created    |     Deleted    |
[01/24 19:00:17     63s] +--------+----------------+----------------+
[01/24 19:00:17     63s] | Metal10|        4       |       NA       |
[01/24 19:00:17     63s] |  Via10 |        8       |        0       |
[01/24 19:00:17     63s] | Metal11|        4       |       NA       |
[01/24 19:00:17     63s] +--------+----------------+----------------+
[01/24 19:00:27     64s] <CMD> set sprCreateIeRingOffset 1.0
[01/24 19:00:27     64s] <CMD> set sprCreateIeRingThreshold 1.0
[01/24 19:00:27     64s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/24 19:00:27     64s] <CMD> set sprCreateIeRingLayers {}
[01/24 19:00:27     64s] <CMD> set sprCreateIeRingOffset 1.0
[01/24 19:00:27     64s] <CMD> set sprCreateIeRingThreshold 1.0
[01/24 19:00:27     64s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/24 19:00:27     64s] <CMD> set sprCreateIeRingLayers {}
[01/24 19:00:27     64s] <CMD> set sprCreateIeStripeWidth 10.0
[01/24 19:00:27     64s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/24 19:00:27     64s] <CMD> set sprCreateIeStripeWidth 10.0
[01/24 19:00:27     64s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/24 19:00:27     64s] <CMD> set sprCreateIeRingOffset 1.0
[01/24 19:00:27     64s] <CMD> set sprCreateIeRingThreshold 1.0
[01/24 19:00:27     64s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/24 19:00:27     64s] <CMD> set sprCreateIeRingLayers {}
[01/24 19:00:27     64s] <CMD> set sprCreateIeStripeWidth 10.0
[01/24 19:00:27     64s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/24 19:01:06     69s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[01/24 19:01:06     69s] addStripe will allow jog to connect padcore ring and block ring.
[01/24 19:01:06     69s] 
[01/24 19:01:06     69s] Stripes will stop at the boundary of the specified area.
[01/24 19:01:06     69s] When breaking rings, the power planner will consider the existence of blocks.
[01/24 19:01:06     69s] Stripes will not extend to closest target.
[01/24 19:01:06     69s] The power planner will set stripe antenna targets to none (no trimming allowed).
[01/24 19:01:06     69s] Stripes will not be created over regions without power planning wires.
[01/24 19:01:06     69s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[01/24 19:01:06     69s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[01/24 19:01:06     69s] Offset for stripe breaking is set to 0.
[01/24 19:01:06     69s] <CMD> addStripe -nets {VDD VSS} -layer Metal11 -direction horizontal -width 3 -spacing 3 -number_of_sets 3 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[01/24 19:01:06     69s] 
[01/24 19:01:06     69s] Initialize fgc environment(mem: 1704.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.4M)
[01/24 19:01:06     69s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.4M)
[01/24 19:01:06     69s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.4M)
[01/24 19:01:06     69s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.4M)
[01/24 19:01:06     69s] Starting stripe generation ...
[01/24 19:01:06     69s] Non-Default Mode Option Settings :
[01/24 19:01:06     69s]   NONE
[01/24 19:01:06     69s] Stripe generation is complete.
[01/24 19:01:06     69s] vias are now being generated.
[01/24 19:01:06     69s] addStripe created 6 wires.
[01/24 19:01:06     69s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[01/24 19:01:06     69s] +--------+----------------+----------------+
[01/24 19:01:06     69s] |  Layer |     Created    |     Deleted    |
[01/24 19:01:06     69s] +--------+----------------+----------------+
[01/24 19:01:06     69s] |  Via10 |       12       |        0       |
[01/24 19:01:06     69s] | Metal11|        6       |       NA       |
[01/24 19:01:06     69s] +--------+----------------+----------------+
[01/24 19:12:55    142s] <CMD> zoomBox -256.23100 -41.24400 123.29900 298.51650
[01/24 19:12:55    142s] <CMD> zoomBox -278.23900 -76.42150 168.26700 323.29650
[01/24 19:12:55    142s] <CMD> zoomBox -304.74200 -118.31700 220.55950 351.94000
[01/24 19:12:56    143s] <CMD> zoomBox -387.69850 -291.24850 467.66750 474.48650
[01/24 19:12:57    143s] <CMD> zoomBox -200.24600 -173.94850 417.75650 379.29550
[01/24 19:12:57    143s] <CMD> zoomBox -147.00050 -126.45950 378.30200 343.79850
[01/24 19:12:57    143s] <CMD> zoomBox -111.52750 -87.82650 334.98000 311.89300
[01/24 19:12:57    143s] <CMD> zoomBox -81.46250 -54.98850 298.06950 284.77350
[01/24 19:12:57    143s] <CMD> zoomBox -55.90650 -27.07600 266.69550 261.72150
[01/24 19:13:08    144s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[01/24 19:13:14    145s] <CMD> globalNetConnect VDD -type tiehi -instanceBasename *
[01/24 19:13:21    145s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[01/24 19:13:26    146s] <CMD> globalNetConnect VSS -type tielo -instanceBasename *
[01/24 19:13:47    148s] <CMD> createPGPin VDD -net VDD -geom Metal10 9 0 12 12
[01/24 19:13:53    149s] <CMD> createPGPin VSS -net VSS -geom Metal10 3 0 6 6
[01/24 19:14:22    152s] <CMD> setSrouteMode -viaConnectToShape { stripe }
[01/24 19:14:22    152s] <CMD> sroute -connect { corePin } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { Metal1(1) Metal11(11) }
[01/24 19:14:22    152s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[01/24 19:14:22    152s] *** Begin SPECIAL ROUTE on Wed Jan 24 19:14:22 2024 ***
[01/24 19:14:22    152s] SPECIAL ROUTE ran on directory: /home/p/paschalk
[01/24 19:14:22    152s] SPECIAL ROUTE ran on machine: cn92.it.auth.gr (Linux 3.10.0-1160.105.1.el7.x86_64 x86_64 2.30Ghz)
[01/24 19:14:22    152s] 
[01/24 19:14:22    152s] Begin option processing ...
[01/24 19:14:22    152s] srouteConnectPowerBump set to false
[01/24 19:14:22    152s] routeSelectNet set to "VDD VSS"
[01/24 19:14:22    152s] routeSpecial set to true
[01/24 19:14:22    152s] srouteBottomLayerLimit set to 1
[01/24 19:14:22    152s] srouteBottomTargetLayerLimit set to 1
[01/24 19:14:22    152s] srouteConnectBlockPin set to false
[01/24 19:14:22    152s] srouteConnectConverterPin set to false
[01/24 19:14:22    152s] srouteConnectPadPin set to false
[01/24 19:14:22    152s] srouteConnectStripe set to false
[01/24 19:14:22    152s] srouteCrossoverViaBottomLayer set to 1
[01/24 19:14:22    152s] srouteCrossoverViaTopLayer set to 11
[01/24 19:14:22    152s] srouteFollowCorePinEnd set to 3
[01/24 19:14:22    152s] srouteFollowPadPin set to false
[01/24 19:14:22    152s] srouteJogControl set to "preferWithChanges differentLayer"
[01/24 19:14:22    152s] srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[01/24 19:14:22    152s] sroutePadPinAllPorts set to true
[01/24 19:14:22    152s] sroutePreserveExistingRoutes set to true
[01/24 19:14:22    152s] srouteRoutePowerBarPortOnBothDir set to true
[01/24 19:14:22    152s] srouteStopBlockPin set to "nearestTarget"
[01/24 19:14:22    152s] srouteTopLayerLimit set to 11
[01/24 19:14:22    152s] srouteTopTargetLayerLimit set to 11
[01/24 19:14:22    152s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3136.00 megs.
[01/24 19:14:22    152s] 
[01/24 19:14:22    152s] Reading DB technology information...
[01/24 19:14:22    153s] Finished reading DB technology information.
[01/24 19:14:22    153s] Reading floorplan and netlist information...
[01/24 19:14:22    153s] Finished reading floorplan and netlist information.
[01/24 19:14:22    153s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[01/24 19:14:23    153s] Read in 24 layers, 11 routing layers, 1 overlap layer
[01/24 19:14:23    153s] Read in 2 nondefault rules, 0 used
[01/24 19:14:23    153s] Read in 583 macros, 108 used
[01/24 19:14:23    153s] Read in 108 components
[01/24 19:14:23    153s]   108 core components: 108 unplaced, 0 placed, 0 fixed
[01/24 19:14:23    153s] Read in 2 physical pins
[01/24 19:14:23    153s]   2 physical pins: 0 unplaced, 0 placed, 2 fixed
[01/24 19:14:23    153s] Read in 409 logical pins
[01/24 19:14:23    153s] Read in 403 nets
[01/24 19:14:23    153s] Read in 2 special nets, 2 routed
[01/24 19:14:23    153s] Read in 218 terminals
[01/24 19:14:23    153s] 2 nets selected.
[01/24 19:14:23    153s] 
[01/24 19:14:23    153s] Begin power routing ...
[01/24 19:14:23    153s] CPU time for VDD FollowPin 0 seconds
[01/24 19:14:23    153s] CPU time for VSS FollowPin 0 seconds
[01/24 19:14:23    153s]   Number of Core ports routed: 246
[01/24 19:14:23    153s]   Number of Followpin connections: 123
[01/24 19:14:23    153s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3138.00 megs.
[01/24 19:14:23    153s] 
[01/24 19:14:23    153s] 
[01/24 19:14:23    153s] 
[01/24 19:14:23    153s]  Begin updating DB with routing results ...
[01/24 19:14:23    153s]  Updating DB with 2 io pins ...
[01/24 19:14:23    153s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[01/24 19:14:23    153s] Pin and blockage extraction finished
[01/24 19:14:23    153s] 
[01/24 19:14:23    153s] sroute created 369 wires.
[01/24 19:14:23    153s] ViaGen created 2214 vias, deleted 0 via to avoid violation.
[01/24 19:14:23    153s] +--------+----------------+----------------+
[01/24 19:14:23    153s] |  Layer |     Created    |     Deleted    |
[01/24 19:14:23    153s] +--------+----------------+----------------+
[01/24 19:14:23    153s] | Metal1 |       369      |       NA       |
[01/24 19:14:23    153s] |  Via1  |       246      |        0       |
[01/24 19:14:23    153s] |  Via2  |       246      |        0       |
[01/24 19:14:23    153s] |  Via3  |       246      |        0       |
[01/24 19:14:23    153s] |  Via4  |       246      |        0       |
[01/24 19:14:23    153s] |  Via5  |       246      |        0       |
[01/24 19:14:23    153s] |  Via6  |       246      |        0       |
[01/24 19:14:23    153s] |  Via7  |       246      |        0       |
[01/24 19:14:23    153s] |  Via8  |       246      |        0       |
[01/24 19:14:23    153s] |  Via9  |       246      |        0       |
[01/24 19:14:23    153s] +--------+----------------+----------------+
[01/24 19:15:35    161s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/24 19:15:35    161s] <CMD> setEndCapMode -reset
[01/24 19:15:35    161s] <CMD> setEndCapMode -boundary_tap false
[01/24 19:15:35    161s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[01/24 19:15:35    161s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
[01/24 19:15:35    161s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[01/24 19:15:35    161s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[01/24 19:15:35    161s] <CMD> setPlaceMode -reset
[01/24 19:15:35    161s] <CMD> setPlaceMode -congEffort high -timingDriven 1 -clkGateAware 0 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[01/24 19:20:45    193s] <CMD> setDesignMode -process 45
[01/24 19:20:45    193s] ##  Process: 45            (User Set)               
[01/24 19:20:45    193s] ##     Node: (not set)                           
[01/24 19:20:45    193s] 
##  Check design process and node:  
##  Design tech node is not set.

[01/24 19:20:45    193s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[01/24 19:20:45    193s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[01/24 19:20:45    193s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[01/24 19:20:45    193s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[01/24 19:20:45    193s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
[01/24 19:20:49    193s] <CMD> getPlaceMode
[01/24 19:20:49    193s] -place_design_floorplan_mode false         # bool, default=false
[01/24 19:20:49    193s] -place_design_refine_macro false           # bool, default=false
[01/24 19:20:49    193s] -place_design_refine_place true            # bool, default=true
[01/24 19:20:49    193s] -place_detail_activity_power_driven false
[01/24 19:20:49    193s]                                            # bool, default=false
[01/24 19:20:49    193s] -place_detail_allow_border_pin_abut false
[01/24 19:20:49    193s]                                            # bool, default=false
[01/24 19:20:49    193s] -place_detail_allow_single_height_row_symmetry_x {}
[01/24 19:20:49    193s]                                            # string, default=""
[01/24 19:20:49    193s] -place_detail_check_cut_spacing false      # bool, default=false
[01/24 19:20:49    193s] -place_detail_check_inst_space_group false
[01/24 19:20:49    193s]                                            # bool, default=false
[01/24 19:20:49    193s] -place_detail_check_route false            # bool, default=false, user setting
[01/24 19:20:49    193s] -place_detail_color_aware_legal false      # bool, default=false
[01/24 19:20:49    193s] -place_detail_context_aware_legal all      # enums={none all optional required user ignore_soft}_list, default=all
[01/24 19:20:49    193s] -place_detail_eco_max_distance 0           # float, default=0, min=0, max=9999
[01/24 19:20:49    193s] -place_detail_eco_priority_insts placed    # enums={placed fixed eco}, default=placed
[01/24 19:20:49    193s] -place_detail_fixed_shifter false          # bool, default=false
[01/24 19:20:49    193s] -place_detail_honor_inst_pad false         # bool, default=false
[01/24 19:20:49    193s] -place_detail_io_pin_blockage false        # bool, default=false
[01/24 19:20:49    193s] -place_detail_iraware_max_drive_strength 0
[01/24 19:20:49    193s]                                            # float, default=0, min=0, max=2147483647
[01/24 19:20:49    193s] -place_detail_irdrop_aware_effort none     # enums={none low medium high}, default=none
[01/24 19:20:49    193s] -place_detail_irdrop_aware_timing_effort high
[01/24 19:20:49    193s]                                            # enums={none standard high}, default=high
[01/24 19:20:49    193s] -place_detail_irdrop_region_number 100     # uint, default=100
[01/24 19:20:49    193s] -place_detail_legalization_inst_gap 0      # int, default=0
[01/24 19:20:49    193s] -place_detail_max_shifter_column_depth 9999
[01/24 19:20:49    193s]                                            # float, default=9999
[01/24 19:20:49    193s] -place_detail_max_shifter_depth 9999       # float, default=9999
[01/24 19:20:49    193s] -place_detail_max_shifter_row_depth 9999
[01/24 19:20:49    193s]                                            # float, default=9999
[01/24 19:20:49    193s] -place_detail_no_filler_without_implant false
[01/24 19:20:49    193s]                                            # bool, default=false
[01/24 19:20:49    193s] -place_detail_pad_fixed_insts false        # bool, default=false
[01/24 19:20:49    193s] -place_detail_pad_physical_cells false     # bool, default=false
[01/24 19:20:49    193s] -place_detail_preroute_as_obs {}           # string, default=""
[01/24 19:20:49    193s] -place_detail_preserve_routing true        # bool, default=true, user setting
[01/24 19:20:49    193s] -place_detail_remove_affected_routing false
[01/24 19:20:49    193s]                                            # bool, default=false, user setting
[01/24 19:20:49    193s] -place_detail_sdp_alignment_in_refine false
[01/24 19:20:49    193s]                                            # bool, default=false
[01/24 19:20:49    193s] -place_detail_swap_eeq_cells false         # bool, default=false, user setting
[01/24 19:20:49    193s] -place_detail_use_check_drc false          # bool, default=false
[01/24 19:20:49    193s] -place_detail_use_diffusion_transition_fill false
[01/24 19:20:49    193s]                                            # bool, default=false
[01/24 19:20:49    193s] -place_detail_use_GA_filler_groups false
[01/24 19:20:49    193s]                                            # bool, default=false
[01/24 19:20:49    193s] -place_detail_use_no_diffusion_one_site_filler false
[01/24 19:20:49    193s]                                            # bool, default=false
[01/24 19:20:49    193s] -place_detail_wire_length_opt_effort medium
[01/24 19:20:49    193s]                                            # enums={none medium high}, default=medium
[01/24 19:20:49    193s] -place_global_activity_power_driven false
[01/24 19:20:49    193s]                                            # enums={false true}, default=false
[01/24 19:20:49    193s] -place_global_activity_power_driven_effort standard
[01/24 19:20:49    193s]                                            # enums={standard high}, default=standard
[01/24 19:20:49    193s] -place_global_align_macro false            # bool, default=false
[01/24 19:20:49    193s] -place_global_allow_3d_stack false         # bool, default=false
[01/24 19:20:49    193s] -place_global_auto_blockage_in_channel partial
[01/24 19:20:49    193s]                                            # enums={none soft partial}, default=partial
[01/24 19:20:49    193s] -place_global_clock_gate_aware false       # bool, default=true, user setting
[01/24 19:20:49    193s] -place_global_clock_power_driven true      # bool, default=true
[01/24 19:20:49    193s] -place_global_clock_power_driven_effort low
[01/24 19:20:49    193s]                                            # enums={low standard high}, default=low
[01/24 19:20:49    193s] -place_global_cong_effort high             # enums={low medium high extreme auto}, default=auto, user setting
[01/24 19:20:49    193s] -place_global_cpg_effort low               # enums={low medium high}, default=low
[01/24 19:20:49    193s] -place_global_cpg_file {}                  # string, default=""
[01/24 19:20:49    193s] -place_global_enable_distributed_place false
[01/24 19:20:49    193s]                                            # bool, default=false
[01/24 19:20:49    193s] -place_global_ignore_scan true             # enums={true 1 false 0 auto}, default=true, user setting
[01/24 19:20:49    193s] -place_global_ignore_spare false           # bool, default=false, user setting
[01/24 19:20:49    193s] -place_global_max_density -1               # float, default=-1
[01/24 19:20:49    193s] -place_global_module_aware_spare false     # bool, default=false, user setting
[01/24 19:20:49    193s] -place_global_module_padding {}            # string, default=""
[01/24 19:20:49    193s] -place_global_place_io_pins true           # bool, default=false, user setting
[01/24 19:20:49    193s] -place_global_reorder_scan true            # bool, default=true, user setting
[01/24 19:20:49    193s] -place_global_sdp_alignment false          # bool, default=false
[01/24 19:20:49    193s] -place_global_sdp_place false              # enums={false true}, default=false
[01/24 19:20:49    193s] -place_global_soft_guide_strength low      # enums={low medium high}, default=low
[01/24 19:20:49    193s] -place_global_timing_effort medium         # enums={medium high}, default=medium
[01/24 19:20:49    193s] -place_global_uniform_density false        # enums={false true}, default=false
[01/24 19:20:49    193s] -place_hard_fence true                     # bool, default=true
[01/24 19:20:49    193s] -place_opt_post_place_tcl {}               # string, default=""
[01/24 19:20:49    193s] -place_opt_run_global_place full           # enums={none seed full}, default=full
[01/24 19:20:49    193s] -place_spare_update_timing_graph true      # bool, default=true
[01/24 19:20:49    193s] -powerDriven false                         # bool, default=false, user setting, private
[01/24 19:20:49    193s] -timingDriven true                         # bool, default=true, user setting, private
[01/24 19:20:49    193s] 
[01/24 19:20:55    194s] <CMD> place_opt_design
[01/24 19:20:55    194s] **INFO: User settings:
[01/24 19:20:55    194s] setDesignMode -process                              45
[01/24 19:20:55    194s] setExtractRCMode -coupling_c_th                     0.1
[01/24 19:20:55    194s] setExtractRCMode -relative_c_th                     1
[01/24 19:20:55    194s] setExtractRCMode -total_c_th                        0
[01/24 19:20:55    194s] setUsefulSkewMode -maxAllowedDelay                  1
[01/24 19:20:55    194s] setUsefulSkewMode -noBoundary                       false
[01/24 19:20:55    194s] setDelayCalMode -engine                             aae
[01/24 19:20:55    194s] setPlaceMode -place_detail_check_route              false
[01/24 19:20:55    194s] setPlaceMode -place_detail_preserve_routing         true
[01/24 19:20:55    194s] setPlaceMode -place_detail_remove_affected_routing  false
[01/24 19:20:55    194s] setPlaceMode -place_detail_swap_eeq_cells           false
[01/24 19:20:55    194s] setPlaceMode -place_global_clock_gate_aware         false
[01/24 19:20:55    194s] setPlaceMode -place_global_cong_effort              high
[01/24 19:20:55    194s] setPlaceMode -place_global_ignore_scan              true
[01/24 19:20:55    194s] setPlaceMode -place_global_ignore_spare             false
[01/24 19:20:55    194s] setPlaceMode -place_global_module_aware_spare       false
[01/24 19:20:55    194s] setPlaceMode -place_global_place_io_pins            true
[01/24 19:20:55    194s] setPlaceMode -place_global_reorder_scan             true
[01/24 19:20:55    194s] setPlaceMode -powerDriven                           false
[01/24 19:20:55    194s] setPlaceMode -timingDriven                          true
[01/24 19:20:55    194s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[01/24 19:20:55    194s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[01/24 19:20:55    194s] 
[01/24 19:20:55    194s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:03:14.3/0:25:03.8 (0.1), mem = 1694.8M
[01/24 19:20:55    194s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[01/24 19:20:55    194s] *** Starting GigaPlace ***
[01/24 19:20:55    194s] #optDebug: fT-E <X 2 3 1 0>
[01/24 19:20:55    194s] OPERPROF: Starting DPlace-Init at level 1, MEM:1694.8M, EPOCH TIME: 1706116855.697191
[01/24 19:20:55    194s] Processing tracks to init pin-track alignment.
[01/24 19:20:55    194s] z: 2, totalTracks: 1
[01/24 19:20:55    194s] z: 4, totalTracks: 1
[01/24 19:20:55    194s] z: 6, totalTracks: 1
[01/24 19:20:55    194s] z: 8, totalTracks: 1
[01/24 19:20:55    194s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:20:55    194s] All LLGs are deleted
[01/24 19:20:55    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:20:55    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:20:55    194s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1694.8M, EPOCH TIME: 1706116855.898672
[01/24 19:20:55    194s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1694.8M, EPOCH TIME: 1706116855.899109
[01/24 19:20:55    194s] # Building picorv32 llgBox search-tree.
[01/24 19:20:55    194s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1694.8M, EPOCH TIME: 1706116855.902023
[01/24 19:20:55    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:20:55    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:20:55    194s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1694.8M, EPOCH TIME: 1706116855.904261
[01/24 19:20:55    194s] Max number of tech site patterns supported in site array is 256.
[01/24 19:20:55    194s] Core basic site is CoreSite
[01/24 19:20:55    194s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1694.8M, EPOCH TIME: 1706116855.948644
[01/24 19:20:55    194s] After signature check, allow fast init is false, keep pre-filter is false.
[01/24 19:20:55    194s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/24 19:20:55    194s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1694.8M, EPOCH TIME: 1706116855.949408
[01/24 19:20:55    194s] Use non-trimmed site array because memory saving is not enough.
[01/24 19:20:55    194s] SiteArray: non-trimmed site array dimensions = 122 x 1062
[01/24 19:20:55    194s] SiteArray: use 782,336 bytes
[01/24 19:20:55    194s] SiteArray: current memory after site array memory allocation 1695.5M
[01/24 19:20:55    194s] SiteArray: FP blocked sites are writable
[01/24 19:20:55    194s] Estimated cell power/ground rail width = 0.160 um
[01/24 19:20:55    194s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 19:20:55    194s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1695.5M, EPOCH TIME: 1706116855.954247
[01/24 19:20:55    194s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1695.5M, EPOCH TIME: 1706116855.954446
[01/24 19:20:55    194s] SiteArray: number of non floorplan blocked sites for llg default is 129564
[01/24 19:20:55    194s] Atter site array init, number of instance map data is 0.
[01/24 19:20:55    194s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.056, MEM:1695.5M, EPOCH TIME: 1706116855.960077
[01/24 19:20:55    194s] 
[01/24 19:20:55    194s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:20:55    194s] OPERPROF:     Starting CMU at level 3, MEM:1695.5M, EPOCH TIME: 1706116855.961774
[01/24 19:20:55    194s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1695.5M, EPOCH TIME: 1706116855.963359
[01/24 19:20:55    194s] 
[01/24 19:20:55    194s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:20:55    194s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.063, MEM:1695.5M, EPOCH TIME: 1706116855.964963
[01/24 19:20:55    194s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1695.5M, EPOCH TIME: 1706116855.965048
[01/24 19:20:55    194s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1695.5M, EPOCH TIME: 1706116855.965133
[01/24 19:20:55    194s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1695.5MB).
[01/24 19:20:55    194s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.273, MEM:1695.5M, EPOCH TIME: 1706116855.970546
[01/24 19:20:55    194s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1695.5M, EPOCH TIME: 1706116855.970623
[01/24 19:20:55    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:20:55    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:20:55    194s] All LLGs are deleted
[01/24 19:20:55    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:20:55    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:20:55    194s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1695.5M, EPOCH TIME: 1706116855.978099
[01/24 19:20:55    194s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1695.5M, EPOCH TIME: 1706116855.978395
[01/24 19:20:55    194s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.012, MEM:1691.5M, EPOCH TIME: 1706116855.982548
[01/24 19:20:55    194s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:14.6/0:25:04.1 (0.1), mem = 1691.5M
[01/24 19:20:56    194s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/24 19:20:56    194s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 494, percentage of missing scan cell = 0.00% (0 / 494)
[01/24 19:20:56    194s] no activity file in design. spp won't run.
[01/24 19:20:56    194s] #Start colorize_geometry on Wed Jan 24 19:20:56 2024
[01/24 19:20:56    194s] #
[01/24 19:20:56    194s] ### Time Record (colorize_geometry) is installed.
[01/24 19:20:56    194s] ### Time Record (Pre Callback) is installed.
[01/24 19:20:56    194s] ### Time Record (Pre Callback) is uninstalled.
[01/24 19:20:56    194s] ### Time Record (DB Import) is installed.
[01/24 19:20:56    194s] #create default rule from bind_ndr_rule rule=0x7f7fb13b1450 0x7f7fa9906568
[01/24 19:20:56    195s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1933540141 placement=1784484494 pin_access=1 inst_pattern=1
[01/24 19:20:56    195s] ### Time Record (DB Import) is uninstalled.
[01/24 19:20:56    195s] ### Time Record (DB Export) is installed.
[01/24 19:20:56    195s] Extracting standard cell pins and blockage ...... 
[01/24 19:20:56    195s] Pin and blockage extraction finished
[01/24 19:20:56    195s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1933540141 placement=1784484494 pin_access=1 inst_pattern=1
[01/24 19:20:56    195s] ### Time Record (DB Export) is uninstalled.
[01/24 19:20:56    195s] ### Time Record (Post Callback) is installed.
[01/24 19:20:56    195s] ### Time Record (Post Callback) is uninstalled.
[01/24 19:20:56    195s] #
[01/24 19:20:56    195s] #colorize_geometry statistics:
[01/24 19:20:56    195s] #Cpu time = 00:00:01
[01/24 19:20:56    195s] #Elapsed time = 00:00:01
[01/24 19:20:56    195s] #Increased memory = 39.56 (MB)
[01/24 19:20:56    195s] #Total memory = 1367.10 (MB)
[01/24 19:20:56    195s] #Peak memory = 1368.00 (MB)
[01/24 19:20:56    195s] #Number of warnings = 0
[01/24 19:20:56    195s] #Total number of warnings = 0
[01/24 19:20:56    195s] #Number of fails = 0
[01/24 19:20:56    195s] #Total number of fails = 0
[01/24 19:20:56    195s] #Complete colorize_geometry on Wed Jan 24 19:20:56 2024
[01/24 19:20:56    195s] #
[01/24 19:20:56    195s] ### Time Record (colorize_geometry) is uninstalled.
[01/24 19:20:56    195s] ### 
[01/24 19:20:56    195s] ###   Scalability Statistics
[01/24 19:20:56    195s] ### 
[01/24 19:20:56    195s] ### ------------------------+----------------+----------------+----------------+
[01/24 19:20:56    195s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[01/24 19:20:56    195s] ### ------------------------+----------------+----------------+----------------+
[01/24 19:20:56    195s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[01/24 19:20:56    195s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[01/24 19:20:56    195s] ###   DB Import             |        00:00:01|        00:00:01|             1.0|
[01/24 19:20:56    195s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[01/24 19:20:56    195s] ###   Entire Command        |        00:00:01|        00:00:01|             1.0|
[01/24 19:20:56    195s] ### ------------------------+----------------+----------------+----------------+
[01/24 19:20:56    195s] ### 
[01/24 19:20:56    195s] {MMLU 0 0 13406}
[01/24 19:20:56    195s] ### Creating LA Mngr. totSessionCpu=0:03:16 mem=1738.5M
[01/24 19:20:56    195s] ### Creating LA Mngr, finished. totSessionCpu=0:03:16 mem=1738.5M
[01/24 19:20:56    195s] *** Start deleteBufferTree ***
[01/24 19:20:57    196s] Info: Detect buffers to remove automatically.
[01/24 19:20:57    196s] Analyzing netlist ...
[01/24 19:20:57    196s] Updating netlist
[01/24 19:20:57    196s] 
[01/24 19:20:58    196s] *summary: 242 instances (buffers/inverters) removed
[01/24 19:20:58    196s] *** Finish deleteBufferTree (0:00:01.2) ***
[01/24 19:20:58    196s] Effort level <high> specified for tdgp_reg2reg_default path_group
[01/24 19:20:58    196s] Info: 1 threads available for lower-level modules during optimization.
[01/24 19:20:58    196s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1800.4M, EPOCH TIME: 1706116858.205613
[01/24 19:20:58    196s] Deleted 0 physical inst  (cell - / prefix -).
[01/24 19:20:58    196s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1800.4M, EPOCH TIME: 1706116858.205928
[01/24 19:20:58    196s] INFO: #ExclusiveGroups=0
[01/24 19:20:58    196s] INFO: There are no Exclusive Groups.
[01/24 19:20:58    196s] No user-set net weight.
[01/24 19:20:58    196s] Net fanout histogram:
[01/24 19:20:58    196s] 2		: 7312 (64.8%) nets
[01/24 19:20:58    196s] 3		: 1583 (14.0%) nets
[01/24 19:20:58    196s] 4     -	14	: 2071 (18.3%) nets
[01/24 19:20:58    196s] 15    -	39	: 311 (2.8%) nets
[01/24 19:20:58    196s] 40    -	79	: 9 (0.1%) nets
[01/24 19:20:58    196s] 80    -	159	: 4 (0.0%) nets
[01/24 19:20:58    196s] 160   -	319	: 0 (0.0%) nets
[01/24 19:20:58    196s] 320   -	639	: 1 (0.0%) nets
[01/24 19:20:58    196s] 640   -	1279	: 0 (0.0%) nets
[01/24 19:20:58    196s] 1280  -	2559	: 0 (0.0%) nets
[01/24 19:20:58    196s] 2560  -	5119	: 0 (0.0%) nets
[01/24 19:20:58    196s] 5120+		: 0 (0.0%) nets
[01/24 19:20:58    196s] no activity file in design. spp won't run.
[01/24 19:20:58    196s] Options: timingDriven ignoreScan pinGuide congEffort=high gpeffort=medium 
[01/24 19:20:58    196s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[01/24 19:20:58    196s] Define the scan chains before using this option.
[01/24 19:20:58    196s] Type 'man IMPSP-9042' for more detail.
[01/24 19:20:58    196s] Processing tracks to init pin-track alignment.
[01/24 19:20:58    196s] z: 2, totalTracks: 1
[01/24 19:20:58    196s] z: 4, totalTracks: 1
[01/24 19:20:58    196s] z: 6, totalTracks: 1
[01/24 19:20:58    196s] z: 8, totalTracks: 1
[01/24 19:20:58    196s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:20:58    196s] All LLGs are deleted
[01/24 19:20:58    196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:20:58    196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:20:58    196s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1800.4M, EPOCH TIME: 1706116858.255781
[01/24 19:20:58    196s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1800.4M, EPOCH TIME: 1706116858.256072
[01/24 19:20:58    196s] #std cell=8850 (0 fixed + 8850 movable) #buf cell=0 #inv cell=347 #block=0 (0 floating + 0 preplaced)
[01/24 19:20:58    196s] #ioInst=0 #net=11291 #term=39332 #term/net=3.48, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=304
[01/24 19:20:58    196s] stdCell: 8850 single + 0 double + 0 multi
[01/24 19:20:58    196s] Total standard cell length = 17.9960 (mm), area = 0.0308 (mm^2)
[01/24 19:20:58    196s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1800.4M, EPOCH TIME: 1706116858.258932
[01/24 19:20:58    196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:20:58    196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:20:58    196s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1800.4M, EPOCH TIME: 1706116858.260268
[01/24 19:20:58    196s] Max number of tech site patterns supported in site array is 256.
[01/24 19:20:58    196s] Core basic site is CoreSite
[01/24 19:20:58    196s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1800.4M, EPOCH TIME: 1706116858.288809
[01/24 19:20:58    196s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 19:20:58    196s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/24 19:20:58    196s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1800.4M, EPOCH TIME: 1706116858.289552
[01/24 19:20:58    196s] SiteArray: non-trimmed site array dimensions = 122 x 1062
[01/24 19:20:58    196s] SiteArray: use 782,336 bytes
[01/24 19:20:58    196s] SiteArray: current memory after site array memory allocation 1800.4M
[01/24 19:20:58    196s] SiteArray: FP blocked sites are writable
[01/24 19:20:58    196s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 19:20:58    196s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1800.4M, EPOCH TIME: 1706116858.292222
[01/24 19:20:58    196s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1800.4M, EPOCH TIME: 1706116858.292340
[01/24 19:20:58    196s] SiteArray: number of non floorplan blocked sites for llg default is 129564
[01/24 19:20:58    196s] Atter site array init, number of instance map data is 0.
[01/24 19:20:58    196s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:1800.4M, EPOCH TIME: 1706116858.293979
[01/24 19:20:58    196s] 
[01/24 19:20:58    196s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:20:58    196s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.037, MEM:1800.4M, EPOCH TIME: 1706116858.295473
[01/24 19:20:58    196s] 
[01/24 19:20:58    196s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:20:58    196s] Average module density = 0.694.
[01/24 19:20:58    196s] Density for the design = 0.694.
[01/24 19:20:58    196s]        = stdcell_area 89980 sites (30773 um^2) / alloc_area 129564 sites (44311 um^2).
[01/24 19:20:58    196s] Pin Density = 0.3036.
[01/24 19:20:58    196s]             = total # of pins 39332 / total area 129564.
[01/24 19:20:58    196s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1800.4M, EPOCH TIME: 1706116858.300290
[01/24 19:20:58    196s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.001, MEM:1800.4M, EPOCH TIME: 1706116858.301653
[01/24 19:20:58    196s] OPERPROF: Starting pre-place ADS at level 1, MEM:1800.4M, EPOCH TIME: 1706116858.302064
[01/24 19:20:58    196s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1800.4M, EPOCH TIME: 1706116858.305515
[01/24 19:20:58    196s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1800.4M, EPOCH TIME: 1706116858.305571
[01/24 19:20:58    196s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1800.4M, EPOCH TIME: 1706116858.305649
[01/24 19:20:58    196s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1800.4M, EPOCH TIME: 1706116858.305696
[01/24 19:20:58    196s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1800.4M, EPOCH TIME: 1706116858.305738
[01/24 19:20:58    196s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1800.4M, EPOCH TIME: 1706116858.305987
[01/24 19:20:58    196s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1800.4M, EPOCH TIME: 1706116858.306037
[01/24 19:20:58    196s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1800.4M, EPOCH TIME: 1706116858.306139
[01/24 19:20:58    196s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1800.4M, EPOCH TIME: 1706116858.306182
[01/24 19:20:58    196s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1800.4M, EPOCH TIME: 1706116858.306280
[01/24 19:20:58    196s] ADSU 0.694 -> 0.735. site 129564.000 -> 122474.400. GS 13.680
[01/24 19:20:58    196s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.013, MEM:1800.4M, EPOCH TIME: 1706116858.314673
[01/24 19:20:58    196s] OPERPROF: Starting spMPad at level 1, MEM:1797.4M, EPOCH TIME: 1706116858.315377
[01/24 19:20:58    196s] OPERPROF:   Starting spContextMPad at level 2, MEM:1797.4M, EPOCH TIME: 1706116858.315885
[01/24 19:20:58    196s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1797.4M, EPOCH TIME: 1706116858.315935
[01/24 19:20:58    196s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1797.4M, EPOCH TIME: 1706116858.315982
[01/24 19:20:58    196s] Initial padding reaches pin density 0.545 for top
[01/24 19:20:58    196s] InitPadU 0.735 -> 0.842 for top
[01/24 19:20:58    196s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1797.4M, EPOCH TIME: 1706116858.333431
[01/24 19:20:58    196s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.001, MEM:1797.4M, EPOCH TIME: 1706116858.334813
[01/24 19:20:58    196s] === lastAutoLevel = 8 
[01/24 19:20:58    196s] OPERPROF: Starting spInitNetWt at level 1, MEM:1797.4M, EPOCH TIME: 1706116858.338648
[01/24 19:20:58    196s] no activity file in design. spp won't run.
[01/24 19:20:58    196s] [spp] 0
[01/24 19:20:58    196s] [adp] 0:1:1:3
[01/24 19:20:58    196s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.002, MEM:1798.4M, EPOCH TIME: 1706116858.341061
[01/24 19:20:58    196s] OPERPROF: Starting npMain at level 1, MEM:1798.4M, EPOCH TIME: 1706116858.342030
[01/24 19:20:59    196s] OPERPROF:   Starting npPlace at level 2, MEM:1809.1M, EPOCH TIME: 1706116859.384677
[01/24 19:20:59    197s] Iteration  1: Total net bbox = 2.052e-09 (1.23e-09 8.24e-10)
[01/24 19:20:59    197s]               Est.  stn bbox = 2.206e-09 (1.32e-09 8.84e-10)
[01/24 19:20:59    197s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1813.1M
[01/24 19:20:59    197s] Iteration  2: Total net bbox = 2.052e-09 (1.23e-09 8.24e-10)
[01/24 19:20:59    197s]               Est.  stn bbox = 2.206e-09 (1.32e-09 8.84e-10)
[01/24 19:20:59    197s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1813.1M
[01/24 19:20:59    197s] OPERPROF:     Starting InitSKP at level 3, MEM:1814.1M, EPOCH TIME: 1706116859.423706
[01/24 19:20:59    197s] 
[01/24 19:20:59    197s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 19:20:59    197s] TLC MultiMap info (StdDelay):
[01/24 19:20:59    197s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 19:20:59    197s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 19:20:59    197s]  Setting StdDelay to: 38ps
[01/24 19:20:59    197s] 
[01/24 19:20:59    197s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 19:20:59    197s] 
[01/24 19:20:59    197s] TimeStamp Deleting Cell Server Begin ...
[01/24 19:20:59    197s] 
[01/24 19:20:59    197s] TimeStamp Deleting Cell Server End ...
[01/24 19:20:59    197s] 
[01/24 19:20:59    197s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 19:20:59    197s] TLC MultiMap info (StdDelay):
[01/24 19:20:59    197s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 19:20:59    197s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 19:20:59    197s]  Setting StdDelay to: 38ps
[01/24 19:20:59    197s] 
[01/24 19:20:59    197s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 19:21:00    198s] 
[01/24 19:21:00    198s] TimeStamp Deleting Cell Server Begin ...
[01/24 19:21:00    198s] 
[01/24 19:21:00    198s] TimeStamp Deleting Cell Server End ...
[01/24 19:21:00    198s] 
[01/24 19:21:00    198s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 19:21:00    198s] TLC MultiMap info (StdDelay):
[01/24 19:21:00    198s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 19:21:00    198s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 19:21:00    198s]  Setting StdDelay to: 38ps
[01/24 19:21:00    198s] 
[01/24 19:21:00    198s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 19:21:03    200s] *** Finished SKP initialization (cpu=0:00:04.0, real=0:00:04.0)***
[01/24 19:21:03    200s] OPERPROF:     Finished InitSKP at level 3, CPU:3.980, REAL:3.972, MEM:1885.9M, EPOCH TIME: 1706116863.396002
[01/24 19:21:03    201s] exp_mt_sequential is set from setPlaceMode option to 1
[01/24 19:21:03    201s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[01/24 19:21:03    201s] place_exp_mt_interval set to default 32
[01/24 19:21:03    201s] place_exp_mt_interval_bias (first half) set to default 0.750000
[01/24 19:21:04    202s] Iteration  3: Total net bbox = 2.575e+03 (1.45e+03 1.13e+03)
[01/24 19:21:04    202s]               Est.  stn bbox = 3.259e+03 (1.82e+03 1.44e+03)
[01/24 19:21:04    202s]               cpu = 0:00:05.2 real = 0:00:05.0 mem = 1902.5M
[01/24 19:21:09    207s] Iteration  4: Total net bbox = 9.830e+04 (5.42e+04 4.41e+04)
[01/24 19:21:09    207s]               Est.  stn bbox = 1.297e+05 (7.27e+04 5.70e+04)
[01/24 19:21:09    207s]               cpu = 0:00:05.1 real = 0:00:05.0 mem = 1923.8M
[01/24 19:21:09    207s] Iteration  5: Total net bbox = 9.830e+04 (5.42e+04 4.41e+04)
[01/24 19:21:09    207s]               Est.  stn bbox = 1.297e+05 (7.27e+04 5.70e+04)
[01/24 19:21:09    207s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1923.8M
[01/24 19:21:09    207s] OPERPROF:   Finished npPlace at level 2, CPU:10.300, REAL:10.239, MEM:1923.8M, EPOCH TIME: 1706116869.624036
[01/24 19:21:09    207s] OPERPROF: Finished npMain at level 1, CPU:10.360, REAL:11.299, MEM:1923.8M, EPOCH TIME: 1706116869.641012
[01/24 19:21:09    207s] OPERPROF: Starting npMain at level 1, MEM:1923.8M, EPOCH TIME: 1706116869.647893
[01/24 19:21:09    207s] OPERPROF:   Starting npPlace at level 2, MEM:1923.8M, EPOCH TIME: 1706116869.735030
[01/24 19:21:15    213s] Iteration  6: Total net bbox = 1.410e+05 (7.65e+04 6.45e+04)
[01/24 19:21:15    213s]               Est.  stn bbox = 1.885e+05 (1.04e+05 8.43e+04)
[01/24 19:21:15    213s]               cpu = 0:00:05.7 real = 0:00:06.0 mem = 1903.8M
[01/24 19:21:15    213s] OPERPROF:   Finished npPlace at level 2, CPU:5.700, REAL:5.667, MEM:1903.8M, EPOCH TIME: 1706116875.402340
[01/24 19:21:15    213s] OPERPROF: Finished npMain at level 1, CPU:5.810, REAL:5.778, MEM:1903.8M, EPOCH TIME: 1706116875.425754
[01/24 19:21:15    213s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1903.8M, EPOCH TIME: 1706116875.427691
[01/24 19:21:15    213s] Starting Early Global Route rough congestion estimation: mem = 1903.8M
[01/24 19:21:15    213s] (I)      ==================== Layers =====================
[01/24 19:21:15    213s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:21:15    213s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 19:21:15    213s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:21:15    213s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 19:21:15    213s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 19:21:15    213s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 19:21:15    213s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 19:21:15    213s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 19:21:15    213s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 19:21:15    213s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 19:21:15    213s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 19:21:15    213s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 19:21:15    213s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 19:21:15    213s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 19:21:15    213s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 19:21:15    213s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 19:21:15    213s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 19:21:15    213s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 19:21:15    213s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 19:21:15    213s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 19:21:15    213s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 19:21:15    213s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 19:21:15    213s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 19:21:15    213s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 19:21:15    213s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 19:21:15    213s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:21:15    213s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 19:21:15    213s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 19:21:15    213s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 19:21:15    213s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 19:21:15    213s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 19:21:15    213s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 19:21:15    213s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 19:21:15    213s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 19:21:15    213s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 19:21:15    213s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 19:21:15    213s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 19:21:15    213s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 19:21:15    213s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 19:21:15    213s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 19:21:15    213s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:21:15    213s] (I)      Started Import and model ( Curr Mem: 1903.76 MB )
[01/24 19:21:15    213s] (I)      Default pattern map key = picorv32_default.
[01/24 19:21:15    213s] (I)      == Non-default Options ==
[01/24 19:21:15    213s] (I)      Print mode                                         : 2
[01/24 19:21:15    213s] (I)      Stop if highly congested                           : false
[01/24 19:21:15    213s] (I)      Maximum routing layer                              : 11
[01/24 19:21:15    213s] (I)      Assign partition pins                              : false
[01/24 19:21:15    213s] (I)      Support large GCell                                : true
[01/24 19:21:15    213s] (I)      Number of threads                                  : 1
[01/24 19:21:15    213s] (I)      Number of rows per GCell                           : 8
[01/24 19:21:15    213s] (I)      Max num rows per GCell                             : 32
[01/24 19:21:15    213s] (I)      Method to set GCell size                           : row
[01/24 19:21:15    213s] (I)      Counted 2617 PG shapes. We will not process PG shapes layer by layer.
[01/24 19:21:15    213s] (I)      Use row-based GCell size
[01/24 19:21:15    213s] (I)      Use row-based GCell align
[01/24 19:21:15    213s] (I)      layer 0 area = 80000
[01/24 19:21:15    213s] (I)      layer 1 area = 80000
[01/24 19:21:15    213s] (I)      layer 2 area = 80000
[01/24 19:21:15    213s] (I)      layer 3 area = 80000
[01/24 19:21:15    213s] (I)      layer 4 area = 80000
[01/24 19:21:15    213s] (I)      layer 5 area = 80000
[01/24 19:21:15    213s] (I)      layer 6 area = 80000
[01/24 19:21:15    213s] (I)      layer 7 area = 80000
[01/24 19:21:15    213s] (I)      layer 8 area = 80000
[01/24 19:21:15    213s] (I)      layer 9 area = 400000
[01/24 19:21:15    213s] (I)      layer 10 area = 400000
[01/24 19:21:15    213s] (I)      GCell unit size   : 3420
[01/24 19:21:15    213s] (I)      GCell multiplier  : 8
[01/24 19:21:15    213s] (I)      GCell row height  : 3420
[01/24 19:21:15    213s] (I)      Actual row height : 3420
[01/24 19:21:15    213s] (I)      GCell align ref   : 30000 30020
[01/24 19:21:15    213s] [NR-eGR] Track table information for default rule: 
[01/24 19:21:15    213s] [NR-eGR] Metal1 has single uniform track structure
[01/24 19:21:15    213s] [NR-eGR] Metal2 has single uniform track structure
[01/24 19:21:15    213s] [NR-eGR] Metal3 has single uniform track structure
[01/24 19:21:15    213s] [NR-eGR] Metal4 has single uniform track structure
[01/24 19:21:15    213s] [NR-eGR] Metal5 has single uniform track structure
[01/24 19:21:15    213s] [NR-eGR] Metal6 has single uniform track structure
[01/24 19:21:15    213s] [NR-eGR] Metal7 has single uniform track structure
[01/24 19:21:15    213s] [NR-eGR] Metal8 has single uniform track structure
[01/24 19:21:15    213s] [NR-eGR] Metal9 has single uniform track structure
[01/24 19:21:15    213s] [NR-eGR] Metal10 has single uniform track structure
[01/24 19:21:15    213s] [NR-eGR] Metal11 has single uniform track structure
[01/24 19:21:15    213s] (I)      ==================== Default via =====================
[01/24 19:21:15    213s] (I)      +----+------------------+----------------------------+
[01/24 19:21:15    213s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 19:21:15    213s] (I)      +----+------------------+----------------------------+
[01/24 19:21:15    213s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 19:21:15    213s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 19:21:15    213s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 19:21:15    213s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 19:21:15    213s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 19:21:15    213s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 19:21:15    213s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 19:21:15    213s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 19:21:15    213s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 19:21:15    213s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 19:21:15    213s] (I)      +----+------------------+----------------------------+
[01/24 19:21:15    213s] [NR-eGR] Read 4236 PG shapes
[01/24 19:21:15    213s] [NR-eGR] Read 0 clock shapes
[01/24 19:21:15    213s] [NR-eGR] Read 0 other shapes
[01/24 19:21:15    213s] [NR-eGR] #Routing Blockages  : 0
[01/24 19:21:15    213s] [NR-eGR] #Instance Blockages : 0
[01/24 19:21:15    213s] [NR-eGR] #PG Blockages       : 4236
[01/24 19:21:15    213s] [NR-eGR] #Halo Blockages     : 0
[01/24 19:21:15    213s] [NR-eGR] #Boundary Blockages : 0
[01/24 19:21:15    213s] [NR-eGR] #Clock Blockages    : 0
[01/24 19:21:15    213s] [NR-eGR] #Other Blockages    : 0
[01/24 19:21:15    213s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 19:21:15    213s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 19:21:15    213s] [NR-eGR] Read 11240 nets ( ignored 0 )
[01/24 19:21:15    213s] (I)      early_global_route_priority property id does not exist.
[01/24 19:21:15    213s] (I)      Read Num Blocks=4236  Num Prerouted Wires=0  Num CS=0
[01/24 19:21:15    213s] (I)      Layer 1 (V) : #blockages 492 : #preroutes 0
[01/24 19:21:15    213s] (I)      Layer 2 (H) : #blockages 492 : #preroutes 0
[01/24 19:21:15    213s] (I)      Layer 3 (V) : #blockages 492 : #preroutes 0
[01/24 19:21:15    213s] (I)      Layer 4 (H) : #blockages 492 : #preroutes 0
[01/24 19:21:15    213s] (I)      Layer 5 (V) : #blockages 492 : #preroutes 0
[01/24 19:21:15    213s] (I)      Layer 6 (H) : #blockages 492 : #preroutes 0
[01/24 19:21:15    213s] (I)      Layer 7 (V) : #blockages 492 : #preroutes 0
[01/24 19:21:15    213s] (I)      Layer 8 (H) : #blockages 492 : #preroutes 0
[01/24 19:21:15    213s] (I)      Layer 9 (V) : #blockages 270 : #preroutes 0
[01/24 19:21:15    213s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 19:21:15    213s] (I)      Number of ignored nets                =      0
[01/24 19:21:15    213s] (I)      Number of connected nets              =      0
[01/24 19:21:15    213s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 19:21:15    213s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/24 19:21:15    213s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 19:21:15    213s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 19:21:15    213s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 19:21:15    213s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 19:21:15    213s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 19:21:15    213s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 19:21:15    213s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 19:21:15    213s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/24 19:21:15    213s] (I)      Ndr track 0 does not exist
[01/24 19:21:15    213s] (I)      ---------------------Grid Graph Info--------------------
[01/24 19:21:15    213s] (I)      Routing area        : (0, 0) - (484800, 477280)
[01/24 19:21:15    213s] (I)      Core area           : (30000, 30020) - (454800, 447260)
[01/24 19:21:15    213s] (I)      Site width          :   400  (dbu)
[01/24 19:21:15    213s] (I)      Row height          :  3420  (dbu)
[01/24 19:21:15    213s] (I)      GCell row height    :  3420  (dbu)
[01/24 19:21:15    213s] (I)      GCell width         : 27360  (dbu)
[01/24 19:21:15    213s] (I)      GCell height        : 27360  (dbu)
[01/24 19:21:15    213s] (I)      Grid                :    18    18    11
[01/24 19:21:15    213s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 19:21:15    213s] (I)      Vertical capacity   :     0 27360     0 27360     0 27360     0 27360     0 27360     0
[01/24 19:21:15    213s] (I)      Horizontal capacity :     0     0 27360     0 27360     0 27360     0 27360     0 27360
[01/24 19:21:15    213s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 19:21:15    213s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 19:21:15    213s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 19:21:15    213s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/24 19:21:15    213s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 19:21:15    213s] (I)      Num tracks per GCell: 114.00 68.40 72.00 68.40 72.00 68.40 72.00 68.40 72.00 27.36 28.80
[01/24 19:21:15    213s] (I)      Total num of tracks :  1256  1212  1256  1212  1256  1212  1256  1212  1256   484   502
[01/24 19:21:15    213s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 19:21:15    213s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 19:21:15    213s] (I)      --------------------------------------------------------
[01/24 19:21:15    213s] 
[01/24 19:21:15    213s] [NR-eGR] ============ Routing rule table ============
[01/24 19:21:15    213s] [NR-eGR] Rule id: 0  Nets: 11240
[01/24 19:21:15    213s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 19:21:15    213s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/24 19:21:15    213s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/24 19:21:15    213s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 19:21:15    213s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 19:21:15    213s] [NR-eGR] ========================================
[01/24 19:21:15    213s] [NR-eGR] 
[01/24 19:21:15    213s] (I)      =============== Blocked Tracks ===============
[01/24 19:21:15    213s] (I)      +-------+---------+----------+---------------+
[01/24 19:21:15    213s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 19:21:15    213s] (I)      +-------+---------+----------+---------------+
[01/24 19:21:15    213s] (I)      |     1 |       0 |        0 |         0.00% |
[01/24 19:21:15    213s] (I)      |     2 |   21816 |     1122 |         5.14% |
[01/24 19:21:15    213s] (I)      |     3 |   22608 |      492 |         2.18% |
[01/24 19:21:15    213s] (I)      |     4 |   21816 |     1122 |         5.14% |
[01/24 19:21:15    213s] (I)      |     5 |   22608 |      492 |         2.18% |
[01/24 19:21:15    213s] (I)      |     6 |   21816 |     1122 |         5.14% |
[01/24 19:21:15    213s] (I)      |     7 |   22608 |      492 |         2.18% |
[01/24 19:21:15    213s] (I)      |     8 |   21816 |     1122 |         5.14% |
[01/24 19:21:15    213s] (I)      |     9 |   22608 |      984 |         4.35% |
[01/24 19:21:15    213s] (I)      |    10 |    8712 |      560 |         6.43% |
[01/24 19:21:15    213s] (I)      |    11 |    9036 |     1540 |        17.04% |
[01/24 19:21:15    213s] (I)      +-------+---------+----------+---------------+
[01/24 19:21:15    213s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1903.76 MB )
[01/24 19:21:15    213s] (I)      Reset routing kernel
[01/24 19:21:15    213s] (I)      numLocalWires=36351  numGlobalNetBranches=10194  numLocalNetBranches=8002
[01/24 19:21:15    213s] (I)      totalPins=38977  totalGlobalPin=14695 (37.70%)
[01/24 19:21:15    213s] (I)      total 2D Cap : 191656 = (96907 H, 94749 V)
[01/24 19:21:15    213s] (I)      
[01/24 19:21:15    213s] (I)      ============  Phase 1a Route ============
[01/24 19:21:15    213s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/24 19:21:15    213s] (I)      Usage: 12792 = (7092 H, 5700 V) = (7.32% H, 6.02% V) = (9.702e+04um H, 7.798e+04um V)
[01/24 19:21:15    213s] (I)      
[01/24 19:21:15    213s] (I)      ============  Phase 1b Route ============
[01/24 19:21:15    213s] (I)      Usage: 12792 = (7092 H, 5700 V) = (7.32% H, 6.02% V) = (9.702e+04um H, 7.798e+04um V)
[01/24 19:21:15    213s] (I)      eGR overflow: 0.00% H + 0.00% V
[01/24 19:21:15    213s] 
[01/24 19:21:15    213s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 19:21:15    213s] Finished Early Global Route rough congestion estimation: mem = 1903.8M
[01/24 19:21:15    213s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.120, REAL:0.124, MEM:1903.8M, EPOCH TIME: 1706116875.551324
[01/24 19:21:15    213s] earlyGlobalRoute rough estimation gcell size 8 row height
[01/24 19:21:15    213s] OPERPROF: Starting CDPad at level 1, MEM:1903.8M, EPOCH TIME: 1706116875.551831
[01/24 19:21:15    213s] CDPadU 0.842 -> 0.843. R=0.735, N=8850, GS=13.680
[01/24 19:21:15    213s] OPERPROF: Finished CDPad at level 1, CPU:0.040, REAL:0.038, MEM:1903.8M, EPOCH TIME: 1706116875.590087
[01/24 19:21:15    213s] OPERPROF: Starting npMain at level 1, MEM:1903.8M, EPOCH TIME: 1706116875.591484
[01/24 19:21:15    213s] OPERPROF:   Starting npPlace at level 2, MEM:1903.8M, EPOCH TIME: 1706116875.667048
[01/24 19:21:15    213s] AB param 100.0% (8850/8850).
[01/24 19:21:15    213s] OPERPROF:   Finished npPlace at level 2, CPU:0.080, REAL:0.080, MEM:1905.1M, EPOCH TIME: 1706116875.747403
[01/24 19:21:15    213s] OPERPROF: Finished npMain at level 1, CPU:0.180, REAL:0.179, MEM:1905.1M, EPOCH TIME: 1706116875.770739
[01/24 19:21:15    213s] Global placement CDP is working on the selected area.
[01/24 19:21:15    213s] OPERPROF: Starting npMain at level 1, MEM:1905.1M, EPOCH TIME: 1706116875.772015
[01/24 19:21:15    213s] OPERPROF:   Starting npPlace at level 2, MEM:1905.1M, EPOCH TIME: 1706116875.854758
[01/24 19:21:19    217s] OPERPROF:   Finished npPlace at level 2, CPU:3.830, REAL:3.809, MEM:1906.4M, EPOCH TIME: 1706116879.664014
[01/24 19:21:19    217s] OPERPROF: Finished npMain at level 1, CPU:3.940, REAL:3.915, MEM:1906.4M, EPOCH TIME: 1706116879.687148
[01/24 19:21:19    217s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1906.4M, EPOCH TIME: 1706116879.688723
[01/24 19:21:19    217s] Starting Early Global Route rough congestion estimation: mem = 1906.4M
[01/24 19:21:19    217s] (I)      ==================== Layers =====================
[01/24 19:21:19    217s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:21:19    217s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 19:21:19    217s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:21:19    217s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 19:21:19    217s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 19:21:19    217s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 19:21:19    217s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 19:21:19    217s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 19:21:19    217s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 19:21:19    217s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 19:21:19    217s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 19:21:19    217s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 19:21:19    217s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 19:21:19    217s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 19:21:19    217s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 19:21:19    217s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 19:21:19    217s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 19:21:19    217s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 19:21:19    217s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 19:21:19    217s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 19:21:19    217s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 19:21:19    217s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 19:21:19    217s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 19:21:19    217s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 19:21:19    217s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 19:21:19    217s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:21:19    217s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 19:21:19    217s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 19:21:19    217s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 19:21:19    217s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 19:21:19    217s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 19:21:19    217s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 19:21:19    217s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 19:21:19    217s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 19:21:19    217s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 19:21:19    217s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 19:21:19    217s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 19:21:19    217s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 19:21:19    217s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 19:21:19    217s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 19:21:19    217s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:21:19    217s] (I)      Started Import and model ( Curr Mem: 1906.36 MB )
[01/24 19:21:19    217s] (I)      Default pattern map key = picorv32_default.
[01/24 19:21:19    217s] (I)      == Non-default Options ==
[01/24 19:21:19    217s] (I)      Print mode                                         : 2
[01/24 19:21:19    217s] (I)      Stop if highly congested                           : false
[01/24 19:21:19    217s] (I)      Maximum routing layer                              : 11
[01/24 19:21:19    217s] (I)      Assign partition pins                              : false
[01/24 19:21:19    217s] (I)      Support large GCell                                : true
[01/24 19:21:19    217s] (I)      Number of threads                                  : 1
[01/24 19:21:19    217s] (I)      Number of rows per GCell                           : 8
[01/24 19:21:19    217s] (I)      Max num rows per GCell                             : 32
[01/24 19:21:19    217s] (I)      Method to set GCell size                           : row
[01/24 19:21:19    217s] (I)      Counted 2617 PG shapes. We will not process PG shapes layer by layer.
[01/24 19:21:19    217s] (I)      Use row-based GCell size
[01/24 19:21:19    217s] (I)      Use row-based GCell align
[01/24 19:21:19    217s] (I)      layer 0 area = 80000
[01/24 19:21:19    217s] (I)      layer 1 area = 80000
[01/24 19:21:19    217s] (I)      layer 2 area = 80000
[01/24 19:21:19    217s] (I)      layer 3 area = 80000
[01/24 19:21:19    217s] (I)      layer 4 area = 80000
[01/24 19:21:19    217s] (I)      layer 5 area = 80000
[01/24 19:21:19    217s] (I)      layer 6 area = 80000
[01/24 19:21:19    217s] (I)      layer 7 area = 80000
[01/24 19:21:19    217s] (I)      layer 8 area = 80000
[01/24 19:21:19    217s] (I)      layer 9 area = 400000
[01/24 19:21:19    217s] (I)      layer 10 area = 400000
[01/24 19:21:19    217s] (I)      GCell unit size   : 3420
[01/24 19:21:19    217s] (I)      GCell multiplier  : 8
[01/24 19:21:19    217s] (I)      GCell row height  : 3420
[01/24 19:21:19    217s] (I)      Actual row height : 3420
[01/24 19:21:19    217s] (I)      GCell align ref   : 30000 30020
[01/24 19:21:19    217s] [NR-eGR] Track table information for default rule: 
[01/24 19:21:19    217s] [NR-eGR] Metal1 has single uniform track structure
[01/24 19:21:19    217s] [NR-eGR] Metal2 has single uniform track structure
[01/24 19:21:19    217s] [NR-eGR] Metal3 has single uniform track structure
[01/24 19:21:19    217s] [NR-eGR] Metal4 has single uniform track structure
[01/24 19:21:19    217s] [NR-eGR] Metal5 has single uniform track structure
[01/24 19:21:19    217s] [NR-eGR] Metal6 has single uniform track structure
[01/24 19:21:19    217s] [NR-eGR] Metal7 has single uniform track structure
[01/24 19:21:19    217s] [NR-eGR] Metal8 has single uniform track structure
[01/24 19:21:19    217s] [NR-eGR] Metal9 has single uniform track structure
[01/24 19:21:19    217s] [NR-eGR] Metal10 has single uniform track structure
[01/24 19:21:19    217s] [NR-eGR] Metal11 has single uniform track structure
[01/24 19:21:19    217s] (I)      ==================== Default via =====================
[01/24 19:21:19    217s] (I)      +----+------------------+----------------------------+
[01/24 19:21:19    217s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 19:21:19    217s] (I)      +----+------------------+----------------------------+
[01/24 19:21:19    217s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 19:21:19    217s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 19:21:19    217s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 19:21:19    217s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 19:21:19    217s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 19:21:19    217s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 19:21:19    217s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 19:21:19    217s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 19:21:19    217s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 19:21:19    217s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 19:21:19    217s] (I)      +----+------------------+----------------------------+
[01/24 19:21:19    217s] [NR-eGR] Read 4236 PG shapes
[01/24 19:21:19    217s] [NR-eGR] Read 0 clock shapes
[01/24 19:21:19    217s] [NR-eGR] Read 0 other shapes
[01/24 19:21:19    217s] [NR-eGR] #Routing Blockages  : 0
[01/24 19:21:19    217s] [NR-eGR] #Instance Blockages : 0
[01/24 19:21:19    217s] [NR-eGR] #PG Blockages       : 4236
[01/24 19:21:19    217s] [NR-eGR] #Halo Blockages     : 0
[01/24 19:21:19    217s] [NR-eGR] #Boundary Blockages : 0
[01/24 19:21:19    217s] [NR-eGR] #Clock Blockages    : 0
[01/24 19:21:19    217s] [NR-eGR] #Other Blockages    : 0
[01/24 19:21:19    217s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 19:21:19    217s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 19:21:19    217s] [NR-eGR] Read 11240 nets ( ignored 0 )
[01/24 19:21:19    217s] (I)      early_global_route_priority property id does not exist.
[01/24 19:21:19    217s] (I)      Read Num Blocks=4236  Num Prerouted Wires=0  Num CS=0
[01/24 19:21:19    217s] (I)      Layer 1 (V) : #blockages 492 : #preroutes 0
[01/24 19:21:19    217s] (I)      Layer 2 (H) : #blockages 492 : #preroutes 0
[01/24 19:21:19    217s] (I)      Layer 3 (V) : #blockages 492 : #preroutes 0
[01/24 19:21:19    217s] (I)      Layer 4 (H) : #blockages 492 : #preroutes 0
[01/24 19:21:19    217s] (I)      Layer 5 (V) : #blockages 492 : #preroutes 0
[01/24 19:21:19    217s] (I)      Layer 6 (H) : #blockages 492 : #preroutes 0
[01/24 19:21:19    217s] (I)      Layer 7 (V) : #blockages 492 : #preroutes 0
[01/24 19:21:19    217s] (I)      Layer 8 (H) : #blockages 492 : #preroutes 0
[01/24 19:21:19    217s] (I)      Layer 9 (V) : #blockages 270 : #preroutes 0
[01/24 19:21:19    217s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 19:21:19    217s] (I)      Number of ignored nets                =      0
[01/24 19:21:19    217s] (I)      Number of connected nets              =      0
[01/24 19:21:19    217s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 19:21:19    217s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/24 19:21:19    217s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 19:21:19    217s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 19:21:19    217s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 19:21:19    217s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 19:21:19    217s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 19:21:19    217s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 19:21:19    217s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 19:21:19    217s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/24 19:21:19    217s] (I)      Ndr track 0 does not exist
[01/24 19:21:19    217s] (I)      ---------------------Grid Graph Info--------------------
[01/24 19:21:19    217s] (I)      Routing area        : (0, 0) - (484800, 477280)
[01/24 19:21:19    217s] (I)      Core area           : (30000, 30020) - (454800, 447260)
[01/24 19:21:19    217s] (I)      Site width          :   400  (dbu)
[01/24 19:21:19    217s] (I)      Row height          :  3420  (dbu)
[01/24 19:21:19    217s] (I)      GCell row height    :  3420  (dbu)
[01/24 19:21:19    217s] (I)      GCell width         : 27360  (dbu)
[01/24 19:21:19    217s] (I)      GCell height        : 27360  (dbu)
[01/24 19:21:19    217s] (I)      Grid                :    18    18    11
[01/24 19:21:19    217s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 19:21:19    217s] (I)      Vertical capacity   :     0 27360     0 27360     0 27360     0 27360     0 27360     0
[01/24 19:21:19    217s] (I)      Horizontal capacity :     0     0 27360     0 27360     0 27360     0 27360     0 27360
[01/24 19:21:19    217s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 19:21:19    217s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 19:21:19    217s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 19:21:19    217s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/24 19:21:19    217s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 19:21:19    217s] (I)      Num tracks per GCell: 114.00 68.40 72.00 68.40 72.00 68.40 72.00 68.40 72.00 27.36 28.80
[01/24 19:21:19    217s] (I)      Total num of tracks :  1256  1212  1256  1212  1256  1212  1256  1212  1256   484   502
[01/24 19:21:19    217s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 19:21:19    217s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 19:21:19    217s] (I)      --------------------------------------------------------
[01/24 19:21:19    217s] 
[01/24 19:21:19    217s] [NR-eGR] ============ Routing rule table ============
[01/24 19:21:19    217s] [NR-eGR] Rule id: 0  Nets: 11240
[01/24 19:21:19    217s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 19:21:19    217s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/24 19:21:19    217s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/24 19:21:19    217s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 19:21:19    217s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 19:21:19    217s] [NR-eGR] ========================================
[01/24 19:21:19    217s] [NR-eGR] 
[01/24 19:21:19    217s] (I)      =============== Blocked Tracks ===============
[01/24 19:21:19    217s] (I)      +-------+---------+----------+---------------+
[01/24 19:21:19    217s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 19:21:19    217s] (I)      +-------+---------+----------+---------------+
[01/24 19:21:19    217s] (I)      |     1 |       0 |        0 |         0.00% |
[01/24 19:21:19    217s] (I)      |     2 |   21816 |     1122 |         5.14% |
[01/24 19:21:19    217s] (I)      |     3 |   22608 |      492 |         2.18% |
[01/24 19:21:19    217s] (I)      |     4 |   21816 |     1122 |         5.14% |
[01/24 19:21:19    217s] (I)      |     5 |   22608 |      492 |         2.18% |
[01/24 19:21:19    217s] (I)      |     6 |   21816 |     1122 |         5.14% |
[01/24 19:21:19    217s] (I)      |     7 |   22608 |      492 |         2.18% |
[01/24 19:21:19    217s] (I)      |     8 |   21816 |     1122 |         5.14% |
[01/24 19:21:19    217s] (I)      |     9 |   22608 |      984 |         4.35% |
[01/24 19:21:19    217s] (I)      |    10 |    8712 |      560 |         6.43% |
[01/24 19:21:19    217s] (I)      |    11 |    9036 |     1540 |        17.04% |
[01/24 19:21:19    217s] (I)      +-------+---------+----------+---------------+
[01/24 19:21:19    217s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1906.36 MB )
[01/24 19:21:19    217s] (I)      Reset routing kernel
[01/24 19:21:19    217s] (I)      numLocalWires=35020  numGlobalNetBranches=10013  numLocalNetBranches=7533
[01/24 19:21:19    217s] (I)      totalPins=38977  totalGlobalPin=15655 (40.16%)
[01/24 19:21:19    217s] (I)      total 2D Cap : 191656 = (96907 H, 94749 V)
[01/24 19:21:19    217s] (I)      
[01/24 19:21:19    217s] (I)      ============  Phase 1a Route ============
[01/24 19:21:19    217s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/24 19:21:19    217s] (I)      Usage: 14020 = (7650 H, 6370 V) = (7.89% H, 6.72% V) = (1.047e+05um H, 8.714e+04um V)
[01/24 19:21:19    217s] (I)      
[01/24 19:21:19    217s] (I)      ============  Phase 1b Route ============
[01/24 19:21:19    217s] (I)      Usage: 14020 = (7650 H, 6370 V) = (7.89% H, 6.72% V) = (1.047e+05um H, 8.714e+04um V)
[01/24 19:21:19    217s] (I)      eGR overflow: 0.00% H + 0.00% V
[01/24 19:21:19    217s] 
[01/24 19:21:19    217s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 19:21:19    217s] Finished Early Global Route rough congestion estimation: mem = 1906.4M
[01/24 19:21:19    217s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.120, REAL:0.113, MEM:1906.4M, EPOCH TIME: 1706116879.802017
[01/24 19:21:19    217s] earlyGlobalRoute rough estimation gcell size 8 row height
[01/24 19:21:19    217s] OPERPROF: Starting CDPad at level 1, MEM:1906.4M, EPOCH TIME: 1706116879.802513
[01/24 19:21:19    217s] CDPadU 0.843 -> 0.844. R=0.735, N=8850, GS=13.680
[01/24 19:21:19    217s] OPERPROF: Finished CDPad at level 1, CPU:0.030, REAL:0.036, MEM:1906.4M, EPOCH TIME: 1706116879.838650
[01/24 19:21:19    217s] OPERPROF: Starting npMain at level 1, MEM:1906.4M, EPOCH TIME: 1706116879.840047
[01/24 19:21:19    217s] OPERPROF:   Starting npPlace at level 2, MEM:1906.4M, EPOCH TIME: 1706116879.920358
[01/24 19:21:20    217s] OPERPROF:   Finished npPlace at level 2, CPU:0.090, REAL:0.082, MEM:1906.4M, EPOCH TIME: 1706116880.002853
[01/24 19:21:20    217s] OPERPROF: Finished npMain at level 1, CPU:0.190, REAL:0.187, MEM:1906.4M, EPOCH TIME: 1706116880.026938
[01/24 19:21:20    217s] Global placement CDP skipped at cutLevel 7.
[01/24 19:21:20    217s] Iteration  7: Total net bbox = 1.875e+05 (1.06e+05 8.10e+04)
[01/24 19:21:20    217s]               Est.  stn bbox = 2.435e+05 (1.41e+05 1.03e+05)
[01/24 19:21:20    217s]               cpu = 0:00:04.6 real = 0:00:05.0 mem = 1906.4M
[01/24 19:21:20    217s] Iteration  8: Total net bbox = 1.875e+05 (1.06e+05 8.10e+04)
[01/24 19:21:20    217s]               Est.  stn bbox = 2.435e+05 (1.41e+05 1.03e+05)
[01/24 19:21:20    217s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1906.4M
[01/24 19:21:20    217s] OPERPROF: Starting npMain at level 1, MEM:1906.4M, EPOCH TIME: 1706116880.068812
[01/24 19:21:20    217s] OPERPROF:   Starting npPlace at level 2, MEM:1906.4M, EPOCH TIME: 1706116880.151730
[01/24 19:21:23    221s] OPERPROF:   Finished npPlace at level 2, CPU:3.700, REAL:3.648, MEM:1903.4M, EPOCH TIME: 1706116883.799852
[01/24 19:21:23    221s] OPERPROF: Finished npMain at level 1, CPU:3.810, REAL:3.755, MEM:1903.4M, EPOCH TIME: 1706116883.824075
[01/24 19:21:23    221s] Legalizing MH Cells... 0 / 0 (level 5)
[01/24 19:21:23    221s] No instances found in the vector
[01/24 19:21:23    221s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1903.4M, DRC: 0)
[01/24 19:21:23    221s] 0 (out of 0) MH cells were successfully legalized.
[01/24 19:21:23    221s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1903.4M, EPOCH TIME: 1706116883.826141
[01/24 19:21:23    221s] Starting Early Global Route rough congestion estimation: mem = 1903.4M
[01/24 19:21:23    221s] (I)      ==================== Layers =====================
[01/24 19:21:23    221s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:21:23    221s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 19:21:23    221s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:21:23    221s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 19:21:23    221s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 19:21:23    221s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 19:21:23    221s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 19:21:23    221s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 19:21:23    221s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 19:21:23    221s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 19:21:23    221s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 19:21:23    221s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 19:21:23    221s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 19:21:23    221s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 19:21:23    221s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 19:21:23    221s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 19:21:23    221s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 19:21:23    221s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 19:21:23    221s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 19:21:23    221s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 19:21:23    221s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 19:21:23    221s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 19:21:23    221s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 19:21:23    221s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 19:21:23    221s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 19:21:23    221s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:21:23    221s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 19:21:23    221s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 19:21:23    221s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 19:21:23    221s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 19:21:23    221s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 19:21:23    221s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 19:21:23    221s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 19:21:23    221s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 19:21:23    221s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 19:21:23    221s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 19:21:23    221s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 19:21:23    221s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 19:21:23    221s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 19:21:23    221s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 19:21:23    221s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:21:23    221s] (I)      Started Import and model ( Curr Mem: 1903.36 MB )
[01/24 19:21:23    221s] (I)      Default pattern map key = picorv32_default.
[01/24 19:21:23    221s] (I)      == Non-default Options ==
[01/24 19:21:23    221s] (I)      Print mode                                         : 2
[01/24 19:21:23    221s] (I)      Stop if highly congested                           : false
[01/24 19:21:23    221s] (I)      Maximum routing layer                              : 11
[01/24 19:21:23    221s] (I)      Assign partition pins                              : false
[01/24 19:21:23    221s] (I)      Support large GCell                                : true
[01/24 19:21:23    221s] (I)      Number of threads                                  : 1
[01/24 19:21:23    221s] (I)      Number of rows per GCell                           : 4
[01/24 19:21:23    221s] (I)      Max num rows per GCell                             : 32
[01/24 19:21:23    221s] (I)      Method to set GCell size                           : row
[01/24 19:21:23    221s] (I)      Counted 2617 PG shapes. We will not process PG shapes layer by layer.
[01/24 19:21:23    221s] (I)      Use row-based GCell size
[01/24 19:21:23    221s] (I)      Use row-based GCell align
[01/24 19:21:23    221s] (I)      layer 0 area = 80000
[01/24 19:21:23    221s] (I)      layer 1 area = 80000
[01/24 19:21:23    221s] (I)      layer 2 area = 80000
[01/24 19:21:23    221s] (I)      layer 3 area = 80000
[01/24 19:21:23    221s] (I)      layer 4 area = 80000
[01/24 19:21:23    221s] (I)      layer 5 area = 80000
[01/24 19:21:23    221s] (I)      layer 6 area = 80000
[01/24 19:21:23    221s] (I)      layer 7 area = 80000
[01/24 19:21:23    221s] (I)      layer 8 area = 80000
[01/24 19:21:23    221s] (I)      layer 9 area = 400000
[01/24 19:21:23    221s] (I)      layer 10 area = 400000
[01/24 19:21:23    221s] (I)      GCell unit size   : 3420
[01/24 19:21:23    221s] (I)      GCell multiplier  : 4
[01/24 19:21:23    221s] (I)      GCell row height  : 3420
[01/24 19:21:23    221s] (I)      Actual row height : 3420
[01/24 19:21:23    221s] (I)      GCell align ref   : 30000 30020
[01/24 19:21:23    221s] [NR-eGR] Track table information for default rule: 
[01/24 19:21:23    221s] [NR-eGR] Metal1 has single uniform track structure
[01/24 19:21:23    221s] [NR-eGR] Metal2 has single uniform track structure
[01/24 19:21:23    221s] [NR-eGR] Metal3 has single uniform track structure
[01/24 19:21:23    221s] [NR-eGR] Metal4 has single uniform track structure
[01/24 19:21:23    221s] [NR-eGR] Metal5 has single uniform track structure
[01/24 19:21:23    221s] [NR-eGR] Metal6 has single uniform track structure
[01/24 19:21:23    221s] [NR-eGR] Metal7 has single uniform track structure
[01/24 19:21:23    221s] [NR-eGR] Metal8 has single uniform track structure
[01/24 19:21:23    221s] [NR-eGR] Metal9 has single uniform track structure
[01/24 19:21:23    221s] [NR-eGR] Metal10 has single uniform track structure
[01/24 19:21:23    221s] [NR-eGR] Metal11 has single uniform track structure
[01/24 19:21:23    221s] (I)      ==================== Default via =====================
[01/24 19:21:23    221s] (I)      +----+------------------+----------------------------+
[01/24 19:21:23    221s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 19:21:23    221s] (I)      +----+------------------+----------------------------+
[01/24 19:21:23    221s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 19:21:23    221s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 19:21:23    221s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 19:21:23    221s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 19:21:23    221s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 19:21:23    221s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 19:21:23    221s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 19:21:23    221s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 19:21:23    221s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 19:21:23    221s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 19:21:23    221s] (I)      +----+------------------+----------------------------+
[01/24 19:21:23    221s] [NR-eGR] Read 4236 PG shapes
[01/24 19:21:23    221s] [NR-eGR] Read 0 clock shapes
[01/24 19:21:23    221s] [NR-eGR] Read 0 other shapes
[01/24 19:21:23    221s] [NR-eGR] #Routing Blockages  : 0
[01/24 19:21:23    221s] [NR-eGR] #Instance Blockages : 0
[01/24 19:21:23    221s] [NR-eGR] #PG Blockages       : 4236
[01/24 19:21:23    221s] [NR-eGR] #Halo Blockages     : 0
[01/24 19:21:23    221s] [NR-eGR] #Boundary Blockages : 0
[01/24 19:21:23    221s] [NR-eGR] #Clock Blockages    : 0
[01/24 19:21:23    221s] [NR-eGR] #Other Blockages    : 0
[01/24 19:21:23    221s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 19:21:23    221s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 19:21:23    221s] [NR-eGR] Read 11291 nets ( ignored 0 )
[01/24 19:21:23    221s] (I)      early_global_route_priority property id does not exist.
[01/24 19:21:23    221s] (I)      Read Num Blocks=4236  Num Prerouted Wires=0  Num CS=0
[01/24 19:21:23    221s] (I)      Layer 1 (V) : #blockages 492 : #preroutes 0
[01/24 19:21:23    221s] (I)      Layer 2 (H) : #blockages 492 : #preroutes 0
[01/24 19:21:23    221s] (I)      Layer 3 (V) : #blockages 492 : #preroutes 0
[01/24 19:21:23    221s] (I)      Layer 4 (H) : #blockages 492 : #preroutes 0
[01/24 19:21:23    221s] (I)      Layer 5 (V) : #blockages 492 : #preroutes 0
[01/24 19:21:23    221s] (I)      Layer 6 (H) : #blockages 492 : #preroutes 0
[01/24 19:21:23    221s] (I)      Layer 7 (V) : #blockages 492 : #preroutes 0
[01/24 19:21:23    221s] (I)      Layer 8 (H) : #blockages 492 : #preroutes 0
[01/24 19:21:23    221s] (I)      Layer 9 (V) : #blockages 270 : #preroutes 0
[01/24 19:21:23    221s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 19:21:23    221s] (I)      Number of ignored nets                =      0
[01/24 19:21:23    221s] (I)      Number of connected nets              =      0
[01/24 19:21:23    221s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 19:21:23    221s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/24 19:21:23    221s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 19:21:23    221s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 19:21:23    221s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 19:21:23    221s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 19:21:23    221s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 19:21:23    221s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 19:21:23    221s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 19:21:23    221s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/24 19:21:23    221s] (I)      Ndr track 0 does not exist
[01/24 19:21:23    221s] (I)      ---------------------Grid Graph Info--------------------
[01/24 19:21:23    221s] (I)      Routing area        : (0, 0) - (484800, 477280)
[01/24 19:21:23    221s] (I)      Core area           : (30000, 30020) - (454800, 447260)
[01/24 19:21:23    221s] (I)      Site width          :   400  (dbu)
[01/24 19:21:23    221s] (I)      Row height          :  3420  (dbu)
[01/24 19:21:23    221s] (I)      GCell row height    :  3420  (dbu)
[01/24 19:21:23    221s] (I)      GCell width         : 13680  (dbu)
[01/24 19:21:23    221s] (I)      GCell height        : 13680  (dbu)
[01/24 19:21:23    221s] (I)      Grid                :    36    35    11
[01/24 19:21:23    221s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 19:21:23    221s] (I)      Vertical capacity   :     0 13680     0 13680     0 13680     0 13680     0 13680     0
[01/24 19:21:23    221s] (I)      Horizontal capacity :     0     0 13680     0 13680     0 13680     0 13680     0 13680
[01/24 19:21:23    221s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 19:21:23    221s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 19:21:23    221s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 19:21:23    221s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/24 19:21:23    221s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 19:21:23    221s] (I)      Num tracks per GCell: 57.00 34.20 36.00 34.20 36.00 34.20 36.00 34.20 36.00 13.68 14.40
[01/24 19:21:23    221s] (I)      Total num of tracks :  1256  1212  1256  1212  1256  1212  1256  1212  1256   484   502
[01/24 19:21:23    221s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 19:21:23    221s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 19:21:23    221s] (I)      --------------------------------------------------------
[01/24 19:21:23    221s] 
[01/24 19:21:23    221s] [NR-eGR] ============ Routing rule table ============
[01/24 19:21:23    221s] [NR-eGR] Rule id: 0  Nets: 11291
[01/24 19:21:23    221s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 19:21:23    221s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/24 19:21:23    221s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/24 19:21:23    221s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 19:21:23    221s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 19:21:23    221s] [NR-eGR] ========================================
[01/24 19:21:23    221s] [NR-eGR] 
[01/24 19:21:23    221s] (I)      =============== Blocked Tracks ===============
[01/24 19:21:23    221s] (I)      +-------+---------+----------+---------------+
[01/24 19:21:23    221s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 19:21:23    221s] (I)      +-------+---------+----------+---------------+
[01/24 19:21:23    221s] (I)      |     1 |       0 |        0 |         0.00% |
[01/24 19:21:23    221s] (I)      |     2 |   42420 |     2142 |         5.05% |
[01/24 19:21:23    221s] (I)      |     3 |   45216 |      492 |         1.09% |
[01/24 19:21:23    221s] (I)      |     4 |   42420 |     2142 |         5.05% |
[01/24 19:21:23    221s] (I)      |     5 |   45216 |      492 |         1.09% |
[01/24 19:21:23    221s] (I)      |     6 |   42420 |     2142 |         5.05% |
[01/24 19:21:23    221s] (I)      |     7 |   45216 |      492 |         1.09% |
[01/24 19:21:23    221s] (I)      |     8 |   42420 |     2142 |         5.05% |
[01/24 19:21:23    221s] (I)      |     9 |   45216 |      984 |         2.18% |
[01/24 19:21:23    221s] (I)      |    10 |   16940 |     1088 |         6.42% |
[01/24 19:21:23    221s] (I)      |    11 |   18072 |     2992 |        16.56% |
[01/24 19:21:23    221s] (I)      +-------+---------+----------+---------------+
[01/24 19:21:23    221s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1903.36 MB )
[01/24 19:21:23    221s] (I)      Reset routing kernel
[01/24 19:21:23    221s] (I)      numLocalWires=22574  numGlobalNetBranches=7420  numLocalNetBranches=3912
[01/24 19:21:23    221s] (I)      totalPins=39330  totalGlobalPin=24548 (62.42%)
[01/24 19:21:23    221s] (I)      total 2D Cap : 378030 = (193850 H, 184180 V)
[01/24 19:21:23    221s] (I)      
[01/24 19:21:23    221s] (I)      ============  Phase 1a Route ============
[01/24 19:21:23    221s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/24 19:21:23    221s] (I)      Usage: 32353 = (17641 H, 14712 V) = (9.10% H, 7.99% V) = (1.207e+05um H, 1.006e+05um V)
[01/24 19:21:23    221s] (I)      
[01/24 19:21:23    221s] (I)      ============  Phase 1b Route ============
[01/24 19:21:23    221s] (I)      Usage: 32353 = (17641 H, 14712 V) = (9.10% H, 7.99% V) = (1.207e+05um H, 1.006e+05um V)
[01/24 19:21:23    221s] (I)      eGR overflow: 0.00% H + 0.00% V
[01/24 19:21:23    221s] 
[01/24 19:21:23    221s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 19:21:23    221s] Finished Early Global Route rough congestion estimation: mem = 1903.4M
[01/24 19:21:23    221s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.130, REAL:0.131, MEM:1903.4M, EPOCH TIME: 1706116883.956904
[01/24 19:21:23    221s] earlyGlobalRoute rough estimation gcell size 4 row height
[01/24 19:21:23    221s] OPERPROF: Starting CDPad at level 1, MEM:1903.4M, EPOCH TIME: 1706116883.959247
[01/24 19:21:23    221s] CDPadU 0.844 -> 0.847. R=0.734, N=8850, GS=6.840
[01/24 19:21:24    221s] OPERPROF: Finished CDPad at level 1, CPU:0.040, REAL:0.042, MEM:1903.4M, EPOCH TIME: 1706116884.001038
[01/24 19:21:24    221s] OPERPROF: Starting npMain at level 1, MEM:1903.4M, EPOCH TIME: 1706116884.002459
[01/24 19:21:24    221s] OPERPROF:   Starting npPlace at level 2, MEM:1903.4M, EPOCH TIME: 1706116884.093239
[01/24 19:21:24    221s] OPERPROF:   Finished npPlace at level 2, CPU:0.110, REAL:0.110, MEM:1904.4M, EPOCH TIME: 1706116884.203011
[01/24 19:21:24    221s] OPERPROF: Finished npMain at level 1, CPU:0.220, REAL:0.224, MEM:1904.4M, EPOCH TIME: 1706116884.226689
[01/24 19:21:24    221s] Global placement CDP skipped at cutLevel 9.
[01/24 19:21:24    222s] Iteration  9: Total net bbox = 1.916e+05 (1.07e+05 8.43e+04)
[01/24 19:21:24    222s]               Est.  stn bbox = 2.485e+05 (1.42e+05 1.06e+05)
[01/24 19:21:24    222s]               cpu = 0:00:04.2 real = 0:00:04.0 mem = 1904.4M
[01/24 19:21:24    222s] Iteration 10: Total net bbox = 1.916e+05 (1.07e+05 8.43e+04)
[01/24 19:21:24    222s]               Est.  stn bbox = 2.485e+05 (1.42e+05 1.06e+05)
[01/24 19:21:24    222s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1904.4M
[01/24 19:21:24    222s] Legalizing MH Cells... 0 / 0 (level 8)
[01/24 19:21:24    222s] No instances found in the vector
[01/24 19:21:24    222s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1904.4M, DRC: 0)
[01/24 19:21:24    222s] 0 (out of 0) MH cells were successfully legalized.
[01/24 19:21:24    222s] OPERPROF: Starting npMain at level 1, MEM:1904.4M, EPOCH TIME: 1706116884.263466
[01/24 19:21:24    222s] OPERPROF:   Starting npPlace at level 2, MEM:1904.4M, EPOCH TIME: 1706116884.341978
[01/24 19:21:36    234s] GP RA stats: MHOnly 0 nrInst 8850 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/24 19:21:38    236s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1904.4M, EPOCH TIME: 1706116898.499969
[01/24 19:21:38    236s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1904.4M, EPOCH TIME: 1706116898.500262
[01/24 19:21:38    236s] OPERPROF:   Finished npPlace at level 2, CPU:14.200, REAL:14.160, MEM:1904.4M, EPOCH TIME: 1706116898.501638
[01/24 19:21:38    236s] OPERPROF: Finished npMain at level 1, CPU:14.310, REAL:14.263, MEM:1904.4M, EPOCH TIME: 1706116898.526951
[01/24 19:21:38    236s] Iteration 11: Total net bbox = 1.883e+05 (1.02e+05 8.61e+04)
[01/24 19:21:38    236s]               Est.  stn bbox = 2.425e+05 (1.35e+05 1.08e+05)
[01/24 19:21:38    236s]               cpu = 0:00:14.3 real = 0:00:14.0 mem = 1904.4M
[01/24 19:21:38    236s] [adp] clock
[01/24 19:21:38    236s] [adp] weight, nr nets, wire length
[01/24 19:21:38    236s] [adp]      0        1  438.747500
[01/24 19:21:38    236s] [adp] data
[01/24 19:21:38    236s] [adp] weight, nr nets, wire length
[01/24 19:21:38    236s] [adp]      0    11290  188049.776000
[01/24 19:21:38    236s] [adp] 0.000000|0.000000|0.000000
[01/24 19:21:38    236s] Iteration 12: Total net bbox = 1.883e+05 (1.02e+05 8.61e+04)
[01/24 19:21:38    236s]               Est.  stn bbox = 2.425e+05 (1.35e+05 1.08e+05)
[01/24 19:21:38    236s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1904.4M
[01/24 19:21:38    236s] Clear WL Bound Manager after Global Placement... 
[01/24 19:21:38    236s] Finished Global Placement (cpu=0:00:39.4, real=0:00:40.0, mem=1904.4M)
[01/24 19:21:38    236s] Keep Tdgp Graph and DB for later use
[01/24 19:21:38    236s] Saved padding area to DB
[01/24 19:21:38    236s] All LLGs are deleted
[01/24 19:21:38    236s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:38    236s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:38    236s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1904.4M, EPOCH TIME: 1706116898.585442
[01/24 19:21:38    236s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1904.4M, EPOCH TIME: 1706116898.585897
[01/24 19:21:38    236s] Solver runtime cpu: 0:00:31.3 real: 0:00:31.1
[01/24 19:21:38    236s] Core Placement runtime cpu: 0:00:38.8 real: 0:00:39.0
[01/24 19:21:38    236s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/24 19:21:38    236s] Type 'man IMPSP-9025' for more detail.
[01/24 19:21:38    236s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1904.4M, EPOCH TIME: 1706116898.590648
[01/24 19:21:38    236s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1904.4M, EPOCH TIME: 1706116898.590840
[01/24 19:21:38    236s] Processing tracks to init pin-track alignment.
[01/24 19:21:38    236s] z: 2, totalTracks: 1
[01/24 19:21:38    236s] z: 4, totalTracks: 1
[01/24 19:21:38    236s] z: 6, totalTracks: 1
[01/24 19:21:38    236s] z: 8, totalTracks: 1
[01/24 19:21:38    236s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:21:38    236s] All LLGs are deleted
[01/24 19:21:38    236s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:38    236s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:38    236s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1904.4M, EPOCH TIME: 1706116898.600228
[01/24 19:21:38    236s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:1904.4M, EPOCH TIME: 1706116898.600747
[01/24 19:21:38    236s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1904.4M, EPOCH TIME: 1706116898.603742
[01/24 19:21:38    236s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:38    236s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:38    236s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1904.4M, EPOCH TIME: 1706116898.606172
[01/24 19:21:38    236s] Max number of tech site patterns supported in site array is 256.
[01/24 19:21:38    236s] Core basic site is CoreSite
[01/24 19:21:38    236s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1904.4M, EPOCH TIME: 1706116898.659279
[01/24 19:21:38    236s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 19:21:38    236s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 19:21:38    236s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.002, MEM:1904.4M, EPOCH TIME: 1706116898.660971
[01/24 19:21:38    236s] Fast DP-INIT is on for default
[01/24 19:21:38    236s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 19:21:38    236s] Atter site array init, number of instance map data is 0.
[01/24 19:21:38    236s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.050, REAL:0.059, MEM:1904.4M, EPOCH TIME: 1706116898.665160
[01/24 19:21:38    236s] 
[01/24 19:21:38    236s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:21:38    236s] OPERPROF:       Starting CMU at level 4, MEM:1904.4M, EPOCH TIME: 1706116898.669121
[01/24 19:21:38    236s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1904.4M, EPOCH TIME: 1706116898.670931
[01/24 19:21:38    236s] 
[01/24 19:21:38    236s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:21:38    236s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.069, MEM:1904.4M, EPOCH TIME: 1706116898.672443
[01/24 19:21:38    236s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1904.4M, EPOCH TIME: 1706116898.672541
[01/24 19:21:38    236s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1904.4M, EPOCH TIME: 1706116898.672622
[01/24 19:21:38    236s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1904.4MB).
[01/24 19:21:38    236s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.087, MEM:1904.4M, EPOCH TIME: 1706116898.677855
[01/24 19:21:38    236s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.087, MEM:1904.4M, EPOCH TIME: 1706116898.677951
[01/24 19:21:38    236s] TDRefine: refinePlace mode is spiral
[01/24 19:21:38    236s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.82999.1
[01/24 19:21:38    236s] OPERPROF: Starting RefinePlace at level 1, MEM:1904.4M, EPOCH TIME: 1706116898.678085
[01/24 19:21:38    236s] *** Starting refinePlace (0:03:56 mem=1904.4M) ***
[01/24 19:21:38    236s] Total net bbox length = 1.884e+05 (1.027e+05 8.571e+04) (ext = 1.923e+04)
[01/24 19:21:38    236s] 
[01/24 19:21:38    236s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:21:38    236s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 19:21:38    236s] (I)      Default pattern map key = picorv32_default.
[01/24 19:21:38    236s] (I)      Default pattern map key = picorv32_default.
[01/24 19:21:38    236s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1904.4M, EPOCH TIME: 1706116898.699993
[01/24 19:21:38    236s] Starting refinePlace ...
[01/24 19:21:38    236s] (I)      Default pattern map key = picorv32_default.
[01/24 19:21:38    236s] (I)      Default pattern map key = picorv32_default.
[01/24 19:21:38    236s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1904.4M, EPOCH TIME: 1706116898.732810
[01/24 19:21:38    236s] DDP initSite1 nrRow 122 nrJob 122
[01/24 19:21:38    236s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1904.4M, EPOCH TIME: 1706116898.733032
[01/24 19:21:38    236s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1904.4M, EPOCH TIME: 1706116898.733323
[01/24 19:21:38    236s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1904.4M, EPOCH TIME: 1706116898.733401
[01/24 19:21:38    236s] DDP markSite nrRow 122 nrJob 122
[01/24 19:21:38    236s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:1904.4M, EPOCH TIME: 1706116898.733932
[01/24 19:21:38    236s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:1904.4M, EPOCH TIME: 1706116898.734013
[01/24 19:21:38    236s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/24 19:21:38    236s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1904.4M, EPOCH TIME: 1706116898.740650
[01/24 19:21:38    236s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1904.4M, EPOCH TIME: 1706116898.740736
[01/24 19:21:38    236s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.010, REAL:0.003, MEM:1904.4M, EPOCH TIME: 1706116898.743513
[01/24 19:21:38    236s] ** Cut row section cpu time 0:00:00.0.
[01/24 19:21:38    236s]  ** Cut row section real time 0:00:00.0.
[01/24 19:21:38    236s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.010, REAL:0.003, MEM:1904.4M, EPOCH TIME: 1706116898.743632
[01/24 19:21:38    236s]   Spread Effort: high, standalone mode, useDDP on.
[01/24 19:21:38    236s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1904.4MB) @(0:03:57 - 0:03:57).
[01/24 19:21:38    236s] Move report: preRPlace moves 8850 insts, mean move: 0.19 um, max move: 11.60 um 
[01/24 19:21:38    236s] 	Max move on inst (g186881__8246): (207.44, 89.18) --> (218.40, 88.54)
[01/24 19:21:38    236s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: AO22X1
[01/24 19:21:38    236s] wireLenOptFixPriorityInst 0 inst fixed
[01/24 19:21:38    236s] Placement tweakage begins.
[01/24 19:21:38    236s] wire length = 2.289e+05
[01/24 19:21:40    238s] wire length = 2.254e+05
[01/24 19:21:40    238s] Placement tweakage ends.
[01/24 19:21:40    238s] Move report: tweak moves 2954 insts, mean move: 2.78 um, max move: 13.86 um 
[01/24 19:21:40    238s] 	Max move on inst (g187409): (177.80, 28.69) --> (181.40, 38.95)
[01/24 19:21:40    238s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.3, real=0:00:02.0, mem=1917.4MB) @(0:03:57 - 0:03:58).
[01/24 19:21:40    238s] 
[01/24 19:21:40    238s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/24 19:21:40    238s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/24 19:21:40    238s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/24 19:21:40    238s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 19:21:40    238s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1933.4MB) @(0:03:58 - 0:03:58).
[01/24 19:21:40    238s] Move report: Detail placement moves 8850 insts, mean move: 1.03 um, max move: 13.97 um 
[01/24 19:21:40    238s] 	Max move on inst (g187409): (177.72, 28.66) --> (181.40, 38.95)
[01/24 19:21:40    238s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1933.4MB
[01/24 19:21:40    238s] Statistics of distance of Instance movement in refine placement:
[01/24 19:21:40    238s]   maximum (X+Y) =        13.97 um
[01/24 19:21:40    238s]   inst (g187409) with max move: (177.719, 28.662) -> (181.4, 38.95)
[01/24 19:21:40    238s]   mean    (X+Y) =         1.03 um
[01/24 19:21:40    238s] Summary Report:
[01/24 19:21:40    238s] Instances move: 8850 (out of 8850 movable)
[01/24 19:21:40    238s] Instances flipped: 0
[01/24 19:21:40    238s] Mean displacement: 1.03 um
[01/24 19:21:40    238s] Max displacement: 13.97 um (Instance: g187409) (177.719, 28.662) -> (181.4, 38.95)
[01/24 19:21:40    238s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: AOI221X1
[01/24 19:21:40    238s] Total instances moved : 8850
[01/24 19:21:40    238s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.930, REAL:1.913, MEM:1933.4M, EPOCH TIME: 1706116900.613460
[01/24 19:21:40    238s] Total net bbox length = 1.863e+05 (1.001e+05 8.620e+04) (ext = 1.930e+04)
[01/24 19:21:40    238s] Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1933.4MB
[01/24 19:21:40    238s] [CPU] RefinePlace/total (cpu=0:00:01.9, real=0:00:02.0, mem=1933.4MB) @(0:03:56 - 0:03:58).
[01/24 19:21:40    238s] *** Finished refinePlace (0:03:58 mem=1933.4M) ***
[01/24 19:21:40    238s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.82999.1
[01/24 19:21:40    238s] OPERPROF: Finished RefinePlace at level 1, CPU:1.960, REAL:1.944, MEM:1933.4M, EPOCH TIME: 1706116900.621832
[01/24 19:21:40    238s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1933.4M, EPOCH TIME: 1706116900.621929
[01/24 19:21:40    238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8850).
[01/24 19:21:40    238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:40    238s] All LLGs are deleted
[01/24 19:21:40    238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:40    238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:40    238s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1933.4M, EPOCH TIME: 1706116900.631358
[01/24 19:21:40    238s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1933.4M, EPOCH TIME: 1706116900.631676
[01/24 19:21:40    238s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.014, MEM:1920.4M, EPOCH TIME: 1706116900.635962
[01/24 19:21:40    238s] *** Finished Initial Placement (cpu=0:00:41.6, real=0:00:42.0, mem=1920.4M) ***
[01/24 19:21:40    238s] Processing tracks to init pin-track alignment.
[01/24 19:21:40    238s] z: 2, totalTracks: 1
[01/24 19:21:40    238s] z: 4, totalTracks: 1
[01/24 19:21:40    238s] z: 6, totalTracks: 1
[01/24 19:21:40    238s] z: 8, totalTracks: 1
[01/24 19:21:40    238s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:21:40    238s] All LLGs are deleted
[01/24 19:21:40    238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:40    238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:40    238s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1920.4M, EPOCH TIME: 1706116900.647045
[01/24 19:21:40    238s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1920.4M, EPOCH TIME: 1706116900.647432
[01/24 19:21:40    238s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1920.4M, EPOCH TIME: 1706116900.649798
[01/24 19:21:40    238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:40    238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:40    238s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1920.4M, EPOCH TIME: 1706116900.651720
[01/24 19:21:40    238s] Max number of tech site patterns supported in site array is 256.
[01/24 19:21:40    238s] Core basic site is CoreSite
[01/24 19:21:40    238s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1920.4M, EPOCH TIME: 1706116900.698842
[01/24 19:21:40    238s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 19:21:40    238s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 19:21:40    238s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1920.4M, EPOCH TIME: 1706116900.700656
[01/24 19:21:40    238s] Fast DP-INIT is on for default
[01/24 19:21:40    238s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 19:21:40    238s] Atter site array init, number of instance map data is 0.
[01/24 19:21:40    238s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.053, MEM:1920.4M, EPOCH TIME: 1706116900.704782
[01/24 19:21:40    238s] 
[01/24 19:21:40    238s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:21:40    238s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.057, MEM:1920.4M, EPOCH TIME: 1706116900.707192
[01/24 19:21:40    238s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1920.4M, EPOCH TIME: 1706116900.709483
[01/24 19:21:40    238s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1920.4M, EPOCH TIME: 1706116900.711733
[01/24 19:21:40    238s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.010, REAL:0.004, MEM:1920.4M, EPOCH TIME: 1706116900.715844
[01/24 19:21:40    238s] default core: bins with density > 0.750 = 31.36 % ( 53 / 169 )
[01/24 19:21:40    238s] Density distribution unevenness ratio = 6.815%
[01/24 19:21:40    238s] Density distribution unevenness ratio (U70) = 6.254%
[01/24 19:21:40    238s] Density distribution unevenness ratio (U80) = 0.630%
[01/24 19:21:40    238s] Density distribution unevenness ratio (U90) = 0.000%
[01/24 19:21:40    238s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.010, REAL:0.006, MEM:1920.4M, EPOCH TIME: 1706116900.715979
[01/24 19:21:40    238s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1920.4M, EPOCH TIME: 1706116900.716055
[01/24 19:21:40    238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:40    238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:40    238s] All LLGs are deleted
[01/24 19:21:40    238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:40    238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:40    238s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1920.4M, EPOCH TIME: 1706116900.726481
[01/24 19:21:40    238s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1920.4M, EPOCH TIME: 1706116900.726790
[01/24 19:21:40    238s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.012, MEM:1920.4M, EPOCH TIME: 1706116900.728267
[01/24 19:21:40    238s] Starting IO pin assignment...
[01/24 19:21:40    238s] The design is not routed. Using placement based method for pin assignment.
[01/24 19:21:40    238s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/24 19:21:40    238s] Completed IO pin assignment.
[01/24 19:21:40    238s] Effort level <high> specified for tdgp_reg2reg_default path_group
[01/24 19:21:40    238s] 
[01/24 19:21:40    238s] *** Start incrementalPlace ***
[01/24 19:21:40    238s] User Input Parameters:
[01/24 19:21:40    238s] - Congestion Driven    : On
[01/24 19:21:40    238s] - Timing Driven        : On
[01/24 19:21:40    238s] - Area-Violation Based : On
[01/24 19:21:40    238s] - Start Rollback Level : -5
[01/24 19:21:40    238s] - Legalized            : On
[01/24 19:21:40    238s] - Window Based         : Off
[01/24 19:21:40    238s] - eDen incr mode       : Off
[01/24 19:21:40    238s] - Small incr mode      : Off
[01/24 19:21:40    238s] 
[01/24 19:21:40    238s] No Views given, use default active views for adaptive view pruning
[01/24 19:21:40    238s] SKP will enable view:
[01/24 19:21:40    238s]   default_emulate_view
[01/24 19:21:40    238s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1922.4M, EPOCH TIME: 1706116900.889654
[01/24 19:21:40    238s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.016, MEM:1922.4M, EPOCH TIME: 1706116900.905685
[01/24 19:21:40    238s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1922.4M, EPOCH TIME: 1706116900.905990
[01/24 19:21:40    238s] Starting Early Global Route congestion estimation: mem = 1922.4M
[01/24 19:21:40    238s] (I)      ==================== Layers =====================
[01/24 19:21:40    238s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:21:40    238s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 19:21:40    238s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:21:40    238s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 19:21:40    238s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 19:21:40    238s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 19:21:40    238s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 19:21:40    238s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 19:21:40    238s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 19:21:40    238s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 19:21:40    238s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 19:21:40    238s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 19:21:40    238s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 19:21:40    238s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 19:21:40    238s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 19:21:40    238s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 19:21:40    238s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 19:21:40    238s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 19:21:40    238s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 19:21:40    238s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 19:21:40    238s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 19:21:40    238s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 19:21:40    238s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 19:21:40    238s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 19:21:40    238s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 19:21:40    238s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:21:40    238s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 19:21:40    238s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 19:21:40    238s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 19:21:40    238s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 19:21:40    238s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 19:21:40    238s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 19:21:40    238s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 19:21:40    238s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 19:21:40    238s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 19:21:40    238s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 19:21:40    238s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 19:21:40    238s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 19:21:40    238s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 19:21:40    238s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 19:21:40    238s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:21:40    238s] (I)      Started Import and model ( Curr Mem: 1922.39 MB )
[01/24 19:21:40    238s] (I)      Default pattern map key = picorv32_default.
[01/24 19:21:40    238s] (I)      == Non-default Options ==
[01/24 19:21:40    238s] (I)      Maximum routing layer                              : 11
[01/24 19:21:40    238s] (I)      Number of threads                                  : 1
[01/24 19:21:40    238s] (I)      Use non-blocking free Dbs wires                    : false
[01/24 19:21:40    238s] (I)      Method to set GCell size                           : row
[01/24 19:21:40    238s] (I)      Counted 2617 PG shapes. We will not process PG shapes layer by layer.
[01/24 19:21:40    238s] (I)      Use row-based GCell size
[01/24 19:21:40    238s] (I)      Use row-based GCell align
[01/24 19:21:40    238s] (I)      layer 0 area = 80000
[01/24 19:21:40    238s] (I)      layer 1 area = 80000
[01/24 19:21:40    238s] (I)      layer 2 area = 80000
[01/24 19:21:40    238s] (I)      layer 3 area = 80000
[01/24 19:21:40    238s] (I)      layer 4 area = 80000
[01/24 19:21:40    238s] (I)      layer 5 area = 80000
[01/24 19:21:40    238s] (I)      layer 6 area = 80000
[01/24 19:21:40    238s] (I)      layer 7 area = 80000
[01/24 19:21:40    238s] (I)      layer 8 area = 80000
[01/24 19:21:40    238s] (I)      layer 9 area = 400000
[01/24 19:21:40    238s] (I)      layer 10 area = 400000
[01/24 19:21:40    238s] (I)      GCell unit size   : 3420
[01/24 19:21:40    238s] (I)      GCell multiplier  : 1
[01/24 19:21:40    238s] (I)      GCell row height  : 3420
[01/24 19:21:40    238s] (I)      Actual row height : 3420
[01/24 19:21:40    238s] (I)      GCell align ref   : 30000 30020
[01/24 19:21:40    238s] [NR-eGR] Track table information for default rule: 
[01/24 19:21:40    238s] [NR-eGR] Metal1 has single uniform track structure
[01/24 19:21:40    238s] [NR-eGR] Metal2 has single uniform track structure
[01/24 19:21:40    238s] [NR-eGR] Metal3 has single uniform track structure
[01/24 19:21:40    238s] [NR-eGR] Metal4 has single uniform track structure
[01/24 19:21:40    238s] [NR-eGR] Metal5 has single uniform track structure
[01/24 19:21:40    238s] [NR-eGR] Metal6 has single uniform track structure
[01/24 19:21:40    238s] [NR-eGR] Metal7 has single uniform track structure
[01/24 19:21:40    238s] [NR-eGR] Metal8 has single uniform track structure
[01/24 19:21:40    238s] [NR-eGR] Metal9 has single uniform track structure
[01/24 19:21:40    238s] [NR-eGR] Metal10 has single uniform track structure
[01/24 19:21:40    238s] [NR-eGR] Metal11 has single uniform track structure
[01/24 19:21:40    238s] (I)      ==================== Default via =====================
[01/24 19:21:40    238s] (I)      +----+------------------+----------------------------+
[01/24 19:21:40    238s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 19:21:40    238s] (I)      +----+------------------+----------------------------+
[01/24 19:21:40    238s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 19:21:40    238s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 19:21:40    238s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 19:21:40    238s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 19:21:40    238s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 19:21:40    238s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 19:21:40    238s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 19:21:40    238s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 19:21:40    238s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 19:21:40    238s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 19:21:40    238s] (I)      +----+------------------+----------------------------+
[01/24 19:21:40    238s] [NR-eGR] Read 4236 PG shapes
[01/24 19:21:40    238s] [NR-eGR] Read 0 clock shapes
[01/24 19:21:40    238s] [NR-eGR] Read 0 other shapes
[01/24 19:21:40    238s] [NR-eGR] #Routing Blockages  : 0
[01/24 19:21:40    238s] [NR-eGR] #Instance Blockages : 0
[01/24 19:21:40    238s] [NR-eGR] #PG Blockages       : 4236
[01/24 19:21:40    238s] [NR-eGR] #Halo Blockages     : 0
[01/24 19:21:40    238s] [NR-eGR] #Boundary Blockages : 0
[01/24 19:21:40    238s] [NR-eGR] #Clock Blockages    : 0
[01/24 19:21:40    238s] [NR-eGR] #Other Blockages    : 0
[01/24 19:21:40    238s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 19:21:40    238s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 19:21:40    238s] [NR-eGR] Read 11291 nets ( ignored 0 )
[01/24 19:21:41    238s] (I)      early_global_route_priority property id does not exist.
[01/24 19:21:41    238s] (I)      Read Num Blocks=4236  Num Prerouted Wires=0  Num CS=0
[01/24 19:21:41    238s] (I)      Layer 1 (V) : #blockages 492 : #preroutes 0
[01/24 19:21:41    238s] (I)      Layer 2 (H) : #blockages 492 : #preroutes 0
[01/24 19:21:41    238s] (I)      Layer 3 (V) : #blockages 492 : #preroutes 0
[01/24 19:21:41    238s] (I)      Layer 4 (H) : #blockages 492 : #preroutes 0
[01/24 19:21:41    238s] (I)      Layer 5 (V) : #blockages 492 : #preroutes 0
[01/24 19:21:41    238s] (I)      Layer 6 (H) : #blockages 492 : #preroutes 0
[01/24 19:21:41    238s] (I)      Layer 7 (V) : #blockages 492 : #preroutes 0
[01/24 19:21:41    238s] (I)      Layer 8 (H) : #blockages 492 : #preroutes 0
[01/24 19:21:41    238s] (I)      Layer 9 (V) : #blockages 270 : #preroutes 0
[01/24 19:21:41    238s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 19:21:41    238s] (I)      Number of ignored nets                =      0
[01/24 19:21:41    238s] (I)      Number of connected nets              =      0
[01/24 19:21:41    238s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 19:21:41    238s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/24 19:21:41    238s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 19:21:41    238s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 19:21:41    238s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 19:21:41    238s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 19:21:41    238s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 19:21:41    238s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 19:21:41    238s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 19:21:41    238s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/24 19:21:41    238s] (I)      Ndr track 0 does not exist
[01/24 19:21:41    238s] (I)      ---------------------Grid Graph Info--------------------
[01/24 19:21:41    238s] (I)      Routing area        : (0, 0) - (484800, 477280)
[01/24 19:21:41    238s] (I)      Core area           : (30000, 30020) - (454800, 447260)
[01/24 19:21:41    238s] (I)      Site width          :   400  (dbu)
[01/24 19:21:41    238s] (I)      Row height          :  3420  (dbu)
[01/24 19:21:41    238s] (I)      GCell row height    :  3420  (dbu)
[01/24 19:21:41    238s] (I)      GCell width         :  3420  (dbu)
[01/24 19:21:41    238s] (I)      GCell height        :  3420  (dbu)
[01/24 19:21:41    238s] (I)      Grid                :   141   139    11
[01/24 19:21:41    238s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 19:21:41    238s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 19:21:41    238s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 19:21:41    238s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 19:21:41    238s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 19:21:41    238s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 19:21:41    238s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/24 19:21:41    238s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 19:21:41    238s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 19:21:41    238s] (I)      Total num of tracks :  1256  1212  1256  1212  1256  1212  1256  1212  1256   484   502
[01/24 19:21:41    238s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 19:21:41    238s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 19:21:41    238s] (I)      --------------------------------------------------------
[01/24 19:21:41    238s] 
[01/24 19:21:41    238s] [NR-eGR] ============ Routing rule table ============
[01/24 19:21:41    238s] [NR-eGR] Rule id: 0  Nets: 11291
[01/24 19:21:41    238s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 19:21:41    238s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/24 19:21:41    238s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/24 19:21:41    238s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 19:21:41    238s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 19:21:41    238s] [NR-eGR] ========================================
[01/24 19:21:41    238s] [NR-eGR] 
[01/24 19:21:41    238s] (I)      =============== Blocked Tracks ===============
[01/24 19:21:41    238s] (I)      +-------+---------+----------+---------------+
[01/24 19:21:41    238s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 19:21:41    238s] (I)      +-------+---------+----------+---------------+
[01/24 19:21:41    238s] (I)      |     1 |       0 |        0 |         0.00% |
[01/24 19:21:41    238s] (I)      |     2 |  168468 |     8364 |         4.96% |
[01/24 19:21:41    238s] (I)      |     3 |  177096 |     1476 |         0.83% |
[01/24 19:21:41    238s] (I)      |     4 |  168468 |     8364 |         4.96% |
[01/24 19:21:41    238s] (I)      |     5 |  177096 |     1476 |         0.83% |
[01/24 19:21:41    238s] (I)      |     6 |  168468 |     8364 |         4.96% |
[01/24 19:21:41    238s] (I)      |     7 |  177096 |     1476 |         0.83% |
[01/24 19:21:41    238s] (I)      |     8 |  168468 |     8364 |         4.96% |
[01/24 19:21:41    238s] (I)      |     9 |  177096 |     2952 |         1.67% |
[01/24 19:21:41    238s] (I)      |    10 |   67276 |     4288 |         6.37% |
[01/24 19:21:41    238s] (I)      |    11 |   70782 |    11968 |        16.91% |
[01/24 19:21:41    238s] (I)      +-------+---------+----------+---------------+
[01/24 19:21:41    238s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1929.28 MB )
[01/24 19:21:41    238s] (I)      Reset routing kernel
[01/24 19:21:41    238s] (I)      Started Global Routing ( Curr Mem: 1929.28 MB )
[01/24 19:21:41    238s] (I)      totalPins=39332  totalGlobalPin=38425 (97.69%)
[01/24 19:21:41    238s] (I)      total 2D Cap : 1488123 = (761085 H, 727038 V)
[01/24 19:21:41    238s] [NR-eGR] Layer group 1: route 11291 net(s) in layer range [2, 11]
[01/24 19:21:41    238s] (I)      
[01/24 19:21:41    238s] (I)      ============  Phase 1a Route ============
[01/24 19:21:41    238s] (I)      Usage: 127310 = (66701 H, 60609 V) = (8.76% H, 8.34% V) = (1.141e+05um H, 1.036e+05um V)
[01/24 19:21:41    238s] (I)      
[01/24 19:21:41    238s] (I)      ============  Phase 1b Route ============
[01/24 19:21:41    238s] (I)      Usage: 127310 = (66701 H, 60609 V) = (8.76% H, 8.34% V) = (1.141e+05um H, 1.036e+05um V)
[01/24 19:21:41    238s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.177001e+05um
[01/24 19:21:41    238s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 19:21:41    238s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 19:21:41    238s] (I)      
[01/24 19:21:41    238s] (I)      ============  Phase 1c Route ============
[01/24 19:21:41    238s] (I)      Usage: 127310 = (66701 H, 60609 V) = (8.76% H, 8.34% V) = (1.141e+05um H, 1.036e+05um V)
[01/24 19:21:41    238s] (I)      
[01/24 19:21:41    238s] (I)      ============  Phase 1d Route ============
[01/24 19:21:41    238s] (I)      Usage: 127310 = (66701 H, 60609 V) = (8.76% H, 8.34% V) = (1.141e+05um H, 1.036e+05um V)
[01/24 19:21:41    238s] (I)      
[01/24 19:21:41    238s] (I)      ============  Phase 1e Route ============
[01/24 19:21:41    238s] (I)      Usage: 127310 = (66701 H, 60609 V) = (8.76% H, 8.34% V) = (1.141e+05um H, 1.036e+05um V)
[01/24 19:21:41    238s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.177001e+05um
[01/24 19:21:41    238s] (I)      
[01/24 19:21:41    238s] (I)      ============  Phase 1l Route ============
[01/24 19:21:41    239s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/24 19:21:41    239s] (I)      Layer  2:     164998     49838         7           0      166366    ( 0.00%) 
[01/24 19:21:41    239s] (I)      Layer  3:     174652     51218         4           0      175140    ( 0.00%) 
[01/24 19:21:41    239s] (I)      Layer  4:     164998     24635         0           0      166366    ( 0.00%) 
[01/24 19:21:41    239s] (I)      Layer  5:     174652     16494         0           0      175140    ( 0.00%) 
[01/24 19:21:41    239s] (I)      Layer  6:     164998      1605         0           0      166366    ( 0.00%) 
[01/24 19:21:41    239s] (I)      Layer  7:     174652       870         0           0      175140    ( 0.00%) 
[01/24 19:21:41    239s] (I)      Layer  8:     164998       117         0           0      166366    ( 0.00%) 
[01/24 19:21:41    239s] (I)      Layer  9:     173697       300         0           0      175140    ( 0.00%) 
[01/24 19:21:41    239s] (I)      Layer 10:      62527         2         0        3174       63373    ( 4.77%) 
[01/24 19:21:41    239s] (I)      Layer 11:      58358         0         0        8273       61783    (11.81%) 
[01/24 19:21:41    239s] (I)      Total:       1478530    145079        11       11445     1491175    ( 0.76%) 
[01/24 19:21:41    239s] (I)      
[01/24 19:21:41    239s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 19:21:41    239s] [NR-eGR]                        OverCon            
[01/24 19:21:41    239s] [NR-eGR]                         #Gcell     %Gcell
[01/24 19:21:41    239s] [NR-eGR]        Layer             (1-2)    OverCon
[01/24 19:21:41    239s] [NR-eGR] ----------------------------------------------
[01/24 19:21:41    239s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/24 19:21:41    239s] [NR-eGR]  Metal2 ( 2)         6( 0.03%)   ( 0.03%) 
[01/24 19:21:41    239s] [NR-eGR]  Metal3 ( 3)         3( 0.02%)   ( 0.02%) 
[01/24 19:21:41    239s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/24 19:21:41    239s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/24 19:21:41    239s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/24 19:21:41    239s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/24 19:21:41    239s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/24 19:21:41    239s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/24 19:21:41    239s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/24 19:21:41    239s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/24 19:21:41    239s] [NR-eGR] ----------------------------------------------
[01/24 19:21:41    239s] [NR-eGR]        Total         9( 0.00%)   ( 0.00%) 
[01/24 19:21:41    239s] [NR-eGR] 
[01/24 19:21:41    239s] (I)      Finished Global Routing ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 1932.28 MB )
[01/24 19:21:41    239s] (I)      total 2D Cap : 1489238 = (761458 H, 727780 V)
[01/24 19:21:41    239s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 19:21:41    239s] Early Global Route congestion estimation runtime: 0.46 seconds, mem = 1932.3M
[01/24 19:21:41    239s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.460, REAL:0.463, MEM:1932.3M, EPOCH TIME: 1706116901.368535
[01/24 19:21:41    239s] OPERPROF: Starting HotSpotCal at level 1, MEM:1932.3M, EPOCH TIME: 1706116901.368633
[01/24 19:21:41    239s] [hotspot] +------------+---------------+---------------+
[01/24 19:21:41    239s] [hotspot] |            |   max hotspot | total hotspot |
[01/24 19:21:41    239s] [hotspot] +------------+---------------+---------------+
[01/24 19:21:41    239s] [hotspot] | normalized |          0.00 |          0.00 |
[01/24 19:21:41    239s] [hotspot] +------------+---------------+---------------+
[01/24 19:21:41    239s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/24 19:21:41    239s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/24 19:21:41    239s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.005, MEM:1932.3M, EPOCH TIME: 1706116901.373638
[01/24 19:21:41    239s] Skipped repairing congestion.
[01/24 19:21:41    239s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1932.3M, EPOCH TIME: 1706116901.373819
[01/24 19:21:41    239s] Starting Early Global Route wiring: mem = 1932.3M
[01/24 19:21:41    239s] (I)      ============= Track Assignment ============
[01/24 19:21:41    239s] (I)      Started Track Assignment (1T) ( Curr Mem: 1932.28 MB )
[01/24 19:21:41    239s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/24 19:21:41    239s] (I)      Run Multi-thread track assignment
[01/24 19:21:41    239s] (I)      Finished Track Assignment (1T) ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 1932.28 MB )
[01/24 19:21:41    239s] (I)      Started Export ( Curr Mem: 1932.28 MB )
[01/24 19:21:41    239s] [NR-eGR]                  Length (um)    Vias 
[01/24 19:21:41    239s] [NR-eGR] -------------------------------------
[01/24 19:21:41    239s] [NR-eGR]  Metal1   (1H)             0   39028 
[01/24 19:21:41    239s] [NR-eGR]  Metal2   (2V)         67331   56629 
[01/24 19:21:41    239s] [NR-eGR]  Metal3   (3H)         86148    6412 
[01/24 19:21:41    239s] [NR-eGR]  Metal4   (4V)         40909    2891 
[01/24 19:21:41    239s] [NR-eGR]  Metal5   (5H)         28390     262 
[01/24 19:21:41    239s] [NR-eGR]  Metal6   (6V)          2706      76 
[01/24 19:21:41    239s] [NR-eGR]  Metal7   (7H)          1522      32 
[01/24 19:21:41    239s] [NR-eGR]  Metal8   (8V)           183      23 
[01/24 19:21:41    239s] [NR-eGR]  Metal9   (9H)           526       6 
[01/24 19:21:41    239s] [NR-eGR]  Metal10  (10V)            1       2 
[01/24 19:21:41    239s] [NR-eGR]  Metal11  (11H)            1       0 
[01/24 19:21:41    239s] [NR-eGR] -------------------------------------
[01/24 19:21:41    239s] [NR-eGR]           Total       227717  105361 
[01/24 19:21:41    239s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:21:41    239s] [NR-eGR] Total half perimeter of net bounding box: 186235um
[01/24 19:21:41    239s] [NR-eGR] Total length: 227717um, number of vias: 105361
[01/24 19:21:41    239s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:21:41    239s] [NR-eGR] Total eGR-routed clock nets wire length: 3289um, number of vias: 1566
[01/24 19:21:41    239s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:21:41    239s] (I)      Finished Export ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 1932.28 MB )
[01/24 19:21:41    239s] Early Global Route wiring runtime: 0.46 seconds, mem = 1930.3M
[01/24 19:21:41    239s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.450, REAL:0.456, MEM:1930.3M, EPOCH TIME: 1706116901.830222
[01/24 19:21:41    239s] 0 delay mode for cte disabled.
[01/24 19:21:41    239s] SKP cleared!
[01/24 19:21:41    239s] 
[01/24 19:21:41    239s] *** Finished incrementalPlace (cpu=0:00:01.0, real=0:00:01.0)***
[01/24 19:21:41    239s] Tdgp not successfully inited but do clear! skip clearing
[01/24 19:21:42    239s] **placeDesign ... cpu = 0: 0:45, real = 0: 0:46, mem = 1905.3M **
[01/24 19:21:42    240s] AAE DB initialization (MEM=1928.18 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/24 19:21:42    240s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/24 19:21:43    240s] VSMManager cleared!
[01/24 19:21:43    240s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:46.2/0:00:47.0 (1.0), totSession cpu/real = 0:04:00.8/0:25:51.2 (0.2), mem = 1928.2M
[01/24 19:21:43    240s] 
[01/24 19:21:43    240s] =============================================================================================
[01/24 19:21:43    240s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.35-s114_1
[01/24 19:21:43    240s] =============================================================================================
[01/24 19:21:43    240s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:21:43    240s] ---------------------------------------------------------------------------------------------
[01/24 19:21:43    240s] [ CellServerInit         ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[01/24 19:21:43    240s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:21:43    240s] [ TimingUpdate           ]      3   0:00:00.6  (   1.3 % )     0:00:00.6 /  0:00:00.6    1.0
[01/24 19:21:43    240s] [ MISC                   ]          0:00:46.3  (  98.5 % )     0:00:46.3 /  0:00:45.5    1.0
[01/24 19:21:43    240s] ---------------------------------------------------------------------------------------------
[01/24 19:21:43    240s]  GlobalPlace #1 TOTAL               0:00:47.0  ( 100.0 % )     0:00:47.0 /  0:00:46.2    1.0
[01/24 19:21:43    240s] ---------------------------------------------------------------------------------------------
[01/24 19:21:43    240s] 
[01/24 19:21:43    240s] Enable CTE adjustment.
[01/24 19:21:43    240s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1498.9M, totSessionCpu=0:04:01 **
[01/24 19:21:43    240s] GigaOpt running with 1 threads.
[01/24 19:21:43    240s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:00.8/0:25:51.2 (0.2), mem = 1928.2M
[01/24 19:21:43    240s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/24 19:21:43    240s] OPERPROF: Starting DPlace-Init at level 1, MEM:1928.2M, EPOCH TIME: 1706116903.058411
[01/24 19:21:43    240s] Processing tracks to init pin-track alignment.
[01/24 19:21:43    240s] z: 2, totalTracks: 1
[01/24 19:21:43    240s] z: 4, totalTracks: 1
[01/24 19:21:43    240s] z: 6, totalTracks: 1
[01/24 19:21:43    240s] z: 8, totalTracks: 1
[01/24 19:21:43    240s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:21:43    240s] All LLGs are deleted
[01/24 19:21:43    240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:43    240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:43    240s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1928.2M, EPOCH TIME: 1706116903.068238
[01/24 19:21:43    240s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1928.2M, EPOCH TIME: 1706116903.068584
[01/24 19:21:43    240s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1928.2M, EPOCH TIME: 1706116903.071022
[01/24 19:21:43    240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:43    240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:43    240s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1928.2M, EPOCH TIME: 1706116903.073053
[01/24 19:21:43    240s] Max number of tech site patterns supported in site array is 256.
[01/24 19:21:43    240s] Core basic site is CoreSite
[01/24 19:21:43    240s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1928.2M, EPOCH TIME: 1706116903.110649
[01/24 19:21:43    240s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 19:21:43    240s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 19:21:43    240s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.004, MEM:1928.2M, EPOCH TIME: 1706116903.114778
[01/24 19:21:43    240s] Fast DP-INIT is on for default
[01/24 19:21:43    240s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 19:21:43    240s] Atter site array init, number of instance map data is 0.
[01/24 19:21:43    240s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.046, MEM:1928.2M, EPOCH TIME: 1706116903.118829
[01/24 19:21:43    240s] 
[01/24 19:21:43    240s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:21:43    240s] OPERPROF:     Starting CMU at level 3, MEM:1928.2M, EPOCH TIME: 1706116903.120139
[01/24 19:21:43    240s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1928.2M, EPOCH TIME: 1706116903.121155
[01/24 19:21:43    240s] 
[01/24 19:21:43    240s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:21:43    240s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.051, MEM:1928.2M, EPOCH TIME: 1706116903.122405
[01/24 19:21:43    240s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1928.2M, EPOCH TIME: 1706116903.122474
[01/24 19:21:43    240s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1928.2M, EPOCH TIME: 1706116903.122551
[01/24 19:21:43    240s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1928.2MB).
[01/24 19:21:43    240s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.068, MEM:1928.2M, EPOCH TIME: 1706116903.126778
[01/24 19:21:43    240s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1928.2M, EPOCH TIME: 1706116903.126864
[01/24 19:21:43    240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:43    240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:43    240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:43    240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:43    240s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.046, MEM:1928.2M, EPOCH TIME: 1706116903.173245
[01/24 19:21:43    240s] 
[01/24 19:21:43    240s] Trim Metal Layers:
[01/24 19:21:43    241s] LayerId::1 widthSet size::1
[01/24 19:21:43    241s] LayerId::2 widthSet size::1
[01/24 19:21:43    241s] LayerId::3 widthSet size::1
[01/24 19:21:43    241s] LayerId::4 widthSet size::1
[01/24 19:21:43    241s] LayerId::5 widthSet size::1
[01/24 19:21:43    241s] LayerId::6 widthSet size::1
[01/24 19:21:43    241s] LayerId::7 widthSet size::1
[01/24 19:21:43    241s] LayerId::8 widthSet size::1
[01/24 19:21:43    241s] LayerId::9 widthSet size::1
[01/24 19:21:43    241s] LayerId::10 widthSet size::1
[01/24 19:21:43    241s] LayerId::11 widthSet size::1
[01/24 19:21:43    241s] Updating RC grid for preRoute extraction ...
[01/24 19:21:43    241s] eee: pegSigSF::1.070000
[01/24 19:21:43    241s] Initializing multi-corner resistance tables ...
[01/24 19:21:43    241s] eee: l::1 avDens::0.093963 usedTrk::1657.500732 availTrk::17640.000000 sigTrk::1657.500732
[01/24 19:21:43    241s] eee: l::2 avDens::0.256298 usedTrk::3944.428389 availTrk::15390.000000 sigTrk::3944.428389
[01/24 19:21:43    241s] eee: l::3 avDens::0.306602 usedTrk::5049.736205 availTrk::16470.000000 sigTrk::5049.736205
[01/24 19:21:43    241s] eee: l::4 avDens::0.169666 usedTrk::2408.065236 availTrk::14193.000000 sigTrk::2408.065236
[01/24 19:21:43    241s] eee: l::5 avDens::0.118449 usedTrk::1684.340323 availTrk::14220.000000 sigTrk::1684.340323
[01/24 19:21:43    241s] eee: l::6 avDens::0.020717 usedTrk::171.815615 availTrk::8293.500000 sigTrk::171.815615
[01/24 19:21:43    241s] eee: l::7 avDens::0.022902 usedTrk::90.691228 availTrk::3960.000000 sigTrk::90.691228
[01/24 19:21:43    241s] eee: l::8 avDens::0.007031 usedTrk::10.820643 availTrk::1539.000000 sigTrk::10.820643
[01/24 19:21:43    241s] eee: l::9 avDens::0.025084 usedTrk::31.605848 availTrk::1260.000000 sigTrk::31.605848
[01/24 19:21:43    241s] eee: l::10 avDens::0.085745 usedTrk::123.164296 availTrk::1436.400000 sigTrk::123.164296
[01/24 19:21:43    241s] eee: l::11 avDens::0.054085 usedTrk::163.551988 availTrk::3024.000000 sigTrk::163.551988
[01/24 19:21:43    241s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:21:43    241s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.268565 uaWl=1.000000 uaWlH=0.326012 aWlH=0.000000 lMod=0 pMax=0.832000 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 19:21:43    241s] 
[01/24 19:21:43    241s] Creating Lib Analyzer ...
[01/24 19:21:43    241s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/24 19:21:43    241s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/24 19:21:43    241s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 19:21:43    241s] 
[01/24 19:21:43    241s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:21:43    241s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:02 mem=1936.2M
[01/24 19:21:43    241s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:02 mem=1936.2M
[01/24 19:21:43    241s] Creating Lib Analyzer, finished. 
[01/24 19:21:44    241s] AAE DB initialization (MEM=1936.2 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/24 19:21:44    241s] #optDebug: fT-S <1 2 3 1 0>
[01/24 19:21:44    241s] Setting timing_disable_library_data_to_data_checks to 'true'.
[01/24 19:21:44    241s] Setting timing_disable_user_data_to_data_checks to 'true'.
[01/24 19:21:44    241s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1507.7M, totSessionCpu=0:04:02 **
[01/24 19:21:44    242s] *** optDesign -preCTS ***
[01/24 19:21:44    242s] DRC Margin: user margin 0.0; extra margin 0.2
[01/24 19:21:44    242s] Setup Target Slack: user slack 0; extra slack 0.0
[01/24 19:21:44    242s] Hold Target Slack: user slack 0
[01/24 19:21:44    242s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[01/24 19:21:44    242s] Type 'man IMPOPT-3195' for more detail.
[01/24 19:21:44    242s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1936.2M, EPOCH TIME: 1706116904.294452
[01/24 19:21:44    242s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:44    242s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:44    242s] 
[01/24 19:21:44    242s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:21:44    242s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.037, MEM:1936.2M, EPOCH TIME: 1706116904.331170
[01/24 19:21:44    242s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:44    242s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:44    242s] Multi-VT timing optimization disabled based on library information.
[01/24 19:21:44    242s] 
[01/24 19:21:44    242s] TimeStamp Deleting Cell Server Begin ...
[01/24 19:21:44    242s] Deleting Lib Analyzer.
[01/24 19:21:44    242s] 
[01/24 19:21:44    242s] TimeStamp Deleting Cell Server End ...
[01/24 19:21:44    242s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/24 19:21:44    242s] 
[01/24 19:21:44    242s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 19:21:44    242s] Summary for sequential cells identification: 
[01/24 19:21:44    242s]   Identified SBFF number: 104
[01/24 19:21:44    242s]   Identified MBFF number: 16
[01/24 19:21:44    242s]   Identified SB Latch number: 0
[01/24 19:21:44    242s]   Identified MB Latch number: 0
[01/24 19:21:44    242s]   Not identified SBFF number: 16
[01/24 19:21:44    242s]   Not identified MBFF number: 0
[01/24 19:21:44    242s]   Not identified SB Latch number: 0
[01/24 19:21:44    242s]   Not identified MB Latch number: 0
[01/24 19:21:44    242s]   Number of sequential cells which are not FFs: 32
[01/24 19:21:44    242s]  Visiting view : default_emulate_view
[01/24 19:21:44    242s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 19:21:44    242s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:21:44    242s]  Visiting view : default_emulate_view
[01/24 19:21:44    242s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 19:21:44    242s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:21:44    242s] TLC MultiMap info (StdDelay):
[01/24 19:21:44    242s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 19:21:44    242s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 19:21:44    242s]  Setting StdDelay to: 38ps
[01/24 19:21:44    242s] 
[01/24 19:21:44    242s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 19:21:44    242s] 
[01/24 19:21:44    242s] TimeStamp Deleting Cell Server Begin ...
[01/24 19:21:44    242s] 
[01/24 19:21:44    242s] TimeStamp Deleting Cell Server End ...
[01/24 19:21:44    242s] 
[01/24 19:21:44    242s] Creating Lib Analyzer ...
[01/24 19:21:44    242s] 
[01/24 19:21:44    242s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 19:21:44    242s] Summary for sequential cells identification: 
[01/24 19:21:44    242s]   Identified SBFF number: 104
[01/24 19:21:44    242s]   Identified MBFF number: 16
[01/24 19:21:44    242s]   Identified SB Latch number: 0
[01/24 19:21:44    242s]   Identified MB Latch number: 0
[01/24 19:21:44    242s]   Not identified SBFF number: 16
[01/24 19:21:44    242s]   Not identified MBFF number: 0
[01/24 19:21:44    242s]   Not identified SB Latch number: 0
[01/24 19:21:44    242s]   Not identified MB Latch number: 0
[01/24 19:21:44    242s]   Number of sequential cells which are not FFs: 32
[01/24 19:21:44    242s]  Visiting view : default_emulate_view
[01/24 19:21:44    242s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/24 19:21:44    242s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:21:44    242s]  Visiting view : default_emulate_view
[01/24 19:21:44    242s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/24 19:21:44    242s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:21:44    242s] TLC MultiMap info (StdDelay):
[01/24 19:21:44    242s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 19:21:44    242s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 41.7ps
[01/24 19:21:44    242s]  Setting StdDelay to: 41.7ps
[01/24 19:21:44    242s] 
[01/24 19:21:44    242s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 19:21:44    242s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 19:21:44    242s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 19:21:44    242s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 19:21:44    242s] 
[01/24 19:21:44    242s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:21:45    242s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:03 mem=1936.2M
[01/24 19:21:45    242s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:03 mem=1936.2M
[01/24 19:21:45    242s] Creating Lib Analyzer, finished. 
[01/24 19:21:45    242s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1936.2M, EPOCH TIME: 1706116905.017137
[01/24 19:21:45    242s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:45    242s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:45    242s] All LLGs are deleted
[01/24 19:21:45    242s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:45    242s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:45    242s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1936.2M, EPOCH TIME: 1706116905.017229
[01/24 19:21:45    242s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1936.2M, EPOCH TIME: 1706116905.017300
[01/24 19:21:45    242s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1936.2M, EPOCH TIME: 1706116905.017633
[01/24 19:21:45    242s] {MMLU 0 0 13169}
[01/24 19:21:45    242s] ### Creating LA Mngr. totSessionCpu=0:04:03 mem=1936.2M
[01/24 19:21:45    242s] ### Creating LA Mngr, finished. totSessionCpu=0:04:03 mem=1936.2M
[01/24 19:21:45    242s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1936.20 MB )
[01/24 19:21:45    242s] (I)      ==================== Layers =====================
[01/24 19:21:45    242s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:21:45    242s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 19:21:45    242s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:21:45    242s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 19:21:45    242s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 19:21:45    242s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 19:21:45    242s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 19:21:45    242s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 19:21:45    242s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 19:21:45    242s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 19:21:45    242s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 19:21:45    242s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 19:21:45    242s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 19:21:45    242s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 19:21:45    242s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 19:21:45    242s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 19:21:45    242s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 19:21:45    242s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 19:21:45    242s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 19:21:45    242s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 19:21:45    242s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 19:21:45    242s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 19:21:45    242s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 19:21:45    242s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 19:21:45    242s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 19:21:45    242s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:21:45    242s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 19:21:45    242s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 19:21:45    242s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 19:21:45    242s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 19:21:45    242s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 19:21:45    242s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 19:21:45    242s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 19:21:45    242s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 19:21:45    242s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 19:21:45    242s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 19:21:45    242s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 19:21:45    242s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 19:21:45    242s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 19:21:45    242s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 19:21:45    242s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:21:45    242s] (I)      Started Import and model ( Curr Mem: 1936.20 MB )
[01/24 19:21:45    242s] (I)      Default pattern map key = picorv32_default.
[01/24 19:21:45    242s] (I)      Number of ignored instance 0
[01/24 19:21:45    242s] (I)      Number of inbound cells 0
[01/24 19:21:45    242s] (I)      Number of opened ILM blockages 0
[01/24 19:21:45    242s] (I)      Number of instances temporarily fixed by detailed placement 0
[01/24 19:21:45    242s] (I)      numMoveCells=8850, numMacros=0  numPads=409  numMultiRowHeightInsts=0
[01/24 19:21:45    242s] (I)      cell height: 3420, count: 8850
[01/24 19:21:45    242s] (I)      Number of nets = 11291 ( 1878 ignored )
[01/24 19:21:45    242s] (I)      Read rows... (mem=1940.3M)
[01/24 19:21:45    242s] (I)      Done Read rows (cpu=0.000s, mem=1940.3M)
[01/24 19:21:45    242s] (I)      Identified Clock instances: Flop 494, Clock buffer/inverter 0, Gate 0, Logic 0
[01/24 19:21:45    242s] (I)      Read module constraints... (mem=1940.3M)
[01/24 19:21:45    242s] (I)      Done Read module constraints (cpu=0.000s, mem=1940.3M)
[01/24 19:21:45    242s] (I)      == Non-default Options ==
[01/24 19:21:45    242s] (I)      Maximum routing layer                              : 11
[01/24 19:21:45    242s] (I)      Buffering-aware routing                            : true
[01/24 19:21:45    242s] (I)      Spread congestion away from blockages              : true
[01/24 19:21:45    242s] (I)      Number of threads                                  : 1
[01/24 19:21:45    242s] (I)      Overflow penalty cost                              : 10
[01/24 19:21:45    242s] (I)      Punch through distance                             : 2506.730000
[01/24 19:21:45    242s] (I)      Source-to-sink ratio                               : 0.300000
[01/24 19:21:45    242s] (I)      Method to set GCell size                           : row
[01/24 19:21:45    242s] (I)      Counted 2617 PG shapes. We will not process PG shapes layer by layer.
[01/24 19:21:45    242s] (I)      Use row-based GCell size
[01/24 19:21:45    242s] (I)      Use row-based GCell align
[01/24 19:21:45    242s] (I)      layer 0 area = 80000
[01/24 19:21:45    242s] (I)      layer 1 area = 80000
[01/24 19:21:45    242s] (I)      layer 2 area = 80000
[01/24 19:21:45    242s] (I)      layer 3 area = 80000
[01/24 19:21:45    242s] (I)      layer 4 area = 80000
[01/24 19:21:45    242s] (I)      layer 5 area = 80000
[01/24 19:21:45    242s] (I)      layer 6 area = 80000
[01/24 19:21:45    242s] (I)      layer 7 area = 80000
[01/24 19:21:45    242s] (I)      layer 8 area = 80000
[01/24 19:21:45    242s] (I)      layer 9 area = 400000
[01/24 19:21:45    242s] (I)      layer 10 area = 400000
[01/24 19:21:45    242s] (I)      GCell unit size   : 3420
[01/24 19:21:45    242s] (I)      GCell multiplier  : 1
[01/24 19:21:45    242s] (I)      GCell row height  : 3420
[01/24 19:21:45    242s] (I)      Actual row height : 3420
[01/24 19:21:45    242s] (I)      GCell align ref   : 30000 30020
[01/24 19:21:45    242s] [NR-eGR] Track table information for default rule: 
[01/24 19:21:45    242s] [NR-eGR] Metal1 has single uniform track structure
[01/24 19:21:45    242s] [NR-eGR] Metal2 has single uniform track structure
[01/24 19:21:45    242s] [NR-eGR] Metal3 has single uniform track structure
[01/24 19:21:45    242s] [NR-eGR] Metal4 has single uniform track structure
[01/24 19:21:45    242s] [NR-eGR] Metal5 has single uniform track structure
[01/24 19:21:45    242s] [NR-eGR] Metal6 has single uniform track structure
[01/24 19:21:45    242s] [NR-eGR] Metal7 has single uniform track structure
[01/24 19:21:45    242s] [NR-eGR] Metal8 has single uniform track structure
[01/24 19:21:45    242s] [NR-eGR] Metal9 has single uniform track structure
[01/24 19:21:45    242s] [NR-eGR] Metal10 has single uniform track structure
[01/24 19:21:45    242s] [NR-eGR] Metal11 has single uniform track structure
[01/24 19:21:45    242s] (I)      ==================== Default via =====================
[01/24 19:21:45    242s] (I)      +----+------------------+----------------------------+
[01/24 19:21:45    242s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 19:21:45    242s] (I)      +----+------------------+----------------------------+
[01/24 19:21:45    242s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 19:21:45    242s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 19:21:45    242s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 19:21:45    242s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 19:21:45    242s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 19:21:45    242s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 19:21:45    242s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 19:21:45    242s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 19:21:45    242s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 19:21:45    242s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 19:21:45    242s] (I)      +----+------------------+----------------------------+
[01/24 19:21:45    242s] [NR-eGR] Read 4236 PG shapes
[01/24 19:21:45    242s] [NR-eGR] Read 0 clock shapes
[01/24 19:21:45    242s] [NR-eGR] Read 0 other shapes
[01/24 19:21:45    242s] [NR-eGR] #Routing Blockages  : 0
[01/24 19:21:45    242s] [NR-eGR] #Instance Blockages : 0
[01/24 19:21:45    242s] [NR-eGR] #PG Blockages       : 4236
[01/24 19:21:45    242s] [NR-eGR] #Halo Blockages     : 0
[01/24 19:21:45    242s] [NR-eGR] #Boundary Blockages : 0
[01/24 19:21:45    242s] [NR-eGR] #Clock Blockages    : 0
[01/24 19:21:45    242s] [NR-eGR] #Other Blockages    : 0
[01/24 19:21:45    242s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 19:21:45    242s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 19:21:45    242s] [NR-eGR] Read 11291 nets ( ignored 0 )
[01/24 19:21:45    242s] (I)      early_global_route_priority property id does not exist.
[01/24 19:21:45    242s] (I)      Read Num Blocks=4236  Num Prerouted Wires=0  Num CS=0
[01/24 19:21:45    242s] (I)      Layer 1 (V) : #blockages 492 : #preroutes 0
[01/24 19:21:45    242s] (I)      Layer 2 (H) : #blockages 492 : #preroutes 0
[01/24 19:21:45    242s] (I)      Layer 3 (V) : #blockages 492 : #preroutes 0
[01/24 19:21:45    242s] (I)      Layer 4 (H) : #blockages 492 : #preroutes 0
[01/24 19:21:45    242s] (I)      Layer 5 (V) : #blockages 492 : #preroutes 0
[01/24 19:21:45    242s] (I)      Layer 6 (H) : #blockages 492 : #preroutes 0
[01/24 19:21:45    242s] (I)      Layer 7 (V) : #blockages 492 : #preroutes 0
[01/24 19:21:45    242s] (I)      Layer 8 (H) : #blockages 492 : #preroutes 0
[01/24 19:21:45    242s] (I)      Layer 9 (V) : #blockages 270 : #preroutes 0
[01/24 19:21:45    242s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 19:21:45    242s] (I)      Number of ignored nets                =      0
[01/24 19:21:45    242s] (I)      Number of connected nets              =      0
[01/24 19:21:45    242s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 19:21:45    242s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/24 19:21:45    242s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 19:21:45    242s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 19:21:45    242s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 19:21:45    242s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 19:21:45    242s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 19:21:45    242s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 19:21:45    242s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 19:21:45    242s] (I)      Constructing bin map
[01/24 19:21:45    242s] (I)      Initialize bin information with width=6840 height=6840
[01/24 19:21:45    242s] (I)      Done constructing bin map
[01/24 19:21:45    242s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/24 19:21:45    242s] (I)      Ndr track 0 does not exist
[01/24 19:21:45    242s] (I)      ---------------------Grid Graph Info--------------------
[01/24 19:21:45    242s] (I)      Routing area        : (0, 0) - (484800, 477280)
[01/24 19:21:45    242s] (I)      Core area           : (30000, 30020) - (454800, 447260)
[01/24 19:21:45    242s] (I)      Site width          :   400  (dbu)
[01/24 19:21:45    242s] (I)      Row height          :  3420  (dbu)
[01/24 19:21:45    242s] (I)      GCell row height    :  3420  (dbu)
[01/24 19:21:45    242s] (I)      GCell width         :  3420  (dbu)
[01/24 19:21:45    242s] (I)      GCell height        :  3420  (dbu)
[01/24 19:21:45    242s] (I)      Grid                :   141   139    11
[01/24 19:21:45    242s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 19:21:45    242s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 19:21:45    242s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 19:21:45    242s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 19:21:45    242s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 19:21:45    242s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 19:21:45    242s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/24 19:21:45    242s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 19:21:45    242s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 19:21:45    242s] (I)      Total num of tracks :  1256  1212  1256  1212  1256  1212  1256  1212  1256   484   502
[01/24 19:21:45    242s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 19:21:45    242s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 19:21:45    242s] (I)      --------------------------------------------------------
[01/24 19:21:45    242s] 
[01/24 19:21:45    242s] [NR-eGR] ============ Routing rule table ============
[01/24 19:21:45    242s] [NR-eGR] Rule id: 0  Nets: 11291
[01/24 19:21:45    242s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 19:21:45    242s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/24 19:21:45    242s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/24 19:21:45    242s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 19:21:45    242s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 19:21:45    242s] [NR-eGR] ========================================
[01/24 19:21:45    242s] [NR-eGR] 
[01/24 19:21:45    242s] (I)      =============== Blocked Tracks ===============
[01/24 19:21:45    242s] (I)      +-------+---------+----------+---------------+
[01/24 19:21:45    242s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 19:21:45    242s] (I)      +-------+---------+----------+---------------+
[01/24 19:21:45    242s] (I)      |     1 |       0 |        0 |         0.00% |
[01/24 19:21:45    242s] (I)      |     2 |  168468 |     8364 |         4.96% |
[01/24 19:21:45    242s] (I)      |     3 |  177096 |     1476 |         0.83% |
[01/24 19:21:45    242s] (I)      |     4 |  168468 |     8364 |         4.96% |
[01/24 19:21:45    242s] (I)      |     5 |  177096 |     1476 |         0.83% |
[01/24 19:21:45    242s] (I)      |     6 |  168468 |     8364 |         4.96% |
[01/24 19:21:45    242s] (I)      |     7 |  177096 |     1476 |         0.83% |
[01/24 19:21:45    242s] (I)      |     8 |  168468 |     8364 |         4.96% |
[01/24 19:21:45    242s] (I)      |     9 |  177096 |     2952 |         1.67% |
[01/24 19:21:45    242s] (I)      |    10 |   67276 |     4288 |         6.37% |
[01/24 19:21:45    242s] (I)      |    11 |   70782 |    11968 |        16.91% |
[01/24 19:21:45    242s] (I)      +-------+---------+----------+---------------+
[01/24 19:21:45    242s] (I)      Finished Import and model ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1943.08 MB )
[01/24 19:21:45    242s] (I)      Reset routing kernel
[01/24 19:21:45    242s] (I)      Started Global Routing ( Curr Mem: 1943.08 MB )
[01/24 19:21:45    242s] (I)      totalPins=39332  totalGlobalPin=38425 (97.69%)
[01/24 19:21:45    242s] (I)      total 2D Cap : 1488123 = (761085 H, 727038 V)
[01/24 19:21:45    242s] (I)      #blocked areas for congestion spreading : 0
[01/24 19:21:45    242s] [NR-eGR] Layer group 1: route 11291 net(s) in layer range [2, 11]
[01/24 19:21:45    242s] (I)      
[01/24 19:21:45    242s] (I)      ============  Phase 1a Route ============
[01/24 19:21:45    242s] (I)      Usage: 128653 = (67545 H, 61108 V) = (8.87% H, 8.41% V) = (1.155e+05um H, 1.045e+05um V)
[01/24 19:21:45    242s] (I)      
[01/24 19:21:45    242s] (I)      ============  Phase 1b Route ============
[01/24 19:21:45    242s] (I)      Usage: 128653 = (67545 H, 61108 V) = (8.87% H, 8.41% V) = (1.155e+05um H, 1.045e+05um V)
[01/24 19:21:45    242s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.199966e+05um
[01/24 19:21:45    242s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 19:21:45    242s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 19:21:45    242s] (I)      
[01/24 19:21:45    242s] (I)      ============  Phase 1c Route ============
[01/24 19:21:45    242s] (I)      Usage: 128653 = (67545 H, 61108 V) = (8.87% H, 8.41% V) = (1.155e+05um H, 1.045e+05um V)
[01/24 19:21:45    242s] (I)      
[01/24 19:21:45    242s] (I)      ============  Phase 1d Route ============
[01/24 19:21:45    242s] (I)      Usage: 128653 = (67545 H, 61108 V) = (8.87% H, 8.41% V) = (1.155e+05um H, 1.045e+05um V)
[01/24 19:21:45    242s] (I)      
[01/24 19:21:45    242s] (I)      ============  Phase 1e Route ============
[01/24 19:21:45    242s] (I)      Usage: 128653 = (67545 H, 61108 V) = (8.87% H, 8.41% V) = (1.155e+05um H, 1.045e+05um V)
[01/24 19:21:45    242s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.199966e+05um
[01/24 19:21:45    242s] (I)      
[01/24 19:21:45    242s] (I)      ============  Phase 1l Route ============
[01/24 19:21:45    243s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/24 19:21:45    243s] (I)      Layer  2:     164998     50002         3           0      166366    ( 0.00%) 
[01/24 19:21:45    243s] (I)      Layer  3:     174652     51287         4           0      175140    ( 0.00%) 
[01/24 19:21:45    243s] (I)      Layer  4:     164998     25039         0           0      166366    ( 0.00%) 
[01/24 19:21:45    243s] (I)      Layer  5:     174652     17105         0           0      175140    ( 0.00%) 
[01/24 19:21:45    243s] (I)      Layer  6:     164998      1537         0           0      166366    ( 0.00%) 
[01/24 19:21:45    243s] (I)      Layer  7:     174652      1065         0           0      175140    ( 0.00%) 
[01/24 19:21:45    243s] (I)      Layer  8:     164998       125         0           0      166366    ( 0.00%) 
[01/24 19:21:45    243s] (I)      Layer  9:     173697       300         0           0      175140    ( 0.00%) 
[01/24 19:21:45    243s] (I)      Layer 10:      62527         2         0        3174       63373    ( 4.77%) 
[01/24 19:21:45    243s] (I)      Layer 11:      58358         0         0        8273       61783    (11.81%) 
[01/24 19:21:45    243s] (I)      Total:       1478530    146462         7       11445     1491175    ( 0.76%) 
[01/24 19:21:45    243s] (I)      
[01/24 19:21:45    243s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 19:21:45    243s] [NR-eGR]                        OverCon            
[01/24 19:21:45    243s] [NR-eGR]                         #Gcell     %Gcell
[01/24 19:21:45    243s] [NR-eGR]        Layer             (1-2)    OverCon
[01/24 19:21:45    243s] [NR-eGR] ----------------------------------------------
[01/24 19:21:45    243s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/24 19:21:45    243s] [NR-eGR]  Metal2 ( 2)         2( 0.01%)   ( 0.01%) 
[01/24 19:21:45    243s] [NR-eGR]  Metal3 ( 3)         4( 0.02%)   ( 0.02%) 
[01/24 19:21:45    243s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/24 19:21:45    243s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/24 19:21:45    243s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/24 19:21:45    243s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/24 19:21:45    243s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/24 19:21:45    243s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/24 19:21:45    243s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/24 19:21:45    243s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/24 19:21:45    243s] [NR-eGR] ----------------------------------------------
[01/24 19:21:45    243s] [NR-eGR]        Total         6( 0.00%)   ( 0.00%) 
[01/24 19:21:45    243s] [NR-eGR] 
[01/24 19:21:45    243s] (I)      Finished Global Routing ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 1946.08 MB )
[01/24 19:21:45    243s] (I)      total 2D Cap : 1489238 = (761458 H, 727780 V)
[01/24 19:21:45    243s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 19:21:45    243s] (I)      ============= Track Assignment ============
[01/24 19:21:45    243s] (I)      Started Track Assignment (1T) ( Curr Mem: 1946.08 MB )
[01/24 19:21:45    243s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/24 19:21:45    243s] (I)      Run Multi-thread track assignment
[01/24 19:21:45    243s] (I)      Finished Track Assignment (1T) ( CPU: 0.25 sec, Real: 0.26 sec, Curr Mem: 1946.08 MB )
[01/24 19:21:45    243s] (I)      Started Export ( Curr Mem: 1946.08 MB )
[01/24 19:21:45    243s] [NR-eGR]                  Length (um)    Vias 
[01/24 19:21:45    243s] [NR-eGR] -------------------------------------
[01/24 19:21:45    243s] [NR-eGR]  Metal1   (1H)             0   39028 
[01/24 19:21:45    243s] [NR-eGR]  Metal2   (2V)         67683   56637 
[01/24 19:21:45    243s] [NR-eGR]  Metal3   (3H)         86170    6495 
[01/24 19:21:45    243s] [NR-eGR]  Metal4   (4V)         41605    3014 
[01/24 19:21:45    243s] [NR-eGR]  Metal5   (5H)         29439     252 
[01/24 19:21:45    243s] [NR-eGR]  Metal6   (6V)          2584      77 
[01/24 19:21:45    243s] [NR-eGR]  Metal7   (7H)          1860      31 
[01/24 19:21:45    243s] [NR-eGR]  Metal8   (8V)           198      22 
[01/24 19:21:45    243s] [NR-eGR]  Metal9   (9H)           529       6 
[01/24 19:21:45    243s] [NR-eGR]  Metal10  (10V)            1       2 
[01/24 19:21:45    243s] [NR-eGR]  Metal11  (11H)            1       0 
[01/24 19:21:45    243s] [NR-eGR] -------------------------------------
[01/24 19:21:45    243s] [NR-eGR]           Total       230070  105564 
[01/24 19:21:45    243s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:21:45    243s] [NR-eGR] Total half perimeter of net bounding box: 186235um
[01/24 19:21:45    243s] [NR-eGR] Total length: 230070um, number of vias: 105564
[01/24 19:21:45    243s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:21:45    243s] [NR-eGR] Total eGR-routed clock nets wire length: 3484um, number of vias: 1566
[01/24 19:21:45    243s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:21:45    243s] (I)      Finished Export ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 1946.08 MB )
[01/24 19:21:45    243s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.83 sec, Real: 0.85 sec, Curr Mem: 1940.08 MB )
[01/24 19:21:45    243s] (I)      ====================================== Runtime Summary =======================================
[01/24 19:21:45    243s] (I)       Step                                             %      Start     Finish      Real       CPU 
[01/24 19:21:45    243s] (I)      ----------------------------------------------------------------------------------------------
[01/24 19:21:45    243s] (I)       Early Global Route kernel                  100.00%  29.61 sec  30.46 sec  0.85 sec  0.83 sec 
[01/24 19:21:45    243s] (I)       +-Import and model                          11.93%  29.62 sec  29.72 sec  0.10 sec  0.10 sec 
[01/24 19:21:45    243s] (I)       | +-Create place DB                          5.51%  29.62 sec  29.66 sec  0.05 sec  0.05 sec 
[01/24 19:21:45    243s] (I)       | | +-Import place data                      5.49%  29.62 sec  29.66 sec  0.05 sec  0.05 sec 
[01/24 19:21:45    243s] (I)       | | | +-Read instances and placement         1.17%  29.62 sec  29.63 sec  0.01 sec  0.01 sec 
[01/24 19:21:45    243s] (I)       | | | +-Read nets                            3.84%  29.63 sec  29.66 sec  0.03 sec  0.03 sec 
[01/24 19:21:45    243s] (I)       | +-Create route DB                          5.40%  29.66 sec  29.71 sec  0.05 sec  0.04 sec 
[01/24 19:21:45    243s] (I)       | | +-Import route data (1T)                 5.35%  29.66 sec  29.71 sec  0.05 sec  0.04 sec 
[01/24 19:21:45    243s] (I)       | | | +-Read blockages ( Layer 2-11 )        0.72%  29.67 sec  29.67 sec  0.01 sec  0.01 sec 
[01/24 19:21:45    243s] (I)       | | | | +-Read routing blockages             0.00%  29.67 sec  29.67 sec  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)       | | | | +-Read instance blockages            0.49%  29.67 sec  29.67 sec  0.00 sec  0.01 sec 
[01/24 19:21:45    243s] (I)       | | | | +-Read PG blockages                  0.09%  29.67 sec  29.67 sec  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)       | | | | +-Read clock blockages               0.00%  29.67 sec  29.67 sec  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)       | | | | +-Read other blockages               0.00%  29.67 sec  29.67 sec  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)       | | | | +-Read halo blockages                0.01%  29.67 sec  29.67 sec  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)       | | | | +-Read boundary cut boxes            0.00%  29.67 sec  29.67 sec  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)       | | | +-Read blackboxes                      0.00%  29.68 sec  29.68 sec  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)       | | | +-Read prerouted                       0.07%  29.68 sec  29.68 sec  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)       | | | +-Read unlegalized nets                0.17%  29.68 sec  29.68 sec  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)       | | | +-Read nets                            0.58%  29.68 sec  29.68 sec  0.00 sec  0.01 sec 
[01/24 19:21:45    243s] (I)       | | | +-Set up via pillars                   0.01%  29.68 sec  29.68 sec  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)       | | | +-Initialize 3D grid graph             0.06%  29.68 sec  29.69 sec  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)       | | | +-Model blockage capacity              2.64%  29.69 sec  29.71 sec  0.02 sec  0.02 sec 
[01/24 19:21:45    243s] (I)       | | | | +-Initialize 3D capacity             2.53%  29.69 sec  29.71 sec  0.02 sec  0.02 sec 
[01/24 19:21:45    243s] (I)       | +-Read aux data                            0.19%  29.71 sec  29.71 sec  0.00 sec  0.01 sec 
[01/24 19:21:45    243s] (I)       | +-Others data preparation                  0.11%  29.71 sec  29.71 sec  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)       | +-Create route kernel                      0.49%  29.71 sec  29.72 sec  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)       +-Global Routing                            31.90%  29.72 sec  29.99 sec  0.27 sec  0.27 sec 
[01/24 19:21:45    243s] (I)       | +-Initialization                           0.37%  29.72 sec  29.72 sec  0.00 sec  0.01 sec 
[01/24 19:21:45    243s] (I)       | +-Net group 1                             30.14%  29.72 sec  29.98 sec  0.26 sec  0.25 sec 
[01/24 19:21:45    243s] (I)       | | +-Generate topology                      2.08%  29.72 sec  29.74 sec  0.02 sec  0.01 sec 
[01/24 19:21:45    243s] (I)       | | +-Phase 1a                               5.22%  29.74 sec  29.79 sec  0.04 sec  0.04 sec 
[01/24 19:21:45    243s] (I)       | | | +-Pattern routing (1T)                 4.63%  29.74 sec  29.78 sec  0.04 sec  0.04 sec 
[01/24 19:21:45    243s] (I)       | | | +-Add via demand to 2D                 0.49%  29.78 sec  29.79 sec  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)       | | +-Phase 1b                               0.02%  29.79 sec  29.79 sec  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)       | | +-Phase 1c                               0.00%  29.79 sec  29.79 sec  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)       | | +-Phase 1d                               0.00%  29.79 sec  29.79 sec  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)       | | +-Phase 1e                               0.13%  29.79 sec  29.79 sec  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)       | | | +-Route legalization                   0.10%  29.79 sec  29.79 sec  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)       | | | | +-Legalize Reach Aware Violations    0.09%  29.79 sec  29.79 sec  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)       | | +-Phase 1l                              22.17%  29.79 sec  29.98 sec  0.19 sec  0.19 sec 
[01/24 19:21:45    243s] (I)       | | | +-Layer assignment (1T)               21.92%  29.79 sec  29.98 sec  0.19 sec  0.18 sec 
[01/24 19:21:45    243s] (I)       | +-Clean cong LA                            0.00%  29.98 sec  29.98 sec  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)       +-Export 3D cong map                         0.64%  29.99 sec  29.99 sec  0.01 sec  0.00 sec 
[01/24 19:21:45    243s] (I)       | +-Export 2D cong map                       0.06%  29.99 sec  29.99 sec  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)       +-Extract Global 3D Wires                    0.46%  29.99 sec  30.00 sec  0.00 sec  0.01 sec 
[01/24 19:21:45    243s] (I)       +-Track Assignment (1T)                     30.29%  30.00 sec  30.25 sec  0.26 sec  0.25 sec 
[01/24 19:21:45    243s] (I)       | +-Initialization                           0.11%  30.00 sec  30.00 sec  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)       | +-Track Assignment Kernel                 29.70%  30.00 sec  30.25 sec  0.25 sec  0.24 sec 
[01/24 19:21:45    243s] (I)       | +-Free Memory                              0.01%  30.25 sec  30.25 sec  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)       +-Export                                    23.41%  30.25 sec  30.45 sec  0.20 sec  0.20 sec 
[01/24 19:21:45    243s] (I)       | +-Export DB wires                         12.34%  30.25 sec  30.36 sec  0.10 sec  0.10 sec 
[01/24 19:21:45    243s] (I)       | | +-Export all nets                        9.34%  30.26 sec  30.34 sec  0.08 sec  0.08 sec 
[01/24 19:21:45    243s] (I)       | | +-Set wire vias                          2.23%  30.34 sec  30.36 sec  0.02 sec  0.02 sec 
[01/24 19:21:45    243s] (I)       | +-Report wirelength                        5.02%  30.36 sec  30.40 sec  0.04 sec  0.05 sec 
[01/24 19:21:45    243s] (I)       | +-Update net boxes                         5.94%  30.40 sec  30.45 sec  0.05 sec  0.05 sec 
[01/24 19:21:45    243s] (I)       | +-Update timing                            0.00%  30.45 sec  30.45 sec  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)       +-Postprocess design                         0.31%  30.45 sec  30.46 sec  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)      ====================== Summary by functions ======================
[01/24 19:21:45    243s] (I)       Lv  Step                                   %      Real       CPU 
[01/24 19:21:45    243s] (I)      ------------------------------------------------------------------
[01/24 19:21:45    243s] (I)        0  Early Global Route kernel        100.00%  0.85 sec  0.83 sec 
[01/24 19:21:45    243s] (I)        1  Global Routing                    31.90%  0.27 sec  0.27 sec 
[01/24 19:21:45    243s] (I)        1  Track Assignment (1T)             30.29%  0.26 sec  0.25 sec 
[01/24 19:21:45    243s] (I)        1  Export                            23.41%  0.20 sec  0.20 sec 
[01/24 19:21:45    243s] (I)        1  Import and model                  11.93%  0.10 sec  0.10 sec 
[01/24 19:21:45    243s] (I)        1  Export 3D cong map                 0.64%  0.01 sec  0.00 sec 
[01/24 19:21:45    243s] (I)        1  Extract Global 3D Wires            0.46%  0.00 sec  0.01 sec 
[01/24 19:21:45    243s] (I)        1  Postprocess design                 0.31%  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)        2  Net group 1                       30.14%  0.26 sec  0.25 sec 
[01/24 19:21:45    243s] (I)        2  Track Assignment Kernel           29.70%  0.25 sec  0.24 sec 
[01/24 19:21:45    243s] (I)        2  Export DB wires                   12.34%  0.10 sec  0.10 sec 
[01/24 19:21:45    243s] (I)        2  Update net boxes                   5.94%  0.05 sec  0.05 sec 
[01/24 19:21:45    243s] (I)        2  Create place DB                    5.51%  0.05 sec  0.05 sec 
[01/24 19:21:45    243s] (I)        2  Create route DB                    5.40%  0.05 sec  0.04 sec 
[01/24 19:21:45    243s] (I)        2  Report wirelength                  5.02%  0.04 sec  0.05 sec 
[01/24 19:21:45    243s] (I)        2  Create route kernel                0.49%  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)        2  Initialization                     0.48%  0.00 sec  0.01 sec 
[01/24 19:21:45    243s] (I)        2  Read aux data                      0.19%  0.00 sec  0.01 sec 
[01/24 19:21:45    243s] (I)        2  Others data preparation            0.11%  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)        2  Export 2D cong map                 0.06%  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)        2  Update timing                      0.00%  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)        3  Phase 1l                          22.17%  0.19 sec  0.19 sec 
[01/24 19:21:45    243s] (I)        3  Export all nets                    9.34%  0.08 sec  0.08 sec 
[01/24 19:21:45    243s] (I)        3  Import place data                  5.49%  0.05 sec  0.05 sec 
[01/24 19:21:45    243s] (I)        3  Import route data (1T)             5.35%  0.05 sec  0.04 sec 
[01/24 19:21:45    243s] (I)        3  Phase 1a                           5.22%  0.04 sec  0.04 sec 
[01/24 19:21:45    243s] (I)        3  Set wire vias                      2.23%  0.02 sec  0.02 sec 
[01/24 19:21:45    243s] (I)        3  Generate topology                  2.08%  0.02 sec  0.01 sec 
[01/24 19:21:45    243s] (I)        3  Phase 1e                           0.13%  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)        3  Phase 1b                           0.02%  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)        3  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)        3  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)        4  Layer assignment (1T)             21.92%  0.19 sec  0.18 sec 
[01/24 19:21:45    243s] (I)        4  Pattern routing (1T)               4.63%  0.04 sec  0.04 sec 
[01/24 19:21:45    243s] (I)        4  Read nets                          4.42%  0.04 sec  0.04 sec 
[01/24 19:21:45    243s] (I)        4  Model blockage capacity            2.64%  0.02 sec  0.02 sec 
[01/24 19:21:45    243s] (I)        4  Read instances and placement       1.17%  0.01 sec  0.01 sec 
[01/24 19:21:45    243s] (I)        4  Read blockages ( Layer 2-11 )      0.72%  0.01 sec  0.01 sec 
[01/24 19:21:45    243s] (I)        4  Add via demand to 2D               0.49%  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)        4  Read unlegalized nets              0.17%  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)        4  Route legalization                 0.10%  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)        4  Read prerouted                     0.07%  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)        4  Initialize 3D grid graph           0.06%  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)        4  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)        4  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)        5  Initialize 3D capacity             2.53%  0.02 sec  0.02 sec 
[01/24 19:21:45    243s] (I)        5  Read instance blockages            0.49%  0.00 sec  0.01 sec 
[01/24 19:21:45    243s] (I)        5  Read PG blockages                  0.09%  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)        5  Legalize Reach Aware Violations    0.09%  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)        5  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)        5  Read clock blockages               0.00%  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)        5  Read other blockages               0.00%  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[01/24 19:21:45    243s] Extraction called for design 'picorv32' of instances=8850 and nets=13364 using extraction engine 'preRoute' .
[01/24 19:21:45    243s] PreRoute RC Extraction called for design picorv32.
[01/24 19:21:45    243s] RC Extraction called in multi-corner(1) mode.
[01/24 19:21:45    243s] RCMode: PreRoute
[01/24 19:21:45    243s]       RC Corner Indexes            0   
[01/24 19:21:45    243s] Capacitance Scaling Factor   : 1.00000 
[01/24 19:21:45    243s] Resistance Scaling Factor    : 1.00000 
[01/24 19:21:45    243s] Clock Cap. Scaling Factor    : 1.00000 
[01/24 19:21:45    243s] Clock Res. Scaling Factor    : 1.00000 
[01/24 19:21:45    243s] Shrink Factor                : 1.00000
[01/24 19:21:45    243s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/24 19:21:45    243s] Using Quantus QRC technology file ...
[01/24 19:21:45    243s] 
[01/24 19:21:45    243s] Trim Metal Layers:
[01/24 19:21:45    243s] LayerId::1 widthSet size::1
[01/24 19:21:45    243s] LayerId::2 widthSet size::1
[01/24 19:21:45    243s] LayerId::3 widthSet size::1
[01/24 19:21:45    243s] LayerId::4 widthSet size::1
[01/24 19:21:45    243s] LayerId::5 widthSet size::1
[01/24 19:21:45    243s] LayerId::6 widthSet size::1
[01/24 19:21:45    243s] LayerId::7 widthSet size::1
[01/24 19:21:45    243s] LayerId::8 widthSet size::1
[01/24 19:21:45    243s] LayerId::9 widthSet size::1
[01/24 19:21:45    243s] LayerId::10 widthSet size::1
[01/24 19:21:45    243s] LayerId::11 widthSet size::1
[01/24 19:21:45    243s] Updating RC grid for preRoute extraction ...
[01/24 19:21:45    243s] eee: pegSigSF::1.070000
[01/24 19:21:45    243s] Initializing multi-corner resistance tables ...
[01/24 19:21:46    243s] eee: l::1 avDens::0.093963 usedTrk::1657.500732 availTrk::17640.000000 sigTrk::1657.500732
[01/24 19:21:46    243s] eee: l::2 avDens::0.261585 usedTrk::3958.696205 availTrk::15133.500000 sigTrk::3958.696205
[01/24 19:21:46    243s] eee: l::3 avDens::0.308242 usedTrk::5049.009321 availTrk::16380.000000 sigTrk::5049.009321
[01/24 19:21:46    243s] eee: l::4 avDens::0.172460 usedTrk::2462.477059 availTrk::14278.500000 sigTrk::2462.477059
[01/24 19:21:46    243s] eee: l::5 avDens::0.119758 usedTrk::1746.074656 availTrk::14580.000000 sigTrk::1746.074656
[01/24 19:21:46    243s] eee: l::6 avDens::0.019714 usedTrk::151.702690 availTrk::7695.000000 sigTrk::151.702690
[01/24 19:21:46    243s] eee: l::7 avDens::0.024407 usedTrk::112.030410 availTrk::4590.000000 sigTrk::112.030410
[01/24 19:21:46    243s] eee: l::8 avDens::0.008668 usedTrk::14.822398 availTrk::1710.000000 sigTrk::14.822398
[01/24 19:21:46    243s] eee: l::9 avDens::0.025214 usedTrk::31.769591 availTrk::1260.000000 sigTrk::31.769591
[01/24 19:21:46    243s] eee: l::10 avDens::0.085745 usedTrk::123.164296 availTrk::1436.400000 sigTrk::123.164296
[01/24 19:21:46    243s] eee: l::11 avDens::0.054085 usedTrk::163.551988 availTrk::3024.000000 sigTrk::163.551988
[01/24 19:21:46    243s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:21:46    243s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.273972 uaWl=1.000000 uaWlH=0.331276 aWlH=0.000000 lMod=0 pMax=0.832900 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 19:21:46    243s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1935.082M)
[01/24 19:21:46    243s] All LLGs are deleted
[01/24 19:21:46    243s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:46    243s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:46    243s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1935.1M, EPOCH TIME: 1706116906.170675
[01/24 19:21:46    243s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1935.1M, EPOCH TIME: 1706116906.171015
[01/24 19:21:46    243s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1935.1M, EPOCH TIME: 1706116906.173983
[01/24 19:21:46    243s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:46    243s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:46    243s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1935.1M, EPOCH TIME: 1706116906.176336
[01/24 19:21:46    243s] Max number of tech site patterns supported in site array is 256.
[01/24 19:21:46    243s] Core basic site is CoreSite
[01/24 19:21:46    243s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1935.1M, EPOCH TIME: 1706116906.221819
[01/24 19:21:46    243s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 19:21:46    243s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 19:21:46    243s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.002, MEM:1935.1M, EPOCH TIME: 1706116906.223986
[01/24 19:21:46    243s] Fast DP-INIT is on for default
[01/24 19:21:46    243s] Atter site array init, number of instance map data is 0.
[01/24 19:21:46    243s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.052, MEM:1935.1M, EPOCH TIME: 1706116906.228674
[01/24 19:21:46    243s] 
[01/24 19:21:46    243s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:21:46    243s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.060, MEM:1935.1M, EPOCH TIME: 1706116906.233635
[01/24 19:21:46    243s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:46    243s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:46    243s] Starting delay calculation for Setup views
[01/24 19:21:46    244s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/24 19:21:46    244s] #################################################################################
[01/24 19:21:46    244s] # Design Stage: PreRoute
[01/24 19:21:46    244s] # Design Name: picorv32
[01/24 19:21:46    244s] # Design Mode: 45nm
[01/24 19:21:46    244s] # Analysis Mode: MMMC Non-OCV 
[01/24 19:21:46    244s] # Parasitics Mode: No SPEF/RCDB 
[01/24 19:21:46    244s] # Signoff Settings: SI Off 
[01/24 19:21:46    244s] #################################################################################
[01/24 19:21:46    244s] Calculate delays in Single mode...
[01/24 19:21:46    244s] Topological Sorting (REAL = 0:00:00.0, MEM = 1943.1M, InitMEM = 1942.1M)
[01/24 19:21:46    244s] Start delay calculation (fullDC) (1 T). (MEM=1943.12)
[01/24 19:21:47    244s] siFlow : Timing analysis mode is single, using late cdB files
[01/24 19:21:47    244s] Start AAE Lib Loading. (MEM=1954.64)
[01/24 19:21:47    244s] End AAE Lib Loading. (MEM=1992.79 CPU=0:00:00.0 Real=0:00:00.0)
[01/24 19:21:47    244s] End AAE Lib Interpolated Model. (MEM=1992.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:21:49    247s] Total number of fetched objects 13169
[01/24 19:21:49    247s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:21:49    247s] End delay calculation. (MEM=2085.72 CPU=0:00:02.3 REAL=0:00:02.0)
[01/24 19:21:50    247s] End delay calculation (fullDC). (MEM=2049.11 CPU=0:00:03.1 REAL=0:00:04.0)
[01/24 19:21:50    247s] *** CDM Built up (cpu=0:00:03.6  real=0:00:04.0  mem= 2049.1M) ***
[01/24 19:21:50    248s] *** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:04:08 mem=2049.1M)
[01/24 19:21:50    248s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.902  |
|           TNS (ns):| -21.186 |
|    Violating Paths:|   42    |
|          All Paths:|  2195   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |    517 (4227)    |   -2.452   |    517 (4227)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2064.4M, EPOCH TIME: 1706116910.930558
[01/24 19:21:50    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:50    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:50    248s] 
[01/24 19:21:50    248s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:21:50    248s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.052, MEM:2064.4M, EPOCH TIME: 1706116910.982983
[01/24 19:21:50    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:50    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:50    248s] Density: 69.448%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:07, mem = 1546.1M, totSessionCpu=0:04:09 **
[01/24 19:21:50    248s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.9/0:00:08.0 (1.0), totSession cpu/real = 0:04:08.7/0:25:59.2 (0.2), mem = 2024.4M
[01/24 19:21:50    248s] 
[01/24 19:21:50    248s] =============================================================================================
[01/24 19:21:50    248s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.35-s114_1
[01/24 19:21:50    248s] =============================================================================================
[01/24 19:21:50    248s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:21:50    248s] ---------------------------------------------------------------------------------------------
[01/24 19:21:50    248s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:21:50    248s] [ OptSummaryReport       ]      1   0:00:00.2  (   2.1 % )     0:00:04.8 /  0:00:04.8    1.0
[01/24 19:21:50    248s] [ DrvReport              ]      1   0:00:00.3  (   4.3 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:21:50    248s] [ CellServerInit         ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 19:21:50    248s] [ LibAnalyzerInit        ]      2   0:00:01.2  (  15.2 % )     0:00:01.2 /  0:00:01.2    1.0
[01/24 19:21:50    248s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:21:50    248s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:21:50    248s] [ EarlyGlobalRoute       ]      1   0:00:00.9  (  10.8 % )     0:00:00.9 /  0:00:00.8    1.0
[01/24 19:21:50    248s] [ ExtractRC              ]      1   0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:21:50    248s] [ TimingUpdate           ]      1   0:00:00.7  (   8.3 % )     0:00:04.3 /  0:00:04.3    1.0
[01/24 19:21:50    248s] [ FullDelayCalc          ]      1   0:00:03.6  (  45.5 % )     0:00:03.6 /  0:00:03.6    1.0
[01/24 19:21:50    248s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[01/24 19:21:50    248s] [ MISC                   ]          0:00:00.8  (   9.9 % )     0:00:00.8 /  0:00:00.7    0.9
[01/24 19:21:50    248s] ---------------------------------------------------------------------------------------------
[01/24 19:21:50    248s]  InitOpt #1 TOTAL                   0:00:08.0  ( 100.0 % )     0:00:08.0 /  0:00:07.9    1.0
[01/24 19:21:50    248s] ---------------------------------------------------------------------------------------------
[01/24 19:21:50    248s] 
[01/24 19:21:50    248s] ** INFO : this run is activating medium effort placeOptDesign flow
[01/24 19:21:50    248s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:21:50    248s] ### Creating PhyDesignMc. totSessionCpu=0:04:09 mem=2024.4M
[01/24 19:21:50    248s] OPERPROF: Starting DPlace-Init at level 1, MEM:2024.4M, EPOCH TIME: 1706116910.999878
[01/24 19:21:50    248s] Processing tracks to init pin-track alignment.
[01/24 19:21:51    248s] z: 2, totalTracks: 1
[01/24 19:21:51    248s] z: 4, totalTracks: 1
[01/24 19:21:51    248s] z: 6, totalTracks: 1
[01/24 19:21:51    248s] z: 8, totalTracks: 1
[01/24 19:21:51    248s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:21:51    248s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2024.4M, EPOCH TIME: 1706116911.013514
[01/24 19:21:51    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:51    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:51    248s] 
[01/24 19:21:51    248s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:21:51    248s] OPERPROF:     Starting CMU at level 3, MEM:2024.4M, EPOCH TIME: 1706116911.064393
[01/24 19:21:51    248s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2024.4M, EPOCH TIME: 1706116911.065703
[01/24 19:21:51    248s] 
[01/24 19:21:51    248s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:21:51    248s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.054, MEM:2024.4M, EPOCH TIME: 1706116911.067296
[01/24 19:21:51    248s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2024.4M, EPOCH TIME: 1706116911.067380
[01/24 19:21:51    248s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2024.4M, EPOCH TIME: 1706116911.067456
[01/24 19:21:51    248s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2024.4MB).
[01/24 19:21:51    248s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.070, MEM:2024.4M, EPOCH TIME: 1706116911.069614
[01/24 19:21:51    248s] TotalInstCnt at PhyDesignMc Initialization: 8850
[01/24 19:21:51    248s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:09 mem=2024.4M
[01/24 19:21:51    248s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2024.4M, EPOCH TIME: 1706116911.090037
[01/24 19:21:51    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:51    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:51    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:51    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:51    248s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.050, MEM:2024.4M, EPOCH TIME: 1706116911.139842
[01/24 19:21:51    248s] TotalInstCnt at PhyDesignMc Destruction: 8850
[01/24 19:21:51    248s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:21:51    248s] ### Creating PhyDesignMc. totSessionCpu=0:04:09 mem=2024.4M
[01/24 19:21:51    248s] OPERPROF: Starting DPlace-Init at level 1, MEM:2024.4M, EPOCH TIME: 1706116911.143043
[01/24 19:21:51    248s] Processing tracks to init pin-track alignment.
[01/24 19:21:51    248s] z: 2, totalTracks: 1
[01/24 19:21:51    248s] z: 4, totalTracks: 1
[01/24 19:21:51    248s] z: 6, totalTracks: 1
[01/24 19:21:51    248s] z: 8, totalTracks: 1
[01/24 19:21:51    248s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:21:51    248s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2024.4M, EPOCH TIME: 1706116911.154661
[01/24 19:21:51    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:51    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:51    248s] 
[01/24 19:21:51    248s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:21:51    248s] OPERPROF:     Starting CMU at level 3, MEM:2024.4M, EPOCH TIME: 1706116911.205138
[01/24 19:21:51    248s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2024.4M, EPOCH TIME: 1706116911.206450
[01/24 19:21:51    248s] 
[01/24 19:21:51    248s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:21:51    248s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.053, MEM:2024.4M, EPOCH TIME: 1706116911.208071
[01/24 19:21:51    248s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2024.4M, EPOCH TIME: 1706116911.208187
[01/24 19:21:51    248s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2024.4M, EPOCH TIME: 1706116911.208273
[01/24 19:21:51    248s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2024.4MB).
[01/24 19:21:51    248s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.067, MEM:2024.4M, EPOCH TIME: 1706116911.210395
[01/24 19:21:51    248s] TotalInstCnt at PhyDesignMc Initialization: 8850
[01/24 19:21:51    248s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:09 mem=2024.4M
[01/24 19:21:51    248s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2024.4M, EPOCH TIME: 1706116911.230398
[01/24 19:21:51    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:51    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:51    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:51    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:51    249s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.052, MEM:2024.4M, EPOCH TIME: 1706116911.282443
[01/24 19:21:51    249s] TotalInstCnt at PhyDesignMc Destruction: 8850
[01/24 19:21:51    249s] *** Starting optimizing excluded clock nets MEM= 2024.4M) ***
[01/24 19:21:51    249s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2024.4M) ***
[01/24 19:21:51    249s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[01/24 19:21:51    249s] Begin: GigaOpt Route Type Constraints Refinement
[01/24 19:21:51    249s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:09.0/0:25:59.5 (0.2), mem = 2024.4M
[01/24 19:21:51    249s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.1
[01/24 19:21:51    249s] ### Creating RouteCongInterface, started
[01/24 19:21:51    249s] ### Creating TopoMgr, started
[01/24 19:21:51    249s] ### Creating TopoMgr, finished
[01/24 19:21:51    249s] #optDebug: Start CG creation (mem=2024.4M)
[01/24 19:21:51    249s]  ...initializing CG  maxDriveDist 1253.142500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 125.314000 
[01/24 19:21:51    249s] (cpu=0:00:00.2, mem=2221.2M)
[01/24 19:21:51    249s]  ...processing cgPrt (cpu=0:00:00.2, mem=2221.2M)
[01/24 19:21:51    249s]  ...processing cgEgp (cpu=0:00:00.2, mem=2221.2M)
[01/24 19:21:51    249s]  ...processing cgPbk (cpu=0:00:00.2, mem=2221.2M)
[01/24 19:21:51    249s]  ...processing cgNrb(cpu=0:00:00.2, mem=2221.2M)
[01/24 19:21:51    249s]  ...processing cgObs (cpu=0:00:00.2, mem=2221.2M)
[01/24 19:21:51    249s]  ...processing cgCon (cpu=0:00:00.2, mem=2221.2M)
[01/24 19:21:51    249s]  ...processing cgPdm (cpu=0:00:00.2, mem=2221.2M)
[01/24 19:21:51    249s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2221.2M)
[01/24 19:21:51    249s] 
[01/24 19:21:51    249s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 19:21:51    249s] 
[01/24 19:21:51    249s] #optDebug: {0, 1.000}
[01/24 19:21:51    249s] ### Creating RouteCongInterface, finished
[01/24 19:21:51    249s] Updated routing constraints on 0 nets.
[01/24 19:21:51    249s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.1
[01/24 19:21:51    249s] Bottom Preferred Layer:
[01/24 19:21:51    249s]     None
[01/24 19:21:51    249s] Via Pillar Rule:
[01/24 19:21:51    249s]     None
[01/24 19:21:51    249s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:04:09.3/0:25:59.8 (0.2), mem = 2221.2M
[01/24 19:21:51    249s] 
[01/24 19:21:51    249s] =============================================================================================
[01/24 19:21:51    249s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.35-s114_1
[01/24 19:21:51    249s] =============================================================================================
[01/24 19:21:51    249s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:21:51    249s] ---------------------------------------------------------------------------------------------
[01/24 19:21:51    249s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (  93.2 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:21:51    249s] [ MISC                   ]          0:00:00.0  (   6.8 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 19:21:51    249s] ---------------------------------------------------------------------------------------------
[01/24 19:21:51    249s]  CongRefineRouteType #1 TOTAL       0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:21:51    249s] ---------------------------------------------------------------------------------------------
[01/24 19:21:51    249s] 
[01/24 19:21:51    249s] End: GigaOpt Route Type Constraints Refinement
[01/24 19:21:51    249s] The useful skew maximum allowed delay set by user is: 1
[01/24 19:21:52    249s] Deleting Lib Analyzer.
[01/24 19:21:52    249s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:09.9/0:26:00.3 (0.2), mem = 2128.2M
[01/24 19:21:52    249s] Info: 1 clock net  excluded from IPO operation.
[01/24 19:21:52    249s] ### Creating LA Mngr. totSessionCpu=0:04:10 mem=2128.2M
[01/24 19:21:52    249s] ### Creating LA Mngr, finished. totSessionCpu=0:04:10 mem=2128.2M
[01/24 19:21:52    249s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/24 19:21:52    250s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.2
[01/24 19:21:52    250s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:21:52    250s] ### Creating PhyDesignMc. totSessionCpu=0:04:10 mem=2128.2M
[01/24 19:21:52    250s] OPERPROF: Starting DPlace-Init at level 1, MEM:2128.2M, EPOCH TIME: 1706116912.307898
[01/24 19:21:52    250s] Processing tracks to init pin-track alignment.
[01/24 19:21:52    250s] z: 2, totalTracks: 1
[01/24 19:21:52    250s] z: 4, totalTracks: 1
[01/24 19:21:52    250s] z: 6, totalTracks: 1
[01/24 19:21:52    250s] z: 8, totalTracks: 1
[01/24 19:21:52    250s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:21:52    250s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2128.2M, EPOCH TIME: 1706116912.321408
[01/24 19:21:52    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:52    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:52    250s] 
[01/24 19:21:52    250s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:21:52    250s] OPERPROF:     Starting CMU at level 3, MEM:2128.2M, EPOCH TIME: 1706116912.370363
[01/24 19:21:52    250s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2128.2M, EPOCH TIME: 1706116912.371680
[01/24 19:21:52    250s] 
[01/24 19:21:52    250s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:21:52    250s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.052, MEM:2128.2M, EPOCH TIME: 1706116912.373239
[01/24 19:21:52    250s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2128.2M, EPOCH TIME: 1706116912.373337
[01/24 19:21:52    250s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2128.2M, EPOCH TIME: 1706116912.373417
[01/24 19:21:52    250s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2128.2MB).
[01/24 19:21:52    250s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.068, MEM:2128.2M, EPOCH TIME: 1706116912.375560
[01/24 19:21:52    250s] TotalInstCnt at PhyDesignMc Initialization: 8850
[01/24 19:21:52    250s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:10 mem=2128.2M
[01/24 19:21:52    250s] 
[01/24 19:21:52    250s] Footprint cell information for calculating maxBufDist
[01/24 19:21:52    250s] *info: There are 10 candidate Buffer cells
[01/24 19:21:52    250s] *info: There are 12 candidate Inverter cells
[01/24 19:21:52    250s] 
[01/24 19:21:52    250s] #optDebug: Start CG creation (mem=2128.2M)
[01/24 19:21:52    250s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[01/24 19:21:53    250s] (cpu=0:00:00.1, mem=2217.3M)
[01/24 19:21:53    250s]  ...processing cgPrt (cpu=0:00:00.1, mem=2217.3M)
[01/24 19:21:53    250s]  ...processing cgEgp (cpu=0:00:00.1, mem=2217.3M)
[01/24 19:21:53    250s]  ...processing cgPbk (cpu=0:00:00.1, mem=2217.3M)
[01/24 19:21:53    250s]  ...processing cgNrb(cpu=0:00:00.1, mem=2217.3M)
[01/24 19:21:53    250s]  ...processing cgObs (cpu=0:00:00.1, mem=2217.3M)
[01/24 19:21:53    250s]  ...processing cgCon (cpu=0:00:00.1, mem=2217.3M)
[01/24 19:21:53    250s]  ...processing cgPdm (cpu=0:00:00.1, mem=2217.3M)
[01/24 19:21:53    250s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2217.3M)
[01/24 19:21:53    250s] ### Creating RouteCongInterface, started
[01/24 19:21:53    250s] 
[01/24 19:21:53    250s] Creating Lib Analyzer ...
[01/24 19:21:53    250s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 19:21:53    250s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 19:21:53    250s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 19:21:53    250s] 
[01/24 19:21:53    250s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:21:53    251s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:11 mem=2233.3M
[01/24 19:21:53    251s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:11 mem=2233.3M
[01/24 19:21:53    251s] Creating Lib Analyzer, finished. 
[01/24 19:21:53    251s] 
[01/24 19:21:53    251s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 19:21:53    251s] 
[01/24 19:21:53    251s] #optDebug: {0, 1.000}
[01/24 19:21:53    251s] ### Creating RouteCongInterface, finished
[01/24 19:21:53    251s] {MG  {8 0 3.6 0.0883025}  {10 0 12.7 0.306666} }
[01/24 19:21:53    251s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2252.4M, EPOCH TIME: 1706116913.866270
[01/24 19:21:53    251s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2252.4M, EPOCH TIME: 1706116913.866538
[01/24 19:21:53    251s] 
[01/24 19:21:53    251s] Netlist preparation processing... 
[01/24 19:21:53    251s] Removed 0 instance
[01/24 19:21:53    251s] *info: Marking 0 isolation instances dont touch
[01/24 19:21:53    251s] *info: Marking 0 level shifter instances dont touch
[01/24 19:21:54    251s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2252.4M, EPOCH TIME: 1706116914.111700
[01/24 19:21:54    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8850).
[01/24 19:21:54    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:54    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:54    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:54    251s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.060, MEM:2147.4M, EPOCH TIME: 1706116914.171425
[01/24 19:21:54    251s] TotalInstCnt at PhyDesignMc Destruction: 8850
[01/24 19:21:54    251s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.2
[01/24 19:21:54    251s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:04:11.9/0:26:02.3 (0.2), mem = 2147.4M
[01/24 19:21:54    251s] 
[01/24 19:21:54    251s] =============================================================================================
[01/24 19:21:54    251s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.35-s114_1
[01/24 19:21:54    251s] =============================================================================================
[01/24 19:21:54    251s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:21:54    251s] ---------------------------------------------------------------------------------------------
[01/24 19:21:54    251s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  27.8 % )     0:00:00.6 /  0:00:00.6    1.0
[01/24 19:21:54    251s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:21:54    251s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   7.4 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 19:21:54    251s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.8
[01/24 19:21:54    251s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.7 % )     0:00:00.6 /  0:00:00.6    1.0
[01/24 19:21:54    251s] [ SteinerInterfaceInit   ]      1   0:00:00.7  (  33.3 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 19:21:54    251s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:21:54    251s] [ IncrDelayCalc          ]      1   0:00:00.2  (   9.4 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:21:54    251s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:21:54    251s] [ MISC                   ]          0:00:00.3  (  17.1 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:21:54    251s] ---------------------------------------------------------------------------------------------
[01/24 19:21:54    251s]  SimplifyNetlist #1 TOTAL           0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.0    1.0
[01/24 19:21:54    251s] ---------------------------------------------------------------------------------------------
[01/24 19:21:54    251s] 
[01/24 19:21:54    252s] Deleting Lib Analyzer.
[01/24 19:21:54    252s] Begin: GigaOpt high fanout net optimization
[01/24 19:21:54    252s] GigaOpt HFN: use maxLocalDensity 1.2
[01/24 19:21:54    252s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/24 19:21:54    252s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:12.5/0:26:02.9 (0.2), mem = 2147.4M
[01/24 19:21:54    252s] Info: 1 clock net  excluded from IPO operation.
[01/24 19:21:54    252s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.3
[01/24 19:21:54    252s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:21:54    252s] ### Creating PhyDesignMc. totSessionCpu=0:04:13 mem=2147.4M
[01/24 19:21:54    252s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/24 19:21:54    252s] OPERPROF: Starting DPlace-Init at level 1, MEM:2147.4M, EPOCH TIME: 1706116914.760935
[01/24 19:21:54    252s] Processing tracks to init pin-track alignment.
[01/24 19:21:54    252s] z: 2, totalTracks: 1
[01/24 19:21:54    252s] z: 4, totalTracks: 1
[01/24 19:21:54    252s] z: 6, totalTracks: 1
[01/24 19:21:54    252s] z: 8, totalTracks: 1
[01/24 19:21:54    252s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:21:54    252s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2147.4M, EPOCH TIME: 1706116914.773638
[01/24 19:21:54    252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:54    252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:54    252s] 
[01/24 19:21:54    252s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:21:54    252s] OPERPROF:     Starting CMU at level 3, MEM:2147.4M, EPOCH TIME: 1706116914.826675
[01/24 19:21:54    252s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2147.4M, EPOCH TIME: 1706116914.828090
[01/24 19:21:54    252s] 
[01/24 19:21:54    252s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:21:54    252s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.058, MEM:2147.4M, EPOCH TIME: 1706116914.831618
[01/24 19:21:54    252s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2147.4M, EPOCH TIME: 1706116914.831712
[01/24 19:21:54    252s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2147.4M, EPOCH TIME: 1706116914.831796
[01/24 19:21:54    252s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2147.4MB).
[01/24 19:21:54    252s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.073, MEM:2147.4M, EPOCH TIME: 1706116914.833930
[01/24 19:21:54    252s] TotalInstCnt at PhyDesignMc Initialization: 8850
[01/24 19:21:54    252s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:13 mem=2147.4M
[01/24 19:21:54    252s] ### Creating RouteCongInterface, started
[01/24 19:21:54    252s] 
[01/24 19:21:54    252s] Creating Lib Analyzer ...
[01/24 19:21:54    252s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 19:21:54    252s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 19:21:54    252s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 19:21:54    252s] 
[01/24 19:21:54    252s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:21:55    253s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:14 mem=2147.4M
[01/24 19:21:55    253s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:14 mem=2147.4M
[01/24 19:21:55    253s] Creating Lib Analyzer, finished. 
[01/24 19:21:55    253s] 
[01/24 19:21:55    253s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/24 19:21:55    253s] 
[01/24 19:21:55    253s] #optDebug: {0, 1.000}
[01/24 19:21:55    253s] ### Creating RouteCongInterface, finished
[01/24 19:21:55    253s] {MG  {8 0 3.6 0.0883025}  {10 0 12.7 0.306666} }
[01/24 19:21:56    254s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 19:21:56    254s] Total-nets :: 11291, Stn-nets :: 0, ratio :: 0 %, Total-len 230070, Stn-len 0
[01/24 19:21:56    254s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2166.5M, EPOCH TIME: 1706116916.420400
[01/24 19:21:56    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:56    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:56    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:56    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:56    254s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.051, MEM:2147.5M, EPOCH TIME: 1706116916.471762
[01/24 19:21:56    254s] TotalInstCnt at PhyDesignMc Destruction: 8850
[01/24 19:21:56    254s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.3
[01/24 19:21:56    254s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:04:14.2/0:26:04.6 (0.2), mem = 2147.5M
[01/24 19:21:56    254s] 
[01/24 19:21:56    254s] =============================================================================================
[01/24 19:21:56    254s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.35-s114_1
[01/24 19:21:56    254s] =============================================================================================
[01/24 19:21:56    254s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:21:56    254s] ---------------------------------------------------------------------------------------------
[01/24 19:21:56    254s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  51.8 % )     0:00:00.9 /  0:00:00.9    1.0
[01/24 19:21:56    254s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:21:56    254s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   8.8 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:21:56    254s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.3 % )     0:00:01.0 /  0:00:01.0    1.0
[01/24 19:21:56    254s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:21:56    254s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:21:56    254s] [ MISC                   ]          0:00:00.6  (  34.9 % )     0:00:00.6 /  0:00:00.6    1.0
[01/24 19:21:56    254s] ---------------------------------------------------------------------------------------------
[01/24 19:21:56    254s]  DrvOpt #1 TOTAL                    0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.8    1.0
[01/24 19:21:56    254s] ---------------------------------------------------------------------------------------------
[01/24 19:21:56    254s] 
[01/24 19:21:56    254s] GigaOpt HFN: restore maxLocalDensity to 0.98
[01/24 19:21:56    254s] End: GigaOpt high fanout net optimization
[01/24 19:21:56    254s] Begin: GigaOpt DRV Optimization
[01/24 19:21:56    254s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/24 19:21:56    254s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:14.2/0:26:04.6 (0.2), mem = 2147.5M
[01/24 19:21:56    254s] Info: 1 clock net  excluded from IPO operation.
[01/24 19:21:56    254s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.4
[01/24 19:21:56    254s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:21:56    254s] ### Creating PhyDesignMc. totSessionCpu=0:04:14 mem=2147.5M
[01/24 19:21:56    254s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/24 19:21:56    254s] OPERPROF: Starting DPlace-Init at level 1, MEM:2147.5M, EPOCH TIME: 1706116916.517554
[01/24 19:21:56    254s] Processing tracks to init pin-track alignment.
[01/24 19:21:56    254s] z: 2, totalTracks: 1
[01/24 19:21:56    254s] z: 4, totalTracks: 1
[01/24 19:21:56    254s] z: 6, totalTracks: 1
[01/24 19:21:56    254s] z: 8, totalTracks: 1
[01/24 19:21:56    254s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:21:56    254s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2147.5M, EPOCH TIME: 1706116916.530994
[01/24 19:21:56    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:56    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:21:56    254s] 
[01/24 19:21:56    254s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:21:56    254s] OPERPROF:     Starting CMU at level 3, MEM:2147.5M, EPOCH TIME: 1706116916.580794
[01/24 19:21:56    254s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2147.5M, EPOCH TIME: 1706116916.582104
[01/24 19:21:56    254s] 
[01/24 19:21:56    254s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:21:56    254s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.053, MEM:2147.5M, EPOCH TIME: 1706116916.583671
[01/24 19:21:56    254s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2147.5M, EPOCH TIME: 1706116916.583757
[01/24 19:21:56    254s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2147.5M, EPOCH TIME: 1706116916.583836
[01/24 19:21:56    254s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2147.5MB).
[01/24 19:21:56    254s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.068, MEM:2147.5M, EPOCH TIME: 1706116916.585984
[01/24 19:21:56    254s] TotalInstCnt at PhyDesignMc Initialization: 8850
[01/24 19:21:56    254s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:14 mem=2147.5M
[01/24 19:21:56    254s] ### Creating RouteCongInterface, started
[01/24 19:21:56    254s] 
[01/24 19:21:56    254s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/24 19:21:56    254s] 
[01/24 19:21:56    254s] #optDebug: {0, 1.000}
[01/24 19:21:56    254s] ### Creating RouteCongInterface, finished
[01/24 19:21:56    254s] {MG  {8 0 3.6 0.0883025}  {10 0 12.7 0.306666} }
[01/24 19:21:57    255s] [GPS-DRV] Optimizer parameters ============================= 
[01/24 19:21:57    255s] [GPS-DRV] maxDensity (design): 0.95
[01/24 19:21:57    255s] [GPS-DRV] maxLocalDensity: 1.2
[01/24 19:21:57    255s] [GPS-DRV] All active and enabled setup views
[01/24 19:21:57    255s] [GPS-DRV]     default_emulate_view
[01/24 19:21:57    255s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/24 19:21:57    255s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/24 19:21:57    255s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/24 19:21:57    255s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[01/24 19:21:57    255s] [GPS-DRV] timing-driven DRV settings
[01/24 19:21:57    255s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/24 19:21:57    255s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2204.8M, EPOCH TIME: 1706116917.397683
[01/24 19:21:57    255s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2204.8M, EPOCH TIME: 1706116917.397941
[01/24 19:21:57    255s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:21:57    255s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/24 19:21:57    255s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:21:57    255s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/24 19:21:57    255s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:21:57    255s] Info: violation cost 13880.727539 (cap = 0.000000, tran = 13880.727539, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 19:21:57    255s] |   806|  6491|    -2.51|     0|     0|     0.00|     0|     0|     0|     0|    -0.90|   -21.19|       0|       0|       0| 69.45%|          |         |
[01/24 19:22:05    262s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 19:22:05    262s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.97|     0.00|     481|      61|     187| 71.85%| 0:00:08.0|  2255.0M|
[01/24 19:22:05    262s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 19:22:05    262s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.97|     0.00|       0|       0|       0| 71.85%| 0:00:00.0|  2255.0M|
[01/24 19:22:05    262s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:22:05    262s] Bottom Preferred Layer:
[01/24 19:22:05    262s]     None
[01/24 19:22:05    262s] Via Pillar Rule:
[01/24 19:22:05    262s]     None
[01/24 19:22:05    262s] 
[01/24 19:22:05    262s] *** Finish DRV Fixing (cpu=0:00:07.7 real=0:00:08.0 mem=2255.0M) ***
[01/24 19:22:05    262s] 
[01/24 19:22:05    262s] Total-nets :: 11833, Stn-nets :: 0, ratio :: 0 %, Total-len 230103, Stn-len 0
[01/24 19:22:05    262s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2235.9M, EPOCH TIME: 1706116925.153208
[01/24 19:22:05    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9392).
[01/24 19:22:05    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:22:05    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:22:05    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:22:05    262s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.061, MEM:2172.9M, EPOCH TIME: 1706116925.213827
[01/24 19:22:05    262s] TotalInstCnt at PhyDesignMc Destruction: 9392
[01/24 19:22:05    262s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.4
[01/24 19:22:05    262s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:08.8/0:00:08.7 (1.0), totSession cpu/real = 0:04:23.0/0:26:13.4 (0.2), mem = 2172.9M
[01/24 19:22:05    262s] 
[01/24 19:22:05    262s] =============================================================================================
[01/24 19:22:05    262s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.35-s114_1
[01/24 19:22:05    262s] =============================================================================================
[01/24 19:22:05    262s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:22:05    262s] ---------------------------------------------------------------------------------------------
[01/24 19:22:05    262s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:22:05    262s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:22:05    262s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:22:05    262s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 19:22:05    262s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 19:22:05    262s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:22:05    262s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:07.6 /  0:00:07.6    1.0
[01/24 19:22:05    262s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:07.3 /  0:00:07.3    1.0
[01/24 19:22:05    262s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:22:05    262s] [ OptEval                ]      5   0:00:03.0  (  33.8 % )     0:00:03.0 /  0:00:03.0    1.0
[01/24 19:22:05    262s] [ OptCommit              ]      5   0:00:00.4  (   4.8 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 19:22:05    262s] [ PostCommitDelayUpdate  ]      5   0:00:00.2  (   2.8 % )     0:00:02.9 /  0:00:02.8    1.0
[01/24 19:22:05    262s] [ IncrDelayCalc          ]     66   0:00:02.6  (  29.8 % )     0:00:02.6 /  0:00:02.6    1.0
[01/24 19:22:05    262s] [ DrvFindVioNets         ]      3   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:22:05    262s] [ DrvComputeSummary      ]      3   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.1
[01/24 19:22:05    262s] [ IncrTimingUpdate       ]      5   0:00:01.1  (  12.1 % )     0:00:01.1 /  0:00:01.1    1.0
[01/24 19:22:05    262s] [ MISC                   ]          0:00:00.8  (   8.9 % )     0:00:00.8 /  0:00:00.8    1.0
[01/24 19:22:05    262s] ---------------------------------------------------------------------------------------------
[01/24 19:22:05    262s]  DrvOpt #2 TOTAL                    0:00:08.7  ( 100.0 % )     0:00:08.7 /  0:00:08.8    1.0
[01/24 19:22:05    262s] ---------------------------------------------------------------------------------------------
[01/24 19:22:05    262s] 
[01/24 19:22:05    262s] End: GigaOpt DRV Optimization
[01/24 19:22:05    262s] GigaOpt DRV: restore maxLocalDensity to 0.98
[01/24 19:22:05    262s] **optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 1671.2M, totSessionCpu=0:04:23 **
[01/24 19:22:05    263s] 
[01/24 19:22:05    263s] Active setup views:
[01/24 19:22:05    263s]  default_emulate_view
[01/24 19:22:05    263s]   Dominating endpoints: 0
[01/24 19:22:05    263s]   Dominating TNS: -0.000
[01/24 19:22:05    263s] 
[01/24 19:22:05    263s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/24 19:22:05    263s] Deleting Lib Analyzer.
[01/24 19:22:05    263s] Begin: GigaOpt Global Optimization
[01/24 19:22:05    263s] *info: use new DP (enabled)
[01/24 19:22:05    263s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[01/24 19:22:05    263s] Info: 1 clock net  excluded from IPO operation.
[01/24 19:22:05    263s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:23.3/0:26:13.7 (0.2), mem = 2211.0M
[01/24 19:22:05    263s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.5
[01/24 19:22:05    263s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:22:05    263s] ### Creating PhyDesignMc. totSessionCpu=0:04:23 mem=2211.0M
[01/24 19:22:05    263s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/24 19:22:05    263s] OPERPROF: Starting DPlace-Init at level 1, MEM:2211.0M, EPOCH TIME: 1706116925.494996
[01/24 19:22:05    263s] Processing tracks to init pin-track alignment.
[01/24 19:22:05    263s] z: 2, totalTracks: 1
[01/24 19:22:05    263s] z: 4, totalTracks: 1
[01/24 19:22:05    263s] z: 6, totalTracks: 1
[01/24 19:22:05    263s] z: 8, totalTracks: 1
[01/24 19:22:05    263s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:22:05    263s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2211.0M, EPOCH TIME: 1706116925.509752
[01/24 19:22:05    263s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:22:05    263s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:22:05    263s] 
[01/24 19:22:05    263s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:22:05    263s] OPERPROF:     Starting CMU at level 3, MEM:2211.0M, EPOCH TIME: 1706116925.560751
[01/24 19:22:05    263s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2211.0M, EPOCH TIME: 1706116925.562238
[01/24 19:22:05    263s] 
[01/24 19:22:05    263s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:22:05    263s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.054, MEM:2211.0M, EPOCH TIME: 1706116925.563890
[01/24 19:22:05    263s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2211.0M, EPOCH TIME: 1706116925.563974
[01/24 19:22:05    263s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2211.0M, EPOCH TIME: 1706116925.564066
[01/24 19:22:05    263s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2211.0MB).
[01/24 19:22:05    263s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.071, MEM:2211.0M, EPOCH TIME: 1706116925.566351
[01/24 19:22:05    263s] TotalInstCnt at PhyDesignMc Initialization: 9392
[01/24 19:22:05    263s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:23 mem=2211.0M
[01/24 19:22:05    263s] ### Creating RouteCongInterface, started
[01/24 19:22:05    263s] 
[01/24 19:22:05    263s] Creating Lib Analyzer ...
[01/24 19:22:05    263s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 19:22:05    263s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 19:22:05    263s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 19:22:05    263s] 
[01/24 19:22:05    263s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:22:06    264s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:24 mem=2211.0M
[01/24 19:22:06    264s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:24 mem=2211.0M
[01/24 19:22:06    264s] Creating Lib Analyzer, finished. 
[01/24 19:22:06    264s] 
[01/24 19:22:06    264s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 19:22:06    264s] 
[01/24 19:22:06    264s] #optDebug: {0, 1.000}
[01/24 19:22:06    264s] ### Creating RouteCongInterface, finished
[01/24 19:22:06    264s] {MG  {8 0 3.6 0.0883025}  {10 0 12.7 0.306666} }
[01/24 19:22:06    264s] *info: 1 clock net excluded
[01/24 19:22:06    264s] *info: 88 no-driver nets excluded.
[01/24 19:22:06    264s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2230.1M, EPOCH TIME: 1706116926.835606
[01/24 19:22:06    264s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2230.1M, EPOCH TIME: 1706116926.835832
[01/24 19:22:07    264s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/24 19:22:07    264s] +--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
[01/24 19:22:07    264s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
[01/24 19:22:07    264s] +--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
[01/24 19:22:07    264s] |   0.000|   0.000|   71.85%|   0:00:00.0| 2233.1M|default_emulate_view|       NA| NA                                                 |
[01/24 19:22:07    264s] +--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
[01/24 19:22:07    264s] 
[01/24 19:22:07    264s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2233.1M) ***
[01/24 19:22:07    264s] 
[01/24 19:22:07    264s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2233.1M) ***
[01/24 19:22:07    264s] Bottom Preferred Layer:
[01/24 19:22:07    264s]     None
[01/24 19:22:07    264s] Via Pillar Rule:
[01/24 19:22:07    264s]     None
[01/24 19:22:07    264s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/24 19:22:07    265s] Total-nets :: 11833, Stn-nets :: 0, ratio :: 0 %, Total-len 230103, Stn-len 0
[01/24 19:22:07    265s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2214.0M, EPOCH TIME: 1706116927.256103
[01/24 19:22:07    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9392).
[01/24 19:22:07    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:22:07    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:22:07    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:22:07    265s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.045, MEM:2174.0M, EPOCH TIME: 1706116927.300934
[01/24 19:22:07    265s] TotalInstCnt at PhyDesignMc Destruction: 9392
[01/24 19:22:07    265s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.5
[01/24 19:22:07    265s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:04:25.1/0:26:15.5 (0.2), mem = 2174.0M
[01/24 19:22:07    265s] 
[01/24 19:22:07    265s] =============================================================================================
[01/24 19:22:07    265s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.35-s114_1
[01/24 19:22:07    265s] =============================================================================================
[01/24 19:22:07    265s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:22:07    265s] ---------------------------------------------------------------------------------------------
[01/24 19:22:07    265s] [ SlackTraversorInit     ]      1   0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:22:07    265s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  43.9 % )     0:00:00.8 /  0:00:00.8    1.0
[01/24 19:22:07    265s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:22:07    265s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   8.7 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:22:07    265s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.1
[01/24 19:22:07    265s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.5 % )     0:00:00.9 /  0:00:00.8    1.0
[01/24 19:22:07    265s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:22:07    265s] [ TransformInit          ]      1   0:00:00.3  (  18.0 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:22:07    265s] [ MISC                   ]          0:00:00.3  (  19.3 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:22:07    265s] ---------------------------------------------------------------------------------------------
[01/24 19:22:07    265s]  GlobalOpt #1 TOTAL                 0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.8    1.0
[01/24 19:22:07    265s] ---------------------------------------------------------------------------------------------
[01/24 19:22:07    265s] 
[01/24 19:22:07    265s] End: GigaOpt Global Optimization
[01/24 19:22:07    265s] *** Timing Is met
[01/24 19:22:07    265s] *** Check timing (0:00:00.0)
[01/24 19:22:07    265s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/24 19:22:07    265s] Deleting Lib Analyzer.
[01/24 19:22:07    265s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[01/24 19:22:07    265s] Info: 1 clock net  excluded from IPO operation.
[01/24 19:22:07    265s] ### Creating LA Mngr. totSessionCpu=0:04:25 mem=2174.0M
[01/24 19:22:07    265s] ### Creating LA Mngr, finished. totSessionCpu=0:04:25 mem=2174.0M
[01/24 19:22:07    265s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/24 19:22:07    265s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:22:07    265s] ### Creating PhyDesignMc. totSessionCpu=0:04:25 mem=2231.3M
[01/24 19:22:07    265s] OPERPROF: Starting DPlace-Init at level 1, MEM:2231.3M, EPOCH TIME: 1706116927.364570
[01/24 19:22:07    265s] Processing tracks to init pin-track alignment.
[01/24 19:22:07    265s] z: 2, totalTracks: 1
[01/24 19:22:07    265s] z: 4, totalTracks: 1
[01/24 19:22:07    265s] z: 6, totalTracks: 1
[01/24 19:22:07    265s] z: 8, totalTracks: 1
[01/24 19:22:07    265s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:22:07    265s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2231.3M, EPOCH TIME: 1706116927.374829
[01/24 19:22:07    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:22:07    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:22:07    265s] 
[01/24 19:22:07    265s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:22:07    265s] OPERPROF:     Starting CMU at level 3, MEM:2231.3M, EPOCH TIME: 1706116927.414541
[01/24 19:22:07    265s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2231.3M, EPOCH TIME: 1706116927.415784
[01/24 19:22:07    265s] 
[01/24 19:22:07    265s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:22:07    265s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.042, MEM:2231.3M, EPOCH TIME: 1706116927.417017
[01/24 19:22:07    265s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2231.3M, EPOCH TIME: 1706116927.417083
[01/24 19:22:07    265s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2231.3M, EPOCH TIME: 1706116927.417146
[01/24 19:22:07    265s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2231.3MB).
[01/24 19:22:07    265s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.054, MEM:2231.3M, EPOCH TIME: 1706116927.418867
[01/24 19:22:07    265s] TotalInstCnt at PhyDesignMc Initialization: 9392
[01/24 19:22:07    265s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:25 mem=2231.3M
[01/24 19:22:07    265s] Begin: Area Reclaim Optimization
[01/24 19:22:07    265s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:25.2/0:26:15.7 (0.2), mem = 2231.3M
[01/24 19:22:07    265s] 
[01/24 19:22:07    265s] Creating Lib Analyzer ...
[01/24 19:22:07    265s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 19:22:07    265s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 19:22:07    265s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 19:22:07    265s] 
[01/24 19:22:07    265s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:22:08    265s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:26 mem=2233.3M
[01/24 19:22:08    265s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:26 mem=2233.3M
[01/24 19:22:08    265s] Creating Lib Analyzer, finished. 
[01/24 19:22:08    265s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.6
[01/24 19:22:08    265s] ### Creating RouteCongInterface, started
[01/24 19:22:08    265s] 
[01/24 19:22:08    265s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 19:22:08    265s] 
[01/24 19:22:08    265s] #optDebug: {0, 1.000}
[01/24 19:22:08    265s] ### Creating RouteCongInterface, finished
[01/24 19:22:08    265s] {MG  {8 0 3.6 0.0883025}  {10 0 12.7 0.306666} }
[01/24 19:22:08    266s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2233.3M, EPOCH TIME: 1706116928.413305
[01/24 19:22:08    266s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2233.3M, EPOCH TIME: 1706116928.413565
[01/24 19:22:08    266s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.85
[01/24 19:22:08    266s] +---------+---------+--------+--------+------------+--------+
[01/24 19:22:08    266s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/24 19:22:08    266s] +---------+---------+--------+--------+------------+--------+
[01/24 19:22:08    266s] |   71.85%|        -|   0.000|   0.000|   0:00:00.0| 2233.3M|
[01/24 19:22:09    267s] |   71.85%|        0|   0.000|   0.000|   0:00:01.0| 2234.3M|
[01/24 19:22:09    267s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 19:22:09    267s] |   71.85%|        0|   0.000|   0.000|   0:00:00.0| 2234.3M|
[01/24 19:22:10    268s] |   71.82%|        9|   0.000|   0.000|   0:00:01.0| 2254.4M|
[01/24 19:22:15    273s] |   71.44%|      287|   0.000|   0.000|   0:00:05.0| 2255.4M|
[01/24 19:22:16    274s] |   71.43%|        8|   0.000|   0.000|   0:00:01.0| 2255.4M|
[01/24 19:22:16    274s] |   71.43%|        0|   0.000|   0.000|   0:00:00.0| 2255.4M|
[01/24 19:22:16    274s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 19:22:16    274s] |   71.43%|        0|   0.000|   0.000|   0:00:00.0| 2255.4M|
[01/24 19:22:16    274s] +---------+---------+--------+--------+------------+--------+
[01/24 19:22:16    274s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.43
[01/24 19:22:16    274s] 
[01/24 19:22:16    274s] ** Summary: Restruct = 0 Buffer Deletion = 7 Declone = 2 Resize = 295 **
[01/24 19:22:16    274s] --------------------------------------------------------------
[01/24 19:22:16    274s] |                                   | Total     | Sequential |
[01/24 19:22:16    274s] --------------------------------------------------------------
[01/24 19:22:16    274s] | Num insts resized                 |     294  |       0    |
[01/24 19:22:16    274s] | Num insts undone                  |       0  |       0    |
[01/24 19:22:16    274s] | Num insts Downsized               |     294  |       0    |
[01/24 19:22:16    274s] | Num insts Samesized               |       0  |       0    |
[01/24 19:22:16    274s] | Num insts Upsized                 |       0  |       0    |
[01/24 19:22:16    274s] | Num multiple commits+uncommits    |       1  |       -    |
[01/24 19:22:16    274s] --------------------------------------------------------------
[01/24 19:22:16    274s] Bottom Preferred Layer:
[01/24 19:22:16    274s]     None
[01/24 19:22:16    274s] Via Pillar Rule:
[01/24 19:22:16    274s]     None
[01/24 19:22:16    274s] 
[01/24 19:22:16    274s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/24 19:22:16    274s] End: Core Area Reclaim Optimization (cpu = 0:00:09.1) (real = 0:00:09.0) **
[01/24 19:22:16    274s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.6
[01/24 19:22:16    274s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:09.1/0:00:09.1 (1.0), totSession cpu/real = 0:04:34.3/0:26:24.7 (0.2), mem = 2255.4M
[01/24 19:22:16    274s] 
[01/24 19:22:16    274s] =============================================================================================
[01/24 19:22:16    274s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.35-s114_1
[01/24 19:22:16    274s] =============================================================================================
[01/24 19:22:16    274s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:22:16    274s] ---------------------------------------------------------------------------------------------
[01/24 19:22:16    274s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:22:16    274s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   7.6 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 19:22:16    274s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:22:16    274s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[01/24 19:22:16    274s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 19:22:16    274s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:22:16    274s] [ OptimizationStep       ]      1   0:00:00.4  (   4.4 % )     0:00:08.0 /  0:00:08.0    1.0
[01/24 19:22:16    274s] [ OptSingleIteration     ]      7   0:00:00.2  (   2.2 % )     0:00:07.6 /  0:00:07.6    1.0
[01/24 19:22:16    274s] [ OptGetWeight           ]    255   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[01/24 19:22:16    274s] [ OptEval                ]    255   0:00:02.7  (  29.9 % )     0:00:02.7 /  0:00:02.7    1.0
[01/24 19:22:16    274s] [ OptCommit              ]    255   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[01/24 19:22:16    274s] [ PostCommitDelayUpdate  ]    255   0:00:00.2  (   2.7 % )     0:00:02.9 /  0:00:02.9    1.0
[01/24 19:22:16    274s] [ IncrDelayCalc          ]    230   0:00:02.7  (  29.6 % )     0:00:02.7 /  0:00:02.7    1.0
[01/24 19:22:16    274s] [ IncrTimingUpdate       ]     46   0:00:01.7  (  18.6 % )     0:00:01.7 /  0:00:01.7    1.0
[01/24 19:22:16    274s] [ MISC                   ]          0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:22:16    274s] ---------------------------------------------------------------------------------------------
[01/24 19:22:16    274s]  AreaOpt #1 TOTAL                   0:00:09.1  ( 100.0 % )     0:00:09.1 /  0:00:09.1    1.0
[01/24 19:22:16    274s] ---------------------------------------------------------------------------------------------
[01/24 19:22:16    274s] 
[01/24 19:22:16    274s] Executing incremental physical updates
[01/24 19:22:16    274s] Executing incremental physical updates
[01/24 19:22:16    274s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2236.3M, EPOCH TIME: 1706116936.542310
[01/24 19:22:16    274s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9383).
[01/24 19:22:16    274s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:22:16    274s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:22:16    274s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:22:16    274s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.054, MEM:2179.3M, EPOCH TIME: 1706116936.595959
[01/24 19:22:16    274s] TotalInstCnt at PhyDesignMc Destruction: 9383
[01/24 19:22:16    274s] End: Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=2179.29M, totSessionCpu=0:04:34).
[01/24 19:22:16    274s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2179.3M, EPOCH TIME: 1706116936.895381
[01/24 19:22:16    274s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:22:16    274s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:22:16    274s] 
[01/24 19:22:16    274s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:22:16    274s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.053, MEM:2179.3M, EPOCH TIME: 1706116936.948114
[01/24 19:22:16    274s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:22:16    274s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:22:16    274s] **INFO: Flow update: Design is easy to close.
[01/24 19:22:16    274s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:34.7/0:26:25.1 (0.2), mem = 2179.3M
[01/24 19:22:16    274s] 
[01/24 19:22:16    274s] *** Start incrementalPlace ***
[01/24 19:22:16    274s] User Input Parameters:
[01/24 19:22:16    274s] - Congestion Driven    : On
[01/24 19:22:16    274s] - Timing Driven        : On
[01/24 19:22:16    274s] - Area-Violation Based : On
[01/24 19:22:16    274s] - Start Rollback Level : -5
[01/24 19:22:16    274s] - Legalized            : On
[01/24 19:22:16    274s] - Window Based         : Off
[01/24 19:22:16    274s] - eDen incr mode       : Off
[01/24 19:22:16    274s] - Small incr mode      : Off
[01/24 19:22:16    274s] 
[01/24 19:22:16    274s] no activity file in design. spp won't run.
[01/24 19:22:17    274s] Effort level <high> specified for reg2reg path_group
[01/24 19:22:17    275s] No Views given, use default active views for adaptive view pruning
[01/24 19:22:17    275s] SKP will enable view:
[01/24 19:22:17    275s]   default_emulate_view
[01/24 19:22:17    275s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2181.3M, EPOCH TIME: 1706116937.419227
[01/24 19:22:17    275s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.009, MEM:2181.3M, EPOCH TIME: 1706116937.428277
[01/24 19:22:17    275s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2181.3M, EPOCH TIME: 1706116937.428407
[01/24 19:22:17    275s] Starting Early Global Route congestion estimation: mem = 2181.3M
[01/24 19:22:17    275s] (I)      ==================== Layers =====================
[01/24 19:22:17    275s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:22:17    275s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 19:22:17    275s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:22:17    275s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 19:22:17    275s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 19:22:17    275s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 19:22:17    275s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 19:22:17    275s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 19:22:17    275s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 19:22:17    275s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 19:22:17    275s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 19:22:17    275s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 19:22:17    275s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 19:22:17    275s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 19:22:17    275s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 19:22:17    275s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 19:22:17    275s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 19:22:17    275s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 19:22:17    275s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 19:22:17    275s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 19:22:17    275s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 19:22:17    275s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 19:22:17    275s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 19:22:17    275s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 19:22:17    275s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 19:22:17    275s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:22:17    275s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 19:22:17    275s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 19:22:17    275s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 19:22:17    275s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 19:22:17    275s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 19:22:17    275s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 19:22:17    275s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 19:22:17    275s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 19:22:17    275s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 19:22:17    275s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 19:22:17    275s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 19:22:17    275s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 19:22:17    275s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 19:22:17    275s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 19:22:17    275s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:22:17    275s] (I)      Started Import and model ( Curr Mem: 2181.29 MB )
[01/24 19:22:17    275s] (I)      Default pattern map key = picorv32_default.
[01/24 19:22:17    275s] (I)      == Non-default Options ==
[01/24 19:22:17    275s] (I)      Maximum routing layer                              : 11
[01/24 19:22:17    275s] (I)      Number of threads                                  : 1
[01/24 19:22:17    275s] (I)      Use non-blocking free Dbs wires                    : false
[01/24 19:22:17    275s] (I)      Method to set GCell size                           : row
[01/24 19:22:17    275s] (I)      Counted 2617 PG shapes. We will not process PG shapes layer by layer.
[01/24 19:22:17    275s] (I)      Use row-based GCell size
[01/24 19:22:17    275s] (I)      Use row-based GCell align
[01/24 19:22:17    275s] (I)      layer 0 area = 80000
[01/24 19:22:17    275s] (I)      layer 1 area = 80000
[01/24 19:22:17    275s] (I)      layer 2 area = 80000
[01/24 19:22:17    275s] (I)      layer 3 area = 80000
[01/24 19:22:17    275s] (I)      layer 4 area = 80000
[01/24 19:22:17    275s] (I)      layer 5 area = 80000
[01/24 19:22:17    275s] (I)      layer 6 area = 80000
[01/24 19:22:17    275s] (I)      layer 7 area = 80000
[01/24 19:22:17    275s] (I)      layer 8 area = 80000
[01/24 19:22:17    275s] (I)      layer 9 area = 400000
[01/24 19:22:17    275s] (I)      layer 10 area = 400000
[01/24 19:22:17    275s] (I)      GCell unit size   : 3420
[01/24 19:22:17    275s] (I)      GCell multiplier  : 1
[01/24 19:22:17    275s] (I)      GCell row height  : 3420
[01/24 19:22:17    275s] (I)      Actual row height : 3420
[01/24 19:22:17    275s] (I)      GCell align ref   : 30000 30020
[01/24 19:22:17    275s] [NR-eGR] Track table information for default rule: 
[01/24 19:22:17    275s] [NR-eGR] Metal1 has single uniform track structure
[01/24 19:22:17    275s] [NR-eGR] Metal2 has single uniform track structure
[01/24 19:22:17    275s] [NR-eGR] Metal3 has single uniform track structure
[01/24 19:22:17    275s] [NR-eGR] Metal4 has single uniform track structure
[01/24 19:22:17    275s] [NR-eGR] Metal5 has single uniform track structure
[01/24 19:22:17    275s] [NR-eGR] Metal6 has single uniform track structure
[01/24 19:22:17    275s] [NR-eGR] Metal7 has single uniform track structure
[01/24 19:22:17    275s] [NR-eGR] Metal8 has single uniform track structure
[01/24 19:22:17    275s] [NR-eGR] Metal9 has single uniform track structure
[01/24 19:22:17    275s] [NR-eGR] Metal10 has single uniform track structure
[01/24 19:22:17    275s] [NR-eGR] Metal11 has single uniform track structure
[01/24 19:22:17    275s] (I)      ==================== Default via =====================
[01/24 19:22:17    275s] (I)      +----+------------------+----------------------------+
[01/24 19:22:17    275s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 19:22:17    275s] (I)      +----+------------------+----------------------------+
[01/24 19:22:17    275s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 19:22:17    275s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 19:22:17    275s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 19:22:17    275s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 19:22:17    275s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 19:22:17    275s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 19:22:17    275s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 19:22:17    275s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 19:22:17    275s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 19:22:17    275s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 19:22:17    275s] (I)      +----+------------------+----------------------------+
[01/24 19:22:17    275s] [NR-eGR] Read 4236 PG shapes
[01/24 19:22:17    275s] [NR-eGR] Read 0 clock shapes
[01/24 19:22:17    275s] [NR-eGR] Read 0 other shapes
[01/24 19:22:17    275s] [NR-eGR] #Routing Blockages  : 0
[01/24 19:22:17    275s] [NR-eGR] #Instance Blockages : 0
[01/24 19:22:17    275s] [NR-eGR] #PG Blockages       : 4236
[01/24 19:22:17    275s] [NR-eGR] #Halo Blockages     : 0
[01/24 19:22:17    275s] [NR-eGR] #Boundary Blockages : 0
[01/24 19:22:17    275s] [NR-eGR] #Clock Blockages    : 0
[01/24 19:22:17    275s] [NR-eGR] #Other Blockages    : 0
[01/24 19:22:17    275s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 19:22:17    275s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 19:22:17    275s] [NR-eGR] Read 11824 nets ( ignored 0 )
[01/24 19:22:17    275s] (I)      early_global_route_priority property id does not exist.
[01/24 19:22:17    275s] (I)      Read Num Blocks=4236  Num Prerouted Wires=0  Num CS=0
[01/24 19:22:17    275s] (I)      Layer 1 (V) : #blockages 492 : #preroutes 0
[01/24 19:22:17    275s] (I)      Layer 2 (H) : #blockages 492 : #preroutes 0
[01/24 19:22:17    275s] (I)      Layer 3 (V) : #blockages 492 : #preroutes 0
[01/24 19:22:17    275s] (I)      Layer 4 (H) : #blockages 492 : #preroutes 0
[01/24 19:22:17    275s] (I)      Layer 5 (V) : #blockages 492 : #preroutes 0
[01/24 19:22:17    275s] (I)      Layer 6 (H) : #blockages 492 : #preroutes 0
[01/24 19:22:17    275s] (I)      Layer 7 (V) : #blockages 492 : #preroutes 0
[01/24 19:22:17    275s] (I)      Layer 8 (H) : #blockages 492 : #preroutes 0
[01/24 19:22:17    275s] (I)      Layer 9 (V) : #blockages 270 : #preroutes 0
[01/24 19:22:17    275s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 19:22:17    275s] (I)      Number of ignored nets                =      0
[01/24 19:22:17    275s] (I)      Number of connected nets              =      0
[01/24 19:22:17    275s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 19:22:17    275s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/24 19:22:17    275s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 19:22:17    275s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 19:22:17    275s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 19:22:17    275s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 19:22:17    275s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 19:22:17    275s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 19:22:17    275s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 19:22:17    275s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/24 19:22:17    275s] (I)      Ndr track 0 does not exist
[01/24 19:22:17    275s] (I)      ---------------------Grid Graph Info--------------------
[01/24 19:22:17    275s] (I)      Routing area        : (0, 0) - (484800, 477280)
[01/24 19:22:17    275s] (I)      Core area           : (30000, 30020) - (454800, 447260)
[01/24 19:22:17    275s] (I)      Site width          :   400  (dbu)
[01/24 19:22:17    275s] (I)      Row height          :  3420  (dbu)
[01/24 19:22:17    275s] (I)      GCell row height    :  3420  (dbu)
[01/24 19:22:17    275s] (I)      GCell width         :  3420  (dbu)
[01/24 19:22:17    275s] (I)      GCell height        :  3420  (dbu)
[01/24 19:22:17    275s] (I)      Grid                :   141   139    11
[01/24 19:22:17    275s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 19:22:17    275s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 19:22:17    275s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 19:22:17    275s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 19:22:17    275s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 19:22:17    275s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 19:22:17    275s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/24 19:22:17    275s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 19:22:17    275s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 19:22:17    275s] (I)      Total num of tracks :  1256  1212  1256  1212  1256  1212  1256  1212  1256   484   502
[01/24 19:22:17    275s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 19:22:17    275s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 19:22:17    275s] (I)      --------------------------------------------------------
[01/24 19:22:17    275s] 
[01/24 19:22:17    275s] [NR-eGR] ============ Routing rule table ============
[01/24 19:22:17    275s] [NR-eGR] Rule id: 0  Nets: 11824
[01/24 19:22:17    275s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 19:22:17    275s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/24 19:22:17    275s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/24 19:22:17    275s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 19:22:17    275s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 19:22:17    275s] [NR-eGR] ========================================
[01/24 19:22:17    275s] [NR-eGR] 
[01/24 19:22:17    275s] (I)      =============== Blocked Tracks ===============
[01/24 19:22:17    275s] (I)      +-------+---------+----------+---------------+
[01/24 19:22:17    275s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 19:22:17    275s] (I)      +-------+---------+----------+---------------+
[01/24 19:22:17    275s] (I)      |     1 |       0 |        0 |         0.00% |
[01/24 19:22:17    275s] (I)      |     2 |  168468 |     8364 |         4.96% |
[01/24 19:22:17    275s] (I)      |     3 |  177096 |     1476 |         0.83% |
[01/24 19:22:17    275s] (I)      |     4 |  168468 |     8364 |         4.96% |
[01/24 19:22:17    275s] (I)      |     5 |  177096 |     1476 |         0.83% |
[01/24 19:22:17    275s] (I)      |     6 |  168468 |     8364 |         4.96% |
[01/24 19:22:17    275s] (I)      |     7 |  177096 |     1476 |         0.83% |
[01/24 19:22:17    275s] (I)      |     8 |  168468 |     8364 |         4.96% |
[01/24 19:22:17    275s] (I)      |     9 |  177096 |     2952 |         1.67% |
[01/24 19:22:17    275s] (I)      |    10 |   67276 |     4288 |         6.37% |
[01/24 19:22:17    275s] (I)      |    11 |   70782 |    11968 |        16.91% |
[01/24 19:22:17    275s] (I)      +-------+---------+----------+---------------+
[01/24 19:22:17    275s] (I)      Finished Import and model ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2191.62 MB )
[01/24 19:22:17    275s] (I)      Reset routing kernel
[01/24 19:22:17    275s] (I)      Started Global Routing ( Curr Mem: 2191.62 MB )
[01/24 19:22:17    275s] (I)      totalPins=40398  totalGlobalPin=39147 (96.90%)
[01/24 19:22:17    275s] (I)      total 2D Cap : 1488123 = (761085 H, 727038 V)
[01/24 19:22:17    275s] [NR-eGR] Layer group 1: route 11824 net(s) in layer range [2, 11]
[01/24 19:22:17    275s] (I)      
[01/24 19:22:17    275s] (I)      ============  Phase 1a Route ============
[01/24 19:22:17    275s] (I)      Usage: 127819 = (66940 H, 60879 V) = (8.80% H, 8.37% V) = (1.145e+05um H, 1.041e+05um V)
[01/24 19:22:17    275s] (I)      
[01/24 19:22:17    275s] (I)      ============  Phase 1b Route ============
[01/24 19:22:17    275s] (I)      Usage: 127819 = (66940 H, 60879 V) = (8.80% H, 8.37% V) = (1.145e+05um H, 1.041e+05um V)
[01/24 19:22:17    275s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.185705e+05um
[01/24 19:22:17    275s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 19:22:17    275s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 19:22:17    275s] (I)      
[01/24 19:22:17    275s] (I)      ============  Phase 1c Route ============
[01/24 19:22:17    275s] (I)      Usage: 127819 = (66940 H, 60879 V) = (8.80% H, 8.37% V) = (1.145e+05um H, 1.041e+05um V)
[01/24 19:22:17    275s] (I)      
[01/24 19:22:17    275s] (I)      ============  Phase 1d Route ============
[01/24 19:22:17    275s] (I)      Usage: 127819 = (66940 H, 60879 V) = (8.80% H, 8.37% V) = (1.145e+05um H, 1.041e+05um V)
[01/24 19:22:17    275s] (I)      
[01/24 19:22:17    275s] (I)      ============  Phase 1e Route ============
[01/24 19:22:17    275s] (I)      Usage: 127819 = (66940 H, 60879 V) = (8.80% H, 8.37% V) = (1.145e+05um H, 1.041e+05um V)
[01/24 19:22:17    275s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.185705e+05um
[01/24 19:22:17    275s] (I)      
[01/24 19:22:17    275s] (I)      ============  Phase 1l Route ============
[01/24 19:22:17    275s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/24 19:22:17    275s] (I)      Layer  2:     164998     50400         9           0      166366    ( 0.00%) 
[01/24 19:22:17    275s] (I)      Layer  3:     174652     51126         3           0      175140    ( 0.00%) 
[01/24 19:22:17    275s] (I)      Layer  4:     164998     24887         0           0      166366    ( 0.00%) 
[01/24 19:22:17    275s] (I)      Layer  5:     174652     16935         0           0      175140    ( 0.00%) 
[01/24 19:22:17    275s] (I)      Layer  6:     164998      1650         0           0      166366    ( 0.00%) 
[01/24 19:22:17    275s] (I)      Layer  7:     174652       842         0           0      175140    ( 0.00%) 
[01/24 19:22:17    275s] (I)      Layer  8:     164998       117         0           0      166366    ( 0.00%) 
[01/24 19:22:17    275s] (I)      Layer  9:     173697       300         0           0      175140    ( 0.00%) 
[01/24 19:22:17    275s] (I)      Layer 10:      62527         2         0        3174       63373    ( 4.77%) 
[01/24 19:22:17    275s] (I)      Layer 11:      58358         0         0        8273       61783    (11.81%) 
[01/24 19:22:17    275s] (I)      Total:       1478530    146259        12       11445     1491175    ( 0.76%) 
[01/24 19:22:17    275s] (I)      
[01/24 19:22:17    275s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 19:22:17    275s] [NR-eGR]                        OverCon            
[01/24 19:22:17    275s] [NR-eGR]                         #Gcell     %Gcell
[01/24 19:22:17    275s] [NR-eGR]        Layer               (1)    OverCon
[01/24 19:22:17    275s] [NR-eGR] ----------------------------------------------
[01/24 19:22:17    275s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/24 19:22:17    275s] [NR-eGR]  Metal2 ( 2)         9( 0.05%)   ( 0.05%) 
[01/24 19:22:17    275s] [NR-eGR]  Metal3 ( 3)         3( 0.02%)   ( 0.02%) 
[01/24 19:22:17    275s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/24 19:22:17    275s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/24 19:22:17    275s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/24 19:22:17    275s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/24 19:22:17    275s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/24 19:22:17    275s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/24 19:22:17    275s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/24 19:22:17    275s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/24 19:22:17    275s] [NR-eGR] ----------------------------------------------
[01/24 19:22:17    275s] [NR-eGR]        Total        12( 0.01%)   ( 0.01%) 
[01/24 19:22:17    275s] [NR-eGR] 
[01/24 19:22:17    275s] (I)      Finished Global Routing ( CPU: 0.28 sec, Real: 0.29 sec, Curr Mem: 2191.62 MB )
[01/24 19:22:17    275s] (I)      total 2D Cap : 1489238 = (761458 H, 727780 V)
[01/24 19:22:17    275s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 19:22:17    275s] Early Global Route congestion estimation runtime: 0.46 seconds, mem = 2191.6M
[01/24 19:22:17    275s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.460, REAL:0.462, MEM:2191.6M, EPOCH TIME: 1706116937.890651
[01/24 19:22:17    275s] OPERPROF: Starting HotSpotCal at level 1, MEM:2191.6M, EPOCH TIME: 1706116937.890740
[01/24 19:22:17    275s] [hotspot] +------------+---------------+---------------+
[01/24 19:22:17    275s] [hotspot] |            |   max hotspot | total hotspot |
[01/24 19:22:17    275s] [hotspot] +------------+---------------+---------------+
[01/24 19:22:17    275s] [hotspot] | normalized |          0.00 |          0.00 |
[01/24 19:22:17    275s] [hotspot] +------------+---------------+---------------+
[01/24 19:22:17    275s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/24 19:22:17    275s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/24 19:22:17    275s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:2191.6M, EPOCH TIME: 1706116937.893418
[01/24 19:22:17    275s] 
[01/24 19:22:17    275s] === incrementalPlace Internal Loop 1 ===
[01/24 19:22:17    275s] clkAW=0 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[01/24 19:22:17    275s] OPERPROF: Starting IPInitSPData at level 1, MEM:2191.6M, EPOCH TIME: 1706116937.894656
[01/24 19:22:17    275s] Processing tracks to init pin-track alignment.
[01/24 19:22:17    275s] z: 2, totalTracks: 1
[01/24 19:22:17    275s] z: 4, totalTracks: 1
[01/24 19:22:17    275s] z: 6, totalTracks: 1
[01/24 19:22:17    275s] z: 8, totalTracks: 1
[01/24 19:22:17    275s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:22:17    275s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2191.6M, EPOCH TIME: 1706116937.908514
[01/24 19:22:17    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:22:17    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:22:17    275s] 
[01/24 19:22:17    275s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:22:17    275s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.052, MEM:2191.6M, EPOCH TIME: 1706116937.960281
[01/24 19:22:17    275s] OPERPROF:   Starting post-place ADS at level 2, MEM:2191.6M, EPOCH TIME: 1706116937.960406
[01/24 19:22:18    275s] ADSU 0.714 -> 0.714. site 129564.000 -> 129564.000. GS 13.680
[01/24 19:22:18    275s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.040, REAL:0.041, MEM:2191.6M, EPOCH TIME: 1706116938.001904
[01/24 19:22:18    275s] OPERPROF:   Starting spMPad at level 2, MEM:2188.6M, EPOCH TIME: 1706116938.002922
[01/24 19:22:18    275s] OPERPROF:     Starting spContextMPad at level 3, MEM:2188.6M, EPOCH TIME: 1706116938.005535
[01/24 19:22:18    275s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.010, REAL:0.000, MEM:2188.6M, EPOCH TIME: 1706116938.005631
[01/24 19:22:18    275s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.006, MEM:2188.6M, EPOCH TIME: 1706116938.009084
[01/24 19:22:18    275s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2188.6M, EPOCH TIME: 1706116938.013529
[01/24 19:22:18    275s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.001, MEM:2188.6M, EPOCH TIME: 1706116938.014108
[01/24 19:22:18    275s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2188.6M, EPOCH TIME: 1706116938.015219
[01/24 19:22:18    275s] no activity file in design. spp won't run.
[01/24 19:22:18    275s] [spp] 0
[01/24 19:22:18    275s] [adp] 0:1:1:3
[01/24 19:22:18    275s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.004, MEM:2188.6M, EPOCH TIME: 1706116938.019135
[01/24 19:22:18    275s] SP #FI/SF FL/PI 0/0 9383/0
[01/24 19:22:18    275s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.130, REAL:0.127, MEM:2188.6M, EPOCH TIME: 1706116938.021506
[01/24 19:22:18    275s] PP off. flexM 0
[01/24 19:22:18    275s] OPERPROF: Starting CDPad at level 1, MEM:2189.6M, EPOCH TIME: 1706116938.033302
[01/24 19:22:18    275s] 3DP is on.
[01/24 19:22:18    275s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[01/24 19:22:18    275s] design sh 0.119. rd 0.200
[01/24 19:22:18    275s] design sh 0.119. rd 0.200
[01/24 19:22:18    275s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[01/24 19:22:18    275s] design sh 0.119. rd 0.200
[01/24 19:22:18    275s] CDPadU 0.904 -> 0.795. R=0.714, N=9383, GS=1.710
[01/24 19:22:18    275s] OPERPROF: Finished CDPad at level 1, CPU:0.160, REAL:0.160, MEM:2195.6M, EPOCH TIME: 1706116938.193303
[01/24 19:22:18    275s] OPERPROF: Starting InitSKP at level 1, MEM:2195.6M, EPOCH TIME: 1706116938.193525
[01/24 19:22:18    275s] no activity file in design. spp won't run.
[01/24 19:22:18    276s] no activity file in design. spp won't run.
[01/24 19:22:19    277s] *** Finished SKP initialization (cpu=0:00:01.6, real=0:00:01.0)***
[01/24 19:22:19    277s] OPERPROF: Finished InitSKP at level 1, CPU:1.610, REAL:1.609, MEM:2204.7M, EPOCH TIME: 1706116939.802901
[01/24 19:22:19    277s] NP #FI/FS/SF FL/PI: 0/0/0 9383/0
[01/24 19:22:19    277s] no activity file in design. spp won't run.
[01/24 19:22:19    277s] 
[01/24 19:22:19    277s] AB Est...
[01/24 19:22:19    277s] OPERPROF: Starting npPlace at level 1, MEM:2208.3M, EPOCH TIME: 1706116939.837336
[01/24 19:22:19    277s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.025, MEM:2227.4M, EPOCH TIME: 1706116939.862459
[01/24 19:22:19    277s] Iteration  4: Skipped, with CDP Off
[01/24 19:22:19    277s] 
[01/24 19:22:19    277s] AB Est...
[01/24 19:22:19    277s] OPERPROF: Starting npPlace at level 1, MEM:2227.4M, EPOCH TIME: 1706116939.897415
[01/24 19:22:19    277s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.018, MEM:2227.4M, EPOCH TIME: 1706116939.915782
[01/24 19:22:19    277s] Iteration  5: Skipped, with CDP Off
[01/24 19:22:19    277s] OPERPROF: Starting npPlace at level 1, MEM:2227.4M, EPOCH TIME: 1706116939.992497
[01/24 19:22:20    277s] Starting Early Global Route supply map. mem = 2241.2M
[01/24 19:22:20    277s] (I)      ==================== Layers =====================
[01/24 19:22:20    277s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:22:20    277s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 19:22:20    277s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:22:20    277s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 19:22:20    277s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 19:22:20    277s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 19:22:20    277s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 19:22:20    277s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 19:22:20    277s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 19:22:20    277s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 19:22:20    277s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 19:22:20    277s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 19:22:20    277s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 19:22:20    277s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 19:22:20    277s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 19:22:20    277s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 19:22:20    277s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 19:22:20    277s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 19:22:20    277s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 19:22:20    277s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 19:22:20    277s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 19:22:20    277s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 19:22:20    277s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 19:22:20    277s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 19:22:20    277s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 19:22:20    277s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:22:20    277s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 19:22:20    277s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 19:22:20    277s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 19:22:20    277s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 19:22:20    277s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 19:22:20    277s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 19:22:20    277s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 19:22:20    277s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 19:22:20    277s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 19:22:20    277s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 19:22:20    277s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 19:22:20    277s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 19:22:20    277s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 19:22:20    277s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 19:22:20    277s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:22:20    277s] Finished Early Global Route supply map. mem = 2244.4M
[01/24 19:22:29    287s] Iteration  6: Total net bbox = 1.747e+05 (9.47e+04 8.00e+04)
[01/24 19:22:29    287s]               Est.  stn bbox = 2.289e+05 (1.27e+05 1.02e+05)
[01/24 19:22:29    287s]               cpu = 0:00:10.0 real = 0:00:10.0 mem = 2242.3M
[01/24 19:22:29    287s] OPERPROF: Finished npPlace at level 1, CPU:10.050, REAL:9.994, MEM:2242.3M, EPOCH TIME: 1706116949.986581
[01/24 19:22:30    287s] no activity file in design. spp won't run.
[01/24 19:22:30    287s] NP #FI/FS/SF FL/PI: 0/0/0 9383/0
[01/24 19:22:30    287s] no activity file in design. spp won't run.
[01/24 19:22:30    287s] OPERPROF: Starting npPlace at level 1, MEM:2242.3M, EPOCH TIME: 1706116950.147970
[01/24 19:22:49    307s] Iteration  7: Total net bbox = 1.796e+05 (9.69e+04 8.28e+04)
[01/24 19:22:49    307s]               Est.  stn bbox = 2.337e+05 (1.29e+05 1.04e+05)
[01/24 19:22:49    307s]               cpu = 0:00:19.1 real = 0:00:19.0 mem = 2233.3M
[01/24 19:22:49    307s] OPERPROF: Finished npPlace at level 1, CPU:19.090, REAL:19.042, MEM:2233.3M, EPOCH TIME: 1706116969.189938
[01/24 19:22:49    307s] Legalizing MH Cells... 0 / 0 (level 5)
[01/24 19:22:49    307s] No instances found in the vector
[01/24 19:22:49    307s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2233.3M, DRC: 0)
[01/24 19:22:49    307s] 0 (out of 0) MH cells were successfully legalized.
[01/24 19:22:49    307s] no activity file in design. spp won't run.
[01/24 19:22:49    307s] NP #FI/FS/SF FL/PI: 0/0/0 9383/0
[01/24 19:22:49    307s] no activity file in design. spp won't run.
[01/24 19:22:49    307s] OPERPROF: Starting npPlace at level 1, MEM:2233.3M, EPOCH TIME: 1706116969.333515
[01/24 19:23:07    325s] Iteration  8: Total net bbox = 1.824e+05 (9.78e+04 8.45e+04)
[01/24 19:23:07    325s]               Est.  stn bbox = 2.364e+05 (1.30e+05 1.06e+05)
[01/24 19:23:07    325s]               cpu = 0:00:18.1 real = 0:00:18.0 mem = 2229.3M
[01/24 19:23:07    325s] OPERPROF: Finished npPlace at level 1, CPU:18.100, REAL:18.029, MEM:2229.3M, EPOCH TIME: 1706116987.362605
[01/24 19:23:07    325s] Legalizing MH Cells... 0 / 0 (level 6)
[01/24 19:23:07    325s] No instances found in the vector
[01/24 19:23:07    325s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2229.3M, DRC: 0)
[01/24 19:23:07    325s] 0 (out of 0) MH cells were successfully legalized.
[01/24 19:23:07    325s] no activity file in design. spp won't run.
[01/24 19:23:07    325s] NP #FI/FS/SF FL/PI: 0/0/0 9383/0
[01/24 19:23:07    325s] no activity file in design. spp won't run.
[01/24 19:23:07    325s] OPERPROF: Starting npPlace at level 1, MEM:2229.3M, EPOCH TIME: 1706116987.526096
[01/24 19:23:42    360s] Iteration  9: Total net bbox = 1.878e+05 (1.00e+05 8.79e+04)
[01/24 19:23:42    360s]               Est.  stn bbox = 2.413e+05 (1.32e+05 1.10e+05)
[01/24 19:23:42    360s]               cpu = 0:00:35.0 real = 0:00:35.0 mem = 2249.3M
[01/24 19:23:42    360s] OPERPROF: Finished npPlace at level 1, CPU:35.030, REAL:34.946, MEM:2249.3M, EPOCH TIME: 1706117022.472359
[01/24 19:23:42    360s] Legalizing MH Cells... 0 / 0 (level 7)
[01/24 19:23:42    360s] No instances found in the vector
[01/24 19:23:42    360s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2249.3M, DRC: 0)
[01/24 19:23:42    360s] 0 (out of 0) MH cells were successfully legalized.
[01/24 19:23:42    360s] no activity file in design. spp won't run.
[01/24 19:23:42    360s] NP #FI/FS/SF FL/PI: 0/0/0 9383/0
[01/24 19:23:42    360s] no activity file in design. spp won't run.
[01/24 19:23:42    360s] OPERPROF: Starting npPlace at level 1, MEM:2249.3M, EPOCH TIME: 1706117022.592962
[01/24 19:23:42    360s] GP RA stats: MHOnly 0 nrInst 9383 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/24 19:23:47    365s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2236.3M, EPOCH TIME: 1706117027.032379
[01/24 19:23:47    365s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2236.3M, EPOCH TIME: 1706117027.032731
[01/24 19:23:47    365s] Iteration 10: Total net bbox = 1.824e+05 (9.49e+04 8.75e+04)
[01/24 19:23:47    365s]               Est.  stn bbox = 2.346e+05 (1.26e+05 1.09e+05)
[01/24 19:23:47    365s]               cpu = 0:00:04.4 real = 0:00:05.0 mem = 2236.3M
[01/24 19:23:47    365s] OPERPROF: Finished npPlace at level 1, CPU:4.460, REAL:4.444, MEM:2236.3M, EPOCH TIME: 1706117027.036688
[01/24 19:23:47    365s] Legalizing MH Cells... 0 / 0 (level 8)
[01/24 19:23:47    365s] No instances found in the vector
[01/24 19:23:47    365s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2236.3M, DRC: 0)
[01/24 19:23:47    365s] 0 (out of 0) MH cells were successfully legalized.
[01/24 19:23:47    365s] Move report: Timing Driven Placement moves 9383 insts, mean move: 7.77 um, max move: 118.08 um 
[01/24 19:23:47    365s] 	Max move on inst (FE_OFC187_genblk1_pcpi_mul_rs1_32): (71.20, 201.40) --> (141.38, 153.50)
[01/24 19:23:47    365s] no activity file in design. spp won't run.
[01/24 19:23:47    365s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2236.3M, EPOCH TIME: 1706117027.098411
[01/24 19:23:47    365s] Saved padding area to DB
[01/24 19:23:47    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:23:47    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:23:47    365s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2236.3M, EPOCH TIME: 1706117027.101255
[01/24 19:23:47    365s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2236.3M, EPOCH TIME: 1706117027.101608
[01/24 19:23:47    365s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.005, MEM:2236.3M, EPOCH TIME: 1706117027.103134
[01/24 19:23:47    365s] 
[01/24 19:23:47    365s] Finished Incremental Placement (cpu=0:01:29, real=0:01:30, mem=2236.3M)
[01/24 19:23:47    365s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/24 19:23:47    365s] Type 'man IMPSP-9025' for more detail.
[01/24 19:23:47    365s] CongRepair sets shifter mode to gplace
[01/24 19:23:47    365s] TDRefine: refinePlace mode is spiral
[01/24 19:23:47    365s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2236.3M, EPOCH TIME: 1706117027.106228
[01/24 19:23:47    365s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2236.3M, EPOCH TIME: 1706117027.106343
[01/24 19:23:47    365s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2236.3M, EPOCH TIME: 1706117027.106480
[01/24 19:23:47    365s] Processing tracks to init pin-track alignment.
[01/24 19:23:47    365s] z: 2, totalTracks: 1
[01/24 19:23:47    365s] z: 4, totalTracks: 1
[01/24 19:23:47    365s] z: 6, totalTracks: 1
[01/24 19:23:47    365s] z: 8, totalTracks: 1
[01/24 19:23:47    365s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:23:47    365s] All LLGs are deleted
[01/24 19:23:47    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:23:47    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:23:47    365s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2236.3M, EPOCH TIME: 1706117027.117407
[01/24 19:23:47    365s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2236.3M, EPOCH TIME: 1706117027.117777
[01/24 19:23:47    365s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2236.3M, EPOCH TIME: 1706117027.120981
[01/24 19:23:47    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:23:47    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:23:47    365s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2236.3M, EPOCH TIME: 1706117027.123481
[01/24 19:23:47    365s] Max number of tech site patterns supported in site array is 256.
[01/24 19:23:47    365s] Core basic site is CoreSite
[01/24 19:23:47    365s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2236.3M, EPOCH TIME: 1706117027.166833
[01/24 19:23:47    365s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 19:23:47    365s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 19:23:47    365s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.004, MEM:2236.3M, EPOCH TIME: 1706117027.170828
[01/24 19:23:47    365s] Fast DP-INIT is on for default
[01/24 19:23:47    365s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 19:23:47    365s] Atter site array init, number of instance map data is 0.
[01/24 19:23:47    365s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.060, REAL:0.052, MEM:2236.3M, EPOCH TIME: 1706117027.175695
[01/24 19:23:47    365s] 
[01/24 19:23:47    365s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:23:47    365s] OPERPROF:         Starting CMU at level 5, MEM:2236.3M, EPOCH TIME: 1706117027.177362
[01/24 19:23:47    365s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:2236.3M, EPOCH TIME: 1706117027.178745
[01/24 19:23:47    365s] 
[01/24 19:23:47    365s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:23:47    365s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.060, REAL:0.059, MEM:2236.3M, EPOCH TIME: 1706117027.180397
[01/24 19:23:47    365s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2236.3M, EPOCH TIME: 1706117027.180482
[01/24 19:23:47    365s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2236.3M, EPOCH TIME: 1706117027.180576
[01/24 19:23:47    365s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2236.3MB).
[01/24 19:23:47    365s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.070, REAL:0.076, MEM:2236.3M, EPOCH TIME: 1706117027.182843
[01/24 19:23:47    365s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.070, REAL:0.077, MEM:2236.3M, EPOCH TIME: 1706117027.182918
[01/24 19:23:47    365s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.82999.2
[01/24 19:23:47    365s] OPERPROF:   Starting RefinePlace at level 2, MEM:2236.3M, EPOCH TIME: 1706117027.183011
[01/24 19:23:47    365s] *** Starting refinePlace (0:06:05 mem=2236.3M) ***
[01/24 19:23:47    365s] Total net bbox length = 1.896e+05 (1.012e+05 8.832e+04) (ext = 1.343e+04)
[01/24 19:23:47    365s] 
[01/24 19:23:47    365s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:23:47    365s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 19:23:47    365s] (I)      Default pattern map key = picorv32_default.
[01/24 19:23:47    365s] (I)      Default pattern map key = picorv32_default.
[01/24 19:23:47    365s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2236.3M, EPOCH TIME: 1706117027.205837
[01/24 19:23:47    365s] Starting refinePlace ...
[01/24 19:23:47    365s] (I)      Default pattern map key = picorv32_default.
[01/24 19:23:47    365s] (I)      Default pattern map key = picorv32_default.
[01/24 19:23:47    365s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2236.3M, EPOCH TIME: 1706117027.239892
[01/24 19:23:47    365s] DDP initSite1 nrRow 122 nrJob 122
[01/24 19:23:47    365s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2236.3M, EPOCH TIME: 1706117027.240065
[01/24 19:23:47    365s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2236.3M, EPOCH TIME: 1706117027.240334
[01/24 19:23:47    365s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2236.3M, EPOCH TIME: 1706117027.240410
[01/24 19:23:47    365s] DDP markSite nrRow 122 nrJob 122
[01/24 19:23:47    365s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2236.3M, EPOCH TIME: 1706117027.240889
[01/24 19:23:47    365s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2236.3M, EPOCH TIME: 1706117027.240967
[01/24 19:23:47    365s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/24 19:23:47    365s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2236.3M, EPOCH TIME: 1706117027.249946
[01/24 19:23:47    365s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2236.3M, EPOCH TIME: 1706117027.250032
[01/24 19:23:47    365s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.003, MEM:2236.3M, EPOCH TIME: 1706117027.252843
[01/24 19:23:47    365s] ** Cut row section cpu time 0:00:00.0.
[01/24 19:23:47    365s]  ** Cut row section real time 0:00:00.0.
[01/24 19:23:47    365s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.003, MEM:2236.3M, EPOCH TIME: 1706117027.252960
[01/24 19:23:47    365s]   Spread Effort: high, pre-route mode, useDDP on.
[01/24 19:23:47    365s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=2236.3MB) @(0:06:05 - 0:06:05).
[01/24 19:23:47    365s] Move report: preRPlace moves 9021 insts, mean move: 0.12 um, max move: 3.13 um 
[01/24 19:23:47    365s] 	Max move on inst (g189931): (194.01, 85.93) --> (193.40, 83.41)
[01/24 19:23:47    365s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: MX2X1
[01/24 19:23:47    365s] wireLenOptFixPriorityInst 0 inst fixed
[01/24 19:23:47    365s] Placement tweakage begins.
[01/24 19:23:47    365s] wire length = 2.280e+05
[01/24 19:23:48    366s] wire length = 2.254e+05
[01/24 19:23:48    366s] Placement tweakage ends.
[01/24 19:23:48    366s] Move report: tweak moves 2733 insts, mean move: 2.16 um, max move: 13.60 um 
[01/24 19:23:48    366s] 	Max move on inst (FE_OFC205_genblk1_pcpi_mul_rs1_16): (179.40, 136.42) --> (193.00, 136.42)
[01/24 19:23:48    366s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.0, real=0:00:01.0, mem=2241.5MB) @(0:06:05 - 0:06:06).
[01/24 19:23:48    366s] 
[01/24 19:23:48    366s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/24 19:23:48    366s] Move report: legalization moves 517 insts, mean move: 2.12 um, max move: 12.30 um spiral
[01/24 19:23:48    366s] 	Max move on inst (FE_OFC121_reg_pc_18): (135.87, 117.61) --> (136.20, 105.64)
[01/24 19:23:48    366s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/24 19:23:48    366s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 19:23:48    366s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2241.5MB) @(0:06:06 - 0:06:07).
[01/24 19:23:48    366s] Move report: Detail placement moves 9383 insts, mean move: 0.84 um, max move: 12.42 um 
[01/24 19:23:48    366s] 	Max move on inst (FE_OFC205_genblk1_pcpi_mul_rs1_16): (180.59, 136.43) --> (193.00, 136.42)
[01/24 19:23:48    366s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2241.5MB
[01/24 19:23:48    366s] Statistics of distance of Instance movement in refine placement:
[01/24 19:23:48    366s]   maximum (X+Y) =        12.42 um
[01/24 19:23:48    366s]   inst (FE_OFC205_genblk1_pcpi_mul_rs1_16) with max move: (180.587, 136.43) -> (193, 136.42)
[01/24 19:23:48    366s]   mean    (X+Y) =         0.84 um
[01/24 19:23:48    366s] Summary Report:
[01/24 19:23:48    366s] Instances move: 9383 (out of 9383 movable)
[01/24 19:23:48    366s] Instances flipped: 0
[01/24 19:23:48    366s] Mean displacement: 0.84 um
[01/24 19:23:48    366s] Max displacement: 12.42 um (Instance: FE_OFC205_genblk1_pcpi_mul_rs1_16) (180.587, 136.43) -> (193, 136.42)
[01/24 19:23:48    366s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: BUFX3
[01/24 19:23:48    366s] Total instances moved : 9383
[01/24 19:23:48    366s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.650, REAL:1.639, MEM:2241.5M, EPOCH TIME: 1706117028.844758
[01/24 19:23:48    366s] Total net bbox length = 1.885e+05 (9.946e+04 8.901e+04) (ext = 1.345e+04)
[01/24 19:23:48    366s] Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 2241.5MB
[01/24 19:23:48    366s] [CPU] RefinePlace/total (cpu=0:00:01.7, real=0:00:01.0, mem=2241.5MB) @(0:06:05 - 0:06:07).
[01/24 19:23:48    366s] *** Finished refinePlace (0:06:07 mem=2241.5M) ***
[01/24 19:23:48    366s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.82999.2
[01/24 19:23:48    366s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.680, REAL:1.669, MEM:2241.5M, EPOCH TIME: 1706117028.851617
[01/24 19:23:48    366s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2241.5M, EPOCH TIME: 1706117028.851719
[01/24 19:23:48    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9383).
[01/24 19:23:48    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:23:48    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:23:48    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:23:48    366s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.080, REAL:0.082, MEM:2223.5M, EPOCH TIME: 1706117028.933728
[01/24 19:23:48    366s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.840, REAL:1.828, MEM:2223.5M, EPOCH TIME: 1706117028.934012
[01/24 19:23:48    366s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2223.5M, EPOCH TIME: 1706117028.937319
[01/24 19:23:48    366s] Starting Early Global Route congestion estimation: mem = 2223.5M
[01/24 19:23:48    366s] (I)      ==================== Layers =====================
[01/24 19:23:48    366s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:23:48    366s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 19:23:48    366s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:23:48    366s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 19:23:48    366s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 19:23:48    366s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 19:23:48    366s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 19:23:48    366s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 19:23:48    366s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 19:23:48    366s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 19:23:48    366s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 19:23:48    366s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 19:23:48    366s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 19:23:48    366s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 19:23:48    366s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 19:23:48    366s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 19:23:48    366s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 19:23:48    366s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 19:23:48    366s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 19:23:48    366s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 19:23:48    366s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 19:23:48    366s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 19:23:48    366s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 19:23:48    366s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 19:23:48    366s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 19:23:48    366s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:23:48    366s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 19:23:48    366s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 19:23:48    366s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 19:23:48    366s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 19:23:48    366s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 19:23:48    366s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 19:23:48    366s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 19:23:48    366s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 19:23:48    366s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 19:23:48    366s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 19:23:48    366s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 19:23:48    366s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 19:23:48    366s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 19:23:48    366s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 19:23:48    366s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:23:48    366s] (I)      Started Import and model ( Curr Mem: 2223.47 MB )
[01/24 19:23:48    366s] (I)      Default pattern map key = picorv32_default.
[01/24 19:23:49    367s] (I)      == Non-default Options ==
[01/24 19:23:49    367s] (I)      Maximum routing layer                              : 11
[01/24 19:23:49    367s] (I)      Number of threads                                  : 1
[01/24 19:23:49    367s] (I)      Use non-blocking free Dbs wires                    : false
[01/24 19:23:49    367s] (I)      Method to set GCell size                           : row
[01/24 19:23:49    367s] (I)      Counted 2617 PG shapes. We will not process PG shapes layer by layer.
[01/24 19:23:49    367s] (I)      Use row-based GCell size
[01/24 19:23:49    367s] (I)      Use row-based GCell align
[01/24 19:23:49    367s] (I)      layer 0 area = 80000
[01/24 19:23:49    367s] (I)      layer 1 area = 80000
[01/24 19:23:49    367s] (I)      layer 2 area = 80000
[01/24 19:23:49    367s] (I)      layer 3 area = 80000
[01/24 19:23:49    367s] (I)      layer 4 area = 80000
[01/24 19:23:49    367s] (I)      layer 5 area = 80000
[01/24 19:23:49    367s] (I)      layer 6 area = 80000
[01/24 19:23:49    367s] (I)      layer 7 area = 80000
[01/24 19:23:49    367s] (I)      layer 8 area = 80000
[01/24 19:23:49    367s] (I)      layer 9 area = 400000
[01/24 19:23:49    367s] (I)      layer 10 area = 400000
[01/24 19:23:49    367s] (I)      GCell unit size   : 3420
[01/24 19:23:49    367s] (I)      GCell multiplier  : 1
[01/24 19:23:49    367s] (I)      GCell row height  : 3420
[01/24 19:23:49    367s] (I)      Actual row height : 3420
[01/24 19:23:49    367s] (I)      GCell align ref   : 30000 30020
[01/24 19:23:49    367s] [NR-eGR] Track table information for default rule: 
[01/24 19:23:49    367s] [NR-eGR] Metal1 has single uniform track structure
[01/24 19:23:49    367s] [NR-eGR] Metal2 has single uniform track structure
[01/24 19:23:49    367s] [NR-eGR] Metal3 has single uniform track structure
[01/24 19:23:49    367s] [NR-eGR] Metal4 has single uniform track structure
[01/24 19:23:49    367s] [NR-eGR] Metal5 has single uniform track structure
[01/24 19:23:49    367s] [NR-eGR] Metal6 has single uniform track structure
[01/24 19:23:49    367s] [NR-eGR] Metal7 has single uniform track structure
[01/24 19:23:49    367s] [NR-eGR] Metal8 has single uniform track structure
[01/24 19:23:49    367s] [NR-eGR] Metal9 has single uniform track structure
[01/24 19:23:49    367s] [NR-eGR] Metal10 has single uniform track structure
[01/24 19:23:49    367s] [NR-eGR] Metal11 has single uniform track structure
[01/24 19:23:49    367s] (I)      ==================== Default via =====================
[01/24 19:23:49    367s] (I)      +----+------------------+----------------------------+
[01/24 19:23:49    367s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 19:23:49    367s] (I)      +----+------------------+----------------------------+
[01/24 19:23:49    367s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 19:23:49    367s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 19:23:49    367s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 19:23:49    367s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 19:23:49    367s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 19:23:49    367s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 19:23:49    367s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 19:23:49    367s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 19:23:49    367s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 19:23:49    367s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 19:23:49    367s] (I)      +----+------------------+----------------------------+
[01/24 19:23:49    367s] [NR-eGR] Read 4236 PG shapes
[01/24 19:23:49    367s] [NR-eGR] Read 0 clock shapes
[01/24 19:23:49    367s] [NR-eGR] Read 0 other shapes
[01/24 19:23:49    367s] [NR-eGR] #Routing Blockages  : 0
[01/24 19:23:49    367s] [NR-eGR] #Instance Blockages : 0
[01/24 19:23:49    367s] [NR-eGR] #PG Blockages       : 4236
[01/24 19:23:49    367s] [NR-eGR] #Halo Blockages     : 0
[01/24 19:23:49    367s] [NR-eGR] #Boundary Blockages : 0
[01/24 19:23:49    367s] [NR-eGR] #Clock Blockages    : 0
[01/24 19:23:49    367s] [NR-eGR] #Other Blockages    : 0
[01/24 19:23:49    367s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 19:23:49    367s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 19:23:49    367s] [NR-eGR] Read 11824 nets ( ignored 0 )
[01/24 19:23:49    367s] (I)      early_global_route_priority property id does not exist.
[01/24 19:23:49    367s] (I)      Read Num Blocks=4236  Num Prerouted Wires=0  Num CS=0
[01/24 19:23:49    367s] (I)      Layer 1 (V) : #blockages 492 : #preroutes 0
[01/24 19:23:49    367s] (I)      Layer 2 (H) : #blockages 492 : #preroutes 0
[01/24 19:23:49    367s] (I)      Layer 3 (V) : #blockages 492 : #preroutes 0
[01/24 19:23:49    367s] (I)      Layer 4 (H) : #blockages 492 : #preroutes 0
[01/24 19:23:49    367s] (I)      Layer 5 (V) : #blockages 492 : #preroutes 0
[01/24 19:23:49    367s] (I)      Layer 6 (H) : #blockages 492 : #preroutes 0
[01/24 19:23:49    367s] (I)      Layer 7 (V) : #blockages 492 : #preroutes 0
[01/24 19:23:49    367s] (I)      Layer 8 (H) : #blockages 492 : #preroutes 0
[01/24 19:23:49    367s] (I)      Layer 9 (V) : #blockages 270 : #preroutes 0
[01/24 19:23:49    367s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 19:23:49    367s] (I)      Number of ignored nets                =      0
[01/24 19:23:49    367s] (I)      Number of connected nets              =      0
[01/24 19:23:49    367s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 19:23:49    367s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/24 19:23:49    367s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 19:23:49    367s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 19:23:49    367s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 19:23:49    367s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 19:23:49    367s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 19:23:49    367s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 19:23:49    367s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 19:23:49    367s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/24 19:23:49    367s] (I)      Ndr track 0 does not exist
[01/24 19:23:49    367s] (I)      ---------------------Grid Graph Info--------------------
[01/24 19:23:49    367s] (I)      Routing area        : (0, 0) - (484800, 477280)
[01/24 19:23:49    367s] (I)      Core area           : (30000, 30020) - (454800, 447260)
[01/24 19:23:49    367s] (I)      Site width          :   400  (dbu)
[01/24 19:23:49    367s] (I)      Row height          :  3420  (dbu)
[01/24 19:23:49    367s] (I)      GCell row height    :  3420  (dbu)
[01/24 19:23:49    367s] (I)      GCell width         :  3420  (dbu)
[01/24 19:23:49    367s] (I)      GCell height        :  3420  (dbu)
[01/24 19:23:49    367s] (I)      Grid                :   141   139    11
[01/24 19:23:49    367s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 19:23:49    367s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 19:23:49    367s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 19:23:49    367s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 19:23:49    367s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 19:23:49    367s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 19:23:49    367s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/24 19:23:49    367s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 19:23:49    367s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 19:23:49    367s] (I)      Total num of tracks :  1256  1212  1256  1212  1256  1212  1256  1212  1256   484   502
[01/24 19:23:49    367s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 19:23:49    367s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 19:23:49    367s] (I)      --------------------------------------------------------
[01/24 19:23:49    367s] 
[01/24 19:23:49    367s] [NR-eGR] ============ Routing rule table ============
[01/24 19:23:49    367s] [NR-eGR] Rule id: 0  Nets: 11824
[01/24 19:23:49    367s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 19:23:49    367s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/24 19:23:49    367s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/24 19:23:49    367s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 19:23:49    367s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 19:23:49    367s] [NR-eGR] ========================================
[01/24 19:23:49    367s] [NR-eGR] 
[01/24 19:23:49    367s] (I)      =============== Blocked Tracks ===============
[01/24 19:23:49    367s] (I)      +-------+---------+----------+---------------+
[01/24 19:23:49    367s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 19:23:49    367s] (I)      +-------+---------+----------+---------------+
[01/24 19:23:49    367s] (I)      |     1 |       0 |        0 |         0.00% |
[01/24 19:23:49    367s] (I)      |     2 |  168468 |     8364 |         4.96% |
[01/24 19:23:49    367s] (I)      |     3 |  177096 |     1476 |         0.83% |
[01/24 19:23:49    367s] (I)      |     4 |  168468 |     8364 |         4.96% |
[01/24 19:23:49    367s] (I)      |     5 |  177096 |     1476 |         0.83% |
[01/24 19:23:49    367s] (I)      |     6 |  168468 |     8364 |         4.96% |
[01/24 19:23:49    367s] (I)      |     7 |  177096 |     1476 |         0.83% |
[01/24 19:23:49    367s] (I)      |     8 |  168468 |     8364 |         4.96% |
[01/24 19:23:49    367s] (I)      |     9 |  177096 |     2952 |         1.67% |
[01/24 19:23:49    367s] (I)      |    10 |   67276 |     4288 |         6.37% |
[01/24 19:23:49    367s] (I)      |    11 |   70782 |    11968 |        16.91% |
[01/24 19:23:49    367s] (I)      +-------+---------+----------+---------------+
[01/24 19:23:49    367s] (I)      Finished Import and model ( CPU: 0.19 sec, Real: 0.18 sec, Curr Mem: 2227.59 MB )
[01/24 19:23:49    367s] (I)      Reset routing kernel
[01/24 19:23:49    367s] (I)      Started Global Routing ( Curr Mem: 2227.59 MB )
[01/24 19:23:49    367s] (I)      totalPins=40398  totalGlobalPin=39346 (97.40%)
[01/24 19:23:49    367s] (I)      total 2D Cap : 1488123 = (761085 H, 727038 V)
[01/24 19:23:49    367s] [NR-eGR] Layer group 1: route 11824 net(s) in layer range [2, 11]
[01/24 19:23:49    367s] (I)      
[01/24 19:23:49    367s] (I)      ============  Phase 1a Route ============
[01/24 19:23:49    367s] (I)      Usage: 127795 = (66182 H, 61613 V) = (8.70% H, 8.47% V) = (1.132e+05um H, 1.054e+05um V)
[01/24 19:23:49    367s] (I)      
[01/24 19:23:49    367s] (I)      ============  Phase 1b Route ============
[01/24 19:23:49    367s] (I)      Usage: 127795 = (66182 H, 61613 V) = (8.70% H, 8.47% V) = (1.132e+05um H, 1.054e+05um V)
[01/24 19:23:49    367s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.185295e+05um
[01/24 19:23:49    367s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 19:23:49    367s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 19:23:49    367s] (I)      
[01/24 19:23:49    367s] (I)      ============  Phase 1c Route ============
[01/24 19:23:49    367s] (I)      Usage: 127795 = (66182 H, 61613 V) = (8.70% H, 8.47% V) = (1.132e+05um H, 1.054e+05um V)
[01/24 19:23:49    367s] (I)      
[01/24 19:23:49    367s] (I)      ============  Phase 1d Route ============
[01/24 19:23:49    367s] (I)      Usage: 127795 = (66182 H, 61613 V) = (8.70% H, 8.47% V) = (1.132e+05um H, 1.054e+05um V)
[01/24 19:23:49    367s] (I)      
[01/24 19:23:49    367s] (I)      ============  Phase 1e Route ============
[01/24 19:23:49    367s] (I)      Usage: 127795 = (66182 H, 61613 V) = (8.70% H, 8.47% V) = (1.132e+05um H, 1.054e+05um V)
[01/24 19:23:49    367s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.185295e+05um
[01/24 19:23:49    367s] (I)      
[01/24 19:23:49    367s] (I)      ============  Phase 1l Route ============
[01/24 19:23:49    367s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/24 19:23:49    367s] (I)      Layer  2:     164998     51374         5           0      166366    ( 0.00%) 
[01/24 19:23:49    367s] (I)      Layer  3:     174652     50904         1           0      175140    ( 0.00%) 
[01/24 19:23:49    367s] (I)      Layer  4:     164998     24776         0           0      166366    ( 0.00%) 
[01/24 19:23:49    367s] (I)      Layer  5:     174652     16882         0           0      175140    ( 0.00%) 
[01/24 19:23:49    367s] (I)      Layer  6:     164998      1672         0           0      166366    ( 0.00%) 
[01/24 19:23:49    367s] (I)      Layer  7:     174652       724         0           0      175140    ( 0.00%) 
[01/24 19:23:49    367s] (I)      Layer  8:     164998        79         0           0      166366    ( 0.00%) 
[01/24 19:23:49    367s] (I)      Layer  9:     173697        64         0           0      175140    ( 0.00%) 
[01/24 19:23:49    367s] (I)      Layer 10:      62527         2         0        3174       63373    ( 4.77%) 
[01/24 19:23:49    367s] (I)      Layer 11:      58358         0         0        8273       61783    (11.81%) 
[01/24 19:23:49    367s] (I)      Total:       1478530    146477         6       11445     1491175    ( 0.76%) 
[01/24 19:23:49    367s] (I)      
[01/24 19:23:49    367s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 19:23:49    367s] [NR-eGR]                        OverCon            
[01/24 19:23:49    367s] [NR-eGR]                         #Gcell     %Gcell
[01/24 19:23:49    367s] [NR-eGR]        Layer               (1)    OverCon
[01/24 19:23:49    367s] [NR-eGR] ----------------------------------------------
[01/24 19:23:49    367s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/24 19:23:49    367s] [NR-eGR]  Metal2 ( 2)         5( 0.03%)   ( 0.03%) 
[01/24 19:23:49    367s] [NR-eGR]  Metal3 ( 3)         1( 0.01%)   ( 0.01%) 
[01/24 19:23:49    367s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/24 19:23:49    367s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/24 19:23:49    367s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/24 19:23:49    367s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/24 19:23:49    367s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/24 19:23:49    367s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/24 19:23:49    367s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/24 19:23:49    367s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/24 19:23:49    367s] [NR-eGR] ----------------------------------------------
[01/24 19:23:49    367s] [NR-eGR]        Total         6( 0.00%)   ( 0.00%) 
[01/24 19:23:49    367s] [NR-eGR] 
[01/24 19:23:49    367s] (I)      Finished Global Routing ( CPU: 0.31 sec, Real: 0.32 sec, Curr Mem: 2227.59 MB )
[01/24 19:23:49    367s] (I)      total 2D Cap : 1489238 = (761458 H, 727780 V)
[01/24 19:23:49    367s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 19:23:49    367s] Early Global Route congestion estimation runtime: 0.51 seconds, mem = 2227.6M
[01/24 19:23:49    367s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.510, REAL:0.514, MEM:2227.6M, EPOCH TIME: 1706117029.451425
[01/24 19:23:49    367s] OPERPROF: Starting HotSpotCal at level 1, MEM:2227.6M, EPOCH TIME: 1706117029.451565
[01/24 19:23:49    367s] [hotspot] +------------+---------------+---------------+
[01/24 19:23:49    367s] [hotspot] |            |   max hotspot | total hotspot |
[01/24 19:23:49    367s] [hotspot] +------------+---------------+---------------+
[01/24 19:23:49    367s] [hotspot] | normalized |          0.00 |          0.00 |
[01/24 19:23:49    367s] [hotspot] +------------+---------------+---------------+
[01/24 19:23:49    367s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/24 19:23:49    367s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/24 19:23:49    367s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:2227.6M, EPOCH TIME: 1706117029.454617
[01/24 19:23:49    367s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2227.6M, EPOCH TIME: 1706117029.457918
[01/24 19:23:49    367s] Starting Early Global Route wiring: mem = 2227.6M
[01/24 19:23:49    367s] (I)      ============= Track Assignment ============
[01/24 19:23:49    367s] (I)      Started Track Assignment (1T) ( Curr Mem: 2227.59 MB )
[01/24 19:23:49    367s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/24 19:23:49    367s] (I)      Run Multi-thread track assignment
[01/24 19:23:49    367s] (I)      Finished Track Assignment (1T) ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 2227.59 MB )
[01/24 19:23:49    367s] (I)      Started Export ( Curr Mem: 2227.59 MB )
[01/24 19:23:49    367s] [NR-eGR]                  Length (um)    Vias 
[01/24 19:23:49    367s] [NR-eGR] -------------------------------------
[01/24 19:23:49    367s] [NR-eGR]  Metal1   (1H)             0   40094 
[01/24 19:23:49    367s] [NR-eGR]  Metal2   (2V)         69176   57566 
[01/24 19:23:49    367s] [NR-eGR]  Metal3   (3H)         85084    6829 
[01/24 19:23:49    367s] [NR-eGR]  Metal4   (4V)         41086    3155 
[01/24 19:23:49    367s] [NR-eGR]  Metal5   (5H)         29075     287 
[01/24 19:23:49    367s] [NR-eGR]  Metal6   (6V)          2825      72 
[01/24 19:23:49    367s] [NR-eGR]  Metal7   (7H)          1290      25 
[01/24 19:23:49    367s] [NR-eGR]  Metal8   (8V)           125      17 
[01/24 19:23:49    367s] [NR-eGR]  Metal9   (9H)           121       4 
[01/24 19:23:49    367s] [NR-eGR]  Metal10  (10V)            0       2 
[01/24 19:23:49    367s] [NR-eGR]  Metal11  (11H)            1       0 
[01/24 19:23:49    367s] [NR-eGR] -------------------------------------
[01/24 19:23:49    367s] [NR-eGR]           Total       228784  108051 
[01/24 19:23:49    367s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:23:49    367s] [NR-eGR] Total half perimeter of net bounding box: 188470um
[01/24 19:23:49    367s] [NR-eGR] Total length: 228784um, number of vias: 108051
[01/24 19:23:49    367s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:23:49    367s] [NR-eGR] Total eGR-routed clock nets wire length: 3458um, number of vias: 1527
[01/24 19:23:49    367s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:23:50    368s] (I)      Finished Export ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 2227.59 MB )
[01/24 19:23:50    368s] Early Global Route wiring runtime: 0.57 seconds, mem = 2221.6M
[01/24 19:23:50    368s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.570, REAL:0.569, MEM:2221.6M, EPOCH TIME: 1706117030.026629
[01/24 19:23:50    368s] 0 delay mode for cte disabled.
[01/24 19:23:50    368s] SKP cleared!
[01/24 19:23:50    368s] 
[01/24 19:23:50    368s] *** Finished incrementalPlace (cpu=0:01:33, real=0:01:34)***
[01/24 19:23:50    368s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2221.6M, EPOCH TIME: 1706117030.062209
[01/24 19:23:50    368s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:23:50    368s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:23:50    368s] All LLGs are deleted
[01/24 19:23:50    368s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:23:50    368s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:23:50    368s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2221.6M, EPOCH TIME: 1706117030.062469
[01/24 19:23:50    368s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2221.6M, EPOCH TIME: 1706117030.062591
[01/24 19:23:50    368s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.006, MEM:2189.6M, EPOCH TIME: 1706117030.068374
[01/24 19:23:50    368s] Start to check current routing status for nets...
[01/24 19:23:50    368s] All nets are already routed correctly.
[01/24 19:23:50    368s] End to check current routing status for nets (mem=2189.6M)
[01/24 19:23:50    368s] Extraction called for design 'picorv32' of instances=9383 and nets=13897 using extraction engine 'preRoute' .
[01/24 19:23:50    368s] PreRoute RC Extraction called for design picorv32.
[01/24 19:23:50    368s] RC Extraction called in multi-corner(1) mode.
[01/24 19:23:50    368s] RCMode: PreRoute
[01/24 19:23:50    368s]       RC Corner Indexes            0   
[01/24 19:23:50    368s] Capacitance Scaling Factor   : 1.00000 
[01/24 19:23:50    368s] Resistance Scaling Factor    : 1.00000 
[01/24 19:23:50    368s] Clock Cap. Scaling Factor    : 1.00000 
[01/24 19:23:50    368s] Clock Res. Scaling Factor    : 1.00000 
[01/24 19:23:50    368s] Shrink Factor                : 1.00000
[01/24 19:23:50    368s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/24 19:23:50    368s] Using Quantus QRC technology file ...
[01/24 19:23:50    368s] 
[01/24 19:23:50    368s] Trim Metal Layers:
[01/24 19:23:50    368s] LayerId::1 widthSet size::1
[01/24 19:23:50    368s] LayerId::2 widthSet size::1
[01/24 19:23:50    368s] LayerId::3 widthSet size::1
[01/24 19:23:50    368s] LayerId::4 widthSet size::1
[01/24 19:23:50    368s] LayerId::5 widthSet size::1
[01/24 19:23:50    368s] LayerId::6 widthSet size::1
[01/24 19:23:50    368s] LayerId::7 widthSet size::1
[01/24 19:23:50    368s] LayerId::8 widthSet size::1
[01/24 19:23:50    368s] LayerId::9 widthSet size::1
[01/24 19:23:50    368s] LayerId::10 widthSet size::1
[01/24 19:23:50    368s] LayerId::11 widthSet size::1
[01/24 19:23:50    368s] Updating RC grid for preRoute extraction ...
[01/24 19:23:50    368s] eee: pegSigSF::1.070000
[01/24 19:23:50    368s] Initializing multi-corner resistance tables ...
[01/24 19:23:50    368s] eee: l::1 avDens::0.093963 usedTrk::1657.500732 availTrk::17640.000000 sigTrk::1657.500732
[01/24 19:23:50    368s] eee: l::2 avDens::0.257430 usedTrk::4049.888533 availTrk::15732.000000 sigTrk::4049.888533
[01/24 19:23:50    368s] eee: l::3 avDens::0.299848 usedTrk::4992.474028 availTrk::16650.000000 sigTrk::4992.474028
[01/24 19:23:50    368s] eee: l::4 avDens::0.168932 usedTrk::2426.545467 availTrk::14364.000000 sigTrk::2426.545467
[01/24 19:23:50    368s] eee: l::5 avDens::0.117911 usedTrk::1719.146601 availTrk::14580.000000 sigTrk::1719.146601
[01/24 19:23:50    368s] eee: l::6 avDens::0.019834 usedTrk::191.629737 availTrk::9661.500000 sigTrk::191.629737
[01/24 19:23:50    368s] eee: l::7 avDens::0.016676 usedTrk::78.045000 availTrk::4680.000000 sigTrk::78.045000
[01/24 19:23:50    368s] eee: l::8 avDens::0.016643 usedTrk::18.499064 availTrk::1111.500000 sigTrk::18.499064
[01/24 19:23:50    368s] eee: l::9 avDens::0.011406 usedTrk::7.185965 availTrk::630.000000 sigTrk::7.185965
[01/24 19:23:50    368s] eee: l::10 avDens::0.085693 usedTrk::123.089851 availTrk::1436.400000 sigTrk::123.089851
[01/24 19:23:50    368s] eee: l::11 avDens::0.054073 usedTrk::163.516900 availTrk::3024.000000 sigTrk::163.516900
[01/24 19:23:50    368s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:23:50    368s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.265799 uaWl=1.000000 uaWlH=0.325737 aWlH=0.000000 lMod=0 pMax=0.831900 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 19:23:50    368s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2189.594M)
[01/24 19:23:51    369s] Compute RC Scale Done ...
[01/24 19:23:51    369s] **optDesign ... cpu = 0:02:08, real = 0:02:08, mem = 1673.2M, totSessionCpu=0:06:09 **
[01/24 19:23:51    369s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/24 19:23:51    369s] #################################################################################
[01/24 19:23:51    369s] # Design Stage: PreRoute
[01/24 19:23:51    369s] # Design Name: picorv32
[01/24 19:23:51    369s] # Design Mode: 45nm
[01/24 19:23:51    369s] # Analysis Mode: MMMC Non-OCV 
[01/24 19:23:51    369s] # Parasitics Mode: No SPEF/RCDB 
[01/24 19:23:51    369s] # Signoff Settings: SI Off 
[01/24 19:23:51    369s] #################################################################################
[01/24 19:23:51    369s] Calculate delays in Single mode...
[01/24 19:23:51    370s] Topological Sorting (REAL = 0:00:00.0, MEM = 2183.7M, InitMEM = 2183.7M)
[01/24 19:23:51    370s] Start delay calculation (fullDC) (1 T). (MEM=2183.69)
[01/24 19:23:52    370s] End AAE Lib Interpolated Model. (MEM=2195.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:23:55    373s] Total number of fetched objects 13702
[01/24 19:23:55    373s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/24 19:23:55    373s] End delay calculation. (MEM=2211.63 CPU=0:00:02.4 REAL=0:00:03.0)
[01/24 19:23:55    373s] End delay calculation (fullDC). (MEM=2211.63 CPU=0:00:03.1 REAL=0:00:04.0)
[01/24 19:23:55    373s] *** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 2211.6M) ***
[01/24 19:23:55    373s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:38.9/0:01:38.6 (1.0), totSession cpu/real = 0:06:13.7/0:28:03.8 (0.2), mem = 2211.6M
[01/24 19:23:55    373s] 
[01/24 19:23:55    373s] =============================================================================================
[01/24 19:23:55    373s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.35-s114_1
[01/24 19:23:55    373s] =============================================================================================
[01/24 19:23:55    373s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:23:55    373s] ---------------------------------------------------------------------------------------------
[01/24 19:23:55    373s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:23:55    373s] [ ExtractRC              ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.3    1.0
[01/24 19:23:55    373s] [ TimingUpdate           ]      4   0:00:01.1  (   1.1 % )     0:00:01.1 /  0:00:01.1    1.0
[01/24 19:23:55    373s] [ FullDelayCalc          ]      1   0:00:03.9  (   3.9 % )     0:00:03.9 /  0:00:04.0    1.0
[01/24 19:23:55    373s] [ MISC                   ]          0:01:33.4  (  94.7 % )     0:01:33.4 /  0:01:33.6    1.0
[01/24 19:23:55    373s] ---------------------------------------------------------------------------------------------
[01/24 19:23:55    373s]  IncrReplace #1 TOTAL               0:01:38.6  ( 100.0 % )     0:01:38.6 /  0:01:38.9    1.0
[01/24 19:23:55    373s] ---------------------------------------------------------------------------------------------
[01/24 19:23:55    373s] 
[01/24 19:23:56    374s] Deleting Lib Analyzer.
[01/24 19:23:56    374s] Begin: GigaOpt DRV Optimization
[01/24 19:23:56    374s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[01/24 19:23:56    374s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:14.5/0:28:04.6 (0.2), mem = 2227.6M
[01/24 19:23:56    374s] Info: 1 clock net  excluded from IPO operation.
[01/24 19:23:56    374s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.7
[01/24 19:23:56    374s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:23:56    374s] ### Creating PhyDesignMc. totSessionCpu=0:06:15 mem=2227.6M
[01/24 19:23:56    374s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/24 19:23:56    374s] OPERPROF: Starting DPlace-Init at level 1, MEM:2227.6M, EPOCH TIME: 1706117036.524777
[01/24 19:23:56    374s] Processing tracks to init pin-track alignment.
[01/24 19:23:56    374s] z: 2, totalTracks: 1
[01/24 19:23:56    374s] z: 4, totalTracks: 1
[01/24 19:23:56    374s] z: 6, totalTracks: 1
[01/24 19:23:56    374s] z: 8, totalTracks: 1
[01/24 19:23:56    374s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:23:56    374s] All LLGs are deleted
[01/24 19:23:56    374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:23:56    374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:23:56    374s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2227.6M, EPOCH TIME: 1706117036.537346
[01/24 19:23:56    374s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2227.6M, EPOCH TIME: 1706117036.537835
[01/24 19:23:56    374s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2227.6M, EPOCH TIME: 1706117036.541136
[01/24 19:23:56    374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:23:56    374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:23:56    374s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2227.6M, EPOCH TIME: 1706117036.543578
[01/24 19:23:56    374s] Max number of tech site patterns supported in site array is 256.
[01/24 19:23:56    374s] Core basic site is CoreSite
[01/24 19:23:56    374s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2227.6M, EPOCH TIME: 1706117036.590085
[01/24 19:23:56    374s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 19:23:56    374s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 19:23:56    374s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.003, MEM:2227.6M, EPOCH TIME: 1706117036.593007
[01/24 19:23:56    374s] Fast DP-INIT is on for default
[01/24 19:23:56    374s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 19:23:56    374s] Atter site array init, number of instance map data is 0.
[01/24 19:23:56    374s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.054, MEM:2227.6M, EPOCH TIME: 1706117036.597908
[01/24 19:23:56    374s] 
[01/24 19:23:56    374s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:23:56    374s] OPERPROF:     Starting CMU at level 3, MEM:2227.6M, EPOCH TIME: 1706117036.599871
[01/24 19:23:56    374s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2227.6M, EPOCH TIME: 1706117036.601194
[01/24 19:23:56    374s] 
[01/24 19:23:56    374s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:23:56    374s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.062, MEM:2227.6M, EPOCH TIME: 1706117036.602854
[01/24 19:23:56    374s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2227.6M, EPOCH TIME: 1706117036.602939
[01/24 19:23:56    374s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2227.6M, EPOCH TIME: 1706117036.603020
[01/24 19:23:56    374s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2227.6MB).
[01/24 19:23:56    374s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.083, MEM:2227.6M, EPOCH TIME: 1706117036.607462
[01/24 19:23:56    374s] TotalInstCnt at PhyDesignMc Initialization: 9383
[01/24 19:23:56    374s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:15 mem=2227.6M
[01/24 19:23:56    374s] ### Creating RouteCongInterface, started
[01/24 19:23:56    374s] 
[01/24 19:23:56    374s] Creating Lib Analyzer ...
[01/24 19:23:56    374s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 19:23:56    374s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 19:23:56    374s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 19:23:56    374s] 
[01/24 19:23:56    374s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:23:57    375s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:16 mem=2227.6M
[01/24 19:23:57    375s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:16 mem=2227.6M
[01/24 19:23:57    375s] Creating Lib Analyzer, finished. 
[01/24 19:23:57    375s] 
[01/24 19:23:57    375s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/24 19:23:57    375s] 
[01/24 19:23:57    375s] #optDebug: {0, 1.000}
[01/24 19:23:57    375s] ### Creating RouteCongInterface, finished
[01/24 19:23:57    375s] {MG  {8 0 3.6 0.0883025}  {10 0 12.7 0.306666} }
[01/24 19:23:57    375s] ### Creating LA Mngr. totSessionCpu=0:06:16 mem=2227.6M
[01/24 19:23:57    375s] ### Creating LA Mngr, finished. totSessionCpu=0:06:16 mem=2227.6M
[01/24 19:23:57    376s] [GPS-DRV] Optimizer parameters ============================= 
[01/24 19:23:57    376s] [GPS-DRV] maxDensity (design): 0.95
[01/24 19:23:57    376s] [GPS-DRV] maxLocalDensity: 1.2
[01/24 19:23:57    376s] [GPS-DRV] All active and enabled setup views
[01/24 19:23:57    376s] [GPS-DRV]     default_emulate_view
[01/24 19:23:57    376s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/24 19:23:57    376s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/24 19:23:57    376s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/24 19:23:57    376s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/24 19:23:57    376s] [GPS-DRV] timing-driven DRV settings
[01/24 19:23:57    376s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/24 19:23:57    376s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2246.7M, EPOCH TIME: 1706117037.954233
[01/24 19:23:57    376s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2246.7M, EPOCH TIME: 1706117037.954488
[01/24 19:23:58    376s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:23:58    376s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/24 19:23:58    376s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:23:58    376s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/24 19:23:58    376s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:23:58    376s] Info: violation cost 62.829895 (cap = 0.000000, tran = 62.829895, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 19:23:58    376s] |   113|   468|    -0.15|     0|     0|     0.00|     0|     0|     0|     0|     1.83|     0.00|       0|       0|       0| 71.43%|          |         |
[01/24 19:23:59    377s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 19:23:59    377s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.89|     0.00|      80|       0|      39| 71.79%| 0:00:01.0|  2292.3M|
[01/24 19:23:59    377s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 19:23:59    377s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.89|     0.00|       0|       0|       0| 71.79%| 0:00:00.0|  2292.3M|
[01/24 19:23:59    377s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:23:59    377s] Bottom Preferred Layer:
[01/24 19:23:59    377s]     None
[01/24 19:23:59    377s] Via Pillar Rule:
[01/24 19:23:59    377s]     None
[01/24 19:23:59    377s] 
[01/24 19:23:59    377s] *** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=2292.3M) ***
[01/24 19:23:59    377s] 
[01/24 19:23:59    377s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2292.3M, EPOCH TIME: 1706117039.847513
[01/24 19:23:59    377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9463).
[01/24 19:23:59    377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:23:59    377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:23:59    377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:23:59    377s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.067, MEM:2289.3M, EPOCH TIME: 1706117039.914786
[01/24 19:23:59    377s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2289.3M, EPOCH TIME: 1706117039.919132
[01/24 19:23:59    377s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2289.3M, EPOCH TIME: 1706117039.919314
[01/24 19:23:59    377s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2289.3M, EPOCH TIME: 1706117039.934277
[01/24 19:23:59    377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:23:59    377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:23:59    378s] 
[01/24 19:23:59    378s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:23:59    378s] OPERPROF:       Starting CMU at level 4, MEM:2289.3M, EPOCH TIME: 1706117039.984694
[01/24 19:23:59    378s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2289.3M, EPOCH TIME: 1706117039.986157
[01/24 19:23:59    378s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.054, MEM:2289.3M, EPOCH TIME: 1706117039.987812
[01/24 19:23:59    378s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2289.3M, EPOCH TIME: 1706117039.987915
[01/24 19:23:59    378s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2289.3M, EPOCH TIME: 1706117039.988000
[01/24 19:23:59    378s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2289.3M, EPOCH TIME: 1706117039.990162
[01/24 19:23:59    378s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2289.3M, EPOCH TIME: 1706117039.990436
[01/24 19:23:59    378s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.071, MEM:2289.3M, EPOCH TIME: 1706117039.990604
[01/24 19:23:59    378s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.072, MEM:2289.3M, EPOCH TIME: 1706117039.990677
[01/24 19:23:59    378s] TDRefine: refinePlace mode is spiral
[01/24 19:23:59    378s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.82999.3
[01/24 19:23:59    378s] OPERPROF: Starting RefinePlace at level 1, MEM:2289.3M, EPOCH TIME: 1706117039.990790
[01/24 19:23:59    378s] *** Starting refinePlace (0:06:18 mem=2289.3M) ***
[01/24 19:24:00    378s] Total net bbox length = 1.886e+05 (9.952e+04 8.908e+04) (ext = 1.345e+04)
[01/24 19:24:00    378s] 
[01/24 19:24:00    378s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:24:00    378s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 19:24:00    378s] (I)      Default pattern map key = picorv32_default.
[01/24 19:24:00    378s] (I)      Default pattern map key = picorv32_default.
[01/24 19:24:00    378s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2289.3M, EPOCH TIME: 1706117040.018187
[01/24 19:24:00    378s] Starting refinePlace ...
[01/24 19:24:00    378s] (I)      Default pattern map key = picorv32_default.
[01/24 19:24:00    378s] One DDP V2 for no tweak run.
[01/24 19:24:00    378s] (I)      Default pattern map key = picorv32_default.
[01/24 19:24:00    378s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2289.3M, EPOCH TIME: 1706117040.054526
[01/24 19:24:00    378s] DDP initSite1 nrRow 122 nrJob 122
[01/24 19:24:00    378s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2289.3M, EPOCH TIME: 1706117040.054771
[01/24 19:24:00    378s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2289.3M, EPOCH TIME: 1706117040.055080
[01/24 19:24:00    378s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2289.3M, EPOCH TIME: 1706117040.055158
[01/24 19:24:00    378s] DDP markSite nrRow 122 nrJob 122
[01/24 19:24:00    378s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2289.3M, EPOCH TIME: 1706117040.055668
[01/24 19:24:00    378s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2289.3M, EPOCH TIME: 1706117040.055747
[01/24 19:24:00    378s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/24 19:24:00    378s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2289.3M, EPOCH TIME: 1706117040.069002
[01/24 19:24:00    378s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2289.3M, EPOCH TIME: 1706117040.069097
[01/24 19:24:00    378s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.003, MEM:2289.3M, EPOCH TIME: 1706117040.072092
[01/24 19:24:00    378s] ** Cut row section cpu time 0:00:00.0.
[01/24 19:24:00    378s]  ** Cut row section real time 0:00:00.0.
[01/24 19:24:00    378s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.003, MEM:2289.3M, EPOCH TIME: 1706117040.072256
[01/24 19:24:00    378s]   Spread Effort: high, pre-route mode, useDDP on.
[01/24 19:24:00    378s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=2289.3MB) @(0:06:18 - 0:06:18).
[01/24 19:24:00    378s] Move report: preRPlace moves 54 insts, mean move: 0.28 um, max move: 1.71 um 
[01/24 19:24:00    378s] 	Max move on inst (g192301): (48.20, 146.68) --> (48.20, 144.97)
[01/24 19:24:00    378s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: OR3X1
[01/24 19:24:00    378s] wireLenOptFixPriorityInst 0 inst fixed
[01/24 19:24:00    378s] 
[01/24 19:24:00    378s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/24 19:24:00    378s] Move report: legalization moves 157 insts, mean move: 2.63 um, max move: 11.04 um spiral
[01/24 19:24:00    378s] 	Max move on inst (FE_OFC353_n_1068): (150.60, 95.38) --> (146.40, 88.54)
[01/24 19:24:00    378s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[01/24 19:24:00    378s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 19:24:00    378s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2292.3MB) @(0:06:18 - 0:06:19).
[01/24 19:24:00    378s] Move report: Detail placement moves 207 insts, mean move: 2.06 um, max move: 11.04 um 
[01/24 19:24:00    378s] 	Max move on inst (FE_OFC353_n_1068): (150.60, 95.38) --> (146.40, 88.54)
[01/24 19:24:00    378s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2292.3MB
[01/24 19:24:00    378s] Statistics of distance of Instance movement in refine placement:
[01/24 19:24:00    378s]   maximum (X+Y) =        11.04 um
[01/24 19:24:00    378s]   inst (FE_OFC353_n_1068) with max move: (150.6, 95.38) -> (146.4, 88.54)
[01/24 19:24:00    378s]   mean    (X+Y) =         2.06 um
[01/24 19:24:00    378s] Summary Report:
[01/24 19:24:00    378s] Instances move: 207 (out of 9463 movable)
[01/24 19:24:00    378s] Instances flipped: 0
[01/24 19:24:00    378s] Mean displacement: 2.06 um
[01/24 19:24:00    378s] Max displacement: 11.04 um (Instance: FE_OFC353_n_1068) (150.6, 95.38) -> (146.4, 88.54)
[01/24 19:24:00    378s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/24 19:24:00    378s] Total instances moved : 207
[01/24 19:24:00    378s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.640, REAL:0.631, MEM:2292.3M, EPOCH TIME: 1706117040.649347
[01/24 19:24:00    378s] Total net bbox length = 1.889e+05 (9.970e+04 8.920e+04) (ext = 1.345e+04)
[01/24 19:24:00    378s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2292.3MB
[01/24 19:24:00    378s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=2292.3MB) @(0:06:18 - 0:06:19).
[01/24 19:24:00    378s] *** Finished refinePlace (0:06:19 mem=2292.3M) ***
[01/24 19:24:00    378s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.82999.3
[01/24 19:24:00    378s] OPERPROF: Finished RefinePlace at level 1, CPU:0.670, REAL:0.665, MEM:2292.3M, EPOCH TIME: 1706117040.656083
[01/24 19:24:00    378s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2292.3M, EPOCH TIME: 1706117040.767473
[01/24 19:24:00    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9463).
[01/24 19:24:00    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:00    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:00    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:00    378s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.065, MEM:2289.3M, EPOCH TIME: 1706117040.832086
[01/24 19:24:00    378s] *** maximum move = 11.04 um ***
[01/24 19:24:00    378s] *** Finished re-routing un-routed nets (2289.3M) ***
[01/24 19:24:00    378s] OPERPROF: Starting DPlace-Init at level 1, MEM:2289.3M, EPOCH TIME: 1706117040.863427
[01/24 19:24:00    378s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2289.3M, EPOCH TIME: 1706117040.881134
[01/24 19:24:00    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:00    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:00    379s] 
[01/24 19:24:00    379s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:24:00    379s] OPERPROF:     Starting CMU at level 3, MEM:2289.3M, EPOCH TIME: 1706117040.934413
[01/24 19:24:00    379s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2289.3M, EPOCH TIME: 1706117040.935938
[01/24 19:24:00    379s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.056, MEM:2289.3M, EPOCH TIME: 1706117040.937625
[01/24 19:24:00    379s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2289.3M, EPOCH TIME: 1706117040.937715
[01/24 19:24:00    379s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2289.3M, EPOCH TIME: 1706117040.937798
[01/24 19:24:00    379s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2289.3M, EPOCH TIME: 1706117040.939980
[01/24 19:24:00    379s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2289.3M, EPOCH TIME: 1706117040.940235
[01/24 19:24:00    379s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.077, MEM:2289.3M, EPOCH TIME: 1706117040.940394
[01/24 19:24:01    379s] 
[01/24 19:24:01    379s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:02.0 mem=2289.3M) ***
[01/24 19:24:01    379s] Total-nets :: 11904, Stn-nets :: 2, ratio :: 0.0168011 %, Total-len 228739, Stn-len 379.19
[01/24 19:24:01    379s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2270.3M, EPOCH TIME: 1706117041.229635
[01/24 19:24:01    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:01    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:01    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:01    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:01    379s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.075, MEM:2210.3M, EPOCH TIME: 1706117041.304207
[01/24 19:24:01    379s] TotalInstCnt at PhyDesignMc Destruction: 9463
[01/24 19:24:01    379s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.7
[01/24 19:24:01    379s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:04.8/0:00:04.8 (1.0), totSession cpu/real = 0:06:19.4/0:28:09.5 (0.2), mem = 2210.3M
[01/24 19:24:01    379s] 
[01/24 19:24:01    379s] =============================================================================================
[01/24 19:24:01    379s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.35-s114_1
[01/24 19:24:01    379s] =============================================================================================
[01/24 19:24:01    379s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:24:01    379s] ---------------------------------------------------------------------------------------------
[01/24 19:24:01    379s] [ SlackTraversorInit     ]      2   0:00:00.2  (   5.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:24:01    379s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  15.6 % )     0:00:00.8 /  0:00:00.8    1.0
[01/24 19:24:01    379s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:24:01    379s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:24:01    379s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[01/24 19:24:01    379s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.5 % )     0:00:00.8 /  0:00:00.8    1.0
[01/24 19:24:01    379s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:24:01    379s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:01.8 /  0:00:01.8    1.0
[01/24 19:24:01    379s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:01.6 /  0:00:01.6    1.0
[01/24 19:24:01    379s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:24:01    379s] [ OptEval                ]      3   0:00:00.8  (  16.2 % )     0:00:00.8 /  0:00:00.8    1.0
[01/24 19:24:01    379s] [ OptCommit              ]      3   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 19:24:01    379s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.6 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 19:24:01    379s] [ IncrDelayCalc          ]     19   0:00:00.4  (   7.7 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 19:24:01    379s] [ DrvFindVioNets         ]      3   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 19:24:01    379s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.1
[01/24 19:24:01    379s] [ RefinePlace            ]      1   0:00:01.2  (  24.5 % )     0:00:01.2 /  0:00:01.2    1.0
[01/24 19:24:01    379s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[01/24 19:24:01    379s] [ IncrTimingUpdate       ]      3   0:00:00.3  (   5.7 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:24:01    379s] [ MISC                   ]          0:00:00.6  (  12.3 % )     0:00:00.6 /  0:00:00.6    1.0
[01/24 19:24:01    379s] ---------------------------------------------------------------------------------------------
[01/24 19:24:01    379s]  DrvOpt #3 TOTAL                    0:00:04.8  ( 100.0 % )     0:00:04.8 /  0:00:04.8    1.0
[01/24 19:24:01    379s] ---------------------------------------------------------------------------------------------
[01/24 19:24:01    379s] 
[01/24 19:24:01    379s] End: GigaOpt DRV Optimization
[01/24 19:24:01    379s] GigaOpt DRV: restore maxLocalDensity to 0.98
[01/24 19:24:01    379s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2210.3M, EPOCH TIME: 1706117041.325117
[01/24 19:24:01    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:01    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:01    379s] 
[01/24 19:24:01    379s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:24:01    379s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.060, MEM:2210.3M, EPOCH TIME: 1706117041.384641
[01/24 19:24:01    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:01    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:01    379s] 
------------------------------------------------------------------
     Summary (cpu=0.08min real=0.08min mem=2210.3M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.890  |  2.091  |  1.890  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/24 19:24:01    379s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2258.4M, EPOCH TIME: 1706117041.924398
[01/24 19:24:01    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:01    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:01    380s] 
[01/24 19:24:01    380s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:24:01    380s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.060, MEM:2258.4M, EPOCH TIME: 1706117041.984798
[01/24 19:24:01    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:01    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:01    380s] Density: 71.785%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:02:19, real = 0:02:18, mem = 1706.4M, totSessionCpu=0:06:20 **
[01/24 19:24:02    380s] *** Timing Is met
[01/24 19:24:02    380s] *** Check timing (0:00:00.0)
[01/24 19:24:02    380s] *** Timing Is met
[01/24 19:24:02    380s] *** Check timing (0:00:00.0)
[01/24 19:24:02    380s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[01/24 19:24:02    380s] Info: 1 clock net  excluded from IPO operation.
[01/24 19:24:02    380s] ### Creating LA Mngr. totSessionCpu=0:06:20 mem=2210.4M
[01/24 19:24:02    380s] ### Creating LA Mngr, finished. totSessionCpu=0:06:20 mem=2210.4M
[01/24 19:24:02    380s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:24:02    380s] ### Creating PhyDesignMc. totSessionCpu=0:06:20 mem=2267.7M
[01/24 19:24:02    380s] OPERPROF: Starting DPlace-Init at level 1, MEM:2267.7M, EPOCH TIME: 1706117042.266325
[01/24 19:24:02    380s] Processing tracks to init pin-track alignment.
[01/24 19:24:02    380s] z: 2, totalTracks: 1
[01/24 19:24:02    380s] z: 4, totalTracks: 1
[01/24 19:24:02    380s] z: 6, totalTracks: 1
[01/24 19:24:02    380s] z: 8, totalTracks: 1
[01/24 19:24:02    380s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:24:02    380s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2267.7M, EPOCH TIME: 1706117042.282139
[01/24 19:24:02    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:02    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:02    380s] 
[01/24 19:24:02    380s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:24:02    380s] OPERPROF:     Starting CMU at level 3, MEM:2267.7M, EPOCH TIME: 1706117042.335069
[01/24 19:24:02    380s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2267.7M, EPOCH TIME: 1706117042.336680
[01/24 19:24:02    380s] 
[01/24 19:24:02    380s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:24:02    380s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.056, MEM:2267.7M, EPOCH TIME: 1706117042.338385
[01/24 19:24:02    380s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2267.7M, EPOCH TIME: 1706117042.338476
[01/24 19:24:02    380s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2267.7M, EPOCH TIME: 1706117042.338625
[01/24 19:24:02    380s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2267.7MB).
[01/24 19:24:02    380s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.075, MEM:2267.7M, EPOCH TIME: 1706117042.340942
[01/24 19:24:02    380s] TotalInstCnt at PhyDesignMc Initialization: 9463
[01/24 19:24:02    380s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:20 mem=2267.7M
[01/24 19:24:02    380s] Begin: Area Reclaim Optimization
[01/24 19:24:02    380s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:20.5/0:28:10.6 (0.2), mem = 2267.7M
[01/24 19:24:02    380s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.8
[01/24 19:24:02    380s] ### Creating RouteCongInterface, started
[01/24 19:24:02    380s] 
[01/24 19:24:02    380s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[01/24 19:24:02    380s] 
[01/24 19:24:02    380s] #optDebug: {0, 1.000}
[01/24 19:24:02    380s] ### Creating RouteCongInterface, finished
[01/24 19:24:02    380s] {MG  {8 0 3.6 0.0883025}  {10 0 12.7 0.306666} }
[01/24 19:24:02    380s] ### Creating LA Mngr. totSessionCpu=0:06:21 mem=2267.7M
[01/24 19:24:02    380s] ### Creating LA Mngr, finished. totSessionCpu=0:06:21 mem=2267.7M
[01/24 19:24:02    380s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2267.7M, EPOCH TIME: 1706117042.773317
[01/24 19:24:02    380s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2267.7M, EPOCH TIME: 1706117042.773696
[01/24 19:24:02    381s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.79
[01/24 19:24:02    381s] +---------+---------+--------+--------+------------+--------+
[01/24 19:24:02    381s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/24 19:24:02    381s] +---------+---------+--------+--------+------------+--------+
[01/24 19:24:02    381s] |   71.79%|        -|   0.000|   0.000|   0:00:00.0| 2267.7M|
[01/24 19:24:02    381s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 19:24:15    393s] |   71.50%|      149|   0.000|   0.000|   0:00:13.0| 2324.9M|
[01/24 19:24:15    393s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 19:24:15    393s] +---------+---------+--------+--------+------------+--------+
[01/24 19:24:15    393s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.50
[01/24 19:24:15    393s] 
[01/24 19:24:15    393s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/24 19:24:15    393s] --------------------------------------------------------------
[01/24 19:24:15    393s] |                                   | Total     | Sequential |
[01/24 19:24:15    393s] --------------------------------------------------------------
[01/24 19:24:15    393s] | Num insts resized                 |       0  |       0    |
[01/24 19:24:15    393s] | Num insts undone                  |       0  |       0    |
[01/24 19:24:15    393s] | Num insts Downsized               |       0  |       0    |
[01/24 19:24:15    393s] | Num insts Samesized               |       0  |       0    |
[01/24 19:24:15    393s] | Num insts Upsized                 |       0  |       0    |
[01/24 19:24:15    393s] | Num multiple commits+uncommits    |       0  |       -    |
[01/24 19:24:15    393s] --------------------------------------------------------------
[01/24 19:24:15    393s] Bottom Preferred Layer:
[01/24 19:24:15    393s]     None
[01/24 19:24:15    393s] Via Pillar Rule:
[01/24 19:24:15    393s]     None
[01/24 19:24:15    393s] 
[01/24 19:24:15    393s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/24 19:24:15    393s] End: Core Area Reclaim Optimization (cpu = 0:00:12.9) (real = 0:00:13.0) **
[01/24 19:24:15    393s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.8
[01/24 19:24:15    393s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:12.9/0:00:12.9 (1.0), totSession cpu/real = 0:06:33.4/0:28:23.5 (0.2), mem = 2324.9M
[01/24 19:24:15    393s] 
[01/24 19:24:15    393s] =============================================================================================
[01/24 19:24:15    393s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.35-s114_1
[01/24 19:24:15    393s] =============================================================================================
[01/24 19:24:15    393s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:24:15    393s] ---------------------------------------------------------------------------------------------
[01/24 19:24:15    393s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:24:15    393s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:24:15    393s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[01/24 19:24:15    393s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:24:15    393s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:24:15    393s] [ OptimizationStep       ]      1   0:00:00.1  (   0.9 % )     0:00:12.3 /  0:00:12.3    1.0
[01/24 19:24:15    393s] [ OptSingleIteration     ]      1   0:00:00.1  (   0.4 % )     0:00:12.2 /  0:00:12.2    1.0
[01/24 19:24:15    393s] [ OptGetWeight           ]     50   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:24:15    393s] [ OptEval                ]     50   0:00:08.8  (  68.2 % )     0:00:08.8 /  0:00:08.8    1.0
[01/24 19:24:15    393s] [ OptCommit              ]     50   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:24:15    393s] [ PostCommitDelayUpdate  ]     50   0:00:00.2  (   1.6 % )     0:00:02.1 /  0:00:02.1    1.0
[01/24 19:24:15    393s] [ IncrDelayCalc          ]    169   0:00:01.9  (  14.4 % )     0:00:01.9 /  0:00:01.9    1.0
[01/24 19:24:15    393s] [ IncrTimingUpdate       ]     34   0:00:01.1  (   8.7 % )     0:00:01.1 /  0:00:01.1    1.0
[01/24 19:24:15    393s] [ MISC                   ]          0:00:00.3  (   2.0 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:24:15    393s] ---------------------------------------------------------------------------------------------
[01/24 19:24:15    393s]  AreaOpt #2 TOTAL                   0:00:12.9  ( 100.0 % )     0:00:12.9 /  0:00:12.9    1.0
[01/24 19:24:15    393s] ---------------------------------------------------------------------------------------------
[01/24 19:24:15    393s] 
[01/24 19:24:15    393s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2305.8M, EPOCH TIME: 1706117055.304986
[01/24 19:24:15    393s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9368).
[01/24 19:24:15    393s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:15    393s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:15    393s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:15    393s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.073, MEM:2212.8M, EPOCH TIME: 1706117055.377895
[01/24 19:24:15    393s] TotalInstCnt at PhyDesignMc Destruction: 9368
[01/24 19:24:15    393s] End: Area Reclaim Optimization (cpu=0:00:13, real=0:00:13, mem=2212.82M, totSessionCpu=0:06:33).
[01/24 19:24:15    393s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[01/24 19:24:15    393s] Info: 1 clock net  excluded from IPO operation.
[01/24 19:24:15    393s] ### Creating LA Mngr. totSessionCpu=0:06:34 mem=2212.8M
[01/24 19:24:15    393s] ### Creating LA Mngr, finished. totSessionCpu=0:06:34 mem=2212.8M
[01/24 19:24:15    393s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:24:15    393s] ### Creating PhyDesignMc. totSessionCpu=0:06:34 mem=2270.1M
[01/24 19:24:15    393s] OPERPROF: Starting DPlace-Init at level 1, MEM:2270.1M, EPOCH TIME: 1706117055.462307
[01/24 19:24:15    393s] Processing tracks to init pin-track alignment.
[01/24 19:24:15    393s] z: 2, totalTracks: 1
[01/24 19:24:15    393s] z: 4, totalTracks: 1
[01/24 19:24:15    393s] z: 6, totalTracks: 1
[01/24 19:24:15    393s] z: 8, totalTracks: 1
[01/24 19:24:15    393s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:24:15    393s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2270.1M, EPOCH TIME: 1706117055.478198
[01/24 19:24:15    393s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:15    393s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:15    393s] 
[01/24 19:24:15    393s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:24:15    393s] OPERPROF:     Starting CMU at level 3, MEM:2270.1M, EPOCH TIME: 1706117055.530519
[01/24 19:24:15    393s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2270.1M, EPOCH TIME: 1706117055.532085
[01/24 19:24:15    393s] 
[01/24 19:24:15    393s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:24:15    393s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.056, MEM:2270.1M, EPOCH TIME: 1706117055.533749
[01/24 19:24:15    393s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2270.1M, EPOCH TIME: 1706117055.533836
[01/24 19:24:15    393s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2270.1M, EPOCH TIME: 1706117055.533943
[01/24 19:24:15    393s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2270.1MB).
[01/24 19:24:15    393s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.074, MEM:2270.1M, EPOCH TIME: 1706117055.536231
[01/24 19:24:15    393s] TotalInstCnt at PhyDesignMc Initialization: 9368
[01/24 19:24:15    393s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:34 mem=2270.1M
[01/24 19:24:15    393s] Begin: Area Reclaim Optimization
[01/24 19:24:15    393s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:33.7/0:28:23.8 (0.2), mem = 2270.1M
[01/24 19:24:15    393s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.9
[01/24 19:24:15    393s] ### Creating RouteCongInterface, started
[01/24 19:24:15    393s] 
[01/24 19:24:15    393s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 19:24:15    393s] 
[01/24 19:24:15    393s] #optDebug: {0, 1.000}
[01/24 19:24:15    393s] ### Creating RouteCongInterface, finished
[01/24 19:24:15    393s] {MG  {8 0 3.6 0.0883025}  {10 0 12.7 0.306666} }
[01/24 19:24:15    393s] ### Creating LA Mngr. totSessionCpu=0:06:34 mem=2270.1M
[01/24 19:24:15    393s] ### Creating LA Mngr, finished. totSessionCpu=0:06:34 mem=2270.1M
[01/24 19:24:15    394s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2270.1M, EPOCH TIME: 1706117055.951467
[01/24 19:24:15    394s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2270.1M, EPOCH TIME: 1706117055.951854
[01/24 19:24:16    394s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.50
[01/24 19:24:16    394s] +---------+---------+--------+--------+------------+--------+
[01/24 19:24:16    394s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/24 19:24:16    394s] +---------+---------+--------+--------+------------+--------+
[01/24 19:24:16    394s] |   71.50%|        -|   0.000|   0.000|   0:00:00.0| 2270.1M|
[01/24 19:24:16    394s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 19:24:16    394s] |   71.50%|        0|   0.000|   0.000|   0:00:00.0| 2270.1M|
[01/24 19:24:17    395s] |   71.41%|       22|   0.000|   0.000|   0:00:01.0| 2290.1M|
[01/24 19:24:19    397s] |   71.36%|       41|   0.000|   0.000|   0:00:02.0| 2290.1M|
[01/24 19:24:19    397s] |   71.36%|        0|   0.000|   0.000|   0:00:00.0| 2290.1M|
[01/24 19:24:19    397s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 19:24:19    397s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[01/24 19:24:19    397s] |   71.36%|        0|   0.000|   0.000|   0:00:00.0| 2290.1M|
[01/24 19:24:19    397s] +---------+---------+--------+--------+------------+--------+
[01/24 19:24:19    397s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.36
[01/24 19:24:19    397s] 
[01/24 19:24:19    397s] ** Summary: Restruct = 0 Buffer Deletion = 21 Declone = 1 Resize = 41 **
[01/24 19:24:19    397s] --------------------------------------------------------------
[01/24 19:24:19    397s] |                                   | Total     | Sequential |
[01/24 19:24:19    397s] --------------------------------------------------------------
[01/24 19:24:19    397s] | Num insts resized                 |      41  |       0    |
[01/24 19:24:19    397s] | Num insts undone                  |       0  |       0    |
[01/24 19:24:19    397s] | Num insts Downsized               |      41  |       0    |
[01/24 19:24:19    397s] | Num insts Samesized               |       0  |       0    |
[01/24 19:24:19    397s] | Num insts Upsized                 |       0  |       0    |
[01/24 19:24:19    397s] | Num multiple commits+uncommits    |       0  |       -    |
[01/24 19:24:19    397s] --------------------------------------------------------------
[01/24 19:24:19    397s] Bottom Preferred Layer:
[01/24 19:24:19    397s]     None
[01/24 19:24:19    397s] Via Pillar Rule:
[01/24 19:24:19    397s]     None
[01/24 19:24:19    397s] 
[01/24 19:24:19    397s] Number of times islegalLocAvaiable called = 44 skipped = 0, called in commitmove = 41, skipped in commitmove = 0
[01/24 19:24:19    397s] End: Core Area Reclaim Optimization (cpu = 0:00:03.6) (real = 0:00:04.0) **
[01/24 19:24:19    397s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2290.1M, EPOCH TIME: 1706117059.252300
[01/24 19:24:19    397s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9346).
[01/24 19:24:19    397s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:19    397s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:19    397s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:19    397s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.064, MEM:2290.1M, EPOCH TIME: 1706117059.316082
[01/24 19:24:19    397s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2290.1M, EPOCH TIME: 1706117059.323073
[01/24 19:24:19    397s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2290.1M, EPOCH TIME: 1706117059.323257
[01/24 19:24:19    397s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2290.1M, EPOCH TIME: 1706117059.336327
[01/24 19:24:19    397s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:19    397s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:19    397s] 
[01/24 19:24:19    397s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:24:19    397s] OPERPROF:       Starting CMU at level 4, MEM:2290.1M, EPOCH TIME: 1706117059.386482
[01/24 19:24:19    397s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2290.1M, EPOCH TIME: 1706117059.387872
[01/24 19:24:19    397s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.053, MEM:2290.1M, EPOCH TIME: 1706117059.389486
[01/24 19:24:19    397s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2290.1M, EPOCH TIME: 1706117059.389581
[01/24 19:24:19    397s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2290.1M, EPOCH TIME: 1706117059.389665
[01/24 19:24:19    397s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2290.1M, EPOCH TIME: 1706117059.391811
[01/24 19:24:19    397s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2290.1M, EPOCH TIME: 1706117059.392046
[01/24 19:24:19    397s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.069, MEM:2290.1M, EPOCH TIME: 1706117059.392192
[01/24 19:24:19    397s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.069, MEM:2290.1M, EPOCH TIME: 1706117059.392264
[01/24 19:24:19    397s] TDRefine: refinePlace mode is spiral
[01/24 19:24:19    397s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.82999.4
[01/24 19:24:19    397s] OPERPROF: Starting RefinePlace at level 1, MEM:2290.1M, EPOCH TIME: 1706117059.392374
[01/24 19:24:19    397s] *** Starting refinePlace (0:06:37 mem=2290.1M) ***
[01/24 19:24:19    397s] Total net bbox length = 1.886e+05 (9.961e+04 8.902e+04) (ext = 1.345e+04)
[01/24 19:24:19    397s] 
[01/24 19:24:19    397s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:24:19    397s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 19:24:19    397s] (I)      Default pattern map key = picorv32_default.
[01/24 19:24:19    397s] (I)      Default pattern map key = picorv32_default.
[01/24 19:24:19    397s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2290.1M, EPOCH TIME: 1706117059.416007
[01/24 19:24:19    397s] Starting refinePlace ...
[01/24 19:24:19    397s] (I)      Default pattern map key = picorv32_default.
[01/24 19:24:19    397s] One DDP V2 for no tweak run.
[01/24 19:24:19    397s] 
[01/24 19:24:19    397s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/24 19:24:19    397s] Move report: legalization moves 87 insts, mean move: 1.11 um, max move: 8.44 um spiral
[01/24 19:24:19    397s] 	Max move on inst (FE_OFC667_genblk1_pcpi_mul_mul_2366_47_n_816): (199.40, 208.24) --> (197.80, 215.08)
[01/24 19:24:19    397s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/24 19:24:19    397s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 19:24:19    397s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2293.2MB) @(0:06:38 - 0:06:38).
[01/24 19:24:19    397s] Move report: Detail placement moves 87 insts, mean move: 1.11 um, max move: 8.44 um 
[01/24 19:24:19    397s] 	Max move on inst (FE_OFC667_genblk1_pcpi_mul_mul_2366_47_n_816): (199.40, 208.24) --> (197.80, 215.08)
[01/24 19:24:19    397s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2293.2MB
[01/24 19:24:19    397s] Statistics of distance of Instance movement in refine placement:
[01/24 19:24:19    397s]   maximum (X+Y) =         8.44 um
[01/24 19:24:19    397s]   inst (FE_OFC667_genblk1_pcpi_mul_mul_2366_47_n_816) with max move: (199.4, 208.24) -> (197.8, 215.08)
[01/24 19:24:19    397s]   mean    (X+Y) =         1.11 um
[01/24 19:24:19    397s] Summary Report:
[01/24 19:24:19    397s] Instances move: 87 (out of 9346 movable)
[01/24 19:24:19    397s] Instances flipped: 0
[01/24 19:24:19    397s] Mean displacement: 1.11 um
[01/24 19:24:19    397s] Max displacement: 8.44 um (Instance: FE_OFC667_genblk1_pcpi_mul_mul_2366_47_n_816) (199.4, 208.24) -> (197.8, 215.08)
[01/24 19:24:19    397s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/24 19:24:19    397s] Total instances moved : 87
[01/24 19:24:19    397s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.420, REAL:0.414, MEM:2293.2M, EPOCH TIME: 1706117059.830300
[01/24 19:24:19    397s] Total net bbox length = 1.887e+05 (9.965e+04 8.906e+04) (ext = 1.345e+04)
[01/24 19:24:19    397s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2293.2MB
[01/24 19:24:19    397s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2293.2MB) @(0:06:37 - 0:06:38).
[01/24 19:24:19    397s] *** Finished refinePlace (0:06:38 mem=2293.2M) ***
[01/24 19:24:19    397s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.82999.4
[01/24 19:24:19    397s] OPERPROF: Finished RefinePlace at level 1, CPU:0.450, REAL:0.444, MEM:2293.2M, EPOCH TIME: 1706117059.836777
[01/24 19:24:19    398s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2293.2M, EPOCH TIME: 1706117059.924736
[01/24 19:24:19    398s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9346).
[01/24 19:24:19    398s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:19    398s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:19    398s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:19    398s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.051, MEM:2290.2M, EPOCH TIME: 1706117059.975763
[01/24 19:24:19    398s] *** maximum move = 8.44 um ***
[01/24 19:24:19    398s] *** Finished re-routing un-routed nets (2290.2M) ***
[01/24 19:24:20    398s] OPERPROF: Starting DPlace-Init at level 1, MEM:2290.2M, EPOCH TIME: 1706117060.006901
[01/24 19:24:20    398s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2290.2M, EPOCH TIME: 1706117060.019254
[01/24 19:24:20    398s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:20    398s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:20    398s] 
[01/24 19:24:20    398s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:24:20    398s] OPERPROF:     Starting CMU at level 3, MEM:2290.2M, EPOCH TIME: 1706117060.068958
[01/24 19:24:20    398s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2290.2M, EPOCH TIME: 1706117060.070344
[01/24 19:24:20    398s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.053, MEM:2290.2M, EPOCH TIME: 1706117060.071979
[01/24 19:24:20    398s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2290.2M, EPOCH TIME: 1706117060.072065
[01/24 19:24:20    398s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2290.2M, EPOCH TIME: 1706117060.072145
[01/24 19:24:20    398s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2290.2M, EPOCH TIME: 1706117060.076175
[01/24 19:24:20    398s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2290.2M, EPOCH TIME: 1706117060.076418
[01/24 19:24:20    398s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.070, MEM:2290.2M, EPOCH TIME: 1706117060.076578
[01/24 19:24:20    398s] 
[01/24 19:24:20    398s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2290.2M) ***
[01/24 19:24:20    398s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.9
[01/24 19:24:20    398s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:04.6/0:00:04.5 (1.0), totSession cpu/real = 0:06:38.3/0:28:28.3 (0.2), mem = 2290.2M
[01/24 19:24:20    398s] 
[01/24 19:24:20    398s] =============================================================================================
[01/24 19:24:20    398s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             21.35-s114_1
[01/24 19:24:20    398s] =============================================================================================
[01/24 19:24:20    398s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:24:20    398s] ---------------------------------------------------------------------------------------------
[01/24 19:24:20    398s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:24:20    398s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:24:20    398s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 19:24:20    398s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:24:20    398s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:24:20    398s] [ OptimizationStep       ]      1   0:00:00.4  (   8.2 % )     0:00:03.1 /  0:00:03.1    1.0
[01/24 19:24:20    398s] [ OptSingleIteration     ]      5   0:00:00.1  (   2.9 % )     0:00:02.7 /  0:00:02.7    1.0
[01/24 19:24:20    398s] [ OptGetWeight           ]    166   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:24:20    398s] [ OptEval                ]    166   0:00:01.6  (  34.9 % )     0:00:01.6 /  0:00:01.6    1.0
[01/24 19:24:20    398s] [ OptCommit              ]    166   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[01/24 19:24:20    398s] [ PostCommitDelayUpdate  ]    166   0:00:00.1  (   1.2 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 19:24:20    398s] [ IncrDelayCalc          ]     77   0:00:00.7  (  14.7 % )     0:00:00.7 /  0:00:00.6    1.0
[01/24 19:24:20    398s] [ RefinePlace            ]      1   0:00:00.9  (  19.7 % )     0:00:00.9 /  0:00:00.9    1.0
[01/24 19:24:20    398s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[01/24 19:24:20    398s] [ IncrTimingUpdate       ]     23   0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:24:20    398s] [ MISC                   ]          0:00:00.2  (   5.5 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:24:20    398s] ---------------------------------------------------------------------------------------------
[01/24 19:24:20    398s]  AreaOpt #3 TOTAL                   0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:04.6    1.0
[01/24 19:24:20    398s] ---------------------------------------------------------------------------------------------
[01/24 19:24:20    398s] 
[01/24 19:24:20    398s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2271.1M, EPOCH TIME: 1706117060.168533
[01/24 19:24:20    398s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:20    398s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:20    398s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:20    398s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:20    398s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.050, MEM:2214.1M, EPOCH TIME: 1706117060.218116
[01/24 19:24:20    398s] TotalInstCnt at PhyDesignMc Destruction: 9346
[01/24 19:24:20    398s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=2214.11M, totSessionCpu=0:06:38).
[01/24 19:24:20    398s] **INFO: Flow update: Design timing is met.
[01/24 19:24:20    398s] Begin: GigaOpt postEco DRV Optimization
[01/24 19:24:20    398s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[01/24 19:24:20    398s] *** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:38.5/0:28:28.5 (0.2), mem = 2214.1M
[01/24 19:24:20    398s] Info: 1 clock net  excluded from IPO operation.
[01/24 19:24:20    398s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.10
[01/24 19:24:20    398s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:24:20    398s] ### Creating PhyDesignMc. totSessionCpu=0:06:39 mem=2214.1M
[01/24 19:24:20    398s] OPERPROF: Starting DPlace-Init at level 1, MEM:2214.1M, EPOCH TIME: 1706117060.429531
[01/24 19:24:20    398s] Processing tracks to init pin-track alignment.
[01/24 19:24:20    398s] z: 2, totalTracks: 1
[01/24 19:24:20    398s] z: 4, totalTracks: 1
[01/24 19:24:20    398s] z: 6, totalTracks: 1
[01/24 19:24:20    398s] z: 8, totalTracks: 1
[01/24 19:24:20    398s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:24:20    398s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2214.1M, EPOCH TIME: 1706117060.443871
[01/24 19:24:20    398s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:20    398s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:20    398s] 
[01/24 19:24:20    398s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:24:20    398s] OPERPROF:     Starting CMU at level 3, MEM:2214.1M, EPOCH TIME: 1706117060.493464
[01/24 19:24:20    398s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2214.1M, EPOCH TIME: 1706117060.494869
[01/24 19:24:20    398s] 
[01/24 19:24:20    398s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:24:20    398s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.053, MEM:2214.1M, EPOCH TIME: 1706117060.496513
[01/24 19:24:20    398s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2214.1M, EPOCH TIME: 1706117060.496601
[01/24 19:24:20    398s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2214.1M, EPOCH TIME: 1706117060.496685
[01/24 19:24:20    398s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2214.1MB).
[01/24 19:24:20    398s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.069, MEM:2214.1M, EPOCH TIME: 1706117060.498950
[01/24 19:24:20    398s] TotalInstCnt at PhyDesignMc Initialization: 9346
[01/24 19:24:20    398s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:39 mem=2214.1M
[01/24 19:24:20    398s] ### Creating RouteCongInterface, started
[01/24 19:24:20    398s] 
[01/24 19:24:20    398s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/24 19:24:20    398s] 
[01/24 19:24:20    398s] #optDebug: {0, 1.000}
[01/24 19:24:20    398s] ### Creating RouteCongInterface, finished
[01/24 19:24:20    398s] {MG  {8 0 3.6 0.0883025}  {10 0 12.7 0.306666} }
[01/24 19:24:20    398s] ### Creating LA Mngr. totSessionCpu=0:06:39 mem=2214.1M
[01/24 19:24:20    398s] ### Creating LA Mngr, finished. totSessionCpu=0:06:39 mem=2214.1M
[01/24 19:24:21    399s] [GPS-DRV] Optimizer parameters ============================= 
[01/24 19:24:21    399s] [GPS-DRV] maxDensity (design): 0.95
[01/24 19:24:21    399s] [GPS-DRV] maxLocalDensity: 0.98
[01/24 19:24:21    399s] [GPS-DRV] All active and enabled setup views
[01/24 19:24:21    399s] [GPS-DRV]     default_emulate_view
[01/24 19:24:21    399s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/24 19:24:21    399s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/24 19:24:21    399s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/24 19:24:21    399s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/24 19:24:21    399s] [GPS-DRV] timing-driven DRV settings
[01/24 19:24:21    399s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/24 19:24:21    399s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2271.3M, EPOCH TIME: 1706117061.306914
[01/24 19:24:21    399s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2271.3M, EPOCH TIME: 1706117061.307149
[01/24 19:24:21    399s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:24:21    399s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/24 19:24:21    399s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:24:21    399s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/24 19:24:21    399s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:24:21    399s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 19:24:21    399s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.89|     0.00|       0|       0|       0| 71.36%|          |         |
[01/24 19:24:21    399s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 19:24:21    399s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.89|     0.00|       1|       0|       1| 71.36%| 0:00:00.0|  2312.0M|
[01/24 19:24:21    399s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 19:24:21    399s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.89|     0.00|       0|       0|       0| 71.36%| 0:00:00.0|  2312.0M|
[01/24 19:24:21    399s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:24:21    399s] Bottom Preferred Layer:
[01/24 19:24:21    399s]     None
[01/24 19:24:21    399s] Via Pillar Rule:
[01/24 19:24:21    399s]     None
[01/24 19:24:21    399s] 
[01/24 19:24:21    399s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=2312.0M) ***
[01/24 19:24:21    399s] 
[01/24 19:24:21    399s] Total-nets :: 11788, Stn-nets :: 25, ratio :: 0.21208 %, Total-len 228675, Stn-len 1499.32
[01/24 19:24:21    399s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2292.9M, EPOCH TIME: 1706117061.803741
[01/24 19:24:21    399s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9347).
[01/24 19:24:21    399s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:21    399s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:21    399s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:21    399s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.051, MEM:2216.9M, EPOCH TIME: 1706117061.854841
[01/24 19:24:21    399s] TotalInstCnt at PhyDesignMc Destruction: 9347
[01/24 19:24:21    399s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.10
[01/24 19:24:21    399s] *** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:06:40.0/0:28:30.0 (0.2), mem = 2216.9M
[01/24 19:24:21    399s] 
[01/24 19:24:21    399s] =============================================================================================
[01/24 19:24:21    399s]  Step TAT Report : DrvOpt #4 / place_opt_design #1                              21.35-s114_1
[01/24 19:24:21    399s] =============================================================================================
[01/24 19:24:21    399s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:24:21    399s] ---------------------------------------------------------------------------------------------
[01/24 19:24:21    399s] [ SlackTraversorInit     ]      1   0:00:00.1  (   7.0 % )     0:00:00.1 /  0:00:00.1    1.1
[01/24 19:24:21    399s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:24:21    399s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  10.5 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:24:21    399s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.9
[01/24 19:24:21    399s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 19:24:21    399s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:24:21    399s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.4    1.1
[01/24 19:24:21    399s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:24:21    399s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:24:21    399s] [ OptEval                ]      1   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:24:21    399s] [ OptCommit              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:24:21    399s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 19:24:21    399s] [ IncrDelayCalc          ]      4   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    0.6
[01/24 19:24:21    399s] [ DrvFindVioNets         ]      3   0:00:00.1  (   8.5 % )     0:00:00.1 /  0:00:00.2    1.2
[01/24 19:24:21    399s] [ DrvComputeSummary      ]      3   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.2
[01/24 19:24:21    399s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.6
[01/24 19:24:21    399s] [ MISC                   ]          0:00:00.8  (  51.8 % )     0:00:00.8 /  0:00:00.8    1.0
[01/24 19:24:21    399s] ---------------------------------------------------------------------------------------------
[01/24 19:24:21    399s]  DrvOpt #4 TOTAL                    0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[01/24 19:24:21    399s] ---------------------------------------------------------------------------------------------
[01/24 19:24:21    399s] 
[01/24 19:24:21    399s] End: GigaOpt postEco DRV Optimization
[01/24 19:24:21    399s] **INFO: Flow update: Design timing is met.
[01/24 19:24:21    399s] Running refinePlace -preserveRouting true -hardFence false
[01/24 19:24:21    399s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2216.9M, EPOCH TIME: 1706117061.864192
[01/24 19:24:21    399s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2216.9M, EPOCH TIME: 1706117061.864281
[01/24 19:24:21    399s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2216.9M, EPOCH TIME: 1706117061.864376
[01/24 19:24:21    399s] Processing tracks to init pin-track alignment.
[01/24 19:24:21    399s] z: 2, totalTracks: 1
[01/24 19:24:21    399s] z: 4, totalTracks: 1
[01/24 19:24:21    399s] z: 6, totalTracks: 1
[01/24 19:24:21    399s] z: 8, totalTracks: 1
[01/24 19:24:21    399s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:24:21    400s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2216.9M, EPOCH TIME: 1706117061.876424
[01/24 19:24:21    400s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:21    400s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:21    400s] 
[01/24 19:24:21    400s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:24:21    400s] OPERPROF:         Starting CMU at level 5, MEM:2216.9M, EPOCH TIME: 1706117061.913483
[01/24 19:24:21    400s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:2216.9M, EPOCH TIME: 1706117061.914450
[01/24 19:24:21    400s] 
[01/24 19:24:21    400s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:24:21    400s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.039, MEM:2216.9M, EPOCH TIME: 1706117061.915653
[01/24 19:24:21    400s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2216.9M, EPOCH TIME: 1706117061.915715
[01/24 19:24:21    400s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2216.9M, EPOCH TIME: 1706117061.915771
[01/24 19:24:21    400s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2216.9MB).
[01/24 19:24:21    400s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.053, MEM:2216.9M, EPOCH TIME: 1706117061.917382
[01/24 19:24:21    400s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.053, MEM:2216.9M, EPOCH TIME: 1706117061.917435
[01/24 19:24:21    400s] TDRefine: refinePlace mode is spiral
[01/24 19:24:21    400s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.82999.5
[01/24 19:24:21    400s] OPERPROF:   Starting RefinePlace at level 2, MEM:2216.9M, EPOCH TIME: 1706117061.917522
[01/24 19:24:21    400s] *** Starting refinePlace (0:06:40 mem=2216.9M) ***
[01/24 19:24:21    400s] Total net bbox length = 1.888e+05 (9.967e+04 8.908e+04) (ext = 1.345e+04)
[01/24 19:24:21    400s] 
[01/24 19:24:21    400s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:24:21    400s] (I)      Default pattern map key = picorv32_default.
[01/24 19:24:21    400s] (I)      Default pattern map key = picorv32_default.
[01/24 19:24:21    400s] 
[01/24 19:24:21    400s] Starting Small incrNP...
[01/24 19:24:21    400s] User Input Parameters:
[01/24 19:24:21    400s] - Congestion Driven    : Off
[01/24 19:24:21    400s] - Timing Driven        : Off
[01/24 19:24:21    400s] - Area-Violation Based : Off
[01/24 19:24:21    400s] - Start Rollback Level : -5
[01/24 19:24:21    400s] - Legalized            : On
[01/24 19:24:21    400s] - Window Based         : Off
[01/24 19:24:21    400s] - eDen incr mode       : Off
[01/24 19:24:21    400s] - Small incr mode      : On
[01/24 19:24:21    400s] 
[01/24 19:24:21    400s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2216.9M, EPOCH TIME: 1706117061.937731
[01/24 19:24:21    400s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2216.9M, EPOCH TIME: 1706117061.939559
[01/24 19:24:21    400s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.003, MEM:2216.9M, EPOCH TIME: 1706117061.942689
[01/24 19:24:21    400s] default core: bins with density > 0.750 = 46.15 % ( 78 / 169 )
[01/24 19:24:21    400s] Density distribution unevenness ratio = 6.230%
[01/24 19:24:21    400s] Density distribution unevenness ratio (U70) = 6.230%
[01/24 19:24:21    400s] Density distribution unevenness ratio (U80) = 0.659%
[01/24 19:24:21    400s] Density distribution unevenness ratio (U90) = 0.000%
[01/24 19:24:21    400s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.010, REAL:0.005, MEM:2216.9M, EPOCH TIME: 1706117061.942792
[01/24 19:24:21    400s] cost 0.863953, thresh 1.000000
[01/24 19:24:21    400s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2216.9M)
[01/24 19:24:21    400s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[01/24 19:24:21    400s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2216.9M, EPOCH TIME: 1706117061.943325
[01/24 19:24:21    400s] Starting refinePlace ...
[01/24 19:24:21    400s] (I)      Default pattern map key = picorv32_default.
[01/24 19:24:21    400s] One DDP V2 for no tweak run.
[01/24 19:24:21    400s] (I)      Default pattern map key = picorv32_default.
[01/24 19:24:21    400s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2216.9M, EPOCH TIME: 1706117061.967540
[01/24 19:24:21    400s] DDP initSite1 nrRow 122 nrJob 122
[01/24 19:24:21    400s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2216.9M, EPOCH TIME: 1706117061.967624
[01/24 19:24:21    400s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2216.9M, EPOCH TIME: 1706117061.967848
[01/24 19:24:21    400s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2216.9M, EPOCH TIME: 1706117061.967902
[01/24 19:24:21    400s] DDP markSite nrRow 122 nrJob 122
[01/24 19:24:21    400s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2216.9M, EPOCH TIME: 1706117061.968229
[01/24 19:24:21    400s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2216.9M, EPOCH TIME: 1706117061.968283
[01/24 19:24:21    400s]   Spread Effort: high, pre-route mode, useDDP on.
[01/24 19:24:21    400s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2216.9MB) @(0:06:40 - 0:06:40).
[01/24 19:24:21    400s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 19:24:21    400s] wireLenOptFixPriorityInst 0 inst fixed
[01/24 19:24:22    400s] 
[01/24 19:24:22    400s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/24 19:24:22    400s] Move report: legalization moves 2 insts, mean move: 1.85 um, max move: 2.11 um spiral
[01/24 19:24:22    400s] 	Max move on inst (genblk2.pcpi_div_g12878): (96.40, 153.52) --> (96.80, 155.23)
[01/24 19:24:22    400s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/24 19:24:22    400s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 19:24:22    400s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=2220.0MB) @(0:06:40 - 0:06:40).
[01/24 19:24:22    400s] Move report: Detail placement moves 2 insts, mean move: 1.85 um, max move: 2.11 um 
[01/24 19:24:22    400s] 	Max move on inst (genblk2.pcpi_div_g12878): (96.40, 153.52) --> (96.80, 155.23)
[01/24 19:24:22    400s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2220.0MB
[01/24 19:24:22    400s] Statistics of distance of Instance movement in refine placement:
[01/24 19:24:22    400s]   maximum (X+Y) =         2.11 um
[01/24 19:24:22    400s]   inst (genblk2.pcpi_div_g12878) with max move: (96.4, 153.52) -> (96.8, 155.23)
[01/24 19:24:22    400s]   mean    (X+Y) =         1.85 um
[01/24 19:24:22    400s] Summary Report:
[01/24 19:24:22    400s] Instances move: 2 (out of 9347 movable)
[01/24 19:24:22    400s] Instances flipped: 0
[01/24 19:24:22    400s] Mean displacement: 1.85 um
[01/24 19:24:22    400s] Max displacement: 2.11 um (Instance: genblk2.pcpi_div_g12878) (96.4, 153.52) -> (96.8, 155.23)
[01/24 19:24:22    400s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22X1
[01/24 19:24:22    400s] Total instances moved : 2
[01/24 19:24:22    400s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.380, REAL:0.368, MEM:2220.0M, EPOCH TIME: 1706117062.311763
[01/24 19:24:22    400s] Total net bbox length = 1.888e+05 (9.967e+04 8.909e+04) (ext = 1.345e+04)
[01/24 19:24:22    400s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2220.0MB
[01/24 19:24:22    400s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=2220.0MB) @(0:06:40 - 0:06:40).
[01/24 19:24:22    400s] *** Finished refinePlace (0:06:40 mem=2220.0M) ***
[01/24 19:24:22    400s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.82999.5
[01/24 19:24:22    400s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.410, REAL:0.399, MEM:2220.0M, EPOCH TIME: 1706117062.316340
[01/24 19:24:22    400s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2220.0M, EPOCH TIME: 1706117062.316403
[01/24 19:24:22    400s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9347).
[01/24 19:24:22    400s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:22    400s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:22    400s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:22    400s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.050, REAL:0.048, MEM:2217.0M, EPOCH TIME: 1706117062.364422
[01/24 19:24:22    400s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.510, REAL:0.500, MEM:2217.0M, EPOCH TIME: 1706117062.364630
[01/24 19:24:22    400s] **INFO: Flow update: Design timing is met.
[01/24 19:24:22    400s] **INFO: Flow update: Design timing is met.
[01/24 19:24:22    400s] **INFO: Flow update: Design timing is met.
[01/24 19:24:22    400s] Register exp ratio and priority group on 0 nets on 13666 nets : 
[01/24 19:24:22    400s] 
[01/24 19:24:22    400s] Active setup views:
[01/24 19:24:22    400s]  default_emulate_view
[01/24 19:24:22    400s]   Dominating endpoints: 0
[01/24 19:24:22    400s]   Dominating TNS: -0.000
[01/24 19:24:22    400s] 
[01/24 19:24:22    400s] Extraction called for design 'picorv32' of instances=9347 and nets=13861 using extraction engine 'preRoute' .
[01/24 19:24:22    400s] PreRoute RC Extraction called for design picorv32.
[01/24 19:24:22    400s] RC Extraction called in multi-corner(1) mode.
[01/24 19:24:22    400s] RCMode: PreRoute
[01/24 19:24:22    400s]       RC Corner Indexes            0   
[01/24 19:24:22    400s] Capacitance Scaling Factor   : 1.00000 
[01/24 19:24:22    400s] Resistance Scaling Factor    : 1.00000 
[01/24 19:24:22    400s] Clock Cap. Scaling Factor    : 1.00000 
[01/24 19:24:22    400s] Clock Res. Scaling Factor    : 1.00000 
[01/24 19:24:22    400s] Shrink Factor                : 1.00000
[01/24 19:24:22    400s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/24 19:24:22    400s] Using Quantus QRC technology file ...
[01/24 19:24:22    400s] RC Grid backup saved.
[01/24 19:24:22    400s] 
[01/24 19:24:22    400s] Trim Metal Layers:
[01/24 19:24:22    400s] LayerId::1 widthSet size::1
[01/24 19:24:22    400s] LayerId::2 widthSet size::1
[01/24 19:24:22    400s] LayerId::3 widthSet size::1
[01/24 19:24:22    400s] LayerId::4 widthSet size::1
[01/24 19:24:22    400s] LayerId::5 widthSet size::1
[01/24 19:24:22    400s] LayerId::6 widthSet size::1
[01/24 19:24:22    400s] LayerId::7 widthSet size::1
[01/24 19:24:22    400s] LayerId::8 widthSet size::1
[01/24 19:24:22    400s] LayerId::9 widthSet size::1
[01/24 19:24:22    400s] LayerId::10 widthSet size::1
[01/24 19:24:22    400s] LayerId::11 widthSet size::1
[01/24 19:24:22    400s] Skipped RC grid update for preRoute extraction.
[01/24 19:24:22    400s] eee: pegSigSF::1.070000
[01/24 19:24:22    400s] Initializing multi-corner resistance tables ...
[01/24 19:24:22    400s] eee: l::1 avDens::0.093963 usedTrk::1657.500732 availTrk::17640.000000 sigTrk::1657.500732
[01/24 19:24:22    400s] eee: l::2 avDens::0.257430 usedTrk::4049.888533 availTrk::15732.000000 sigTrk::4049.888533
[01/24 19:24:22    400s] eee: l::3 avDens::0.299848 usedTrk::4992.474028 availTrk::16650.000000 sigTrk::4992.474028
[01/24 19:24:22    400s] eee: l::4 avDens::0.168932 usedTrk::2426.545467 availTrk::14364.000000 sigTrk::2426.545467
[01/24 19:24:22    400s] eee: l::5 avDens::0.117911 usedTrk::1719.146601 availTrk::14580.000000 sigTrk::1719.146601
[01/24 19:24:22    400s] eee: l::6 avDens::0.019834 usedTrk::191.629737 availTrk::9661.500000 sigTrk::191.629737
[01/24 19:24:22    400s] eee: l::7 avDens::0.016676 usedTrk::78.045000 availTrk::4680.000000 sigTrk::78.045000
[01/24 19:24:22    400s] eee: l::8 avDens::0.016643 usedTrk::18.499064 availTrk::1111.500000 sigTrk::18.499064
[01/24 19:24:22    400s] eee: l::9 avDens::0.011406 usedTrk::7.185965 availTrk::630.000000 sigTrk::7.185965
[01/24 19:24:22    400s] eee: l::10 avDens::0.085693 usedTrk::123.089851 availTrk::1436.400000 sigTrk::123.089851
[01/24 19:24:22    400s] eee: l::11 avDens::0.054073 usedTrk::163.516900 availTrk::3024.000000 sigTrk::163.516900
[01/24 19:24:22    400s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:24:22    400s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.265799 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.831900 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 19:24:22    400s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2201.621M)
[01/24 19:24:22    400s] Skewing Data Summary (End_of_FINAL)
[01/24 19:24:23    401s] --------------------------------------------------
[01/24 19:24:23    401s]  Total skewed count:0
[01/24 19:24:23    401s] --------------------------------------------------
[01/24 19:24:23    401s] Starting delay calculation for Setup views
[01/24 19:24:23    401s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/24 19:24:23    401s] #################################################################################
[01/24 19:24:23    401s] # Design Stage: PreRoute
[01/24 19:24:23    401s] # Design Name: picorv32
[01/24 19:24:23    401s] # Design Mode: 45nm
[01/24 19:24:23    401s] # Analysis Mode: MMMC Non-OCV 
[01/24 19:24:23    401s] # Parasitics Mode: No SPEF/RCDB 
[01/24 19:24:23    401s] # Signoff Settings: SI Off 
[01/24 19:24:23    401s] #################################################################################
[01/24 19:24:23    401s] Calculate delays in Single mode...
[01/24 19:24:23    402s] Topological Sorting (REAL = 0:00:00.0, MEM = 2197.4M, InitMEM = 2197.4M)
[01/24 19:24:23    402s] Start delay calculation (fullDC) (1 T). (MEM=2197.39)
[01/24 19:24:24    402s] End AAE Lib Interpolated Model. (MEM=2208.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:24:26    405s] Total number of fetched objects 13666
[01/24 19:24:26    405s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/24 19:24:26    405s] End delay calculation. (MEM=2224.6 CPU=0:00:02.4 REAL=0:00:02.0)
[01/24 19:24:26    405s] End delay calculation (fullDC). (MEM=2224.6 CPU=0:00:03.1 REAL=0:00:03.0)
[01/24 19:24:26    405s] *** CDM Built up (cpu=0:00:03.4  real=0:00:03.0  mem= 2224.6M) ***
[01/24 19:24:27    405s] *** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:06:46 mem=2224.6M)
[01/24 19:24:27    405s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2224.60 MB )
[01/24 19:24:27    405s] (I)      ==================== Layers =====================
[01/24 19:24:27    405s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:24:27    405s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 19:24:27    405s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:24:27    405s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 19:24:27    405s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 19:24:27    405s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 19:24:27    405s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 19:24:27    405s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 19:24:27    405s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 19:24:27    405s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 19:24:27    405s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 19:24:27    405s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 19:24:27    405s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 19:24:27    405s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 19:24:27    405s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 19:24:27    405s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 19:24:27    405s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 19:24:27    405s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 19:24:27    405s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 19:24:27    405s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 19:24:27    405s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 19:24:27    405s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 19:24:27    405s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 19:24:27    405s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 19:24:27    405s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 19:24:27    405s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:24:27    405s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 19:24:27    405s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 19:24:27    405s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 19:24:27    405s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 19:24:27    405s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 19:24:27    405s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 19:24:27    405s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 19:24:27    405s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 19:24:27    405s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 19:24:27    405s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 19:24:27    405s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 19:24:27    405s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 19:24:27    405s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 19:24:27    405s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 19:24:27    405s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:24:27    405s] (I)      Started Import and model ( Curr Mem: 2224.60 MB )
[01/24 19:24:27    405s] (I)      Default pattern map key = picorv32_default.
[01/24 19:24:27    405s] (I)      == Non-default Options ==
[01/24 19:24:27    405s] (I)      Build term to term wires                           : false
[01/24 19:24:27    405s] (I)      Maximum routing layer                              : 11
[01/24 19:24:27    405s] (I)      Number of threads                                  : 1
[01/24 19:24:27    405s] (I)      Method to set GCell size                           : row
[01/24 19:24:27    405s] (I)      Counted 2617 PG shapes. We will not process PG shapes layer by layer.
[01/24 19:24:27    405s] (I)      Use row-based GCell size
[01/24 19:24:27    405s] (I)      Use row-based GCell align
[01/24 19:24:27    405s] (I)      layer 0 area = 80000
[01/24 19:24:27    405s] (I)      layer 1 area = 80000
[01/24 19:24:27    405s] (I)      layer 2 area = 80000
[01/24 19:24:27    405s] (I)      layer 3 area = 80000
[01/24 19:24:27    405s] (I)      layer 4 area = 80000
[01/24 19:24:27    405s] (I)      layer 5 area = 80000
[01/24 19:24:27    405s] (I)      layer 6 area = 80000
[01/24 19:24:27    405s] (I)      layer 7 area = 80000
[01/24 19:24:27    405s] (I)      layer 8 area = 80000
[01/24 19:24:27    405s] (I)      layer 9 area = 400000
[01/24 19:24:27    405s] (I)      layer 10 area = 400000
[01/24 19:24:27    405s] (I)      GCell unit size   : 3420
[01/24 19:24:27    405s] (I)      GCell multiplier  : 1
[01/24 19:24:27    405s] (I)      GCell row height  : 3420
[01/24 19:24:27    405s] (I)      Actual row height : 3420
[01/24 19:24:27    405s] (I)      GCell align ref   : 30000 30020
[01/24 19:24:27    405s] [NR-eGR] Track table information for default rule: 
[01/24 19:24:27    405s] [NR-eGR] Metal1 has single uniform track structure
[01/24 19:24:27    405s] [NR-eGR] Metal2 has single uniform track structure
[01/24 19:24:27    405s] [NR-eGR] Metal3 has single uniform track structure
[01/24 19:24:27    405s] [NR-eGR] Metal4 has single uniform track structure
[01/24 19:24:27    405s] [NR-eGR] Metal5 has single uniform track structure
[01/24 19:24:27    405s] [NR-eGR] Metal6 has single uniform track structure
[01/24 19:24:27    405s] [NR-eGR] Metal7 has single uniform track structure
[01/24 19:24:27    405s] [NR-eGR] Metal8 has single uniform track structure
[01/24 19:24:27    405s] [NR-eGR] Metal9 has single uniform track structure
[01/24 19:24:27    405s] [NR-eGR] Metal10 has single uniform track structure
[01/24 19:24:27    405s] [NR-eGR] Metal11 has single uniform track structure
[01/24 19:24:27    405s] (I)      ==================== Default via =====================
[01/24 19:24:27    405s] (I)      +----+------------------+----------------------------+
[01/24 19:24:27    405s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 19:24:27    405s] (I)      +----+------------------+----------------------------+
[01/24 19:24:27    405s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 19:24:27    405s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 19:24:27    405s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 19:24:27    405s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 19:24:27    405s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 19:24:27    405s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 19:24:27    405s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 19:24:27    405s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 19:24:27    405s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 19:24:27    405s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 19:24:27    405s] (I)      +----+------------------+----------------------------+
[01/24 19:24:27    405s] [NR-eGR] Read 4236 PG shapes
[01/24 19:24:27    405s] [NR-eGR] Read 0 clock shapes
[01/24 19:24:27    405s] [NR-eGR] Read 0 other shapes
[01/24 19:24:27    405s] [NR-eGR] #Routing Blockages  : 0
[01/24 19:24:27    405s] [NR-eGR] #Instance Blockages : 0
[01/24 19:24:27    405s] [NR-eGR] #PG Blockages       : 4236
[01/24 19:24:27    405s] [NR-eGR] #Halo Blockages     : 0
[01/24 19:24:27    405s] [NR-eGR] #Boundary Blockages : 0
[01/24 19:24:27    405s] [NR-eGR] #Clock Blockages    : 0
[01/24 19:24:27    405s] [NR-eGR] #Other Blockages    : 0
[01/24 19:24:27    405s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 19:24:27    405s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 19:24:27    405s] [NR-eGR] Read 11788 nets ( ignored 0 )
[01/24 19:24:27    405s] (I)      early_global_route_priority property id does not exist.
[01/24 19:24:27    405s] (I)      Read Num Blocks=4236  Num Prerouted Wires=0  Num CS=0
[01/24 19:24:27    405s] (I)      Layer 1 (V) : #blockages 492 : #preroutes 0
[01/24 19:24:27    405s] (I)      Layer 2 (H) : #blockages 492 : #preroutes 0
[01/24 19:24:27    405s] (I)      Layer 3 (V) : #blockages 492 : #preroutes 0
[01/24 19:24:27    405s] (I)      Layer 4 (H) : #blockages 492 : #preroutes 0
[01/24 19:24:27    405s] (I)      Layer 5 (V) : #blockages 492 : #preroutes 0
[01/24 19:24:27    405s] (I)      Layer 6 (H) : #blockages 492 : #preroutes 0
[01/24 19:24:27    405s] (I)      Layer 7 (V) : #blockages 492 : #preroutes 0
[01/24 19:24:27    405s] (I)      Layer 8 (H) : #blockages 492 : #preroutes 0
[01/24 19:24:27    405s] (I)      Layer 9 (V) : #blockages 270 : #preroutes 0
[01/24 19:24:27    405s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 19:24:27    405s] (I)      Number of ignored nets                =      0
[01/24 19:24:27    405s] (I)      Number of connected nets              =      0
[01/24 19:24:27    405s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 19:24:27    405s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/24 19:24:27    405s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 19:24:27    405s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 19:24:27    405s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 19:24:27    405s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 19:24:27    405s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 19:24:27    405s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 19:24:27    405s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 19:24:27    405s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/24 19:24:27    405s] (I)      Ndr track 0 does not exist
[01/24 19:24:27    405s] (I)      ---------------------Grid Graph Info--------------------
[01/24 19:24:27    405s] (I)      Routing area        : (0, 0) - (484800, 477280)
[01/24 19:24:27    405s] (I)      Core area           : (30000, 30020) - (454800, 447260)
[01/24 19:24:27    405s] (I)      Site width          :   400  (dbu)
[01/24 19:24:27    405s] (I)      Row height          :  3420  (dbu)
[01/24 19:24:27    405s] (I)      GCell row height    :  3420  (dbu)
[01/24 19:24:27    405s] (I)      GCell width         :  3420  (dbu)
[01/24 19:24:27    405s] (I)      GCell height        :  3420  (dbu)
[01/24 19:24:27    405s] (I)      Grid                :   141   139    11
[01/24 19:24:27    405s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 19:24:27    405s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 19:24:27    405s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 19:24:27    405s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 19:24:27    405s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 19:24:27    405s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 19:24:27    405s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/24 19:24:27    405s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 19:24:27    405s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 19:24:27    405s] (I)      Total num of tracks :  1256  1212  1256  1212  1256  1212  1256  1212  1256   484   502
[01/24 19:24:27    405s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 19:24:27    405s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 19:24:27    405s] (I)      --------------------------------------------------------
[01/24 19:24:27    405s] 
[01/24 19:24:27    405s] [NR-eGR] ============ Routing rule table ============
[01/24 19:24:27    405s] [NR-eGR] Rule id: 0  Nets: 11788
[01/24 19:24:27    405s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 19:24:27    405s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/24 19:24:27    405s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/24 19:24:27    405s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 19:24:27    405s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 19:24:27    405s] [NR-eGR] ========================================
[01/24 19:24:27    405s] [NR-eGR] 
[01/24 19:24:27    405s] (I)      =============== Blocked Tracks ===============
[01/24 19:24:27    405s] (I)      +-------+---------+----------+---------------+
[01/24 19:24:27    405s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 19:24:27    405s] (I)      +-------+---------+----------+---------------+
[01/24 19:24:27    405s] (I)      |     1 |       0 |        0 |         0.00% |
[01/24 19:24:27    405s] (I)      |     2 |  168468 |     8364 |         4.96% |
[01/24 19:24:27    405s] (I)      |     3 |  177096 |     1476 |         0.83% |
[01/24 19:24:27    405s] (I)      |     4 |  168468 |     8364 |         4.96% |
[01/24 19:24:27    405s] (I)      |     5 |  177096 |     1476 |         0.83% |
[01/24 19:24:27    405s] (I)      |     6 |  168468 |     8364 |         4.96% |
[01/24 19:24:27    405s] (I)      |     7 |  177096 |     1476 |         0.83% |
[01/24 19:24:27    405s] (I)      |     8 |  168468 |     8364 |         4.96% |
[01/24 19:24:27    405s] (I)      |     9 |  177096 |     2952 |         1.67% |
[01/24 19:24:27    405s] (I)      |    10 |   67276 |     4288 |         6.37% |
[01/24 19:24:27    405s] (I)      |    11 |   70782 |    11968 |        16.91% |
[01/24 19:24:27    405s] (I)      +-------+---------+----------+---------------+
[01/24 19:24:27    405s] (I)      Finished Import and model ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2224.60 MB )
[01/24 19:24:27    405s] (I)      Reset routing kernel
[01/24 19:24:27    405s] (I)      Started Global Routing ( Curr Mem: 2224.60 MB )
[01/24 19:24:27    405s] (I)      totalPins=40326  totalGlobalPin=39259 (97.35%)
[01/24 19:24:27    405s] (I)      total 2D Cap : 1488123 = (761085 H, 727038 V)
[01/24 19:24:27    405s] [NR-eGR] Layer group 1: route 11788 net(s) in layer range [2, 11]
[01/24 19:24:27    405s] (I)      
[01/24 19:24:27    405s] (I)      ============  Phase 1a Route ============
[01/24 19:24:27    405s] (I)      Usage: 127845 = (66233 H, 61612 V) = (8.70% H, 8.47% V) = (1.133e+05um H, 1.054e+05um V)
[01/24 19:24:27    405s] (I)      
[01/24 19:24:27    405s] (I)      ============  Phase 1b Route ============
[01/24 19:24:27    405s] (I)      Usage: 127845 = (66233 H, 61612 V) = (8.70% H, 8.47% V) = (1.133e+05um H, 1.054e+05um V)
[01/24 19:24:27    405s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.186150e+05um
[01/24 19:24:27    405s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 19:24:27    405s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 19:24:27    405s] (I)      
[01/24 19:24:27    405s] (I)      ============  Phase 1c Route ============
[01/24 19:24:27    405s] (I)      Usage: 127845 = (66233 H, 61612 V) = (8.70% H, 8.47% V) = (1.133e+05um H, 1.054e+05um V)
[01/24 19:24:27    405s] (I)      
[01/24 19:24:27    405s] (I)      ============  Phase 1d Route ============
[01/24 19:24:27    405s] (I)      Usage: 127845 = (66233 H, 61612 V) = (8.70% H, 8.47% V) = (1.133e+05um H, 1.054e+05um V)
[01/24 19:24:27    405s] (I)      
[01/24 19:24:27    405s] (I)      ============  Phase 1e Route ============
[01/24 19:24:27    405s] (I)      Usage: 127845 = (66233 H, 61612 V) = (8.70% H, 8.47% V) = (1.133e+05um H, 1.054e+05um V)
[01/24 19:24:27    405s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.186150e+05um
[01/24 19:24:27    405s] (I)      
[01/24 19:24:27    405s] (I)      ============  Phase 1l Route ============
[01/24 19:24:27    406s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/24 19:24:27    406s] (I)      Layer  2:     164998     50950         4           0      166366    ( 0.00%) 
[01/24 19:24:27    406s] (I)      Layer  3:     174652     51192         2           0      175140    ( 0.00%) 
[01/24 19:24:27    406s] (I)      Layer  4:     164998     25234         0           0      166366    ( 0.00%) 
[01/24 19:24:27    406s] (I)      Layer  5:     174652     16614         0           0      175140    ( 0.00%) 
[01/24 19:24:27    406s] (I)      Layer  6:     164998      1657         0           0      166366    ( 0.00%) 
[01/24 19:24:27    406s] (I)      Layer  7:     174652       758         0           0      175140    ( 0.00%) 
[01/24 19:24:27    406s] (I)      Layer  8:     164998        79         0           0      166366    ( 0.00%) 
[01/24 19:24:27    406s] (I)      Layer  9:     173697        64         0           0      175140    ( 0.00%) 
[01/24 19:24:27    406s] (I)      Layer 10:      62527         2         0        3174       63373    ( 4.77%) 
[01/24 19:24:27    406s] (I)      Layer 11:      58358         0         0        8273       61783    (11.81%) 
[01/24 19:24:27    406s] (I)      Total:       1478530    146550         6       11445     1491175    ( 0.76%) 
[01/24 19:24:27    406s] (I)      
[01/24 19:24:27    406s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 19:24:27    406s] [NR-eGR]                        OverCon            
[01/24 19:24:27    406s] [NR-eGR]                         #Gcell     %Gcell
[01/24 19:24:27    406s] [NR-eGR]        Layer               (1)    OverCon
[01/24 19:24:27    406s] [NR-eGR] ----------------------------------------------
[01/24 19:24:27    406s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/24 19:24:27    406s] [NR-eGR]  Metal2 ( 2)         4( 0.02%)   ( 0.02%) 
[01/24 19:24:27    406s] [NR-eGR]  Metal3 ( 3)         2( 0.01%)   ( 0.01%) 
[01/24 19:24:27    406s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/24 19:24:27    406s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/24 19:24:27    406s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/24 19:24:27    406s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/24 19:24:27    406s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/24 19:24:27    406s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/24 19:24:27    406s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/24 19:24:27    406s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/24 19:24:27    406s] [NR-eGR] ----------------------------------------------
[01/24 19:24:27    406s] [NR-eGR]        Total         6( 0.00%)   ( 0.00%) 
[01/24 19:24:27    406s] [NR-eGR] 
[01/24 19:24:27    406s] (I)      Finished Global Routing ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 2232.60 MB )
[01/24 19:24:27    406s] (I)      total 2D Cap : 1489238 = (761458 H, 727780 V)
[01/24 19:24:27    406s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 19:24:27    406s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.46 sec, Real: 0.46 sec, Curr Mem: 2232.60 MB )
[01/24 19:24:27    406s] (I)      ===================================== Runtime Summary ======================================
[01/24 19:24:27    406s] (I)       Step                                         %       Start      Finish      Real       CPU 
[01/24 19:24:27    406s] (I)      --------------------------------------------------------------------------------------------
[01/24 19:24:27    406s] (I)       Early Global Route kernel              100.00%  192.03 sec  192.49 sec  0.46 sec  0.46 sec 
[01/24 19:24:27    406s] (I)       +-Import and model                      32.45%  192.04 sec  192.19 sec  0.15 sec  0.15 sec 
[01/24 19:24:27    406s] (I)       | +-Create place DB                     13.16%  192.04 sec  192.10 sec  0.06 sec  0.06 sec 
[01/24 19:24:27    406s] (I)       | | +-Import place data                 13.11%  192.04 sec  192.10 sec  0.06 sec  0.06 sec 
[01/24 19:24:27    406s] (I)       | | | +-Read instances and placement     2.93%  192.04 sec  192.05 sec  0.01 sec  0.01 sec 
[01/24 19:24:27    406s] (I)       | | | +-Read nets                       10.04%  192.05 sec  192.10 sec  0.05 sec  0.05 sec 
[01/24 19:24:27    406s] (I)       | +-Create route DB                     16.79%  192.10 sec  192.18 sec  0.08 sec  0.07 sec 
[01/24 19:24:27    406s] (I)       | | +-Import route data (1T)            16.66%  192.10 sec  192.18 sec  0.08 sec  0.07 sec 
[01/24 19:24:27    406s] (I)       | | | +-Read blockages ( Layer 2-11 )    1.65%  192.11 sec  192.11 sec  0.01 sec  0.01 sec 
[01/24 19:24:27    406s] (I)       | | | | +-Read routing blockages         0.00%  192.11 sec  192.11 sec  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)       | | | | +-Read instance blockages        0.59%  192.11 sec  192.11 sec  0.00 sec  0.01 sec 
[01/24 19:24:27    406s] (I)       | | | | +-Read PG blockages              0.22%  192.11 sec  192.11 sec  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)       | | | | +-Read clock blockages           0.02%  192.11 sec  192.11 sec  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)       | | | | +-Read other blockages           0.02%  192.11 sec  192.11 sec  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)       | | | | +-Read halo blockages            0.02%  192.11 sec  192.11 sec  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)       | | | | +-Read boundary cut boxes        0.00%  192.11 sec  192.11 sec  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)       | | | +-Read blackboxes                  0.01%  192.11 sec  192.11 sec  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)       | | | +-Read prerouted                   1.89%  192.11 sec  192.12 sec  0.01 sec  0.01 sec 
[01/24 19:24:27    406s] (I)       | | | +-Read unlegalized nets            0.54%  192.12 sec  192.13 sec  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)       | | | +-Read nets                        1.25%  192.13 sec  192.13 sec  0.01 sec  0.01 sec 
[01/24 19:24:27    406s] (I)       | | | +-Set up via pillars               0.02%  192.13 sec  192.13 sec  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)       | | | +-Initialize 3D grid graph         0.11%  192.14 sec  192.14 sec  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)       | | | +-Model blockage capacity          8.57%  192.14 sec  192.18 sec  0.04 sec  0.04 sec 
[01/24 19:24:27    406s] (I)       | | | | +-Initialize 3D capacity         8.19%  192.14 sec  192.17 sec  0.04 sec  0.04 sec 
[01/24 19:24:27    406s] (I)       | +-Read aux data                        0.00%  192.18 sec  192.18 sec  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)       | +-Others data preparation              0.33%  192.18 sec  192.18 sec  0.00 sec  0.01 sec 
[01/24 19:24:27    406s] (I)       | +-Create route kernel                  1.59%  192.18 sec  192.19 sec  0.01 sec  0.00 sec 
[01/24 19:24:27    406s] (I)       +-Global Routing                        63.10%  192.19 sec  192.48 sec  0.29 sec  0.29 sec 
[01/24 19:24:27    406s] (I)       | +-Initialization                       1.29%  192.19 sec  192.20 sec  0.01 sec  0.00 sec 
[01/24 19:24:27    406s] (I)       | +-Net group 1                         58.83%  192.20 sec  192.47 sec  0.27 sec  0.27 sec 
[01/24 19:24:27    406s] (I)       | | +-Generate topology                  4.23%  192.20 sec  192.21 sec  0.02 sec  0.02 sec 
[01/24 19:24:27    406s] (I)       | | +-Phase 1a                          11.57%  192.22 sec  192.28 sec  0.05 sec  0.05 sec 
[01/24 19:24:27    406s] (I)       | | | +-Pattern routing (1T)             9.75%  192.22 sec  192.27 sec  0.04 sec  0.04 sec 
[01/24 19:24:27    406s] (I)       | | | +-Add via demand to 2D             1.15%  192.27 sec  192.28 sec  0.01 sec  0.00 sec 
[01/24 19:24:27    406s] (I)       | | +-Phase 1b                           0.05%  192.28 sec  192.28 sec  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)       | | +-Phase 1c                           0.01%  192.28 sec  192.28 sec  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)       | | +-Phase 1d                           0.01%  192.28 sec  192.28 sec  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)       | | +-Phase 1e                           0.09%  192.28 sec  192.28 sec  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)       | | | +-Route legalization               0.00%  192.28 sec  192.28 sec  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)       | | +-Phase 1l                          40.86%  192.28 sec  192.47 sec  0.19 sec  0.19 sec 
[01/24 19:24:27    406s] (I)       | | | +-Layer assignment (1T)           40.11%  192.28 sec  192.46 sec  0.18 sec  0.18 sec 
[01/24 19:24:27    406s] (I)       | +-Clean cong LA                        0.00%  192.47 sec  192.47 sec  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)       +-Export 3D cong map                     1.82%  192.48 sec  192.49 sec  0.01 sec  0.00 sec 
[01/24 19:24:27    406s] (I)       | +-Export 2D cong map                   0.17%  192.49 sec  192.49 sec  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)      ===================== Summary by functions =====================
[01/24 19:24:27    406s] (I)       Lv  Step                                 %      Real       CPU 
[01/24 19:24:27    406s] (I)      ----------------------------------------------------------------
[01/24 19:24:27    406s] (I)        0  Early Global Route kernel      100.00%  0.46 sec  0.46 sec 
[01/24 19:24:27    406s] (I)        1  Global Routing                  63.10%  0.29 sec  0.29 sec 
[01/24 19:24:27    406s] (I)        1  Import and model                32.45%  0.15 sec  0.15 sec 
[01/24 19:24:27    406s] (I)        1  Export 3D cong map               1.82%  0.01 sec  0.00 sec 
[01/24 19:24:27    406s] (I)        2  Net group 1                     58.83%  0.27 sec  0.27 sec 
[01/24 19:24:27    406s] (I)        2  Create route DB                 16.79%  0.08 sec  0.07 sec 
[01/24 19:24:27    406s] (I)        2  Create place DB                 13.16%  0.06 sec  0.06 sec 
[01/24 19:24:27    406s] (I)        2  Create route kernel              1.59%  0.01 sec  0.00 sec 
[01/24 19:24:27    406s] (I)        2  Initialization                   1.29%  0.01 sec  0.00 sec 
[01/24 19:24:27    406s] (I)        2  Others data preparation          0.33%  0.00 sec  0.01 sec 
[01/24 19:24:27    406s] (I)        2  Export 2D cong map               0.17%  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)        3  Phase 1l                        40.86%  0.19 sec  0.19 sec 
[01/24 19:24:27    406s] (I)        3  Import route data (1T)          16.66%  0.08 sec  0.07 sec 
[01/24 19:24:27    406s] (I)        3  Import place data               13.11%  0.06 sec  0.06 sec 
[01/24 19:24:27    406s] (I)        3  Phase 1a                        11.57%  0.05 sec  0.05 sec 
[01/24 19:24:27    406s] (I)        3  Generate topology                4.23%  0.02 sec  0.02 sec 
[01/24 19:24:27    406s] (I)        3  Phase 1e                         0.09%  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)        3  Phase 1b                         0.05%  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)        4  Layer assignment (1T)           40.11%  0.18 sec  0.18 sec 
[01/24 19:24:27    406s] (I)        4  Read nets                       11.29%  0.05 sec  0.06 sec 
[01/24 19:24:27    406s] (I)        4  Pattern routing (1T)             9.75%  0.04 sec  0.04 sec 
[01/24 19:24:27    406s] (I)        4  Model blockage capacity          8.57%  0.04 sec  0.04 sec 
[01/24 19:24:27    406s] (I)        4  Read instances and placement     2.93%  0.01 sec  0.01 sec 
[01/24 19:24:27    406s] (I)        4  Read prerouted                   1.89%  0.01 sec  0.01 sec 
[01/24 19:24:27    406s] (I)        4  Read blockages ( Layer 2-11 )    1.65%  0.01 sec  0.01 sec 
[01/24 19:24:27    406s] (I)        4  Add via demand to 2D             1.15%  0.01 sec  0.00 sec 
[01/24 19:24:27    406s] (I)        4  Read unlegalized nets            0.54%  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)        4  Initialize 3D grid graph         0.11%  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)        5  Initialize 3D capacity           8.19%  0.04 sec  0.04 sec 
[01/24 19:24:27    406s] (I)        5  Read instance blockages          0.59%  0.00 sec  0.01 sec 
[01/24 19:24:27    406s] (I)        5  Read PG blockages                0.22%  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)        5  Read clock blockages             0.02%  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/24 19:24:27    406s] OPERPROF: Starting HotSpotCal at level 1, MEM:2232.6M, EPOCH TIME: 1706117067.940915
[01/24 19:24:27    406s] [hotspot] +------------+---------------+---------------+
[01/24 19:24:27    406s] [hotspot] |            |   max hotspot | total hotspot |
[01/24 19:24:27    406s] [hotspot] +------------+---------------+---------------+
[01/24 19:24:27    406s] [hotspot] | normalized |          0.00 |          0.00 |
[01/24 19:24:27    406s] [hotspot] +------------+---------------+---------------+
[01/24 19:24:27    406s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/24 19:24:27    406s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/24 19:24:27    406s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:2232.6M, EPOCH TIME: 1706117067.943726
[01/24 19:24:27    406s] [hotspot] Hotspot report including placement blocked areas
[01/24 19:24:27    406s] OPERPROF: Starting HotSpotCal at level 1, MEM:2232.6M, EPOCH TIME: 1706117067.945892
[01/24 19:24:27    406s] [hotspot] +------------+---------------+---------------+
[01/24 19:24:27    406s] [hotspot] |            |   max hotspot | total hotspot |
[01/24 19:24:27    406s] [hotspot] +------------+---------------+---------------+
[01/24 19:24:27    406s] [hotspot] | normalized |          0.00 |          0.00 |
[01/24 19:24:27    406s] [hotspot] +------------+---------------+---------------+
[01/24 19:24:27    406s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/24 19:24:27    406s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/24 19:24:27    406s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:2232.6M, EPOCH TIME: 1706117067.948443
[01/24 19:24:27    406s] Reported timing to dir ./timingReports
[01/24 19:24:27    406s] **optDesign ... cpu = 0:02:45, real = 0:02:44, mem = 1708.3M, totSessionCpu=0:06:46 **
[01/24 19:24:27    406s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2185.6M, EPOCH TIME: 1706117067.986154
[01/24 19:24:27    406s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:27    406s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:28    406s] 
[01/24 19:24:28    406s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:24:28    406s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.053, MEM:2185.6M, EPOCH TIME: 1706117068.038755
[01/24 19:24:28    406s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:28    406s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:32    407s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.888  |  2.014  |  1.888  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2201.0M, EPOCH TIME: 1706117072.364837
[01/24 19:24:32    407s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:32    407s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:32    407s] 
[01/24 19:24:32    407s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:24:32    407s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.052, MEM:2201.0M, EPOCH TIME: 1706117072.417336
[01/24 19:24:32    407s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:32    407s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:32    407s] Density: 71.365%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2201.0M, EPOCH TIME: 1706117072.436619
[01/24 19:24:32    407s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:32    407s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:32    407s] 
[01/24 19:24:32    407s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:24:32    407s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.053, MEM:2201.0M, EPOCH TIME: 1706117072.489451
[01/24 19:24:32    407s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:32    407s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:32    407s] **optDesign ... cpu = 0:02:47, real = 0:02:49, mem = 1710.7M, totSessionCpu=0:06:48 **
[01/24 19:24:32    407s] 
[01/24 19:24:32    407s] TimeStamp Deleting Cell Server Begin ...
[01/24 19:24:32    407s] Deleting Lib Analyzer.
[01/24 19:24:32    407s] 
[01/24 19:24:32    407s] TimeStamp Deleting Cell Server End ...
[01/24 19:24:32    407s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[01/24 19:24:32    407s] Type 'man IMPOPT-3195' for more detail.
[01/24 19:24:32    407s] *** Finished optDesign ***
[01/24 19:24:32    407s] 
[01/24 19:24:32    407s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:55 real=  0:02:58)
[01/24 19:24:32    407s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.0 real=0:00:02.0)
[01/24 19:24:32    407s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.9 real=0:00:01.9)
[01/24 19:24:32    407s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:14.1 real=0:00:14.1)
[01/24 19:24:32    407s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:01:34 real=  0:01:34)
[01/24 19:24:32    407s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:02.0 real=0:00:02.0)
[01/24 19:24:32    407s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/24 19:24:32    407s] clean pInstBBox. size 0
[01/24 19:24:32    407s] All LLGs are deleted
[01/24 19:24:32    407s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:32    407s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:24:32    407s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2201.0M, EPOCH TIME: 1706117072.594781
[01/24 19:24:32    407s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2201.0M, EPOCH TIME: 1706117072.594974
[01/24 19:24:32    407s] Disable CTE adjustment.
[01/24 19:24:32    407s] Info: pop threads available for lower-level modules during optimization.
[01/24 19:24:32    407s] #optDebug: fT-D <X 1 0 0 0>
[01/24 19:24:32    407s] VSMManager cleared!
[01/24 19:24:32    407s] **place_opt_design ... cpu = 0:03:33, real = 0:03:37, mem = 2100.0M **
[01/24 19:24:32    407s] *** Finished GigaPlace ***
[01/24 19:24:32    407s] 
[01/24 19:24:32    407s] *** Summary of all messages that are not suppressed in this session:
[01/24 19:24:32    407s] Severity  ID               Count  Summary                                  
[01/24 19:24:32    407s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[01/24 19:24:32    407s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[01/24 19:24:32    407s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[01/24 19:24:32    407s] *** Message Summary: 5 warning(s), 0 error(s)
[01/24 19:24:32    407s] 
[01/24 19:24:32    407s] *** place_opt_design #1 [finish] : cpu/real = 0:03:33.5/0:03:37.0 (1.0), totSession cpu/real = 0:06:47.9/0:28:40.8 (0.2), mem = 2100.0M
[01/24 19:24:32    407s] 
[01/24 19:24:32    407s] =============================================================================================
[01/24 19:24:32    407s]  Final TAT Report : place_opt_design #1                                         21.35-s114_1
[01/24 19:24:32    407s] =============================================================================================
[01/24 19:24:32    407s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:24:32    407s] ---------------------------------------------------------------------------------------------
[01/24 19:24:32    407s] [ InitOpt                ]      1   0:00:02.0  (   0.9 % )     0:00:08.0 /  0:00:07.9    1.0
[01/24 19:24:32    407s] [ GlobalOpt              ]      1   0:00:01.8  (   0.8 % )     0:00:01.8 /  0:00:01.8    1.0
[01/24 19:24:32    407s] [ DrvOpt                 ]      4   0:00:15.6  (   7.2 % )     0:00:16.8 /  0:00:16.9    1.0
[01/24 19:24:32    407s] [ SimplifyNetlist        ]      1   0:00:02.0  (   0.9 % )     0:00:02.0 /  0:00:02.0    1.0
[01/24 19:24:32    407s] [ SkewPreCTSReport       ]      1   0:00:00.5  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[01/24 19:24:32    407s] [ AreaOpt                ]      3   0:00:25.5  (  11.8 % )     0:00:26.5 /  0:00:26.5    1.0
[01/24 19:24:32    407s] [ ViewPruning            ]      8   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:24:32    407s] [ OptSummaryReport       ]      3   0:00:00.6  (   0.3 % )     0:00:10.0 /  0:00:07.1    0.7
[01/24 19:24:32    407s] [ DrvReport              ]      3   0:00:03.6  (   1.7 % )     0:00:03.6 /  0:00:01.4    0.4
[01/24 19:24:32    407s] [ CongRefineRouteType    ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:24:32    407s] [ SlackTraversorInit     ]      5   0:00:01.0  (   0.5 % )     0:00:01.0 /  0:00:01.0    1.0
[01/24 19:24:32    407s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:24:32    407s] [ PlacerInterfaceInit    ]      3   0:00:00.5  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[01/24 19:24:32    407s] [ ReportTranViolation    ]      2   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 19:24:32    407s] [ ReportCapViolation     ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.3    1.0
[01/24 19:24:32    407s] [ GlobalPlace            ]      1   0:00:46.4  (  21.4 % )     0:00:47.0 /  0:00:46.2    1.0
[01/24 19:24:32    407s] [ IncrReplace            ]      1   0:01:33.4  (  43.0 % )     0:01:38.6 /  0:01:38.9    1.0
[01/24 19:24:32    407s] [ RefinePlace            ]      3   0:00:02.6  (   1.2 % )     0:00:02.6 /  0:00:02.7    1.0
[01/24 19:24:32    407s] [ EarlyGlobalRoute       ]      2   0:00:01.3  (   0.6 % )     0:00:01.3 /  0:00:01.3    1.0
[01/24 19:24:32    407s] [ ExtractRC              ]      3   0:00:00.7  (   0.3 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 19:24:32    407s] [ TimingUpdate           ]     33   0:00:03.3  (   1.5 % )     0:00:10.3 /  0:00:10.3    1.0
[01/24 19:24:32    407s] [ FullDelayCalc          ]      3   0:00:10.9  (   5.0 % )     0:00:10.9 /  0:00:11.0    1.0
[01/24 19:24:32    407s] [ TimingReport           ]      3   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 19:24:32    407s] [ GenerateReports        ]      1   0:00:01.2  (   0.5 % )     0:00:01.2 /  0:00:00.5    0.5
[01/24 19:24:32    407s] [ MISC                   ]          0:00:02.4  (   1.1 % )     0:00:02.4 /  0:00:02.4    1.0
[01/24 19:24:32    407s] ---------------------------------------------------------------------------------------------
[01/24 19:24:32    407s]  place_opt_design #1 TOTAL          0:03:37.0  ( 100.0 % )     0:03:37.0 /  0:03:33.5    1.0
[01/24 19:24:32    407s] ---------------------------------------------------------------------------------------------
[01/24 19:24:32    407s] 
[01/24 19:25:39    414s] <CMD> optDesign -preCTS
[01/24 19:25:39    414s] Executing: place_opt_design -opt
[01/24 19:25:39    414s] **INFO: User settings:
[01/24 19:25:39    414s] setDesignMode -process                              45
[01/24 19:25:39    414s] setExtractRCMode -coupling_c_th                     0.1
[01/24 19:25:39    414s] setExtractRCMode -engine                            preRoute
[01/24 19:25:39    414s] setExtractRCMode -relative_c_th                     1
[01/24 19:25:39    414s] setExtractRCMode -total_c_th                        0
[01/24 19:25:39    414s] setUsefulSkewMode -maxAllowedDelay                  1
[01/24 19:25:39    414s] setUsefulSkewMode -noBoundary                       false
[01/24 19:25:39    414s] setDelayCalMode -enable_high_fanout                 true
[01/24 19:25:39    414s] setDelayCalMode -engine                             aae
[01/24 19:25:39    414s] setDelayCalMode -ignoreNetLoad                      false
[01/24 19:25:39    414s] setDelayCalMode -socv_accuracy_mode                 low
[01/24 19:25:39    414s] setOptMode -activeHoldViews                         { default_emulate_view }
[01/24 19:25:39    414s] setOptMode -activeSetupViews                        { default_emulate_view }
[01/24 19:25:39    414s] setOptMode -autoSetupViews                          { default_emulate_view}
[01/24 19:25:39    414s] setOptMode -autoTDGRSetupViews                      { default_emulate_view}
[01/24 19:25:39    414s] setOptMode -drcMargin                               0
[01/24 19:25:39    414s] setOptMode -fixDrc                                  true
[01/24 19:25:39    414s] setOptMode -optimizeFF                              true
[01/24 19:25:39    414s] setOptMode -setupTargetSlack                        0
[01/24 19:25:39    414s] setPlaceMode -place_detail_check_route              false
[01/24 19:25:39    414s] setPlaceMode -place_detail_preserve_routing         true
[01/24 19:25:39    414s] setPlaceMode -place_detail_remove_affected_routing  false
[01/24 19:25:39    414s] setPlaceMode -place_detail_swap_eeq_cells           false
[01/24 19:25:39    414s] setPlaceMode -place_global_clock_gate_aware         false
[01/24 19:25:39    414s] setPlaceMode -place_global_cong_effort              high
[01/24 19:25:39    414s] setPlaceMode -place_global_ignore_scan              true
[01/24 19:25:39    414s] setPlaceMode -place_global_ignore_spare             false
[01/24 19:25:39    414s] setPlaceMode -place_global_module_aware_spare       false
[01/24 19:25:39    414s] setPlaceMode -place_global_place_io_pins            true
[01/24 19:25:39    414s] setPlaceMode -place_global_reorder_scan             true
[01/24 19:25:39    414s] setPlaceMode -powerDriven                           false
[01/24 19:25:39    414s] setPlaceMode -timingDriven                          true
[01/24 19:25:39    414s] setAnalysisMode -analysisType                       single
[01/24 19:25:39    414s] setAnalysisMode -checkType                          setup
[01/24 19:25:39    414s] setAnalysisMode -clkSrcPath                         true
[01/24 19:25:39    414s] setAnalysisMode -clockPropagation                   forcedIdeal
[01/24 19:25:39    414s] setAnalysisMode -usefulSkew                         true
[01/24 19:25:39    414s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[01/24 19:25:39    414s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[01/24 19:25:39    414s] 
[01/24 19:25:39    414s] *** place_opt_design #2 [begin] : totSession cpu/real = 0:06:54.8/0:29:47.8 (0.2), mem = 2110.1M
[01/24 19:25:39    414s] *** Starting GigaPlace ***
[01/24 19:25:39    414s] #optDebug: fT-E <X 2 3 1 0>
[01/24 19:25:39    414s] OPERPROF: Starting DPlace-Init at level 1, MEM:2110.1M, EPOCH TIME: 1706117139.664880
[01/24 19:25:39    414s] Processing tracks to init pin-track alignment.
[01/24 19:25:39    414s] z: 2, totalTracks: 1
[01/24 19:25:39    414s] z: 4, totalTracks: 1
[01/24 19:25:39    414s] z: 6, totalTracks: 1
[01/24 19:25:39    414s] z: 8, totalTracks: 1
[01/24 19:25:39    414s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:25:39    414s] All LLGs are deleted
[01/24 19:25:39    414s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:39    414s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:39    414s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2110.1M, EPOCH TIME: 1706117139.676145
[01/24 19:25:39    414s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2109.4M, EPOCH TIME: 1706117139.676634
[01/24 19:25:39    414s] # Building picorv32 llgBox search-tree.
[01/24 19:25:39    414s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2109.4M, EPOCH TIME: 1706117139.680019
[01/24 19:25:39    414s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:39    414s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:39    414s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2109.4M, EPOCH TIME: 1706117139.682331
[01/24 19:25:39    414s] Max number of tech site patterns supported in site array is 256.
[01/24 19:25:39    414s] Core basic site is CoreSite
[01/24 19:25:39    414s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2109.4M, EPOCH TIME: 1706117139.728284
[01/24 19:25:39    414s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 19:25:39    414s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/24 19:25:39    414s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.002, MEM:2109.4M, EPOCH TIME: 1706117139.730446
[01/24 19:25:39    414s] SiteArray: non-trimmed site array dimensions = 122 x 1062
[01/24 19:25:39    414s] SiteArray: use 782,336 bytes
[01/24 19:25:39    414s] SiteArray: current memory after site array memory allocation 2110.1M
[01/24 19:25:39    414s] SiteArray: FP blocked sites are writable
[01/24 19:25:39    414s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 19:25:39    414s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2110.1M, EPOCH TIME: 1706117139.734831
[01/24 19:25:39    414s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2110.1M, EPOCH TIME: 1706117139.735033
[01/24 19:25:39    414s] SiteArray: number of non floorplan blocked sites for llg default is 129564
[01/24 19:25:39    414s] Atter site array init, number of instance map data is 0.
[01/24 19:25:39    414s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.055, MEM:2110.1M, EPOCH TIME: 1706117139.737774
[01/24 19:25:39    414s] 
[01/24 19:25:39    414s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:25:39    414s] OPERPROF:     Starting CMU at level 3, MEM:2110.1M, EPOCH TIME: 1706117139.739479
[01/24 19:25:39    414s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2110.1M, EPOCH TIME: 1706117139.741258
[01/24 19:25:39    414s] 
[01/24 19:25:39    414s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:25:39    414s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.063, MEM:2110.1M, EPOCH TIME: 1706117139.742892
[01/24 19:25:39    414s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2110.1M, EPOCH TIME: 1706117139.742977
[01/24 19:25:39    414s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2110.1M, EPOCH TIME: 1706117139.743056
[01/24 19:25:39    414s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2110.1MB).
[01/24 19:25:39    414s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.086, MEM:2110.1M, EPOCH TIME: 1706117139.750435
[01/24 19:25:39    414s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2110.1M, EPOCH TIME: 1706117139.750529
[01/24 19:25:39    414s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:39    414s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:39    414s] All LLGs are deleted
[01/24 19:25:39    414s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:39    414s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:39    414s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2110.1M, EPOCH TIME: 1706117139.794584
[01/24 19:25:39    414s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2110.1M, EPOCH TIME: 1706117139.795020
[01/24 19:25:39    414s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.047, MEM:2104.1M, EPOCH TIME: 1706117139.797484
[01/24 19:25:39    414s] *** GlobalPlace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:55.0/0:29:48.0 (0.2), mem = 2104.1M
[01/24 19:25:39    414s] VSMManager cleared!
[01/24 19:25:39    414s] *** GlobalPlace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:55.0/0:29:48.0 (0.2), mem = 2104.1M
[01/24 19:25:39    414s] 
[01/24 19:25:39    414s] =============================================================================================
[01/24 19:25:39    414s]  Step TAT Report : GlobalPlace #1 / place_opt_design #2                         21.35-s114_1
[01/24 19:25:39    414s] =============================================================================================
[01/24 19:25:39    414s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:25:39    414s] ---------------------------------------------------------------------------------------------
[01/24 19:25:39    414s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:25:39    414s] ---------------------------------------------------------------------------------------------
[01/24 19:25:39    414s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:25:39    414s] ---------------------------------------------------------------------------------------------
[01/24 19:25:39    414s] 
[01/24 19:25:39    414s] Enable CTE adjustment.
[01/24 19:25:39    414s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1605.4M, totSessionCpu=0:06:55 **
[01/24 19:25:39    415s] Info: 1 threads available for lower-level modules during optimization.
[01/24 19:25:39    415s] GigaOpt running with 1 threads.
[01/24 19:25:39    415s] *** InitOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:55.0/0:29:48.0 (0.2), mem = 2104.1M
[01/24 19:25:39    415s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/24 19:25:39    415s] OPERPROF: Starting DPlace-Init at level 1, MEM:2104.1M, EPOCH TIME: 1706117139.834592
[01/24 19:25:39    415s] Processing tracks to init pin-track alignment.
[01/24 19:25:39    415s] z: 2, totalTracks: 1
[01/24 19:25:39    415s] z: 4, totalTracks: 1
[01/24 19:25:39    415s] z: 6, totalTracks: 1
[01/24 19:25:39    415s] z: 8, totalTracks: 1
[01/24 19:25:39    415s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:25:39    415s] All LLGs are deleted
[01/24 19:25:39    415s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:39    415s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:39    415s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2104.1M, EPOCH TIME: 1706117139.844188
[01/24 19:25:39    415s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2104.1M, EPOCH TIME: 1706117139.844636
[01/24 19:25:39    415s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2104.1M, EPOCH TIME: 1706117139.848023
[01/24 19:25:39    415s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:39    415s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:39    415s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2104.1M, EPOCH TIME: 1706117139.852203
[01/24 19:25:39    415s] Max number of tech site patterns supported in site array is 256.
[01/24 19:25:39    415s] Core basic site is CoreSite
[01/24 19:25:39    415s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2104.1M, EPOCH TIME: 1706117139.894838
[01/24 19:25:39    415s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 19:25:39    415s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 19:25:39    415s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2104.1M, EPOCH TIME: 1706117139.896960
[01/24 19:25:39    415s] Fast DP-INIT is on for default
[01/24 19:25:39    415s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 19:25:39    415s] Atter site array init, number of instance map data is 0.
[01/24 19:25:39    415s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.052, MEM:2104.1M, EPOCH TIME: 1706117139.903720
[01/24 19:25:39    415s] 
[01/24 19:25:39    415s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:25:39    415s] OPERPROF:     Starting CMU at level 3, MEM:2104.1M, EPOCH TIME: 1706117139.905411
[01/24 19:25:39    415s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2104.1M, EPOCH TIME: 1706117139.906688
[01/24 19:25:39    415s] 
[01/24 19:25:39    415s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:25:39    415s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.060, MEM:2104.1M, EPOCH TIME: 1706117139.908289
[01/24 19:25:39    415s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2104.1M, EPOCH TIME: 1706117139.908375
[01/24 19:25:39    415s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2104.1M, EPOCH TIME: 1706117139.908460
[01/24 19:25:39    415s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2104.1MB).
[01/24 19:25:39    415s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.079, MEM:2104.1M, EPOCH TIME: 1706117139.913902
[01/24 19:25:39    415s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2104.1M, EPOCH TIME: 1706117139.914007
[01/24 19:25:39    415s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:39    415s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:39    415s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:39    415s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:39    415s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.048, MEM:2104.1M, EPOCH TIME: 1706117139.962030
[01/24 19:25:39    415s] 
[01/24 19:25:39    415s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 19:25:39    415s] Summary for sequential cells identification: 
[01/24 19:25:39    415s]   Identified SBFF number: 104
[01/24 19:25:39    415s]   Identified MBFF number: 16
[01/24 19:25:39    415s]   Identified SB Latch number: 0
[01/24 19:25:39    415s]   Identified MB Latch number: 0
[01/24 19:25:39    415s]   Not identified SBFF number: 16
[01/24 19:25:39    415s]   Not identified MBFF number: 0
[01/24 19:25:39    415s]   Not identified SB Latch number: 0
[01/24 19:25:39    415s]   Not identified MB Latch number: 0
[01/24 19:25:39    415s]   Number of sequential cells which are not FFs: 32
[01/24 19:25:39    415s]  Visiting view : default_emulate_view
[01/24 19:25:39    415s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 19:25:39    415s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:25:39    415s]  Visiting view : default_emulate_view
[01/24 19:25:39    415s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 19:25:39    415s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:25:39    415s] TLC MultiMap info (StdDelay):
[01/24 19:25:39    415s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 19:25:39    415s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 19:25:39    415s]  Setting StdDelay to: 38ps
[01/24 19:25:39    415s] 
[01/24 19:25:39    415s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 19:25:39    415s] 
[01/24 19:25:39    415s] Creating Lib Analyzer ...
[01/24 19:25:40    415s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/24 19:25:40    415s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/24 19:25:40    415s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 19:25:40    415s] 
[01/24 19:25:40    415s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:25:41    416s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:56 mem=2130.2M
[01/24 19:25:41    416s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:56 mem=2130.2M
[01/24 19:25:41    416s] Creating Lib Analyzer, finished. 
[01/24 19:25:41    416s] #optDebug: fT-S <1 2 3 1 0>
[01/24 19:25:41    416s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1612.6M, totSessionCpu=0:06:56 **
[01/24 19:25:41    416s] *** optDesign -preCTS ***
[01/24 19:25:41    416s] DRC Margin: user margin 0.0; extra margin 0.2
[01/24 19:25:41    416s] Setup Target Slack: user slack 0; extra slack 0.0
[01/24 19:25:41    416s] Hold Target Slack: user slack 0
[01/24 19:25:41    416s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2128.2M, EPOCH TIME: 1706117141.122583
[01/24 19:25:41    416s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:41    416s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:41    416s] 
[01/24 19:25:41    416s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:25:41    416s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.050, MEM:2128.2M, EPOCH TIME: 1706117141.172190
[01/24 19:25:41    416s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:41    416s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:41    416s] Multi-VT timing optimization disabled based on library information.
[01/24 19:25:41    416s] 
[01/24 19:25:41    416s] TimeStamp Deleting Cell Server Begin ...
[01/24 19:25:41    416s] Deleting Lib Analyzer.
[01/24 19:25:41    416s] 
[01/24 19:25:41    416s] TimeStamp Deleting Cell Server End ...
[01/24 19:25:41    416s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/24 19:25:41    416s] 
[01/24 19:25:41    416s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 19:25:41    416s] Summary for sequential cells identification: 
[01/24 19:25:41    416s]   Identified SBFF number: 104
[01/24 19:25:41    416s]   Identified MBFF number: 16
[01/24 19:25:41    416s]   Identified SB Latch number: 0
[01/24 19:25:41    416s]   Identified MB Latch number: 0
[01/24 19:25:41    416s]   Not identified SBFF number: 16
[01/24 19:25:41    416s]   Not identified MBFF number: 0
[01/24 19:25:41    416s]   Not identified SB Latch number: 0
[01/24 19:25:41    416s]   Not identified MB Latch number: 0
[01/24 19:25:41    416s]   Number of sequential cells which are not FFs: 32
[01/24 19:25:41    416s]  Visiting view : default_emulate_view
[01/24 19:25:41    416s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 19:25:41    416s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:25:41    416s]  Visiting view : default_emulate_view
[01/24 19:25:41    416s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 19:25:41    416s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:25:41    416s] TLC MultiMap info (StdDelay):
[01/24 19:25:41    416s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 19:25:41    416s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 19:25:41    416s]  Setting StdDelay to: 38ps
[01/24 19:25:41    416s] 
[01/24 19:25:41    416s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 19:25:41    416s] 
[01/24 19:25:41    416s] TimeStamp Deleting Cell Server Begin ...
[01/24 19:25:41    416s] 
[01/24 19:25:41    416s] TimeStamp Deleting Cell Server End ...
[01/24 19:25:41    416s] 
[01/24 19:25:41    416s] Creating Lib Analyzer ...
[01/24 19:25:41    416s] 
[01/24 19:25:41    416s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 19:25:41    416s] Summary for sequential cells identification: 
[01/24 19:25:41    416s]   Identified SBFF number: 104
[01/24 19:25:41    416s]   Identified MBFF number: 16
[01/24 19:25:41    416s]   Identified SB Latch number: 0
[01/24 19:25:41    416s]   Identified MB Latch number: 0
[01/24 19:25:41    416s]   Not identified SBFF number: 16
[01/24 19:25:41    416s]   Not identified MBFF number: 0
[01/24 19:25:41    416s]   Not identified SB Latch number: 0
[01/24 19:25:41    416s]   Not identified MB Latch number: 0
[01/24 19:25:41    416s]   Number of sequential cells which are not FFs: 32
[01/24 19:25:41    416s]  Visiting view : default_emulate_view
[01/24 19:25:41    416s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/24 19:25:41    416s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:25:41    416s]  Visiting view : default_emulate_view
[01/24 19:25:41    416s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/24 19:25:41    416s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:25:41    416s] TLC MultiMap info (StdDelay):
[01/24 19:25:41    416s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 19:25:41    416s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 41.7ps
[01/24 19:25:41    416s]  Setting StdDelay to: 41.7ps
[01/24 19:25:41    416s] 
[01/24 19:25:41    416s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 19:25:41    416s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 19:25:41    416s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 19:25:41    416s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 19:25:41    416s] 
[01/24 19:25:41    416s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:25:41    417s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:57 mem=2128.2M
[01/24 19:25:41    417s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:57 mem=2128.2M
[01/24 19:25:41    417s] Creating Lib Analyzer, finished. 
[01/24 19:25:41    417s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2128.2M, EPOCH TIME: 1706117141.977143
[01/24 19:25:41    417s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:41    417s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:41    417s] All LLGs are deleted
[01/24 19:25:41    417s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:41    417s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:41    417s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2128.2M, EPOCH TIME: 1706117141.977238
[01/24 19:25:41    417s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2128.2M, EPOCH TIME: 1706117141.977296
[01/24 19:25:41    417s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2128.2M, EPOCH TIME: 1706117141.977503
[01/24 19:25:41    417s] {MMLU 0 0 13666}
[01/24 19:25:42    417s] ### Creating LA Mngr. totSessionCpu=0:06:57 mem=2128.2M
[01/24 19:25:42    417s] ### Creating LA Mngr, finished. totSessionCpu=0:06:57 mem=2128.2M
[01/24 19:25:42    417s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2128.18 MB )
[01/24 19:25:42    417s] (I)      ==================== Layers =====================
[01/24 19:25:42    417s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:25:42    417s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 19:25:42    417s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:25:42    417s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 19:25:42    417s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 19:25:42    417s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 19:25:42    417s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 19:25:42    417s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 19:25:42    417s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 19:25:42    417s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 19:25:42    417s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 19:25:42    417s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 19:25:42    417s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 19:25:42    417s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 19:25:42    417s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 19:25:42    417s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 19:25:42    417s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 19:25:42    417s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 19:25:42    417s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 19:25:42    417s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 19:25:42    417s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 19:25:42    417s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 19:25:42    417s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 19:25:42    417s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 19:25:42    417s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 19:25:42    417s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:25:42    417s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 19:25:42    417s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 19:25:42    417s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 19:25:42    417s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 19:25:42    417s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 19:25:42    417s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 19:25:42    417s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 19:25:42    417s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 19:25:42    417s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 19:25:42    417s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 19:25:42    417s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 19:25:42    417s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 19:25:42    417s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 19:25:42    417s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 19:25:42    417s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:25:42    417s] (I)      Started Import and model ( Curr Mem: 2128.18 MB )
[01/24 19:25:42    417s] (I)      Default pattern map key = picorv32_default.
[01/24 19:25:42    417s] (I)      Number of ignored instance 0
[01/24 19:25:42    417s] (I)      Number of inbound cells 0
[01/24 19:25:42    417s] (I)      Number of opened ILM blockages 0
[01/24 19:25:42    417s] (I)      Number of instances temporarily fixed by detailed placement 0
[01/24 19:25:42    417s] (I)      numMoveCells=9347, numMacros=0  numPads=409  numMultiRowHeightInsts=0
[01/24 19:25:42    417s] (I)      cell height: 3420, count: 9347
[01/24 19:25:42    417s] (I)      Number of nets = 11788 ( 1878 ignored )
[01/24 19:25:42    417s] (I)      Read rows... (mem=2132.3M)
[01/24 19:25:42    417s] (I)      Done Read rows (cpu=0.000s, mem=2132.3M)
[01/24 19:25:42    417s] (I)      Identified Clock instances: Flop 494, Clock buffer/inverter 0, Gate 0, Logic 0
[01/24 19:25:42    417s] (I)      Read module constraints... (mem=2132.3M)
[01/24 19:25:42    417s] (I)      Done Read module constraints (cpu=0.000s, mem=2132.3M)
[01/24 19:25:42    417s] (I)      == Non-default Options ==
[01/24 19:25:42    417s] (I)      Maximum routing layer                              : 11
[01/24 19:25:42    417s] (I)      Buffering-aware routing                            : true
[01/24 19:25:42    417s] (I)      Spread congestion away from blockages              : true
[01/24 19:25:42    417s] (I)      Number of threads                                  : 1
[01/24 19:25:42    417s] (I)      Overflow penalty cost                              : 10
[01/24 19:25:42    417s] (I)      Punch through distance                             : 2506.730000
[01/24 19:25:42    417s] (I)      Source-to-sink ratio                               : 0.300000
[01/24 19:25:42    417s] (I)      Method to set GCell size                           : row
[01/24 19:25:42    417s] (I)      Counted 2617 PG shapes. We will not process PG shapes layer by layer.
[01/24 19:25:42    417s] (I)      Use row-based GCell size
[01/24 19:25:42    417s] (I)      Use row-based GCell align
[01/24 19:25:42    417s] (I)      layer 0 area = 80000
[01/24 19:25:42    417s] (I)      layer 1 area = 80000
[01/24 19:25:42    417s] (I)      layer 2 area = 80000
[01/24 19:25:42    417s] (I)      layer 3 area = 80000
[01/24 19:25:42    417s] (I)      layer 4 area = 80000
[01/24 19:25:42    417s] (I)      layer 5 area = 80000
[01/24 19:25:42    417s] (I)      layer 6 area = 80000
[01/24 19:25:42    417s] (I)      layer 7 area = 80000
[01/24 19:25:42    417s] (I)      layer 8 area = 80000
[01/24 19:25:42    417s] (I)      layer 9 area = 400000
[01/24 19:25:42    417s] (I)      layer 10 area = 400000
[01/24 19:25:42    417s] (I)      GCell unit size   : 3420
[01/24 19:25:42    417s] (I)      GCell multiplier  : 1
[01/24 19:25:42    417s] (I)      GCell row height  : 3420
[01/24 19:25:42    417s] (I)      Actual row height : 3420
[01/24 19:25:42    417s] (I)      GCell align ref   : 30000 30020
[01/24 19:25:42    417s] [NR-eGR] Track table information for default rule: 
[01/24 19:25:42    417s] [NR-eGR] Metal1 has single uniform track structure
[01/24 19:25:42    417s] [NR-eGR] Metal2 has single uniform track structure
[01/24 19:25:42    417s] [NR-eGR] Metal3 has single uniform track structure
[01/24 19:25:42    417s] [NR-eGR] Metal4 has single uniform track structure
[01/24 19:25:42    417s] [NR-eGR] Metal5 has single uniform track structure
[01/24 19:25:42    417s] [NR-eGR] Metal6 has single uniform track structure
[01/24 19:25:42    417s] [NR-eGR] Metal7 has single uniform track structure
[01/24 19:25:42    417s] [NR-eGR] Metal8 has single uniform track structure
[01/24 19:25:42    417s] [NR-eGR] Metal9 has single uniform track structure
[01/24 19:25:42    417s] [NR-eGR] Metal10 has single uniform track structure
[01/24 19:25:42    417s] [NR-eGR] Metal11 has single uniform track structure
[01/24 19:25:42    417s] (I)      ==================== Default via =====================
[01/24 19:25:42    417s] (I)      +----+------------------+----------------------------+
[01/24 19:25:42    417s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 19:25:42    417s] (I)      +----+------------------+----------------------------+
[01/24 19:25:42    417s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 19:25:42    417s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 19:25:42    417s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 19:25:42    417s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 19:25:42    417s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 19:25:42    417s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 19:25:42    417s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 19:25:42    417s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 19:25:42    417s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 19:25:42    417s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 19:25:42    417s] (I)      +----+------------------+----------------------------+
[01/24 19:25:42    417s] [NR-eGR] Read 4236 PG shapes
[01/24 19:25:42    417s] [NR-eGR] Read 0 clock shapes
[01/24 19:25:42    417s] [NR-eGR] Read 0 other shapes
[01/24 19:25:42    417s] [NR-eGR] #Routing Blockages  : 0
[01/24 19:25:42    417s] [NR-eGR] #Instance Blockages : 0
[01/24 19:25:42    417s] [NR-eGR] #PG Blockages       : 4236
[01/24 19:25:42    417s] [NR-eGR] #Halo Blockages     : 0
[01/24 19:25:42    417s] [NR-eGR] #Boundary Blockages : 0
[01/24 19:25:42    417s] [NR-eGR] #Clock Blockages    : 0
[01/24 19:25:42    417s] [NR-eGR] #Other Blockages    : 0
[01/24 19:25:42    417s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 19:25:42    417s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 19:25:42    417s] [NR-eGR] Read 11788 nets ( ignored 0 )
[01/24 19:25:42    417s] (I)      early_global_route_priority property id does not exist.
[01/24 19:25:42    417s] (I)      Read Num Blocks=4236  Num Prerouted Wires=0  Num CS=0
[01/24 19:25:42    417s] (I)      Layer 1 (V) : #blockages 492 : #preroutes 0
[01/24 19:25:42    417s] (I)      Layer 2 (H) : #blockages 492 : #preroutes 0
[01/24 19:25:42    417s] (I)      Layer 3 (V) : #blockages 492 : #preroutes 0
[01/24 19:25:42    417s] (I)      Layer 4 (H) : #blockages 492 : #preroutes 0
[01/24 19:25:42    417s] (I)      Layer 5 (V) : #blockages 492 : #preroutes 0
[01/24 19:25:42    417s] (I)      Layer 6 (H) : #blockages 492 : #preroutes 0
[01/24 19:25:42    417s] (I)      Layer 7 (V) : #blockages 492 : #preroutes 0
[01/24 19:25:42    417s] (I)      Layer 8 (H) : #blockages 492 : #preroutes 0
[01/24 19:25:42    417s] (I)      Layer 9 (V) : #blockages 270 : #preroutes 0
[01/24 19:25:42    417s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 19:25:42    417s] (I)      Number of ignored nets                =      0
[01/24 19:25:42    417s] (I)      Number of connected nets              =      0
[01/24 19:25:42    417s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 19:25:42    417s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/24 19:25:42    417s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 19:25:42    417s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 19:25:42    417s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 19:25:42    417s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 19:25:42    417s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 19:25:42    417s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 19:25:42    417s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 19:25:42    417s] (I)      Constructing bin map
[01/24 19:25:42    417s] (I)      Initialize bin information with width=6840 height=6840
[01/24 19:25:42    417s] (I)      Done constructing bin map
[01/24 19:25:42    417s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/24 19:25:42    417s] (I)      Ndr track 0 does not exist
[01/24 19:25:42    417s] (I)      ---------------------Grid Graph Info--------------------
[01/24 19:25:42    417s] (I)      Routing area        : (0, 0) - (484800, 477280)
[01/24 19:25:42    417s] (I)      Core area           : (30000, 30020) - (454800, 447260)
[01/24 19:25:42    417s] (I)      Site width          :   400  (dbu)
[01/24 19:25:42    417s] (I)      Row height          :  3420  (dbu)
[01/24 19:25:42    417s] (I)      GCell row height    :  3420  (dbu)
[01/24 19:25:42    417s] (I)      GCell width         :  3420  (dbu)
[01/24 19:25:42    417s] (I)      GCell height        :  3420  (dbu)
[01/24 19:25:42    417s] (I)      Grid                :   141   139    11
[01/24 19:25:42    417s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 19:25:42    417s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 19:25:42    417s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 19:25:42    417s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 19:25:42    417s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 19:25:42    417s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 19:25:42    417s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/24 19:25:42    417s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 19:25:42    417s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 19:25:42    417s] (I)      Total num of tracks :  1256  1212  1256  1212  1256  1212  1256  1212  1256   484   502
[01/24 19:25:42    417s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 19:25:42    417s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 19:25:42    417s] (I)      --------------------------------------------------------
[01/24 19:25:42    417s] 
[01/24 19:25:42    417s] [NR-eGR] ============ Routing rule table ============
[01/24 19:25:42    417s] [NR-eGR] Rule id: 0  Nets: 11788
[01/24 19:25:42    417s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 19:25:42    417s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/24 19:25:42    417s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/24 19:25:42    417s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 19:25:42    417s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 19:25:42    417s] [NR-eGR] ========================================
[01/24 19:25:42    417s] [NR-eGR] 
[01/24 19:25:42    417s] (I)      =============== Blocked Tracks ===============
[01/24 19:25:42    417s] (I)      +-------+---------+----------+---------------+
[01/24 19:25:42    417s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 19:25:42    417s] (I)      +-------+---------+----------+---------------+
[01/24 19:25:42    417s] (I)      |     1 |       0 |        0 |         0.00% |
[01/24 19:25:42    417s] (I)      |     2 |  168468 |     8364 |         4.96% |
[01/24 19:25:42    417s] (I)      |     3 |  177096 |     1476 |         0.83% |
[01/24 19:25:42    417s] (I)      |     4 |  168468 |     8364 |         4.96% |
[01/24 19:25:42    417s] (I)      |     5 |  177096 |     1476 |         0.83% |
[01/24 19:25:42    417s] (I)      |     6 |  168468 |     8364 |         4.96% |
[01/24 19:25:42    417s] (I)      |     7 |  177096 |     1476 |         0.83% |
[01/24 19:25:42    417s] (I)      |     8 |  168468 |     8364 |         4.96% |
[01/24 19:25:42    417s] (I)      |     9 |  177096 |     2952 |         1.67% |
[01/24 19:25:42    417s] (I)      |    10 |   67276 |     4288 |         6.37% |
[01/24 19:25:42    417s] (I)      |    11 |   70782 |    11968 |        16.91% |
[01/24 19:25:42    417s] (I)      +-------+---------+----------+---------------+
[01/24 19:25:42    417s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2135.18 MB )
[01/24 19:25:42    417s] (I)      Reset routing kernel
[01/24 19:25:42    417s] (I)      Started Global Routing ( Curr Mem: 2135.18 MB )
[01/24 19:25:42    417s] (I)      totalPins=40326  totalGlobalPin=39259 (97.35%)
[01/24 19:25:42    417s] (I)      total 2D Cap : 1488123 = (761085 H, 727038 V)
[01/24 19:25:42    417s] (I)      #blocked areas for congestion spreading : 0
[01/24 19:25:42    417s] [NR-eGR] Layer group 1: route 11788 net(s) in layer range [2, 11]
[01/24 19:25:42    417s] (I)      
[01/24 19:25:42    417s] (I)      ============  Phase 1a Route ============
[01/24 19:25:42    417s] (I)      Usage: 129183 = (67661 H, 61522 V) = (8.89% H, 8.46% V) = (1.157e+05um H, 1.052e+05um V)
[01/24 19:25:42    417s] (I)      
[01/24 19:25:42    417s] (I)      ============  Phase 1b Route ============
[01/24 19:25:42    417s] (I)      Usage: 129183 = (67661 H, 61522 V) = (8.89% H, 8.46% V) = (1.157e+05um H, 1.052e+05um V)
[01/24 19:25:42    417s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.209029e+05um
[01/24 19:25:42    417s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 19:25:42    417s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 19:25:42    417s] (I)      
[01/24 19:25:42    417s] (I)      ============  Phase 1c Route ============
[01/24 19:25:42    417s] (I)      Usage: 129183 = (67661 H, 61522 V) = (8.89% H, 8.46% V) = (1.157e+05um H, 1.052e+05um V)
[01/24 19:25:42    417s] (I)      
[01/24 19:25:42    417s] (I)      ============  Phase 1d Route ============
[01/24 19:25:42    417s] (I)      Usage: 129183 = (67661 H, 61522 V) = (8.89% H, 8.46% V) = (1.157e+05um H, 1.052e+05um V)
[01/24 19:25:42    417s] (I)      
[01/24 19:25:42    417s] (I)      ============  Phase 1e Route ============
[01/24 19:25:42    417s] (I)      Usage: 129183 = (67661 H, 61522 V) = (8.89% H, 8.46% V) = (1.157e+05um H, 1.052e+05um V)
[01/24 19:25:42    417s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.209029e+05um
[01/24 19:25:42    417s] (I)      
[01/24 19:25:42    417s] (I)      ============  Phase 1l Route ============
[01/24 19:25:42    417s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/24 19:25:42    417s] (I)      Layer  2:     164998     51286         9           0      166366    ( 0.00%) 
[01/24 19:25:42    417s] (I)      Layer  3:     174652     51967         5           0      175140    ( 0.00%) 
[01/24 19:25:42    417s] (I)      Layer  4:     164998     24751         0           0      166366    ( 0.00%) 
[01/24 19:25:42    417s] (I)      Layer  5:     174652     17133         0           0      175140    ( 0.00%) 
[01/24 19:25:42    417s] (I)      Layer  6:     164998      1723         0           0      166366    ( 0.00%) 
[01/24 19:25:42    417s] (I)      Layer  7:     174652       888         0           0      175140    ( 0.00%) 
[01/24 19:25:42    417s] (I)      Layer  8:     164998        40         0           0      166366    ( 0.00%) 
[01/24 19:25:42    417s] (I)      Layer  9:     173697        71         0           0      175140    ( 0.00%) 
[01/24 19:25:42    417s] (I)      Layer 10:      62527         2         0        3174       63373    ( 4.77%) 
[01/24 19:25:42    417s] (I)      Layer 11:      58358         0         0        8273       61783    (11.81%) 
[01/24 19:25:42    417s] (I)      Total:       1478530    147861        14       11445     1491175    ( 0.76%) 
[01/24 19:25:42    417s] (I)      
[01/24 19:25:42    417s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 19:25:42    417s] [NR-eGR]                        OverCon           OverCon            
[01/24 19:25:42    417s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/24 19:25:42    417s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/24 19:25:42    417s] [NR-eGR] ---------------------------------------------------------------
[01/24 19:25:42    417s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:25:42    417s] [NR-eGR]  Metal2 ( 2)         6( 0.03%)         1( 0.01%)   ( 0.04%) 
[01/24 19:25:42    417s] [NR-eGR]  Metal3 ( 3)         5( 0.03%)         0( 0.00%)   ( 0.03%) 
[01/24 19:25:42    417s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:25:42    417s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:25:42    417s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:25:42    417s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:25:42    417s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:25:42    417s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:25:42    417s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:25:42    417s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:25:42    417s] [NR-eGR] ---------------------------------------------------------------
[01/24 19:25:42    417s] [NR-eGR]        Total        11( 0.01%)         1( 0.00%)   ( 0.01%) 
[01/24 19:25:42    417s] [NR-eGR] 
[01/24 19:25:42    417s] (I)      Finished Global Routing ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 2138.18 MB )
[01/24 19:25:42    417s] (I)      total 2D Cap : 1489238 = (761458 H, 727780 V)
[01/24 19:25:42    417s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 19:25:42    417s] (I)      ============= Track Assignment ============
[01/24 19:25:42    417s] (I)      Started Track Assignment (1T) ( Curr Mem: 2138.18 MB )
[01/24 19:25:42    417s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/24 19:25:42    417s] (I)      Run Multi-thread track assignment
[01/24 19:25:42    417s] (I)      Finished Track Assignment (1T) ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 2138.18 MB )
[01/24 19:25:42    417s] (I)      Started Export ( Curr Mem: 2138.18 MB )
[01/24 19:25:42    417s] [NR-eGR]                  Length (um)    Vias 
[01/24 19:25:42    417s] [NR-eGR] -------------------------------------
[01/24 19:25:42    417s] [NR-eGR]  Metal1   (1H)             0   40022 
[01/24 19:25:42    417s] [NR-eGR]  Metal2   (2V)         69133   57919 
[01/24 19:25:42    417s] [NR-eGR]  Metal3   (3H)         86883    6937 
[01/24 19:25:42    417s] [NR-eGR]  Metal4   (4V)         41028    3225 
[01/24 19:25:42    417s] [NR-eGR]  Metal5   (5H)         29481     315 
[01/24 19:25:42    417s] [NR-eGR]  Metal6   (6V)          2915      76 
[01/24 19:25:42    417s] [NR-eGR]  Metal7   (7H)          1568      25 
[01/24 19:25:42    417s] [NR-eGR]  Metal8   (8V)            56      17 
[01/24 19:25:42    417s] [NR-eGR]  Metal9   (9H)           130       4 
[01/24 19:25:42    417s] [NR-eGR]  Metal10  (10V)            0       2 
[01/24 19:25:42    417s] [NR-eGR]  Metal11  (11H)            1       0 
[01/24 19:25:42    417s] [NR-eGR] -------------------------------------
[01/24 19:25:42    417s] [NR-eGR]           Total       231194  108542 
[01/24 19:25:42    417s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:25:42    417s] [NR-eGR] Total half perimeter of net bounding box: 188756um
[01/24 19:25:42    417s] [NR-eGR] Total length: 231194um, number of vias: 108542
[01/24 19:25:42    417s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:25:42    417s] [NR-eGR] Total eGR-routed clock nets wire length: 3585um, number of vias: 1570
[01/24 19:25:42    417s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:25:42    418s] (I)      Finished Export ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 2128.67 MB )
[01/24 19:25:42    418s] Saved RC grid cleaned up.
[01/24 19:25:42    418s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.98 sec, Real: 0.98 sec, Curr Mem: 2117.67 MB )
[01/24 19:25:42    418s] (I)      ======================================= Runtime Summary ========================================
[01/24 19:25:42    418s] (I)       Step                                             %       Start      Finish      Real       CPU 
[01/24 19:25:42    418s] (I)      ------------------------------------------------------------------------------------------------
[01/24 19:25:42    418s] (I)       Early Global Route kernel                  100.00%  266.56 sec  267.55 sec  0.98 sec  0.98 sec 
[01/24 19:25:42    418s] (I)       +-Import and model                           9.46%  266.57 sec  266.66 sec  0.09 sec  0.09 sec 
[01/24 19:25:42    418s] (I)       | +-Create place DB                          3.87%  266.57 sec  266.61 sec  0.04 sec  0.03 sec 
[01/24 19:25:42    418s] (I)       | | +-Import place data                      3.85%  266.57 sec  266.61 sec  0.04 sec  0.03 sec 
[01/24 19:25:42    418s] (I)       | | | +-Read instances and placement         0.82%  266.57 sec  266.58 sec  0.01 sec  0.00 sec 
[01/24 19:25:42    418s] (I)       | | | +-Read nets                            2.61%  266.58 sec  266.60 sec  0.03 sec  0.03 sec 
[01/24 19:25:42    418s] (I)       | +-Create route DB                          4.26%  266.61 sec  266.65 sec  0.04 sec  0.05 sec 
[01/24 19:25:42    418s] (I)       | | +-Import route data (1T)                 4.22%  266.61 sec  266.65 sec  0.04 sec  0.04 sec 
[01/24 19:25:42    418s] (I)       | | | +-Read blockages ( Layer 2-11 )        0.33%  266.61 sec  266.62 sec  0.00 sec  0.00 sec 
[01/24 19:25:42    418s] (I)       | | | | +-Read routing blockages             0.00%  266.61 sec  266.61 sec  0.00 sec  0.00 sec 
[01/24 19:25:42    418s] (I)       | | | | +-Read instance blockages            0.16%  266.61 sec  266.61 sec  0.00 sec  0.00 sec 
[01/24 19:25:42    418s] (I)       | | | | +-Read PG blockages                  0.07%  266.61 sec  266.62 sec  0.00 sec  0.00 sec 
[01/24 19:25:42    418s] (I)       | | | | +-Read clock blockages               0.00%  266.62 sec  266.62 sec  0.00 sec  0.00 sec 
[01/24 19:25:42    418s] (I)       | | | | +-Read other blockages               0.00%  266.62 sec  266.62 sec  0.00 sec  0.00 sec 
[01/24 19:25:42    418s] (I)       | | | | +-Read halo blockages                0.00%  266.62 sec  266.62 sec  0.00 sec  0.00 sec 
[01/24 19:25:42    418s] (I)       | | | | +-Read boundary cut boxes            0.00%  266.62 sec  266.62 sec  0.00 sec  0.00 sec 
[01/24 19:25:42    418s] (I)       | | | +-Read blackboxes                      0.00%  266.62 sec  266.62 sec  0.00 sec  0.00 sec 
[01/24 19:25:42    418s] (I)       | | | +-Read prerouted                       0.06%  266.62 sec  266.62 sec  0.00 sec  0.01 sec 
[01/24 19:25:42    418s] (I)       | | | +-Read unlegalized nets                0.08%  266.62 sec  266.62 sec  0.00 sec  0.00 sec 
[01/24 19:25:42    418s] (I)       | | | +-Read nets                            0.43%  266.62 sec  266.62 sec  0.00 sec  0.00 sec 
[01/24 19:25:42    418s] (I)       | | | +-Set up via pillars                   0.01%  266.62 sec  266.62 sec  0.00 sec  0.00 sec 
[01/24 19:25:42    418s] (I)       | | | +-Initialize 3D grid graph             0.02%  266.63 sec  266.63 sec  0.00 sec  0.00 sec 
[01/24 19:25:42    418s] (I)       | | | +-Model blockage capacity              2.25%  266.63 sec  266.65 sec  0.02 sec  0.03 sec 
[01/24 19:25:42    418s] (I)       | | | | +-Initialize 3D capacity             2.16%  266.63 sec  266.65 sec  0.02 sec  0.02 sec 
[01/24 19:25:42    418s] (I)       | +-Read aux data                            0.15%  266.65 sec  266.65 sec  0.00 sec  0.00 sec 
[01/24 19:25:42    418s] (I)       | +-Others data preparation                  0.14%  266.65 sec  266.65 sec  0.00 sec  0.00 sec 
[01/24 19:25:42    418s] (I)       | +-Create route kernel                      0.80%  266.65 sec  266.66 sec  0.01 sec  0.01 sec 
[01/24 19:25:42    418s] (I)       +-Global Routing                            31.26%  266.66 sec  266.97 sec  0.31 sec  0.31 sec 
[01/24 19:25:42    418s] (I)       | +-Initialization                           0.70%  266.66 sec  266.67 sec  0.01 sec  0.01 sec 
[01/24 19:25:42    418s] (I)       | +-Net group 1                             29.21%  266.67 sec  266.96 sec  0.29 sec  0.29 sec 
[01/24 19:25:42    418s] (I)       | | +-Generate topology                      2.68%  266.67 sec  266.70 sec  0.03 sec  0.02 sec 
[01/24 19:25:42    418s] (I)       | | +-Phase 1a                               5.92%  266.70 sec  266.76 sec  0.06 sec  0.06 sec 
[01/24 19:25:42    418s] (I)       | | | +-Pattern routing (1T)                 5.26%  266.70 sec  266.76 sec  0.05 sec  0.05 sec 
[01/24 19:25:42    418s] (I)       | | | +-Add via demand to 2D                 0.55%  266.76 sec  266.76 sec  0.01 sec  0.01 sec 
[01/24 19:25:42    418s] (I)       | | +-Phase 1b                               0.02%  266.76 sec  266.76 sec  0.00 sec  0.00 sec 
[01/24 19:25:42    418s] (I)       | | +-Phase 1c                               0.00%  266.76 sec  266.76 sec  0.00 sec  0.00 sec 
[01/24 19:25:42    418s] (I)       | | +-Phase 1d                               0.00%  266.76 sec  266.76 sec  0.00 sec  0.00 sec 
[01/24 19:25:42    418s] (I)       | | +-Phase 1e                               0.14%  266.76 sec  266.76 sec  0.00 sec  0.00 sec 
[01/24 19:25:42    418s] (I)       | | | +-Route legalization                   0.10%  266.76 sec  266.76 sec  0.00 sec  0.00 sec 
[01/24 19:25:42    418s] (I)       | | | | +-Legalize Reach Aware Violations    0.08%  266.76 sec  266.76 sec  0.00 sec  0.00 sec 
[01/24 19:25:42    418s] (I)       | | +-Phase 1l                              19.63%  266.76 sec  266.96 sec  0.19 sec  0.19 sec 
[01/24 19:25:42    418s] (I)       | | | +-Layer assignment (1T)               19.25%  266.77 sec  266.96 sec  0.19 sec  0.18 sec 
[01/24 19:25:42    418s] (I)       | +-Clean cong LA                            0.00%  266.96 sec  266.96 sec  0.00 sec  0.00 sec 
[01/24 19:25:42    418s] (I)       +-Export 3D cong map                         0.85%  266.97 sec  266.98 sec  0.01 sec  0.01 sec 
[01/24 19:25:42    418s] (I)       | +-Export 2D cong map                       0.08%  266.98 sec  266.98 sec  0.00 sec  0.00 sec 
[01/24 19:25:42    418s] (I)       +-Extract Global 3D Wires                    0.79%  266.98 sec  266.99 sec  0.01 sec  0.01 sec 
[01/24 19:25:42    418s] (I)       +-Track Assignment (1T)                     24.79%  266.99 sec  267.23 sec  0.24 sec  0.24 sec 
[01/24 19:25:42    418s] (I)       | +-Initialization                           0.09%  266.99 sec  266.99 sec  0.00 sec  0.00 sec 
[01/24 19:25:42    418s] (I)       | +-Track Assignment Kernel                 24.29%  266.99 sec  267.23 sec  0.24 sec  0.24 sec 
[01/24 19:25:42    418s] (I)       | +-Free Memory                              0.01%  267.23 sec  267.23 sec  0.00 sec  0.00 sec 
[01/24 19:25:42    418s] (I)       +-Export                                    30.99%  267.23 sec  267.54 sec  0.30 sec  0.31 sec 
[01/24 19:25:42    418s] (I)       | +-Export DB wires                         11.36%  267.24 sec  267.35 sec  0.11 sec  0.11 sec 
[01/24 19:25:42    418s] (I)       | | +-Export all nets                        8.44%  267.24 sec  267.33 sec  0.08 sec  0.08 sec 
[01/24 19:25:42    418s] (I)       | | +-Set wire vias                          1.92%  267.33 sec  267.35 sec  0.02 sec  0.02 sec 
[01/24 19:25:42    418s] (I)       | +-Report wirelength                        4.00%  267.35 sec  267.39 sec  0.04 sec  0.04 sec 
[01/24 19:25:42    418s] (I)       | +-Update net boxes                         4.47%  267.39 sec  267.43 sec  0.04 sec  0.05 sec 
[01/24 19:25:42    418s] (I)       | +-Update timing                           11.04%  267.43 sec  267.54 sec  0.11 sec  0.11 sec 
[01/24 19:25:42    418s] (I)       +-Postprocess design                         0.44%  267.54 sec  267.54 sec  0.00 sec  0.00 sec 
[01/24 19:25:42    418s] (I)      ====================== Summary by functions ======================
[01/24 19:25:42    418s] (I)       Lv  Step                                   %      Real       CPU 
[01/24 19:25:42    418s] (I)      ------------------------------------------------------------------
[01/24 19:25:42    418s] (I)        0  Early Global Route kernel        100.00%  0.98 sec  0.98 sec 
[01/24 19:25:42    418s] (I)        1  Global Routing                    31.26%  0.31 sec  0.31 sec 
[01/24 19:25:42    418s] (I)        1  Export                            30.99%  0.30 sec  0.31 sec 
[01/24 19:25:42    418s] (I)        1  Track Assignment (1T)             24.79%  0.24 sec  0.24 sec 
[01/24 19:25:42    418s] (I)        1  Import and model                   9.46%  0.09 sec  0.09 sec 
[01/24 19:25:42    418s] (I)        1  Export 3D cong map                 0.85%  0.01 sec  0.01 sec 
[01/24 19:25:42    418s] (I)        1  Extract Global 3D Wires            0.79%  0.01 sec  0.01 sec 
[01/24 19:25:42    418s] (I)        1  Postprocess design                 0.44%  0.00 sec  0.00 sec 
[01/24 19:25:42    418s] (I)        2  Net group 1                       29.21%  0.29 sec  0.29 sec 
[01/24 19:25:42    418s] (I)        2  Track Assignment Kernel           24.29%  0.24 sec  0.24 sec 
[01/24 19:25:42    418s] (I)        2  Export DB wires                   11.36%  0.11 sec  0.11 sec 
[01/24 19:25:42    418s] (I)        2  Update timing                     11.04%  0.11 sec  0.11 sec 
[01/24 19:25:42    418s] (I)        2  Update net boxes                   4.47%  0.04 sec  0.05 sec 
[01/24 19:25:42    418s] (I)        2  Create route DB                    4.26%  0.04 sec  0.05 sec 
[01/24 19:25:42    418s] (I)        2  Report wirelength                  4.00%  0.04 sec  0.04 sec 
[01/24 19:25:42    418s] (I)        2  Create place DB                    3.87%  0.04 sec  0.03 sec 
[01/24 19:25:42    418s] (I)        2  Create route kernel                0.80%  0.01 sec  0.01 sec 
[01/24 19:25:42    418s] (I)        2  Initialization                     0.79%  0.01 sec  0.01 sec 
[01/24 19:25:42    418s] (I)        2  Read aux data                      0.15%  0.00 sec  0.00 sec 
[01/24 19:25:42    418s] (I)        2  Others data preparation            0.14%  0.00 sec  0.00 sec 
[01/24 19:25:42    418s] (I)        2  Export 2D cong map                 0.08%  0.00 sec  0.00 sec 
[01/24 19:25:42    418s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[01/24 19:25:42    418s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[01/24 19:25:42    418s] (I)        3  Phase 1l                          19.63%  0.19 sec  0.19 sec 
[01/24 19:25:43    418s] (I)        3  Export all nets                    8.44%  0.08 sec  0.08 sec 
[01/24 19:25:43    418s] (I)        3  Phase 1a                           5.92%  0.06 sec  0.06 sec 
[01/24 19:25:43    418s] (I)        3  Import route data (1T)             4.22%  0.04 sec  0.04 sec 
[01/24 19:25:43    418s] (I)        3  Import place data                  3.85%  0.04 sec  0.03 sec 
[01/24 19:25:43    418s] (I)        3  Generate topology                  2.68%  0.03 sec  0.02 sec 
[01/24 19:25:43    418s] (I)        3  Set wire vias                      1.92%  0.02 sec  0.02 sec 
[01/24 19:25:43    418s] (I)        3  Phase 1e                           0.14%  0.00 sec  0.00 sec 
[01/24 19:25:43    418s] (I)        3  Phase 1b                           0.02%  0.00 sec  0.00 sec 
[01/24 19:25:43    418s] (I)        3  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[01/24 19:25:43    418s] (I)        3  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[01/24 19:25:43    418s] (I)        4  Layer assignment (1T)             19.25%  0.19 sec  0.18 sec 
[01/24 19:25:43    418s] (I)        4  Pattern routing (1T)               5.26%  0.05 sec  0.05 sec 
[01/24 19:25:43    418s] (I)        4  Read nets                          3.03%  0.03 sec  0.03 sec 
[01/24 19:25:43    418s] (I)        4  Model blockage capacity            2.25%  0.02 sec  0.03 sec 
[01/24 19:25:43    418s] (I)        4  Read instances and placement       0.82%  0.01 sec  0.00 sec 
[01/24 19:25:43    418s] (I)        4  Add via demand to 2D               0.55%  0.01 sec  0.01 sec 
[01/24 19:25:43    418s] (I)        4  Read blockages ( Layer 2-11 )      0.33%  0.00 sec  0.00 sec 
[01/24 19:25:43    418s] (I)        4  Route legalization                 0.10%  0.00 sec  0.00 sec 
[01/24 19:25:43    418s] (I)        4  Read unlegalized nets              0.08%  0.00 sec  0.00 sec 
[01/24 19:25:43    418s] (I)        4  Read prerouted                     0.06%  0.00 sec  0.01 sec 
[01/24 19:25:43    418s] (I)        4  Initialize 3D grid graph           0.02%  0.00 sec  0.00 sec 
[01/24 19:25:43    418s] (I)        4  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[01/24 19:25:43    418s] (I)        4  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[01/24 19:25:43    418s] (I)        5  Initialize 3D capacity             2.16%  0.02 sec  0.02 sec 
[01/24 19:25:43    418s] (I)        5  Read instance blockages            0.16%  0.00 sec  0.00 sec 
[01/24 19:25:43    418s] (I)        5  Legalize Reach Aware Violations    0.08%  0.00 sec  0.00 sec 
[01/24 19:25:43    418s] (I)        5  Read PG blockages                  0.07%  0.00 sec  0.00 sec 
[01/24 19:25:43    418s] (I)        5  Read halo blockages                0.00%  0.00 sec  0.00 sec 
[01/24 19:25:43    418s] (I)        5  Read other blockages               0.00%  0.00 sec  0.00 sec 
[01/24 19:25:43    418s] (I)        5  Read clock blockages               0.00%  0.00 sec  0.00 sec 
[01/24 19:25:43    418s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[01/24 19:25:43    418s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[01/24 19:25:43    418s] {MMLU 0 0 13666}
[01/24 19:25:43    418s] ### Creating LA Mngr. totSessionCpu=0:06:58 mem=2112.7M
[01/24 19:25:43    418s] 
[01/24 19:25:43    418s] Trim Metal Layers:
[01/24 19:25:43    418s] LayerId::1 widthSet size::1
[01/24 19:25:43    418s] LayerId::2 widthSet size::1
[01/24 19:25:43    418s] LayerId::3 widthSet size::1
[01/24 19:25:43    418s] LayerId::4 widthSet size::1
[01/24 19:25:43    418s] LayerId::5 widthSet size::1
[01/24 19:25:43    418s] LayerId::6 widthSet size::1
[01/24 19:25:43    418s] LayerId::7 widthSet size::1
[01/24 19:25:43    418s] LayerId::8 widthSet size::1
[01/24 19:25:43    418s] LayerId::9 widthSet size::1
[01/24 19:25:43    418s] LayerId::10 widthSet size::1
[01/24 19:25:43    418s] LayerId::11 widthSet size::1
[01/24 19:25:43    418s] Updating RC grid for preRoute extraction ...
[01/24 19:25:43    418s] eee: pegSigSF::1.070000
[01/24 19:25:43    418s] Initializing multi-corner resistance tables ...
[01/24 19:25:43    418s] eee: l::1 avDens::0.093963 usedTrk::1657.500732 availTrk::17640.000000 sigTrk::1657.500732
[01/24 19:25:43    418s] eee: l::2 avDens::0.257316 usedTrk::4048.093009 availTrk::15732.000000 sigTrk::4048.093009
[01/24 19:25:43    418s] eee: l::3 avDens::0.306224 usedTrk::5098.633872 availTrk::16650.000000 sigTrk::5098.633872
[01/24 19:25:43    418s] eee: l::4 avDens::0.168598 usedTrk::2421.746867 availTrk::14364.000000 sigTrk::2421.746867
[01/24 19:25:43    418s] eee: l::5 avDens::0.118696 usedTrk::1741.272290 availTrk::14670.000000 sigTrk::1741.272290
[01/24 19:25:43    418s] eee: l::6 avDens::0.021254 usedTrk::183.534853 availTrk::8635.500000 sigTrk::183.534853
[01/24 19:25:43    418s] eee: l::7 avDens::0.017306 usedTrk::95.009297 availTrk::5490.000000 sigTrk::95.009297
[01/24 19:25:43    418s] eee: l::8 avDens::0.005134 usedTrk::3.511374 availTrk::684.000000 sigTrk::3.511374
[01/24 19:25:43    418s] eee: l::9 avDens::0.014140 usedTrk::7.635673 availTrk::540.000000 sigTrk::7.635673
[01/24 19:25:43    418s] eee: l::10 avDens::0.085693 usedTrk::123.089851 availTrk::1436.400000 sigTrk::123.089851
[01/24 19:25:43    418s] eee: l::11 avDens::0.054073 usedTrk::163.516900 availTrk::3024.000000 sigTrk::163.516900
[01/24 19:25:43    418s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:25:43    418s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.271048 uaWl=1.000000 uaWlH=0.325174 aWlH=0.000000 lMod=0 pMax=0.831800 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 19:25:43    418s] ### Creating LA Mngr, finished. totSessionCpu=0:06:58 mem=2112.7M
[01/24 19:25:43    418s] Extraction called for design 'picorv32' of instances=9347 and nets=13861 using extraction engine 'preRoute' .
[01/24 19:25:43    418s] PreRoute RC Extraction called for design picorv32.
[01/24 19:25:43    418s] RC Extraction called in multi-corner(1) mode.
[01/24 19:25:43    418s] RCMode: PreRoute
[01/24 19:25:43    418s]       RC Corner Indexes            0   
[01/24 19:25:43    418s] Capacitance Scaling Factor   : 1.00000 
[01/24 19:25:43    418s] Resistance Scaling Factor    : 1.00000 
[01/24 19:25:43    418s] Clock Cap. Scaling Factor    : 1.00000 
[01/24 19:25:43    418s] Clock Res. Scaling Factor    : 1.00000 
[01/24 19:25:43    418s] Shrink Factor                : 1.00000
[01/24 19:25:43    418s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/24 19:25:43    418s] Using Quantus QRC technology file ...
[01/24 19:25:43    418s] 
[01/24 19:25:43    418s] Trim Metal Layers:
[01/24 19:25:43    418s] LayerId::1 widthSet size::1
[01/24 19:25:43    418s] LayerId::2 widthSet size::1
[01/24 19:25:43    418s] LayerId::3 widthSet size::1
[01/24 19:25:43    418s] LayerId::4 widthSet size::1
[01/24 19:25:43    418s] LayerId::5 widthSet size::1
[01/24 19:25:43    418s] LayerId::6 widthSet size::1
[01/24 19:25:43    418s] LayerId::7 widthSet size::1
[01/24 19:25:43    418s] LayerId::8 widthSet size::1
[01/24 19:25:43    418s] LayerId::9 widthSet size::1
[01/24 19:25:43    418s] LayerId::10 widthSet size::1
[01/24 19:25:43    418s] LayerId::11 widthSet size::1
[01/24 19:25:43    418s] Updating RC grid for preRoute extraction ...
[01/24 19:25:43    418s] eee: pegSigSF::1.070000
[01/24 19:25:43    418s] Initializing multi-corner resistance tables ...
[01/24 19:25:43    418s] eee: l::1 avDens::0.093963 usedTrk::1657.500732 availTrk::17640.000000 sigTrk::1657.500732
[01/24 19:25:43    418s] eee: l::2 avDens::0.257316 usedTrk::4048.093009 availTrk::15732.000000 sigTrk::4048.093009
[01/24 19:25:43    418s] eee: l::3 avDens::0.306224 usedTrk::5098.633872 availTrk::16650.000000 sigTrk::5098.633872
[01/24 19:25:43    418s] eee: l::4 avDens::0.168598 usedTrk::2421.746867 availTrk::14364.000000 sigTrk::2421.746867
[01/24 19:25:43    418s] eee: l::5 avDens::0.118696 usedTrk::1741.272290 availTrk::14670.000000 sigTrk::1741.272290
[01/24 19:25:43    418s] eee: l::6 avDens::0.021254 usedTrk::183.534853 availTrk::8635.500000 sigTrk::183.534853
[01/24 19:25:43    418s] eee: l::7 avDens::0.017306 usedTrk::95.009297 availTrk::5490.000000 sigTrk::95.009297
[01/24 19:25:43    418s] eee: l::8 avDens::0.005134 usedTrk::3.511374 availTrk::684.000000 sigTrk::3.511374
[01/24 19:25:43    418s] eee: l::9 avDens::0.014140 usedTrk::7.635673 availTrk::540.000000 sigTrk::7.635673
[01/24 19:25:43    418s] eee: l::10 avDens::0.085693 usedTrk::123.089851 availTrk::1436.400000 sigTrk::123.089851
[01/24 19:25:43    418s] eee: l::11 avDens::0.054073 usedTrk::163.516900 availTrk::3024.000000 sigTrk::163.516900
[01/24 19:25:43    418s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:25:43    418s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.271048 uaWl=1.000000 uaWlH=0.325174 aWlH=0.000000 lMod=0 pMax=0.831800 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 19:25:43    418s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2112.668M)
[01/24 19:25:43    418s] All LLGs are deleted
[01/24 19:25:43    418s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:43    418s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:43    418s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2112.7M, EPOCH TIME: 1706117143.423397
[01/24 19:25:43    418s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2112.7M, EPOCH TIME: 1706117143.423779
[01/24 19:25:43    418s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2112.7M, EPOCH TIME: 1706117143.427121
[01/24 19:25:43    418s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:43    418s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:43    418s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2112.7M, EPOCH TIME: 1706117143.429398
[01/24 19:25:43    418s] Max number of tech site patterns supported in site array is 256.
[01/24 19:25:43    418s] Core basic site is CoreSite
[01/24 19:25:43    418s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2112.7M, EPOCH TIME: 1706117143.474053
[01/24 19:25:43    418s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 19:25:43    418s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 19:25:43    418s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:2112.7M, EPOCH TIME: 1706117143.476029
[01/24 19:25:43    418s] Fast DP-INIT is on for default
[01/24 19:25:43    418s] Atter site array init, number of instance map data is 0.
[01/24 19:25:43    418s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.051, MEM:2112.7M, EPOCH TIME: 1706117143.480706
[01/24 19:25:43    418s] 
[01/24 19:25:43    418s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:25:43    418s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.057, MEM:2112.7M, EPOCH TIME: 1706117143.483898
[01/24 19:25:43    418s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:43    418s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:43    418s] Starting delay calculation for Setup views
[01/24 19:25:43    418s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/24 19:25:43    418s] #################################################################################
[01/24 19:25:43    418s] # Design Stage: PreRoute
[01/24 19:25:43    418s] # Design Name: picorv32
[01/24 19:25:43    418s] # Design Mode: 45nm
[01/24 19:25:43    418s] # Analysis Mode: MMMC Non-OCV 
[01/24 19:25:43    418s] # Parasitics Mode: No SPEF/RCDB 
[01/24 19:25:43    418s] # Signoff Settings: SI Off 
[01/24 19:25:43    418s] #################################################################################
[01/24 19:25:44    419s] Calculate delays in Single mode...
[01/24 19:25:44    419s] Topological Sorting (REAL = 0:00:00.0, MEM = 2114.7M, InitMEM = 2114.7M)
[01/24 19:25:44    419s] Start delay calculation (fullDC) (1 T). (MEM=2114.68)
[01/24 19:25:44    419s] End AAE Lib Interpolated Model. (MEM=2126.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:25:47    422s] Total number of fetched objects 13666
[01/24 19:25:47    422s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:25:47    422s] End delay calculation. (MEM=2134.62 CPU=0:00:02.4 REAL=0:00:02.0)
[01/24 19:25:47    422s] End delay calculation (fullDC). (MEM=2134.62 CPU=0:00:03.2 REAL=0:00:03.0)
[01/24 19:25:47    422s] *** CDM Built up (cpu=0:00:03.8  real=0:00:04.0  mem= 2134.6M) ***
[01/24 19:25:47    423s] *** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:04.0 totSessionCpu=0:07:03 mem=2134.6M)
[01/24 19:25:48    423s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.830  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2195   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      1 (2)       |   -0.005   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2149.9M, EPOCH TIME: 1706117148.369626
[01/24 19:25:48    423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:48    423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:48    423s] 
[01/24 19:25:48    423s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:25:48    423s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.054, MEM:2149.9M, EPOCH TIME: 1706117148.424079
[01/24 19:25:48    423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:48    423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:48    423s] Density: 71.365%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1609.2M, totSessionCpu=0:07:04 **
[01/24 19:25:48    423s] *** InitOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:08.6/0:00:08.6 (1.0), totSession cpu/real = 0:07:03.6/0:29:56.6 (0.2), mem = 2103.9M
[01/24 19:25:48    423s] 
[01/24 19:25:48    423s] =============================================================================================
[01/24 19:25:48    423s]  Step TAT Report : InitOpt #1 / place_opt_design #2                             21.35-s114_1
[01/24 19:25:48    423s] =============================================================================================
[01/24 19:25:48    423s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:25:48    423s] ---------------------------------------------------------------------------------------------
[01/24 19:25:48    423s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:25:48    423s] [ OptSummaryReport       ]      1   0:00:00.2  (   2.0 % )     0:00:05.0 /  0:00:05.0    1.0
[01/24 19:25:48    423s] [ DrvReport              ]      1   0:00:00.3  (   4.0 % )     0:00:00.3 /  0:00:00.4    1.0
[01/24 19:25:48    423s] [ CellServerInit         ]      3   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 19:25:48    423s] [ LibAnalyzerInit        ]      2   0:00:01.8  (  20.4 % )     0:00:01.8 /  0:00:01.8    1.0
[01/24 19:25:48    423s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:25:48    423s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:25:48    423s] [ EarlyGlobalRoute       ]      1   0:00:01.0  (  11.6 % )     0:00:01.0 /  0:00:01.0    1.0
[01/24 19:25:48    423s] [ ExtractRC              ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:25:48    423s] [ TimingUpdate           ]      1   0:00:00.6  (   7.3 % )     0:00:04.5 /  0:00:04.5    1.0
[01/24 19:25:48    423s] [ FullDelayCalc          ]      1   0:00:03.8  (  44.5 % )     0:00:03.8 /  0:00:03.8    1.0
[01/24 19:25:48    423s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[01/24 19:25:48    423s] [ MISC                   ]          0:00:00.6  (   6.5 % )     0:00:00.6 /  0:00:00.6    1.0
[01/24 19:25:48    423s] ---------------------------------------------------------------------------------------------
[01/24 19:25:48    423s]  InitOpt #1 TOTAL                   0:00:08.6  ( 100.0 % )     0:00:08.6 /  0:00:08.6    1.0
[01/24 19:25:48    423s] ---------------------------------------------------------------------------------------------
[01/24 19:25:48    423s] 
[01/24 19:25:48    423s] ** INFO : this run is activating medium effort placeOptDesign flow
[01/24 19:25:48    423s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:25:48    423s] ### Creating PhyDesignMc. totSessionCpu=0:07:04 mem=2103.9M
[01/24 19:25:48    423s] OPERPROF: Starting DPlace-Init at level 1, MEM:2103.9M, EPOCH TIME: 1706117148.435211
[01/24 19:25:48    423s] Processing tracks to init pin-track alignment.
[01/24 19:25:48    423s] z: 2, totalTracks: 1
[01/24 19:25:48    423s] z: 4, totalTracks: 1
[01/24 19:25:48    423s] z: 6, totalTracks: 1
[01/24 19:25:48    423s] z: 8, totalTracks: 1
[01/24 19:25:48    423s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:25:48    423s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2103.9M, EPOCH TIME: 1706117148.450121
[01/24 19:25:48    423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:48    423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:48    423s] 
[01/24 19:25:48    423s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:25:48    423s] OPERPROF:     Starting CMU at level 3, MEM:2103.9M, EPOCH TIME: 1706117148.498996
[01/24 19:25:48    423s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:2103.9M, EPOCH TIME: 1706117148.502149
[01/24 19:25:48    423s] 
[01/24 19:25:48    423s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:25:48    423s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.054, MEM:2103.9M, EPOCH TIME: 1706117148.503814
[01/24 19:25:48    423s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2103.9M, EPOCH TIME: 1706117148.503897
[01/24 19:25:48    423s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2103.9M, EPOCH TIME: 1706117148.503976
[01/24 19:25:48    423s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2103.9MB).
[01/24 19:25:48    423s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.071, MEM:2103.9M, EPOCH TIME: 1706117148.506229
[01/24 19:25:48    423s] TotalInstCnt at PhyDesignMc Initialization: 9347
[01/24 19:25:48    423s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:04 mem=2103.9M
[01/24 19:25:48    423s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2103.9M, EPOCH TIME: 1706117148.527609
[01/24 19:25:48    423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:48    423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:48    423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:48    423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:48    423s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.054, MEM:2103.9M, EPOCH TIME: 1706117148.581569
[01/24 19:25:48    423s] TotalInstCnt at PhyDesignMc Destruction: 9347
[01/24 19:25:48    423s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:25:48    423s] ### Creating PhyDesignMc. totSessionCpu=0:07:04 mem=2103.9M
[01/24 19:25:48    423s] OPERPROF: Starting DPlace-Init at level 1, MEM:2103.9M, EPOCH TIME: 1706117148.582345
[01/24 19:25:48    423s] Processing tracks to init pin-track alignment.
[01/24 19:25:48    423s] z: 2, totalTracks: 1
[01/24 19:25:48    423s] z: 4, totalTracks: 1
[01/24 19:25:48    423s] z: 6, totalTracks: 1
[01/24 19:25:48    423s] z: 8, totalTracks: 1
[01/24 19:25:48    423s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:25:48    423s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2103.9M, EPOCH TIME: 1706117148.594973
[01/24 19:25:48    423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:48    423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:48    423s] 
[01/24 19:25:48    423s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:25:48    423s] OPERPROF:     Starting CMU at level 3, MEM:2103.9M, EPOCH TIME: 1706117148.645614
[01/24 19:25:48    423s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2103.9M, EPOCH TIME: 1706117148.646950
[01/24 19:25:48    423s] 
[01/24 19:25:48    423s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:25:48    423s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.054, MEM:2103.9M, EPOCH TIME: 1706117148.648605
[01/24 19:25:48    423s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2103.9M, EPOCH TIME: 1706117148.648721
[01/24 19:25:48    423s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2103.9M, EPOCH TIME: 1706117148.648805
[01/24 19:25:48    423s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2103.9MB).
[01/24 19:25:48    423s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.069, MEM:2103.9M, EPOCH TIME: 1706117148.651062
[01/24 19:25:48    423s] TotalInstCnt at PhyDesignMc Initialization: 9347
[01/24 19:25:48    423s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:04 mem=2103.9M
[01/24 19:25:48    423s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2103.9M, EPOCH TIME: 1706117148.672469
[01/24 19:25:48    423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:48    423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:48    423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:48    423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:48    423s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.054, MEM:2103.9M, EPOCH TIME: 1706117148.726194
[01/24 19:25:48    423s] TotalInstCnt at PhyDesignMc Destruction: 9347
[01/24 19:25:48    423s] *** Starting optimizing excluded clock nets MEM= 2103.9M) ***
[01/24 19:25:48    423s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2103.9M) ***
[01/24 19:25:48    423s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[01/24 19:25:48    423s] Begin: GigaOpt Route Type Constraints Refinement
[01/24 19:25:48    423s] *** CongRefineRouteType #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:03.9/0:29:56.9 (0.2), mem = 2103.9M
[01/24 19:25:48    423s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.11
[01/24 19:25:48    423s] ### Creating RouteCongInterface, started
[01/24 19:25:48    423s] #optDebug: Start CG creation (mem=2103.9M)
[01/24 19:25:48    423s]  ...initializing CG  maxDriveDist 1253.142500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 125.314000 
[01/24 19:25:48    424s] (cpu=0:00:00.2, mem=2296.1M)
[01/24 19:25:48    424s]  ...processing cgPrt (cpu=0:00:00.2, mem=2296.1M)
[01/24 19:25:48    424s]  ...processing cgEgp (cpu=0:00:00.2, mem=2296.1M)
[01/24 19:25:48    424s]  ...processing cgPbk (cpu=0:00:00.2, mem=2296.1M)
[01/24 19:25:48    424s]  ...processing cgNrb(cpu=0:00:00.2, mem=2296.1M)
[01/24 19:25:48    424s]  ...processing cgObs (cpu=0:00:00.2, mem=2296.1M)
[01/24 19:25:48    424s]  ...processing cgCon (cpu=0:00:00.2, mem=2296.1M)
[01/24 19:25:48    424s]  ...processing cgPdm (cpu=0:00:00.2, mem=2296.1M)
[01/24 19:25:48    424s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2296.1M)
[01/24 19:25:49    424s] 
[01/24 19:25:49    424s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 19:25:49    424s] 
[01/24 19:25:49    424s] #optDebug: {0, 1.000}
[01/24 19:25:49    424s] ### Creating RouteCongInterface, finished
[01/24 19:25:49    424s] Updated routing constraints on 0 nets.
[01/24 19:25:49    424s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.11
[01/24 19:25:49    424s] Bottom Preferred Layer:
[01/24 19:25:49    424s]     None
[01/24 19:25:49    424s] Via Pillar Rule:
[01/24 19:25:49    424s]     None
[01/24 19:25:49    424s] *** CongRefineRouteType #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:07:04.2/0:29:57.2 (0.2), mem = 2296.1M
[01/24 19:25:49    424s] 
[01/24 19:25:49    424s] =============================================================================================
[01/24 19:25:49    424s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #2                 21.35-s114_1
[01/24 19:25:49    424s] =============================================================================================
[01/24 19:25:49    424s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:25:49    424s] ---------------------------------------------------------------------------------------------
[01/24 19:25:49    424s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (  92.9 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:25:49    424s] [ MISC                   ]          0:00:00.0  (   7.1 % )     0:00:00.0 /  0:00:00.0    0.9
[01/24 19:25:49    424s] ---------------------------------------------------------------------------------------------
[01/24 19:25:49    424s]  CongRefineRouteType #1 TOTAL       0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:25:49    424s] ---------------------------------------------------------------------------------------------
[01/24 19:25:49    424s] 
[01/24 19:25:49    424s] End: GigaOpt Route Type Constraints Refinement
[01/24 19:25:49    424s] The useful skew maximum allowed delay set by user is: 1
[01/24 19:25:49    424s] Deleting Lib Analyzer.
[01/24 19:25:49    424s] *** SimplifyNetlist #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:04.8/0:29:57.8 (0.2), mem = 2203.1M
[01/24 19:25:49    424s] Info: 1 clock net  excluded from IPO operation.
[01/24 19:25:49    424s] ### Creating LA Mngr. totSessionCpu=0:07:05 mem=2203.1M
[01/24 19:25:49    424s] ### Creating LA Mngr, finished. totSessionCpu=0:07:05 mem=2203.1M
[01/24 19:25:49    424s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/24 19:25:49    424s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.12
[01/24 19:25:49    424s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:25:49    424s] ### Creating PhyDesignMc. totSessionCpu=0:07:05 mem=2203.1M
[01/24 19:25:49    424s] OPERPROF: Starting DPlace-Init at level 1, MEM:2203.1M, EPOCH TIME: 1706117149.710077
[01/24 19:25:49    424s] Processing tracks to init pin-track alignment.
[01/24 19:25:49    424s] z: 2, totalTracks: 1
[01/24 19:25:49    424s] z: 4, totalTracks: 1
[01/24 19:25:49    424s] z: 6, totalTracks: 1
[01/24 19:25:49    424s] z: 8, totalTracks: 1
[01/24 19:25:49    424s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:25:49    424s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2203.1M, EPOCH TIME: 1706117149.722216
[01/24 19:25:49    424s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:49    424s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:49    424s] 
[01/24 19:25:49    424s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:25:49    424s] OPERPROF:     Starting CMU at level 3, MEM:2203.1M, EPOCH TIME: 1706117149.761455
[01/24 19:25:49    424s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2203.1M, EPOCH TIME: 1706117149.762502
[01/24 19:25:49    424s] 
[01/24 19:25:49    424s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:25:49    424s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.042, MEM:2203.1M, EPOCH TIME: 1706117149.763791
[01/24 19:25:49    424s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2203.1M, EPOCH TIME: 1706117149.763857
[01/24 19:25:49    424s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2203.1M, EPOCH TIME: 1706117149.763919
[01/24 19:25:49    424s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2203.1MB).
[01/24 19:25:49    424s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.056, MEM:2203.1M, EPOCH TIME: 1706117149.765670
[01/24 19:25:49    425s] TotalInstCnt at PhyDesignMc Initialization: 9347
[01/24 19:25:49    425s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:05 mem=2203.1M
[01/24 19:25:49    425s] ### Creating RouteCongInterface, started
[01/24 19:25:49    425s] 
[01/24 19:25:49    425s] Creating Lib Analyzer ...
[01/24 19:25:49    425s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 19:25:49    425s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 19:25:49    425s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 19:25:49    425s] 
[01/24 19:25:49    425s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:25:50    425s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:06 mem=2219.1M
[01/24 19:25:50    425s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:06 mem=2219.1M
[01/24 19:25:50    425s] Creating Lib Analyzer, finished. 
[01/24 19:25:50    425s] 
[01/24 19:25:50    425s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 19:25:50    425s] 
[01/24 19:25:50    425s] #optDebug: {0, 1.000}
[01/24 19:25:50    425s] ### Creating RouteCongInterface, finished
[01/24 19:25:50    425s] {MG  {8 0 3.6 0.0883025}  {10 0 12.7 0.306666} }
[01/24 19:25:50    425s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2276.3M, EPOCH TIME: 1706117150.612726
[01/24 19:25:50    425s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2276.3M, EPOCH TIME: 1706117150.612935
[01/24 19:25:50    425s] 
[01/24 19:25:50    425s] Netlist preparation processing... 
[01/24 19:25:50    425s] Removed 0 instance
[01/24 19:25:50    425s] *info: Marking 0 isolation instances dont touch
[01/24 19:25:50    425s] *info: Marking 0 level shifter instances dont touch
[01/24 19:25:50    426s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2295.4M, EPOCH TIME: 1706117150.857969
[01/24 19:25:50    426s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9347).
[01/24 19:25:50    426s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:50    426s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:50    426s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:50    426s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.052, MEM:2219.4M, EPOCH TIME: 1706117150.909849
[01/24 19:25:50    426s] TotalInstCnt at PhyDesignMc Destruction: 9347
[01/24 19:25:50    426s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.12
[01/24 19:25:50    426s] *** SimplifyNetlist #1 [finish] (place_opt_design #2) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:07:06.1/0:29:59.1 (0.2), mem = 2219.4M
[01/24 19:25:50    426s] 
[01/24 19:25:50    426s] =============================================================================================
[01/24 19:25:50    426s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #2                     21.35-s114_1
[01/24 19:25:50    426s] =============================================================================================
[01/24 19:25:50    426s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:25:50    426s] ---------------------------------------------------------------------------------------------
[01/24 19:25:50    426s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  45.0 % )     0:00:00.6 /  0:00:00.6    1.0
[01/24 19:25:50    426s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:25:50    426s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   9.4 % )     0:00:00.1 /  0:00:00.1    1.1
[01/24 19:25:50    426s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.7
[01/24 19:25:50    426s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.3 % )     0:00:00.6 /  0:00:00.6    1.0
[01/24 19:25:50    426s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:25:50    426s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:25:50    426s] [ IncrDelayCalc          ]      1   0:00:00.2  (  14.4 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:25:50    426s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:25:50    426s] [ MISC                   ]          0:00:00.3  (  23.7 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:25:50    426s] ---------------------------------------------------------------------------------------------
[01/24 19:25:50    426s]  SimplifyNetlist #1 TOTAL           0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[01/24 19:25:50    426s] ---------------------------------------------------------------------------------------------
[01/24 19:25:50    426s] 
[01/24 19:25:51    426s] Deleting Lib Analyzer.
[01/24 19:25:51    426s] Begin: GigaOpt high fanout net optimization
[01/24 19:25:51    426s] GigaOpt HFN: use maxLocalDensity 1.2
[01/24 19:25:51    426s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/24 19:25:51    426s] *** DrvOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:06.6/0:29:59.5 (0.2), mem = 2219.4M
[01/24 19:25:51    426s] Info: 1 clock net  excluded from IPO operation.
[01/24 19:25:51    426s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.13
[01/24 19:25:51    426s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:25:51    426s] ### Creating PhyDesignMc. totSessionCpu=0:07:07 mem=2219.4M
[01/24 19:25:51    426s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/24 19:25:51    426s] OPERPROF: Starting DPlace-Init at level 1, MEM:2219.4M, EPOCH TIME: 1706117151.396190
[01/24 19:25:51    426s] Processing tracks to init pin-track alignment.
[01/24 19:25:51    426s] z: 2, totalTracks: 1
[01/24 19:25:51    426s] z: 4, totalTracks: 1
[01/24 19:25:51    426s] z: 6, totalTracks: 1
[01/24 19:25:51    426s] z: 8, totalTracks: 1
[01/24 19:25:51    426s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:25:51    426s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2219.4M, EPOCH TIME: 1706117151.408532
[01/24 19:25:51    426s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:51    426s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:51    426s] 
[01/24 19:25:51    426s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:25:51    426s] OPERPROF:     Starting CMU at level 3, MEM:2219.4M, EPOCH TIME: 1706117151.458256
[01/24 19:25:51    426s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2219.4M, EPOCH TIME: 1706117151.459648
[01/24 19:25:51    426s] 
[01/24 19:25:51    426s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:25:51    426s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.055, MEM:2219.4M, EPOCH TIME: 1706117151.463629
[01/24 19:25:51    426s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2219.4M, EPOCH TIME: 1706117151.463725
[01/24 19:25:51    426s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2219.4M, EPOCH TIME: 1706117151.463805
[01/24 19:25:51    426s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2219.4MB).
[01/24 19:25:51    426s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.070, MEM:2219.4M, EPOCH TIME: 1706117151.466083
[01/24 19:25:51    426s] TotalInstCnt at PhyDesignMc Initialization: 9347
[01/24 19:25:51    426s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:07 mem=2219.4M
[01/24 19:25:51    426s] ### Creating RouteCongInterface, started
[01/24 19:25:51    426s] 
[01/24 19:25:51    426s] Creating Lib Analyzer ...
[01/24 19:25:51    426s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 19:25:51    426s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 19:25:51    426s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 19:25:51    426s] 
[01/24 19:25:51    426s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:25:52    427s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:08 mem=2219.4M
[01/24 19:25:52    427s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:08 mem=2219.4M
[01/24 19:25:52    427s] Creating Lib Analyzer, finished. 
[01/24 19:25:52    427s] 
[01/24 19:25:52    427s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/24 19:25:52    427s] 
[01/24 19:25:52    427s] #optDebug: {0, 1.000}
[01/24 19:25:52    427s] ### Creating RouteCongInterface, finished
[01/24 19:25:52    427s] {MG  {8 0 3.6 0.0883025}  {10 0 12.7 0.306666} }
[01/24 19:25:53    428s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 19:25:53    428s] Total-nets :: 11788, Stn-nets :: 0, ratio :: 0 %, Total-len 231194, Stn-len 0
[01/24 19:25:53    428s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2238.5M, EPOCH TIME: 1706117153.128416
[01/24 19:25:53    428s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:53    428s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:53    428s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:53    428s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:53    428s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.052, MEM:2219.5M, EPOCH TIME: 1706117153.180626
[01/24 19:25:53    428s] TotalInstCnt at PhyDesignMc Destruction: 9347
[01/24 19:25:53    428s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.13
[01/24 19:25:53    428s] *** DrvOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:01.9/0:00:01.8 (1.0), totSession cpu/real = 0:07:08.4/0:30:01.3 (0.2), mem = 2219.5M
[01/24 19:25:53    428s] 
[01/24 19:25:53    428s] =============================================================================================
[01/24 19:25:53    428s]  Step TAT Report : DrvOpt #1 / place_opt_design #2                              21.35-s114_1
[01/24 19:25:53    428s] =============================================================================================
[01/24 19:25:53    428s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:25:53    428s] ---------------------------------------------------------------------------------------------
[01/24 19:25:53    428s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  53.1 % )     0:00:01.0 /  0:00:01.0    1.0
[01/24 19:25:53    428s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:25:53    428s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   8.5 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:25:53    428s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.0 % )     0:00:01.0 /  0:00:01.1    1.0
[01/24 19:25:53    428s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:25:53    428s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:25:53    428s] [ MISC                   ]          0:00:00.6  (  34.2 % )     0:00:00.6 /  0:00:00.6    1.0
[01/24 19:25:53    428s] ---------------------------------------------------------------------------------------------
[01/24 19:25:53    428s]  DrvOpt #1 TOTAL                    0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.9    1.0
[01/24 19:25:53    428s] ---------------------------------------------------------------------------------------------
[01/24 19:25:53    428s] 
[01/24 19:25:53    428s] GigaOpt HFN: restore maxLocalDensity to 0.98
[01/24 19:25:53    428s] End: GigaOpt high fanout net optimization
[01/24 19:25:53    428s] Begin: GigaOpt DRV Optimization
[01/24 19:25:53    428s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/24 19:25:53    428s] *** DrvOpt #2 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:08.4/0:30:01.3 (0.2), mem = 2219.5M
[01/24 19:25:53    428s] Info: 1 clock net  excluded from IPO operation.
[01/24 19:25:53    428s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.14
[01/24 19:25:53    428s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:25:53    428s] ### Creating PhyDesignMc. totSessionCpu=0:07:08 mem=2219.5M
[01/24 19:25:53    428s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/24 19:25:53    428s] OPERPROF: Starting DPlace-Init at level 1, MEM:2219.5M, EPOCH TIME: 1706117153.231588
[01/24 19:25:53    428s] Processing tracks to init pin-track alignment.
[01/24 19:25:53    428s] z: 2, totalTracks: 1
[01/24 19:25:53    428s] z: 4, totalTracks: 1
[01/24 19:25:53    428s] z: 6, totalTracks: 1
[01/24 19:25:53    428s] z: 8, totalTracks: 1
[01/24 19:25:53    428s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:25:53    428s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2219.5M, EPOCH TIME: 1706117153.243951
[01/24 19:25:53    428s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:53    428s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:53    428s] 
[01/24 19:25:53    428s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:25:53    428s] OPERPROF:     Starting CMU at level 3, MEM:2219.5M, EPOCH TIME: 1706117153.293822
[01/24 19:25:53    428s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2219.5M, EPOCH TIME: 1706117153.295197
[01/24 19:25:53    428s] 
[01/24 19:25:53    428s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:25:53    428s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.053, MEM:2219.5M, EPOCH TIME: 1706117153.296829
[01/24 19:25:53    428s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2219.5M, EPOCH TIME: 1706117153.296916
[01/24 19:25:53    428s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2219.5M, EPOCH TIME: 1706117153.296996
[01/24 19:25:53    428s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2219.5MB).
[01/24 19:25:53    428s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.068, MEM:2219.5M, EPOCH TIME: 1706117153.299285
[01/24 19:25:53    428s] TotalInstCnt at PhyDesignMc Initialization: 9347
[01/24 19:25:53    428s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:09 mem=2219.5M
[01/24 19:25:53    428s] ### Creating RouteCongInterface, started
[01/24 19:25:53    428s] 
[01/24 19:25:53    428s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/24 19:25:53    428s] 
[01/24 19:25:53    428s] #optDebug: {0, 1.000}
[01/24 19:25:53    428s] ### Creating RouteCongInterface, finished
[01/24 19:25:53    428s] {MG  {8 0 3.6 0.0883025}  {10 0 12.7 0.306666} }
[01/24 19:25:54    429s] [GPS-DRV] Optimizer parameters ============================= 
[01/24 19:25:54    429s] [GPS-DRV] maxDensity (design): 0.95
[01/24 19:25:54    429s] [GPS-DRV] maxLocalDensity: 1.2
[01/24 19:25:54    429s] [GPS-DRV] All active and enabled setup views
[01/24 19:25:54    429s] [GPS-DRV]     default_emulate_view
[01/24 19:25:54    429s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/24 19:25:54    429s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/24 19:25:54    429s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/24 19:25:54    429s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[01/24 19:25:54    429s] [GPS-DRV] timing-driven DRV settings
[01/24 19:25:54    429s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/24 19:25:54    429s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2276.8M, EPOCH TIME: 1706117154.131206
[01/24 19:25:54    429s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2276.8M, EPOCH TIME: 1706117154.131477
[01/24 19:25:54    429s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:25:54    429s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/24 19:25:54    429s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:25:54    429s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/24 19:25:54    429s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:25:54    429s] Info: violation cost 7.749554 (cap = 0.000000, tran = 7.749554, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 19:25:54    429s] |    24|   468|    -0.06|     0|     0|     0.00|     0|     0|     0|     0|     1.83|     0.00|       0|       0|       0| 71.36%|          |         |
[01/24 19:25:55    430s] Info: violation cost 0.094643 (cap = 0.000000, tran = 0.094643, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 19:25:55    430s] |     1|     2|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     1.83|     0.00|      10|       4|      16| 71.42%| 0:00:01.0|  2304.0M|
[01/24 19:25:55    430s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 19:25:55    430s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.83|     0.00|       0|       0|       1| 71.42%| 0:00:00.0|  2304.0M|
[01/24 19:25:55    430s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:25:55    430s] Bottom Preferred Layer:
[01/24 19:25:55    430s]     None
[01/24 19:25:55    430s] Via Pillar Rule:
[01/24 19:25:55    430s]     None
[01/24 19:25:55    430s] 
[01/24 19:25:55    430s] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=2304.0M) ***
[01/24 19:25:55    430s] 
[01/24 19:25:55    430s] Total-nets :: 11802, Stn-nets :: 5, ratio :: 0.0423657 %, Total-len 231304, Stn-len 549.85
[01/24 19:25:55    430s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2284.9M, EPOCH TIME: 1706117155.272442
[01/24 19:25:55    430s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9361).
[01/24 19:25:55    430s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:55    430s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:55    430s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:55    430s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.066, MEM:2221.9M, EPOCH TIME: 1706117155.338292
[01/24 19:25:55    430s] TotalInstCnt at PhyDesignMc Destruction: 9361
[01/24 19:25:55    430s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.14
[01/24 19:25:55    430s] *** DrvOpt #2 [finish] (place_opt_design #2) : cpu/real = 0:00:02.1/0:00:02.2 (1.0), totSession cpu/real = 0:07:10.6/0:30:03.5 (0.2), mem = 2221.9M
[01/24 19:25:55    430s] 
[01/24 19:25:55    430s] =============================================================================================
[01/24 19:25:55    430s]  Step TAT Report : DrvOpt #2 / place_opt_design #2                              21.35-s114_1
[01/24 19:25:55    430s] =============================================================================================
[01/24 19:25:55    430s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:25:55    430s] ---------------------------------------------------------------------------------------------
[01/24 19:25:55    430s] [ SlackTraversorInit     ]      1   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:25:55    430s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:25:55    430s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.1 % )     0:00:00.2 /  0:00:00.1    1.0
[01/24 19:25:55    430s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 19:25:55    430s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    1.1
[01/24 19:25:55    430s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:25:55    430s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.9 /  0:00:01.0    1.0
[01/24 19:25:55    430s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 19:25:55    430s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:25:55    430s] [ OptEval                ]      2   0:00:00.3  (  11.8 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:25:55    430s] [ OptCommit              ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.8
[01/24 19:25:55    430s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:25:55    430s] [ IncrDelayCalc          ]     11   0:00:00.2  (  11.0 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:25:55    430s] [ DrvFindVioNets         ]      3   0:00:00.2  (   7.6 % )     0:00:00.2 /  0:00:00.2    1.1
[01/24 19:25:55    430s] [ DrvComputeSummary      ]      3   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:25:55    430s] [ IncrTimingUpdate       ]      2   0:00:00.2  (   7.4 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:25:55    430s] [ MISC                   ]          0:00:00.8  (  37.6 % )     0:00:00.8 /  0:00:00.8    1.0
[01/24 19:25:55    430s] ---------------------------------------------------------------------------------------------
[01/24 19:25:55    430s]  DrvOpt #2 TOTAL                    0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.1    1.0
[01/24 19:25:55    430s] ---------------------------------------------------------------------------------------------
[01/24 19:25:55    430s] 
[01/24 19:25:55    430s] End: GigaOpt DRV Optimization
[01/24 19:25:55    430s] GigaOpt DRV: restore maxLocalDensity to 0.98
[01/24 19:25:55    430s] **optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1714.1M, totSessionCpu=0:07:11 **
[01/24 19:25:55    430s] 
[01/24 19:25:55    430s] Active setup views:
[01/24 19:25:55    430s]  default_emulate_view
[01/24 19:25:55    430s]   Dominating endpoints: 0
[01/24 19:25:55    430s]   Dominating TNS: -0.000
[01/24 19:25:55    430s] 
[01/24 19:25:55    430s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/24 19:25:55    430s] Deleting Lib Analyzer.
[01/24 19:25:55    430s] Begin: GigaOpt Global Optimization
[01/24 19:25:55    430s] *info: use new DP (enabled)
[01/24 19:25:55    430s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[01/24 19:25:55    430s] Info: 1 clock net  excluded from IPO operation.
[01/24 19:25:55    430s] *** GlobalOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:10.9/0:30:03.8 (0.2), mem = 2260.0M
[01/24 19:25:55    430s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.15
[01/24 19:25:55    430s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:25:55    430s] ### Creating PhyDesignMc. totSessionCpu=0:07:11 mem=2260.0M
[01/24 19:25:55    430s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/24 19:25:55    430s] OPERPROF: Starting DPlace-Init at level 1, MEM:2260.0M, EPOCH TIME: 1706117155.622605
[01/24 19:25:55    430s] Processing tracks to init pin-track alignment.
[01/24 19:25:55    430s] z: 2, totalTracks: 1
[01/24 19:25:55    430s] z: 4, totalTracks: 1
[01/24 19:25:55    430s] z: 6, totalTracks: 1
[01/24 19:25:55    430s] z: 8, totalTracks: 1
[01/24 19:25:55    430s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:25:55    430s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2260.0M, EPOCH TIME: 1706117155.635312
[01/24 19:25:55    430s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:55    430s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:55    430s] 
[01/24 19:25:55    430s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:25:55    430s] OPERPROF:     Starting CMU at level 3, MEM:2260.0M, EPOCH TIME: 1706117155.684917
[01/24 19:25:55    430s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2260.0M, EPOCH TIME: 1706117155.686314
[01/24 19:25:55    430s] 
[01/24 19:25:55    430s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:25:55    430s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.053, MEM:2260.0M, EPOCH TIME: 1706117155.687948
[01/24 19:25:55    430s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2260.0M, EPOCH TIME: 1706117155.688033
[01/24 19:25:55    430s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2260.0M, EPOCH TIME: 1706117155.688112
[01/24 19:25:55    430s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2260.0MB).
[01/24 19:25:55    430s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.068, MEM:2260.0M, EPOCH TIME: 1706117155.690375
[01/24 19:25:55    431s] TotalInstCnt at PhyDesignMc Initialization: 9361
[01/24 19:25:55    431s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:11 mem=2260.0M
[01/24 19:25:55    431s] ### Creating RouteCongInterface, started
[01/24 19:25:55    431s] 
[01/24 19:25:55    431s] Creating Lib Analyzer ...
[01/24 19:25:55    431s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 19:25:55    431s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 19:25:55    431s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 19:25:55    431s] 
[01/24 19:25:55    431s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:25:56    431s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:12 mem=2260.0M
[01/24 19:25:56    431s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:12 mem=2260.0M
[01/24 19:25:56    431s] Creating Lib Analyzer, finished. 
[01/24 19:25:56    432s] 
[01/24 19:25:56    432s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 19:25:56    432s] 
[01/24 19:25:56    432s] #optDebug: {0, 1.000}
[01/24 19:25:56    432s] ### Creating RouteCongInterface, finished
[01/24 19:25:56    432s] {MG  {8 0 3.6 0.0883025}  {10 0 12.7 0.306666} }
[01/24 19:25:57    432s] *info: 1 clock net excluded
[01/24 19:25:57    432s] *info: 88 no-driver nets excluded.
[01/24 19:25:57    432s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2279.1M, EPOCH TIME: 1706117157.265571
[01/24 19:25:57    432s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2279.1M, EPOCH TIME: 1706117157.265856
[01/24 19:25:57    432s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/24 19:25:57    432s] +--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
[01/24 19:25:57    432s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
[01/24 19:25:57    432s] +--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
[01/24 19:25:57    432s] |   0.000|   0.000|   71.42%|   0:00:00.0| 2279.1M|default_emulate_view|       NA| NA                                                 |
[01/24 19:25:57    432s] +--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
[01/24 19:25:57    432s] 
[01/24 19:25:57    432s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2279.1M) ***
[01/24 19:25:57    432s] 
[01/24 19:25:57    432s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2279.1M) ***
[01/24 19:25:57    432s] Bottom Preferred Layer:
[01/24 19:25:57    432s]     None
[01/24 19:25:57    432s] Via Pillar Rule:
[01/24 19:25:57    432s]     None
[01/24 19:25:57    432s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/24 19:25:57    432s] Total-nets :: 11802, Stn-nets :: 5, ratio :: 0.0423657 %, Total-len 231304, Stn-len 549.85
[01/24 19:25:57    432s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2260.0M, EPOCH TIME: 1706117157.752077
[01/24 19:25:57    432s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9361).
[01/24 19:25:57    432s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:57    433s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:57    433s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:57    433s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.062, MEM:2220.0M, EPOCH TIME: 1706117157.814045
[01/24 19:25:57    433s] TotalInstCnt at PhyDesignMc Destruction: 9361
[01/24 19:25:57    433s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.15
[01/24 19:25:57    433s] *** GlobalOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:07:13.1/0:30:06.0 (0.2), mem = 2220.0M
[01/24 19:25:57    433s] 
[01/24 19:25:57    433s] =============================================================================================
[01/24 19:25:57    433s]  Step TAT Report : GlobalOpt #1 / place_opt_design #2                           21.35-s114_1
[01/24 19:25:57    433s] =============================================================================================
[01/24 19:25:57    433s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:25:57    433s] ---------------------------------------------------------------------------------------------
[01/24 19:25:57    433s] [ SlackTraversorInit     ]      1   0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.1    1.1
[01/24 19:25:57    433s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  41.7 % )     0:00:00.9 /  0:00:00.9    1.0
[01/24 19:25:57    433s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:25:57    433s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:25:57    433s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.8
[01/24 19:25:57    433s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.0 % )     0:00:01.0 /  0:00:01.0    1.0
[01/24 19:25:57    433s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:25:57    433s] [ TransformInit          ]      1   0:00:00.5  (  22.0 % )     0:00:00.5 /  0:00:00.5    1.0
[01/24 19:25:57    433s] [ MISC                   ]          0:00:00.4  (  17.5 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 19:25:57    433s] ---------------------------------------------------------------------------------------------
[01/24 19:25:57    433s]  GlobalOpt #1 TOTAL                 0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[01/24 19:25:57    433s] ---------------------------------------------------------------------------------------------
[01/24 19:25:57    433s] 
[01/24 19:25:57    433s] End: GigaOpt Global Optimization
[01/24 19:25:57    433s] *** Timing Is met
[01/24 19:25:57    433s] *** Check timing (0:00:00.0)
[01/24 19:25:57    433s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/24 19:25:57    433s] Deleting Lib Analyzer.
[01/24 19:25:57    433s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[01/24 19:25:57    433s] Info: 1 clock net  excluded from IPO operation.
[01/24 19:25:57    433s] ### Creating LA Mngr. totSessionCpu=0:07:13 mem=2220.0M
[01/24 19:25:57    433s] ### Creating LA Mngr, finished. totSessionCpu=0:07:13 mem=2220.0M
[01/24 19:25:57    433s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/24 19:25:57    433s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:25:57    433s] ### Creating PhyDesignMc. totSessionCpu=0:07:13 mem=2277.3M
[01/24 19:25:57    433s] OPERPROF: Starting DPlace-Init at level 1, MEM:2277.3M, EPOCH TIME: 1706117157.896912
[01/24 19:25:57    433s] Processing tracks to init pin-track alignment.
[01/24 19:25:57    433s] z: 2, totalTracks: 1
[01/24 19:25:57    433s] z: 4, totalTracks: 1
[01/24 19:25:57    433s] z: 6, totalTracks: 1
[01/24 19:25:57    433s] z: 8, totalTracks: 1
[01/24 19:25:57    433s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:25:57    433s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2277.3M, EPOCH TIME: 1706117157.911954
[01/24 19:25:57    433s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:57    433s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:25:57    433s] 
[01/24 19:25:57    433s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:25:57    433s] OPERPROF:     Starting CMU at level 3, MEM:2277.3M, EPOCH TIME: 1706117157.962401
[01/24 19:25:57    433s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2277.3M, EPOCH TIME: 1706117157.963734
[01/24 19:25:57    433s] 
[01/24 19:25:57    433s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:25:57    433s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.053, MEM:2277.3M, EPOCH TIME: 1706117157.965310
[01/24 19:25:57    433s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2277.3M, EPOCH TIME: 1706117157.965408
[01/24 19:25:57    433s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2277.3M, EPOCH TIME: 1706117157.965489
[01/24 19:25:57    433s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2277.3MB).
[01/24 19:25:57    433s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.071, MEM:2277.3M, EPOCH TIME: 1706117157.967684
[01/24 19:25:58    433s] TotalInstCnt at PhyDesignMc Initialization: 9361
[01/24 19:25:58    433s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:13 mem=2277.3M
[01/24 19:25:58    433s] Begin: Area Reclaim Optimization
[01/24 19:25:58    433s] *** AreaOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:13.3/0:30:06.2 (0.2), mem = 2277.3M
[01/24 19:25:58    433s] 
[01/24 19:25:58    433s] Creating Lib Analyzer ...
[01/24 19:25:58    433s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 19:25:58    433s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 19:25:58    433s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 19:25:58    433s] 
[01/24 19:25:58    433s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:25:58    434s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:14 mem=2279.3M
[01/24 19:25:58    434s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:14 mem=2279.3M
[01/24 19:25:58    434s] Creating Lib Analyzer, finished. 
[01/24 19:25:58    434s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.16
[01/24 19:25:58    434s] ### Creating RouteCongInterface, started
[01/24 19:25:58    434s] 
[01/24 19:25:58    434s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 19:25:58    434s] 
[01/24 19:25:58    434s] #optDebug: {0, 1.000}
[01/24 19:25:58    434s] ### Creating RouteCongInterface, finished
[01/24 19:25:58    434s] {MG  {8 0 3.6 0.0883025}  {10 0 12.7 0.306666} }
[01/24 19:25:58    434s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2279.3M, EPOCH TIME: 1706117158.957052
[01/24 19:25:58    434s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2279.3M, EPOCH TIME: 1706117158.957288
[01/24 19:25:59    434s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.42
[01/24 19:25:59    434s] +---------+---------+--------+--------+------------+--------+
[01/24 19:25:59    434s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/24 19:25:59    434s] +---------+---------+--------+--------+------------+--------+
[01/24 19:25:59    434s] |   71.42%|        -|   0.000|   0.000|   0:00:00.0| 2279.3M|
[01/24 19:26:00    435s] |   71.42%|        0|   0.000|   0.000|   0:00:01.0| 2279.3M|
[01/24 19:26:00    435s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 19:26:00    435s] |   71.42%|        0|   0.000|   0.000|   0:00:00.0| 2279.3M|
[01/24 19:26:01    436s] |   71.40%|        6|   0.000|   0.000|   0:00:01.0| 2298.4M|
[01/24 19:26:02    437s] |   71.39%|        7|   0.000|   0.000|   0:00:01.0| 2298.4M|
[01/24 19:26:02    437s] |   71.39%|        0|   0.000|   0.000|   0:00:00.0| 2298.4M|
[01/24 19:26:02    437s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 19:26:02    437s] |   71.39%|        0|   0.000|   0.000|   0:00:00.0| 2298.4M|
[01/24 19:26:02    437s] +---------+---------+--------+--------+------------+--------+
[01/24 19:26:02    437s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.39
[01/24 19:26:02    437s] 
[01/24 19:26:02    437s] ** Summary: Restruct = 0 Buffer Deletion = 6 Declone = 0 Resize = 7 **
[01/24 19:26:02    437s] --------------------------------------------------------------
[01/24 19:26:02    437s] |                                   | Total     | Sequential |
[01/24 19:26:02    437s] --------------------------------------------------------------
[01/24 19:26:02    437s] | Num insts resized                 |       7  |       0    |
[01/24 19:26:02    437s] | Num insts undone                  |       0  |       0    |
[01/24 19:26:02    437s] | Num insts Downsized               |       7  |       0    |
[01/24 19:26:02    437s] | Num insts Samesized               |       0  |       0    |
[01/24 19:26:02    437s] | Num insts Upsized                 |       0  |       0    |
[01/24 19:26:02    437s] | Num multiple commits+uncommits    |       0  |       -    |
[01/24 19:26:02    437s] --------------------------------------------------------------
[01/24 19:26:02    437s] Bottom Preferred Layer:
[01/24 19:26:02    437s]     None
[01/24 19:26:02    437s] Via Pillar Rule:
[01/24 19:26:02    437s]     None
[01/24 19:26:02    437s] 
[01/24 19:26:02    437s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/24 19:26:02    437s] End: Core Area Reclaim Optimization (cpu = 0:00:04.2) (real = 0:00:04.0) **
[01/24 19:26:02    437s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.16
[01/24 19:26:02    437s] *** AreaOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 0:07:17.5/0:30:10.5 (0.2), mem = 2298.4M
[01/24 19:26:02    437s] 
[01/24 19:26:02    437s] =============================================================================================
[01/24 19:26:02    437s]  Step TAT Report : AreaOpt #1 / place_opt_design #2                             21.35-s114_1
[01/24 19:26:02    437s] =============================================================================================
[01/24 19:26:02    437s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:26:02    437s] ---------------------------------------------------------------------------------------------
[01/24 19:26:02    437s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:26:02    437s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  16.8 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 19:26:02    437s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:26:02    437s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[01/24 19:26:02    437s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.1
[01/24 19:26:02    437s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:26:02    437s] [ OptimizationStep       ]      1   0:00:00.4  (   8.6 % )     0:00:03.2 /  0:00:03.2    1.0
[01/24 19:26:02    437s] [ OptSingleIteration     ]      6   0:00:00.1  (   3.1 % )     0:00:02.9 /  0:00:02.8    1.0
[01/24 19:26:02    437s] [ OptGetWeight           ]    219   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    2.6
[01/24 19:26:02    437s] [ OptEval                ]    219   0:00:02.4  (  56.4 % )     0:00:02.4 /  0:00:02.3    1.0
[01/24 19:26:02    437s] [ OptCommit              ]    219   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[01/24 19:26:02    437s] [ PostCommitDelayUpdate  ]    219   0:00:00.0  (   0.7 % )     0:00:00.2 /  0:00:00.3    1.1
[01/24 19:26:02    437s] [ IncrDelayCalc          ]     33   0:00:00.2  (   5.0 % )     0:00:00.2 /  0:00:00.2    1.1
[01/24 19:26:02    437s] [ IncrTimingUpdate       ]     12   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.0    1.0
[01/24 19:26:02    437s] [ MISC                   ]          0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.2    1.0
[01/24 19:26:02    437s] ---------------------------------------------------------------------------------------------
[01/24 19:26:02    437s]  AreaOpt #1 TOTAL                   0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:04.2    1.0
[01/24 19:26:02    437s] ---------------------------------------------------------------------------------------------
[01/24 19:26:02    437s] 
[01/24 19:26:02    437s] Executing incremental physical updates
[01/24 19:26:02    437s] Executing incremental physical updates
[01/24 19:26:02    437s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2279.3M, EPOCH TIME: 1706117162.293915
[01/24 19:26:02    437s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9355).
[01/24 19:26:02    437s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:26:02    437s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:26:02    437s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:26:02    437s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.060, MEM:2222.3M, EPOCH TIME: 1706117162.353439
[01/24 19:26:02    437s] TotalInstCnt at PhyDesignMc Destruction: 9355
[01/24 19:26:02    437s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=2222.29M, totSessionCpu=0:07:18).
[01/24 19:26:02    437s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2222.3M, EPOCH TIME: 1706117162.645259
[01/24 19:26:02    437s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:26:02    437s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:26:02    437s] 
[01/24 19:26:02    437s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:26:02    437s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.053, MEM:2222.3M, EPOCH TIME: 1706117162.698217
[01/24 19:26:02    437s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:26:02    437s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:26:02    437s] **INFO: Flow update: Design is easy to close.
[01/24 19:26:02    437s] *** IncrReplace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:18.0/0:30:10.9 (0.2), mem = 2222.3M
[01/24 19:26:02    437s] 
[01/24 19:26:02    437s] *** Start incrementalPlace ***
[01/24 19:26:02    437s] User Input Parameters:
[01/24 19:26:02    437s] - Congestion Driven    : On
[01/24 19:26:02    437s] - Timing Driven        : On
[01/24 19:26:02    437s] - Area-Violation Based : On
[01/24 19:26:02    437s] - Start Rollback Level : -5
[01/24 19:26:02    437s] - Legalized            : On
[01/24 19:26:02    437s] - Window Based         : Off
[01/24 19:26:02    437s] - eDen incr mode       : Off
[01/24 19:26:02    437s] - Small incr mode      : Off
[01/24 19:26:02    437s] 
[01/24 19:26:02    437s] no activity file in design. spp won't run.
[01/24 19:26:02    438s] Effort level <high> specified for reg2reg path_group
[01/24 19:26:03    438s] No Views given, use default active views for adaptive view pruning
[01/24 19:26:03    438s] SKP will enable view:
[01/24 19:26:03    438s]   default_emulate_view
[01/24 19:26:03    438s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2224.3M, EPOCH TIME: 1706117163.167953
[01/24 19:26:03    438s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.011, MEM:2224.3M, EPOCH TIME: 1706117163.178793
[01/24 19:26:03    438s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2224.3M, EPOCH TIME: 1706117163.178924
[01/24 19:26:03    438s] Starting Early Global Route congestion estimation: mem = 2224.3M
[01/24 19:26:03    438s] (I)      ==================== Layers =====================
[01/24 19:26:03    438s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:26:03    438s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 19:26:03    438s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:26:03    438s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 19:26:03    438s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 19:26:03    438s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 19:26:03    438s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 19:26:03    438s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 19:26:03    438s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 19:26:03    438s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 19:26:03    438s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 19:26:03    438s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 19:26:03    438s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 19:26:03    438s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 19:26:03    438s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 19:26:03    438s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 19:26:03    438s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 19:26:03    438s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 19:26:03    438s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 19:26:03    438s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 19:26:03    438s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 19:26:03    438s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 19:26:03    438s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 19:26:03    438s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 19:26:03    438s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 19:26:03    438s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:26:03    438s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 19:26:03    438s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 19:26:03    438s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 19:26:03    438s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 19:26:03    438s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 19:26:03    438s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 19:26:03    438s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 19:26:03    438s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 19:26:03    438s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 19:26:03    438s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 19:26:03    438s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 19:26:03    438s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 19:26:03    438s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 19:26:03    438s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 19:26:03    438s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:26:03    438s] (I)      Started Import and model ( Curr Mem: 2224.29 MB )
[01/24 19:26:03    438s] (I)      Default pattern map key = picorv32_default.
[01/24 19:26:03    438s] (I)      == Non-default Options ==
[01/24 19:26:03    438s] (I)      Maximum routing layer                              : 11
[01/24 19:26:03    438s] (I)      Number of threads                                  : 1
[01/24 19:26:03    438s] (I)      Use non-blocking free Dbs wires                    : false
[01/24 19:26:03    438s] (I)      Method to set GCell size                           : row
[01/24 19:26:03    438s] (I)      Counted 2617 PG shapes. We will not process PG shapes layer by layer.
[01/24 19:26:03    438s] (I)      Use row-based GCell size
[01/24 19:26:03    438s] (I)      Use row-based GCell align
[01/24 19:26:03    438s] (I)      layer 0 area = 80000
[01/24 19:26:03    438s] (I)      layer 1 area = 80000
[01/24 19:26:03    438s] (I)      layer 2 area = 80000
[01/24 19:26:03    438s] (I)      layer 3 area = 80000
[01/24 19:26:03    438s] (I)      layer 4 area = 80000
[01/24 19:26:03    438s] (I)      layer 5 area = 80000
[01/24 19:26:03    438s] (I)      layer 6 area = 80000
[01/24 19:26:03    438s] (I)      layer 7 area = 80000
[01/24 19:26:03    438s] (I)      layer 8 area = 80000
[01/24 19:26:03    438s] (I)      layer 9 area = 400000
[01/24 19:26:03    438s] (I)      layer 10 area = 400000
[01/24 19:26:03    438s] (I)      GCell unit size   : 3420
[01/24 19:26:03    438s] (I)      GCell multiplier  : 1
[01/24 19:26:03    438s] (I)      GCell row height  : 3420
[01/24 19:26:03    438s] (I)      Actual row height : 3420
[01/24 19:26:03    438s] (I)      GCell align ref   : 30000 30020
[01/24 19:26:03    438s] [NR-eGR] Track table information for default rule: 
[01/24 19:26:03    438s] [NR-eGR] Metal1 has single uniform track structure
[01/24 19:26:03    438s] [NR-eGR] Metal2 has single uniform track structure
[01/24 19:26:03    438s] [NR-eGR] Metal3 has single uniform track structure
[01/24 19:26:03    438s] [NR-eGR] Metal4 has single uniform track structure
[01/24 19:26:03    438s] [NR-eGR] Metal5 has single uniform track structure
[01/24 19:26:03    438s] [NR-eGR] Metal6 has single uniform track structure
[01/24 19:26:03    438s] [NR-eGR] Metal7 has single uniform track structure
[01/24 19:26:03    438s] [NR-eGR] Metal8 has single uniform track structure
[01/24 19:26:03    438s] [NR-eGR] Metal9 has single uniform track structure
[01/24 19:26:03    438s] [NR-eGR] Metal10 has single uniform track structure
[01/24 19:26:03    438s] [NR-eGR] Metal11 has single uniform track structure
[01/24 19:26:03    438s] (I)      ==================== Default via =====================
[01/24 19:26:03    438s] (I)      +----+------------------+----------------------------+
[01/24 19:26:03    438s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 19:26:03    438s] (I)      +----+------------------+----------------------------+
[01/24 19:26:03    438s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 19:26:03    438s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 19:26:03    438s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 19:26:03    438s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 19:26:03    438s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 19:26:03    438s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 19:26:03    438s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 19:26:03    438s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 19:26:03    438s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 19:26:03    438s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 19:26:03    438s] (I)      +----+------------------+----------------------------+
[01/24 19:26:03    438s] [NR-eGR] Read 4236 PG shapes
[01/24 19:26:03    438s] [NR-eGR] Read 0 clock shapes
[01/24 19:26:03    438s] [NR-eGR] Read 0 other shapes
[01/24 19:26:03    438s] [NR-eGR] #Routing Blockages  : 0
[01/24 19:26:03    438s] [NR-eGR] #Instance Blockages : 0
[01/24 19:26:03    438s] [NR-eGR] #PG Blockages       : 4236
[01/24 19:26:03    438s] [NR-eGR] #Halo Blockages     : 0
[01/24 19:26:03    438s] [NR-eGR] #Boundary Blockages : 0
[01/24 19:26:03    438s] [NR-eGR] #Clock Blockages    : 0
[01/24 19:26:03    438s] [NR-eGR] #Other Blockages    : 0
[01/24 19:26:03    438s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 19:26:03    438s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 19:26:03    438s] [NR-eGR] Read 11796 nets ( ignored 0 )
[01/24 19:26:03    438s] (I)      early_global_route_priority property id does not exist.
[01/24 19:26:03    438s] (I)      Read Num Blocks=4236  Num Prerouted Wires=0  Num CS=0
[01/24 19:26:03    438s] (I)      Layer 1 (V) : #blockages 492 : #preroutes 0
[01/24 19:26:03    438s] (I)      Layer 2 (H) : #blockages 492 : #preroutes 0
[01/24 19:26:03    438s] (I)      Layer 3 (V) : #blockages 492 : #preroutes 0
[01/24 19:26:03    438s] (I)      Layer 4 (H) : #blockages 492 : #preroutes 0
[01/24 19:26:03    438s] (I)      Layer 5 (V) : #blockages 492 : #preroutes 0
[01/24 19:26:03    438s] (I)      Layer 6 (H) : #blockages 492 : #preroutes 0
[01/24 19:26:03    438s] (I)      Layer 7 (V) : #blockages 492 : #preroutes 0
[01/24 19:26:03    438s] (I)      Layer 8 (H) : #blockages 492 : #preroutes 0
[01/24 19:26:03    438s] (I)      Layer 9 (V) : #blockages 270 : #preroutes 0
[01/24 19:26:03    438s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 19:26:03    438s] (I)      Number of ignored nets                =      0
[01/24 19:26:03    438s] (I)      Number of connected nets              =      0
[01/24 19:26:03    438s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 19:26:03    438s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/24 19:26:03    438s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 19:26:03    438s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 19:26:03    438s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 19:26:03    438s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 19:26:03    438s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 19:26:03    438s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 19:26:03    438s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 19:26:03    438s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/24 19:26:03    438s] (I)      Ndr track 0 does not exist
[01/24 19:26:03    438s] (I)      ---------------------Grid Graph Info--------------------
[01/24 19:26:03    438s] (I)      Routing area        : (0, 0) - (484800, 477280)
[01/24 19:26:03    438s] (I)      Core area           : (30000, 30020) - (454800, 447260)
[01/24 19:26:03    438s] (I)      Site width          :   400  (dbu)
[01/24 19:26:03    438s] (I)      Row height          :  3420  (dbu)
[01/24 19:26:03    438s] (I)      GCell row height    :  3420  (dbu)
[01/24 19:26:03    438s] (I)      GCell width         :  3420  (dbu)
[01/24 19:26:03    438s] (I)      GCell height        :  3420  (dbu)
[01/24 19:26:03    438s] (I)      Grid                :   141   139    11
[01/24 19:26:03    438s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 19:26:03    438s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 19:26:03    438s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 19:26:03    438s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 19:26:03    438s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 19:26:03    438s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 19:26:03    438s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/24 19:26:03    438s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 19:26:03    438s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 19:26:03    438s] (I)      Total num of tracks :  1256  1212  1256  1212  1256  1212  1256  1212  1256   484   502
[01/24 19:26:03    438s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 19:26:03    438s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 19:26:03    438s] (I)      --------------------------------------------------------
[01/24 19:26:03    438s] 
[01/24 19:26:03    438s] [NR-eGR] ============ Routing rule table ============
[01/24 19:26:03    438s] [NR-eGR] Rule id: 0  Nets: 11796
[01/24 19:26:03    438s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 19:26:03    438s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/24 19:26:03    438s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/24 19:26:03    438s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 19:26:03    438s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 19:26:03    438s] [NR-eGR] ========================================
[01/24 19:26:03    438s] [NR-eGR] 
[01/24 19:26:03    438s] (I)      =============== Blocked Tracks ===============
[01/24 19:26:03    438s] (I)      +-------+---------+----------+---------------+
[01/24 19:26:03    438s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 19:26:03    438s] (I)      +-------+---------+----------+---------------+
[01/24 19:26:03    438s] (I)      |     1 |       0 |        0 |         0.00% |
[01/24 19:26:03    438s] (I)      |     2 |  168468 |     8364 |         4.96% |
[01/24 19:26:03    438s] (I)      |     3 |  177096 |     1476 |         0.83% |
[01/24 19:26:03    438s] (I)      |     4 |  168468 |     8364 |         4.96% |
[01/24 19:26:03    438s] (I)      |     5 |  177096 |     1476 |         0.83% |
[01/24 19:26:03    438s] (I)      |     6 |  168468 |     8364 |         4.96% |
[01/24 19:26:03    438s] (I)      |     7 |  177096 |     1476 |         0.83% |
[01/24 19:26:03    438s] (I)      |     8 |  168468 |     8364 |         4.96% |
[01/24 19:26:03    438s] (I)      |     9 |  177096 |     2952 |         1.67% |
[01/24 19:26:03    438s] (I)      |    10 |   67276 |     4288 |         6.37% |
[01/24 19:26:03    438s] (I)      |    11 |   70782 |    11968 |        16.91% |
[01/24 19:26:03    438s] (I)      +-------+---------+----------+---------------+
[01/24 19:26:03    438s] (I)      Finished Import and model ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2233.61 MB )
[01/24 19:26:03    438s] (I)      Reset routing kernel
[01/24 19:26:03    438s] (I)      Started Global Routing ( Curr Mem: 2233.61 MB )
[01/24 19:26:03    438s] (I)      totalPins=40342  totalGlobalPin=39263 (97.33%)
[01/24 19:26:03    438s] (I)      total 2D Cap : 1488123 = (761085 H, 727038 V)
[01/24 19:26:03    438s] [NR-eGR] Layer group 1: route 11796 net(s) in layer range [2, 11]
[01/24 19:26:03    438s] (I)      
[01/24 19:26:03    438s] (I)      ============  Phase 1a Route ============
[01/24 19:26:03    438s] (I)      Usage: 127993 = (66441 H, 61552 V) = (8.73% H, 8.47% V) = (1.136e+05um H, 1.053e+05um V)
[01/24 19:26:03    438s] (I)      
[01/24 19:26:03    438s] (I)      ============  Phase 1b Route ============
[01/24 19:26:03    438s] (I)      Usage: 127993 = (66441 H, 61552 V) = (8.73% H, 8.47% V) = (1.136e+05um H, 1.053e+05um V)
[01/24 19:26:03    438s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.188680e+05um
[01/24 19:26:03    438s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 19:26:03    438s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 19:26:03    438s] (I)      
[01/24 19:26:03    438s] (I)      ============  Phase 1c Route ============
[01/24 19:26:03    438s] (I)      Usage: 127993 = (66441 H, 61552 V) = (8.73% H, 8.47% V) = (1.136e+05um H, 1.053e+05um V)
[01/24 19:26:03    438s] (I)      
[01/24 19:26:03    438s] (I)      ============  Phase 1d Route ============
[01/24 19:26:03    438s] (I)      Usage: 127993 = (66441 H, 61552 V) = (8.73% H, 8.47% V) = (1.136e+05um H, 1.053e+05um V)
[01/24 19:26:03    438s] (I)      
[01/24 19:26:03    438s] (I)      ============  Phase 1e Route ============
[01/24 19:26:03    438s] (I)      Usage: 127993 = (66441 H, 61552 V) = (8.73% H, 8.47% V) = (1.136e+05um H, 1.053e+05um V)
[01/24 19:26:03    438s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.188680e+05um
[01/24 19:26:03    438s] (I)      
[01/24 19:26:03    438s] (I)      ============  Phase 1l Route ============
[01/24 19:26:03    438s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/24 19:26:03    438s] (I)      Layer  2:     164998     50929         3           0      166366    ( 0.00%) 
[01/24 19:26:03    438s] (I)      Layer  3:     174652     51087         1           0      175140    ( 0.00%) 
[01/24 19:26:03    438s] (I)      Layer  4:     164998     25258         0           0      166366    ( 0.00%) 
[01/24 19:26:03    438s] (I)      Layer  5:     174652     16933         0           0      175140    ( 0.00%) 
[01/24 19:26:03    438s] (I)      Layer  6:     164998      1609         0           0      166366    ( 0.00%) 
[01/24 19:26:03    438s] (I)      Layer  7:     174652       765         0           0      175140    ( 0.00%) 
[01/24 19:26:03    438s] (I)      Layer  8:     164998        79         0           0      166366    ( 0.00%) 
[01/24 19:26:03    438s] (I)      Layer  9:     173697        64         0           0      175140    ( 0.00%) 
[01/24 19:26:03    438s] (I)      Layer 10:      62527         2         0        3174       63373    ( 4.77%) 
[01/24 19:26:03    438s] (I)      Layer 11:      58358         0         0        8273       61783    (11.81%) 
[01/24 19:26:03    438s] (I)      Total:       1478530    146726         4       11445     1491175    ( 0.76%) 
[01/24 19:26:03    438s] (I)      
[01/24 19:26:03    438s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 19:26:03    438s] [NR-eGR]                        OverCon            
[01/24 19:26:03    438s] [NR-eGR]                         #Gcell     %Gcell
[01/24 19:26:03    438s] [NR-eGR]        Layer               (1)    OverCon
[01/24 19:26:03    438s] [NR-eGR] ----------------------------------------------
[01/24 19:26:03    438s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/24 19:26:03    438s] [NR-eGR]  Metal2 ( 2)         3( 0.02%)   ( 0.02%) 
[01/24 19:26:03    438s] [NR-eGR]  Metal3 ( 3)         1( 0.01%)   ( 0.01%) 
[01/24 19:26:03    438s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/24 19:26:03    438s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/24 19:26:03    438s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/24 19:26:03    438s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/24 19:26:03    438s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/24 19:26:03    438s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/24 19:26:03    438s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/24 19:26:03    438s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/24 19:26:03    438s] [NR-eGR] ----------------------------------------------
[01/24 19:26:03    438s] [NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[01/24 19:26:03    438s] [NR-eGR] 
[01/24 19:26:03    438s] (I)      Finished Global Routing ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 2236.61 MB )
[01/24 19:26:03    438s] (I)      total 2D Cap : 1489238 = (761458 H, 727780 V)
[01/24 19:26:03    438s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 19:26:03    438s] Early Global Route congestion estimation runtime: 0.46 seconds, mem = 2236.6M
[01/24 19:26:03    438s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.460, REAL:0.463, MEM:2236.6M, EPOCH TIME: 1706117163.641449
[01/24 19:26:03    438s] OPERPROF: Starting HotSpotCal at level 1, MEM:2236.6M, EPOCH TIME: 1706117163.641574
[01/24 19:26:03    438s] [hotspot] +------------+---------------+---------------+
[01/24 19:26:03    438s] [hotspot] |            |   max hotspot | total hotspot |
[01/24 19:26:03    438s] [hotspot] +------------+---------------+---------------+
[01/24 19:26:03    438s] [hotspot] | normalized |          0.00 |          0.00 |
[01/24 19:26:03    438s] [hotspot] +------------+---------------+---------------+
[01/24 19:26:03    438s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/24 19:26:03    438s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/24 19:26:03    438s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:2236.6M, EPOCH TIME: 1706117163.645783
[01/24 19:26:03    438s] 
[01/24 19:26:03    438s] === incrementalPlace Internal Loop 1 ===
[01/24 19:26:03    438s] clkAW=0 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[01/24 19:26:03    438s] OPERPROF: Starting IPInitSPData at level 1, MEM:2236.6M, EPOCH TIME: 1706117163.646793
[01/24 19:26:03    438s] Processing tracks to init pin-track alignment.
[01/24 19:26:03    438s] z: 2, totalTracks: 1
[01/24 19:26:03    438s] z: 4, totalTracks: 1
[01/24 19:26:03    438s] z: 6, totalTracks: 1
[01/24 19:26:03    438s] z: 8, totalTracks: 1
[01/24 19:26:03    438s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:26:03    438s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2236.6M, EPOCH TIME: 1706117163.658573
[01/24 19:26:03    438s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:26:03    438s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:26:03    438s] 
[01/24 19:26:03    438s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:26:03    438s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.051, MEM:2236.6M, EPOCH TIME: 1706117163.709732
[01/24 19:26:03    438s] OPERPROF:   Starting post-place ADS at level 2, MEM:2236.6M, EPOCH TIME: 1706117163.709915
[01/24 19:26:03    438s] ADSU 0.714 -> 0.714. site 129564.000 -> 129564.000. GS 13.680
[01/24 19:26:03    438s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.040, REAL:0.041, MEM:2236.6M, EPOCH TIME: 1706117163.751341
[01/24 19:26:03    438s] OPERPROF:   Starting spMPad at level 2, MEM:2232.6M, EPOCH TIME: 1706117163.752677
[01/24 19:26:03    438s] OPERPROF:     Starting spContextMPad at level 3, MEM:2232.6M, EPOCH TIME: 1706117163.753377
[01/24 19:26:03    438s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2232.6M, EPOCH TIME: 1706117163.753458
[01/24 19:26:03    438s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.004, MEM:2232.6M, EPOCH TIME: 1706117163.756905
[01/24 19:26:03    438s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2232.6M, EPOCH TIME: 1706117163.761375
[01/24 19:26:03    438s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.001, MEM:2232.6M, EPOCH TIME: 1706117163.761960
[01/24 19:26:03    438s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2232.6M, EPOCH TIME: 1706117163.763057
[01/24 19:26:03    438s] no activity file in design. spp won't run.
[01/24 19:26:03    438s] [spp] 0
[01/24 19:26:03    438s] [adp] 0:1:1:3
[01/24 19:26:03    438s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.004, MEM:2232.6M, EPOCH TIME: 1706117163.766845
[01/24 19:26:03    438s] SP #FI/SF FL/PI 0/0 9355/0
[01/24 19:26:03    438s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.130, REAL:0.122, MEM:2232.6M, EPOCH TIME: 1706117163.769204
[01/24 19:26:03    438s] PP off. flexM 0
[01/24 19:26:03    438s] OPERPROF: Starting CDPad at level 1, MEM:2232.6M, EPOCH TIME: 1706117163.781082
[01/24 19:26:03    438s] 3DP is on.
[01/24 19:26:03    438s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[01/24 19:26:03    438s] design sh 0.118. rd 0.200
[01/24 19:26:03    438s] design sh 0.118. rd 0.200
[01/24 19:26:03    438s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[01/24 19:26:03    439s] design sh 0.118. rd 0.200
[01/24 19:26:03    439s] CDPadU 0.902 -> 0.794. R=0.714, N=9355, GS=1.710
[01/24 19:26:03    439s] OPERPROF: Finished CDPad at level 1, CPU:0.160, REAL:0.160, MEM:2232.6M, EPOCH TIME: 1706117163.940613
[01/24 19:26:03    439s] OPERPROF: Starting InitSKP at level 1, MEM:2232.6M, EPOCH TIME: 1706117163.940800
[01/24 19:26:03    439s] no activity file in design. spp won't run.
[01/24 19:26:04    439s] no activity file in design. spp won't run.
[01/24 19:26:05    441s] *** Finished SKP initialization (cpu=0:00:01.9, real=0:00:02.0)***
[01/24 19:26:05    441s] OPERPROF: Finished InitSKP at level 1, CPU:1.880, REAL:1.880, MEM:2245.3M, EPOCH TIME: 1706117165.820581
[01/24 19:26:05    441s] NP #FI/FS/SF FL/PI: 0/0/0 9355/0
[01/24 19:26:05    441s] no activity file in design. spp won't run.
[01/24 19:26:05    441s] 
[01/24 19:26:05    441s] AB Est...
[01/24 19:26:05    441s] OPERPROF: Starting npPlace at level 1, MEM:2247.9M, EPOCH TIME: 1706117165.860711
[01/24 19:26:05    441s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.025, MEM:2265.0M, EPOCH TIME: 1706117165.885721
[01/24 19:26:05    441s] Iteration  4: Skipped, with CDP Off
[01/24 19:26:05    441s] 
[01/24 19:26:05    441s] AB Est...
[01/24 19:26:05    441s] OPERPROF: Starting npPlace at level 1, MEM:2265.0M, EPOCH TIME: 1706117165.921604
[01/24 19:26:05    441s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.018, MEM:2265.0M, EPOCH TIME: 1706117165.939534
[01/24 19:26:05    441s] Iteration  5: Skipped, with CDP Off
[01/24 19:26:06    441s] OPERPROF: Starting npPlace at level 1, MEM:2265.0M, EPOCH TIME: 1706117166.017393
[01/24 19:26:06    441s] Starting Early Global Route supply map. mem = 2278.7M
[01/24 19:26:06    441s] (I)      ==================== Layers =====================
[01/24 19:26:06    441s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:26:06    441s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 19:26:06    441s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:26:06    441s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 19:26:06    441s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 19:26:06    441s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 19:26:06    441s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 19:26:06    441s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 19:26:06    441s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 19:26:06    441s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 19:26:06    441s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 19:26:06    441s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 19:26:06    441s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 19:26:06    441s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 19:26:06    441s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 19:26:06    441s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 19:26:06    441s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 19:26:06    441s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 19:26:06    441s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 19:26:06    441s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 19:26:06    441s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 19:26:06    441s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 19:26:06    441s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 19:26:06    441s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 19:26:06    441s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 19:26:06    441s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:26:06    441s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 19:26:06    441s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 19:26:06    441s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 19:26:06    441s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 19:26:06    441s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 19:26:06    441s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 19:26:06    441s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 19:26:06    441s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 19:26:06    441s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 19:26:06    441s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 19:26:06    441s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 19:26:06    441s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 19:26:06    441s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 19:26:06    441s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 19:26:06    441s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:26:06    441s] Finished Early Global Route supply map. mem = 2282.0M
[01/24 19:26:14    449s] Iteration  6: Total net bbox = 1.742e+05 (9.43e+04 7.99e+04)
[01/24 19:26:14    449s]               Est.  stn bbox = 2.283e+05 (1.27e+05 1.02e+05)
[01/24 19:26:14    449s]               cpu = 0:00:08.7 real = 0:00:08.0 mem = 2280.0M
[01/24 19:26:14    449s] OPERPROF: Finished npPlace at level 1, CPU:8.680, REAL:8.657, MEM:2280.0M, EPOCH TIME: 1706117174.674126
[01/24 19:26:14    449s] no activity file in design. spp won't run.
[01/24 19:26:14    449s] NP #FI/FS/SF FL/PI: 0/0/0 9355/0
[01/24 19:26:14    449s] no activity file in design. spp won't run.
[01/24 19:26:14    450s] OPERPROF: Starting npPlace at level 1, MEM:2280.0M, EPOCH TIME: 1706117174.829233
[01/24 19:26:30    465s] Iteration  7: Total net bbox = 1.795e+05 (9.66e+04 8.29e+04)
[01/24 19:26:30    465s]               Est.  stn bbox = 2.337e+05 (1.29e+05 1.05e+05)
[01/24 19:26:30    465s]               cpu = 0:00:15.3 real = 0:00:16.0 mem = 2272.0M
[01/24 19:26:30    465s] OPERPROF: Finished npPlace at level 1, CPU:15.270, REAL:15.187, MEM:2272.0M, EPOCH TIME: 1706117190.015801
[01/24 19:26:30    465s] Legalizing MH Cells... 0 / 0 (level 5)
[01/24 19:26:30    465s] No instances found in the vector
[01/24 19:26:30    465s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2272.0M, DRC: 0)
[01/24 19:26:30    465s] 0 (out of 0) MH cells were successfully legalized.
[01/24 19:26:30    465s] no activity file in design. spp won't run.
[01/24 19:26:30    465s] NP #FI/FS/SF FL/PI: 0/0/0 9355/0
[01/24 19:26:30    465s] no activity file in design. spp won't run.
[01/24 19:26:30    465s] OPERPROF: Starting npPlace at level 1, MEM:2272.0M, EPOCH TIME: 1706117190.183342
[01/24 19:26:47    482s] Iteration  8: Total net bbox = 1.810e+05 (9.68e+04 8.42e+04)
[01/24 19:26:47    482s]               Est.  stn bbox = 2.349e+05 (1.29e+05 1.06e+05)
[01/24 19:26:47    482s]               cpu = 0:00:16.9 real = 0:00:17.0 mem = 2268.0M
[01/24 19:26:47    482s] OPERPROF: Finished npPlace at level 1, CPU:16.880, REAL:16.843, MEM:2268.0M, EPOCH TIME: 1706117207.026324
[01/24 19:26:47    482s] Legalizing MH Cells... 0 / 0 (level 6)
[01/24 19:26:47    482s] No instances found in the vector
[01/24 19:26:47    482s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2268.0M, DRC: 0)
[01/24 19:26:47    482s] 0 (out of 0) MH cells were successfully legalized.
[01/24 19:26:47    482s] no activity file in design. spp won't run.
[01/24 19:26:47    482s] NP #FI/FS/SF FL/PI: 0/0/0 9355/0
[01/24 19:26:47    482s] no activity file in design. spp won't run.
[01/24 19:26:47    482s] OPERPROF: Starting npPlace at level 1, MEM:2268.0M, EPOCH TIME: 1706117207.205960
[01/24 19:27:23    518s] Iteration  9: Total net bbox = 1.872e+05 (9.93e+04 8.79e+04)
[01/24 19:27:23    518s]               Est.  stn bbox = 2.408e+05 (1.31e+05 1.10e+05)
[01/24 19:27:23    518s]               cpu = 0:00:36.1 real = 0:00:36.0 mem = 2285.0M
[01/24 19:27:23    518s] OPERPROF: Finished npPlace at level 1, CPU:36.150, REAL:36.033, MEM:2285.0M, EPOCH TIME: 1706117243.238785
[01/24 19:27:23    518s] Legalizing MH Cells... 0 / 0 (level 7)
[01/24 19:27:23    518s] No instances found in the vector
[01/24 19:27:23    518s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2285.0M, DRC: 0)
[01/24 19:27:23    518s] 0 (out of 0) MH cells were successfully legalized.
[01/24 19:27:23    518s] no activity file in design. spp won't run.
[01/24 19:27:23    518s] NP #FI/FS/SF FL/PI: 0/0/0 9355/0
[01/24 19:27:23    518s] no activity file in design. spp won't run.
[01/24 19:27:23    518s] OPERPROF: Starting npPlace at level 1, MEM:2285.0M, EPOCH TIME: 1706117243.418890
[01/24 19:27:23    518s] GP RA stats: MHOnly 0 nrInst 9355 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/24 19:27:27    523s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2285.0M, EPOCH TIME: 1706117247.648241
[01/24 19:27:27    523s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2285.0M, EPOCH TIME: 1706117247.648557
[01/24 19:27:27    523s] Iteration 10: Total net bbox = 1.825e+05 (9.50e+04 8.76e+04)
[01/24 19:27:27    523s]               Est.  stn bbox = 2.349e+05 (1.26e+05 1.09e+05)
[01/24 19:27:27    523s]               cpu = 0:00:04.2 real = 0:00:04.0 mem = 2285.0M
[01/24 19:27:27    523s] OPERPROF: Finished npPlace at level 1, CPU:4.240, REAL:4.234, MEM:2285.0M, EPOCH TIME: 1706117247.652560
[01/24 19:27:27    523s] Legalizing MH Cells... 0 / 0 (level 8)
[01/24 19:27:27    523s] No instances found in the vector
[01/24 19:27:27    523s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2285.0M, DRC: 0)
[01/24 19:27:27    523s] 0 (out of 0) MH cells were successfully legalized.
[01/24 19:27:27    523s] Move report: Timing Driven Placement moves 9355 insts, mean move: 4.57 um, max move: 79.53 um 
[01/24 19:27:27    523s] 	Max move on inst (FE_OFC707_n_3967): (188.00, 76.57) --> (151.14, 33.90)
[01/24 19:27:27    523s] no activity file in design. spp won't run.
[01/24 19:27:27    523s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2285.0M, EPOCH TIME: 1706117247.714893
[01/24 19:27:27    523s] Saved padding area to DB
[01/24 19:27:27    523s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:27    523s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:27    523s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2285.0M, EPOCH TIME: 1706117247.717656
[01/24 19:27:27    523s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2285.0M, EPOCH TIME: 1706117247.718003
[01/24 19:27:27    523s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.005, MEM:2285.0M, EPOCH TIME: 1706117247.719545
[01/24 19:27:27    523s] 
[01/24 19:27:27    523s] Finished Incremental Placement (cpu=0:01:24, real=0:01:24, mem=2285.0M)
[01/24 19:27:27    523s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/24 19:27:27    523s] Type 'man IMPSP-9025' for more detail.
[01/24 19:27:27    523s] CongRepair sets shifter mode to gplace
[01/24 19:27:27    523s] TDRefine: refinePlace mode is spiral
[01/24 19:27:27    523s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2285.0M, EPOCH TIME: 1706117247.721843
[01/24 19:27:27    523s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2285.0M, EPOCH TIME: 1706117247.721950
[01/24 19:27:27    523s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2285.0M, EPOCH TIME: 1706117247.722087
[01/24 19:27:27    523s] Processing tracks to init pin-track alignment.
[01/24 19:27:27    523s] z: 2, totalTracks: 1
[01/24 19:27:27    523s] z: 4, totalTracks: 1
[01/24 19:27:27    523s] z: 6, totalTracks: 1
[01/24 19:27:27    523s] z: 8, totalTracks: 1
[01/24 19:27:27    523s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:27:27    523s] All LLGs are deleted
[01/24 19:27:27    523s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:27    523s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:27    523s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2285.0M, EPOCH TIME: 1706117247.731262
[01/24 19:27:27    523s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2285.0M, EPOCH TIME: 1706117247.731609
[01/24 19:27:27    523s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2285.0M, EPOCH TIME: 1706117247.734862
[01/24 19:27:27    523s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:27    523s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:27    523s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2285.0M, EPOCH TIME: 1706117247.737120
[01/24 19:27:27    523s] Max number of tech site patterns supported in site array is 256.
[01/24 19:27:27    523s] Core basic site is CoreSite
[01/24 19:27:27    523s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2285.0M, EPOCH TIME: 1706117247.781293
[01/24 19:27:27    523s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 19:27:27    523s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 19:27:27    523s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.002, MEM:2285.0M, EPOCH TIME: 1706117247.783361
[01/24 19:27:27    523s] Fast DP-INIT is on for default
[01/24 19:27:27    523s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 19:27:27    523s] Atter site array init, number of instance map data is 0.
[01/24 19:27:27    523s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.050, REAL:0.051, MEM:2285.0M, EPOCH TIME: 1706117247.788053
[01/24 19:27:27    523s] 
[01/24 19:27:27    523s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:27:27    523s] OPERPROF:         Starting CMU at level 5, MEM:2285.0M, EPOCH TIME: 1706117247.791587
[01/24 19:27:27    523s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:2285.0M, EPOCH TIME: 1706117247.792872
[01/24 19:27:27    523s] 
[01/24 19:27:27    523s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:27:27    523s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.060, REAL:0.060, MEM:2285.0M, EPOCH TIME: 1706117247.794516
[01/24 19:27:27    523s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2285.0M, EPOCH TIME: 1706117247.794602
[01/24 19:27:27    523s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2285.0M, EPOCH TIME: 1706117247.794679
[01/24 19:27:27    523s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2285.0MB).
[01/24 19:27:27    523s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.080, REAL:0.075, MEM:2285.0M, EPOCH TIME: 1706117247.796967
[01/24 19:27:27    523s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.080, REAL:0.075, MEM:2285.0M, EPOCH TIME: 1706117247.797040
[01/24 19:27:27    523s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.82999.6
[01/24 19:27:27    523s] OPERPROF:   Starting RefinePlace at level 2, MEM:2285.0M, EPOCH TIME: 1706117247.797129
[01/24 19:27:27    523s] *** Starting refinePlace (0:08:43 mem=2285.0M) ***
[01/24 19:27:27    523s] Total net bbox length = 1.896e+05 (1.012e+05 8.842e+04) (ext = 1.283e+04)
[01/24 19:27:27    523s] 
[01/24 19:27:27    523s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:27:27    523s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 19:27:27    523s] (I)      Default pattern map key = picorv32_default.
[01/24 19:27:27    523s] (I)      Default pattern map key = picorv32_default.
[01/24 19:27:27    523s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2285.0M, EPOCH TIME: 1706117247.820319
[01/24 19:27:27    523s] Starting refinePlace ...
[01/24 19:27:27    523s] (I)      Default pattern map key = picorv32_default.
[01/24 19:27:27    523s] (I)      Default pattern map key = picorv32_default.
[01/24 19:27:27    523s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2285.0M, EPOCH TIME: 1706117247.852945
[01/24 19:27:27    523s] DDP initSite1 nrRow 122 nrJob 122
[01/24 19:27:27    523s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2285.0M, EPOCH TIME: 1706117247.853099
[01/24 19:27:27    523s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2285.0M, EPOCH TIME: 1706117247.853369
[01/24 19:27:27    523s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2285.0M, EPOCH TIME: 1706117247.853450
[01/24 19:27:27    523s] DDP markSite nrRow 122 nrJob 122
[01/24 19:27:27    523s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2285.0M, EPOCH TIME: 1706117247.853938
[01/24 19:27:27    523s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2285.0M, EPOCH TIME: 1706117247.854015
[01/24 19:27:27    523s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/24 19:27:27    523s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2285.0M, EPOCH TIME: 1706117247.860257
[01/24 19:27:27    523s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2285.0M, EPOCH TIME: 1706117247.860342
[01/24 19:27:27    523s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.003, MEM:2285.0M, EPOCH TIME: 1706117247.863130
[01/24 19:27:27    523s] ** Cut row section cpu time 0:00:00.0.
[01/24 19:27:27    523s]  ** Cut row section real time 0:00:00.0.
[01/24 19:27:27    523s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.003, MEM:2285.0M, EPOCH TIME: 1706117247.863246
[01/24 19:27:28    523s]   Spread Effort: high, pre-route mode, useDDP on.
[01/24 19:27:28    523s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=2285.0MB) @(0:08:43 - 0:08:44).
[01/24 19:27:28    523s] Move report: preRPlace moves 9042 insts, mean move: 0.11 um, max move: 3.29 um 
[01/24 19:27:28    523s] 	Max move on inst (genblk2.pcpi_div_g7042): (17.27, 157.96) --> (15.00, 156.94)
[01/24 19:27:28    523s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: NAND3BXL
[01/24 19:27:28    523s] wireLenOptFixPriorityInst 0 inst fixed
[01/24 19:27:28    523s] Placement tweakage begins.
[01/24 19:27:28    523s] wire length = 2.280e+05
[01/24 19:27:28    524s] wire length = 2.253e+05
[01/24 19:27:28    524s] Placement tweakage ends.
[01/24 19:27:28    524s] Move report: tweak moves 2707 insts, mean move: 2.18 um, max move: 21.00 um 
[01/24 19:27:28    524s] 	Max move on inst (g191333): (159.40, 220.21) --> (138.40, 220.21)
[01/24 19:27:28    524s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.8, real=0:00:00.0, mem=2290.2MB) @(0:08:44 - 0:08:44).
[01/24 19:27:28    524s] 
[01/24 19:27:28    524s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/24 19:27:29    524s] Move report: legalization moves 444 insts, mean move: 1.97 um, max move: 12.26 um spiral
[01/24 19:27:29    524s] 	Max move on inst (FE_OFC272_n_2090): (79.93, 93.67) --> (72.80, 88.54)
[01/24 19:27:29    524s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:01.0)
[01/24 19:27:29    524s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 19:27:29    524s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=2290.2MB) @(0:08:44 - 0:08:45).
[01/24 19:27:29    524s] Move report: Detail placement moves 9355 insts, mean move: 0.81 um, max move: 21.04 um 
[01/24 19:27:29    524s] 	Max move on inst (g191333): (159.42, 220.23) --> (138.40, 220.21)
[01/24 19:27:29    524s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2290.2MB
[01/24 19:27:29    524s] Statistics of distance of Instance movement in refine placement:
[01/24 19:27:29    524s]   maximum (X+Y) =        21.04 um
[01/24 19:27:29    524s]   inst (g191333) with max move: (159.419, 220.226) -> (138.4, 220.21)
[01/24 19:27:29    524s]   mean    (X+Y) =         0.81 um
[01/24 19:27:29    524s] Summary Report:
[01/24 19:27:29    524s] Instances move: 9355 (out of 9355 movable)
[01/24 19:27:29    524s] Instances flipped: 0
[01/24 19:27:29    524s] Mean displacement: 0.81 um
[01/24 19:27:29    524s] Max displacement: 21.04 um (Instance: g191333) (159.419, 220.226) -> (138.4, 220.21)
[01/24 19:27:29    524s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: MX2X1
[01/24 19:27:29    524s] Total instances moved : 9355
[01/24 19:27:29    524s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.360, REAL:1.347, MEM:2290.2M, EPOCH TIME: 1706117249.166974
[01/24 19:27:29    524s] Total net bbox length = 1.883e+05 (9.934e+04 8.895e+04) (ext = 1.283e+04)
[01/24 19:27:29    524s] Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2290.2MB
[01/24 19:27:29    524s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:02.0, mem=2290.2MB) @(0:08:43 - 0:08:45).
[01/24 19:27:29    524s] *** Finished refinePlace (0:08:45 mem=2290.2M) ***
[01/24 19:27:29    524s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.82999.6
[01/24 19:27:29    524s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.380, REAL:1.376, MEM:2290.2M, EPOCH TIME: 1706117249.173472
[01/24 19:27:29    524s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2290.2M, EPOCH TIME: 1706117249.173545
[01/24 19:27:29    524s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9355).
[01/24 19:27:29    524s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:29    524s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:29    524s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:29    524s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.040, REAL:0.040, MEM:2268.2M, EPOCH TIME: 1706117249.213541
[01/24 19:27:29    524s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.500, REAL:1.492, MEM:2268.2M, EPOCH TIME: 1706117249.213718
[01/24 19:27:29    524s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2268.2M, EPOCH TIME: 1706117249.214436
[01/24 19:27:29    524s] Starting Early Global Route congestion estimation: mem = 2268.2M
[01/24 19:27:29    524s] (I)      ==================== Layers =====================
[01/24 19:27:29    524s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:27:29    524s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 19:27:29    524s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:27:29    524s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 19:27:29    524s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 19:27:29    524s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 19:27:29    524s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 19:27:29    524s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 19:27:29    524s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 19:27:29    524s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 19:27:29    524s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 19:27:29    524s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 19:27:29    524s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 19:27:29    524s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 19:27:29    524s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 19:27:29    524s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 19:27:29    524s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 19:27:29    524s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 19:27:29    524s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 19:27:29    524s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 19:27:29    524s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 19:27:29    524s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 19:27:29    524s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 19:27:29    524s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 19:27:29    524s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 19:27:29    524s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:27:29    524s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 19:27:29    524s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 19:27:29    524s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 19:27:29    524s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 19:27:29    524s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 19:27:29    524s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 19:27:29    524s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 19:27:29    524s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 19:27:29    524s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 19:27:29    524s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 19:27:29    524s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 19:27:29    524s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 19:27:29    524s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 19:27:29    524s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 19:27:29    524s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:27:29    524s] (I)      Started Import and model ( Curr Mem: 2268.16 MB )
[01/24 19:27:29    524s] (I)      Default pattern map key = picorv32_default.
[01/24 19:27:29    524s] (I)      == Non-default Options ==
[01/24 19:27:29    524s] (I)      Maximum routing layer                              : 11
[01/24 19:27:29    524s] (I)      Number of threads                                  : 1
[01/24 19:27:29    524s] (I)      Use non-blocking free Dbs wires                    : false
[01/24 19:27:29    524s] (I)      Method to set GCell size                           : row
[01/24 19:27:29    524s] (I)      Counted 2617 PG shapes. We will not process PG shapes layer by layer.
[01/24 19:27:29    524s] (I)      Use row-based GCell size
[01/24 19:27:29    524s] (I)      Use row-based GCell align
[01/24 19:27:29    524s] (I)      layer 0 area = 80000
[01/24 19:27:29    524s] (I)      layer 1 area = 80000
[01/24 19:27:29    524s] (I)      layer 2 area = 80000
[01/24 19:27:29    524s] (I)      layer 3 area = 80000
[01/24 19:27:29    524s] (I)      layer 4 area = 80000
[01/24 19:27:29    524s] (I)      layer 5 area = 80000
[01/24 19:27:29    524s] (I)      layer 6 area = 80000
[01/24 19:27:29    524s] (I)      layer 7 area = 80000
[01/24 19:27:29    524s] (I)      layer 8 area = 80000
[01/24 19:27:29    524s] (I)      layer 9 area = 400000
[01/24 19:27:29    524s] (I)      layer 10 area = 400000
[01/24 19:27:29    524s] (I)      GCell unit size   : 3420
[01/24 19:27:29    524s] (I)      GCell multiplier  : 1
[01/24 19:27:29    524s] (I)      GCell row height  : 3420
[01/24 19:27:29    524s] (I)      Actual row height : 3420
[01/24 19:27:29    524s] (I)      GCell align ref   : 30000 30020
[01/24 19:27:29    524s] [NR-eGR] Track table information for default rule: 
[01/24 19:27:29    524s] [NR-eGR] Metal1 has single uniform track structure
[01/24 19:27:29    524s] [NR-eGR] Metal2 has single uniform track structure
[01/24 19:27:29    524s] [NR-eGR] Metal3 has single uniform track structure
[01/24 19:27:29    524s] [NR-eGR] Metal4 has single uniform track structure
[01/24 19:27:29    524s] [NR-eGR] Metal5 has single uniform track structure
[01/24 19:27:29    524s] [NR-eGR] Metal6 has single uniform track structure
[01/24 19:27:29    524s] [NR-eGR] Metal7 has single uniform track structure
[01/24 19:27:29    524s] [NR-eGR] Metal8 has single uniform track structure
[01/24 19:27:29    524s] [NR-eGR] Metal9 has single uniform track structure
[01/24 19:27:29    524s] [NR-eGR] Metal10 has single uniform track structure
[01/24 19:27:29    524s] [NR-eGR] Metal11 has single uniform track structure
[01/24 19:27:29    524s] (I)      ==================== Default via =====================
[01/24 19:27:29    524s] (I)      +----+------------------+----------------------------+
[01/24 19:27:29    524s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 19:27:29    524s] (I)      +----+------------------+----------------------------+
[01/24 19:27:29    524s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 19:27:29    524s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 19:27:29    524s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 19:27:29    524s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 19:27:29    524s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 19:27:29    524s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 19:27:29    524s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 19:27:29    524s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 19:27:29    524s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 19:27:29    524s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 19:27:29    524s] (I)      +----+------------------+----------------------------+
[01/24 19:27:29    524s] [NR-eGR] Read 4236 PG shapes
[01/24 19:27:29    524s] [NR-eGR] Read 0 clock shapes
[01/24 19:27:29    524s] [NR-eGR] Read 0 other shapes
[01/24 19:27:29    524s] [NR-eGR] #Routing Blockages  : 0
[01/24 19:27:29    524s] [NR-eGR] #Instance Blockages : 0
[01/24 19:27:29    524s] [NR-eGR] #PG Blockages       : 4236
[01/24 19:27:29    524s] [NR-eGR] #Halo Blockages     : 0
[01/24 19:27:29    524s] [NR-eGR] #Boundary Blockages : 0
[01/24 19:27:29    524s] [NR-eGR] #Clock Blockages    : 0
[01/24 19:27:29    524s] [NR-eGR] #Other Blockages    : 0
[01/24 19:27:29    524s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 19:27:29    524s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 19:27:29    524s] [NR-eGR] Read 11796 nets ( ignored 0 )
[01/24 19:27:29    524s] (I)      early_global_route_priority property id does not exist.
[01/24 19:27:29    524s] (I)      Read Num Blocks=4236  Num Prerouted Wires=0  Num CS=0
[01/24 19:27:29    524s] (I)      Layer 1 (V) : #blockages 492 : #preroutes 0
[01/24 19:27:29    524s] (I)      Layer 2 (H) : #blockages 492 : #preroutes 0
[01/24 19:27:29    524s] (I)      Layer 3 (V) : #blockages 492 : #preroutes 0
[01/24 19:27:29    524s] (I)      Layer 4 (H) : #blockages 492 : #preroutes 0
[01/24 19:27:29    524s] (I)      Layer 5 (V) : #blockages 492 : #preroutes 0
[01/24 19:27:29    524s] (I)      Layer 6 (H) : #blockages 492 : #preroutes 0
[01/24 19:27:29    524s] (I)      Layer 7 (V) : #blockages 492 : #preroutes 0
[01/24 19:27:29    524s] (I)      Layer 8 (H) : #blockages 492 : #preroutes 0
[01/24 19:27:29    524s] (I)      Layer 9 (V) : #blockages 270 : #preroutes 0
[01/24 19:27:29    524s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 19:27:29    524s] (I)      Number of ignored nets                =      0
[01/24 19:27:29    524s] (I)      Number of connected nets              =      0
[01/24 19:27:29    524s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 19:27:29    524s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/24 19:27:29    524s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 19:27:29    524s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 19:27:29    524s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 19:27:29    524s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 19:27:29    524s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 19:27:29    524s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 19:27:29    524s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 19:27:29    524s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/24 19:27:29    524s] (I)      Ndr track 0 does not exist
[01/24 19:27:29    524s] (I)      ---------------------Grid Graph Info--------------------
[01/24 19:27:29    524s] (I)      Routing area        : (0, 0) - (484800, 477280)
[01/24 19:27:29    524s] (I)      Core area           : (30000, 30020) - (454800, 447260)
[01/24 19:27:29    524s] (I)      Site width          :   400  (dbu)
[01/24 19:27:29    524s] (I)      Row height          :  3420  (dbu)
[01/24 19:27:29    524s] (I)      GCell row height    :  3420  (dbu)
[01/24 19:27:29    524s] (I)      GCell width         :  3420  (dbu)
[01/24 19:27:29    524s] (I)      GCell height        :  3420  (dbu)
[01/24 19:27:29    524s] (I)      Grid                :   141   139    11
[01/24 19:27:29    524s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 19:27:29    524s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 19:27:29    524s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 19:27:29    524s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 19:27:29    524s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 19:27:29    524s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 19:27:29    524s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/24 19:27:29    524s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 19:27:29    524s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 19:27:29    524s] (I)      Total num of tracks :  1256  1212  1256  1212  1256  1212  1256  1212  1256   484   502
[01/24 19:27:29    524s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 19:27:29    524s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 19:27:29    524s] (I)      --------------------------------------------------------
[01/24 19:27:29    524s] 
[01/24 19:27:29    524s] [NR-eGR] ============ Routing rule table ============
[01/24 19:27:29    524s] [NR-eGR] Rule id: 0  Nets: 11796
[01/24 19:27:29    524s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 19:27:29    524s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/24 19:27:29    524s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/24 19:27:29    524s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 19:27:29    524s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 19:27:29    524s] [NR-eGR] ========================================
[01/24 19:27:29    524s] [NR-eGR] 
[01/24 19:27:29    524s] (I)      =============== Blocked Tracks ===============
[01/24 19:27:29    524s] (I)      +-------+---------+----------+---------------+
[01/24 19:27:29    524s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 19:27:29    524s] (I)      +-------+---------+----------+---------------+
[01/24 19:27:29    524s] (I)      |     1 |       0 |        0 |         0.00% |
[01/24 19:27:29    524s] (I)      |     2 |  168468 |     8364 |         4.96% |
[01/24 19:27:29    524s] (I)      |     3 |  177096 |     1476 |         0.83% |
[01/24 19:27:29    524s] (I)      |     4 |  168468 |     8364 |         4.96% |
[01/24 19:27:29    524s] (I)      |     5 |  177096 |     1476 |         0.83% |
[01/24 19:27:29    524s] (I)      |     6 |  168468 |     8364 |         4.96% |
[01/24 19:27:29    524s] (I)      |     7 |  177096 |     1476 |         0.83% |
[01/24 19:27:29    524s] (I)      |     8 |  168468 |     8364 |         4.96% |
[01/24 19:27:29    524s] (I)      |     9 |  177096 |     2952 |         1.67% |
[01/24 19:27:29    524s] (I)      |    10 |   67276 |     4288 |         6.37% |
[01/24 19:27:29    524s] (I)      |    11 |   70782 |    11968 |        16.91% |
[01/24 19:27:29    524s] (I)      +-------+---------+----------+---------------+
[01/24 19:27:29    524s] (I)      Finished Import and model ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2272.29 MB )
[01/24 19:27:29    524s] (I)      Reset routing kernel
[01/24 19:27:29    524s] (I)      Started Global Routing ( Curr Mem: 2272.29 MB )
[01/24 19:27:29    524s] (I)      totalPins=40342  totalGlobalPin=39349 (97.54%)
[01/24 19:27:29    524s] (I)      total 2D Cap : 1488123 = (761085 H, 727038 V)
[01/24 19:27:29    524s] [NR-eGR] Layer group 1: route 11796 net(s) in layer range [2, 11]
[01/24 19:27:29    524s] (I)      
[01/24 19:27:29    524s] (I)      ============  Phase 1a Route ============
[01/24 19:27:29    524s] (I)      Usage: 127622 = (66192 H, 61430 V) = (8.70% H, 8.45% V) = (1.132e+05um H, 1.050e+05um V)
[01/24 19:27:29    524s] (I)      
[01/24 19:27:29    524s] (I)      ============  Phase 1b Route ============
[01/24 19:27:29    524s] (I)      Usage: 127622 = (66192 H, 61430 V) = (8.70% H, 8.45% V) = (1.132e+05um H, 1.050e+05um V)
[01/24 19:27:29    524s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.182336e+05um
[01/24 19:27:29    524s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 19:27:29    524s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 19:27:29    524s] (I)      
[01/24 19:27:29    524s] (I)      ============  Phase 1c Route ============
[01/24 19:27:29    524s] (I)      Usage: 127622 = (66192 H, 61430 V) = (8.70% H, 8.45% V) = (1.132e+05um H, 1.050e+05um V)
[01/24 19:27:29    524s] (I)      
[01/24 19:27:29    524s] (I)      ============  Phase 1d Route ============
[01/24 19:27:29    524s] (I)      Usage: 127622 = (66192 H, 61430 V) = (8.70% H, 8.45% V) = (1.132e+05um H, 1.050e+05um V)
[01/24 19:27:29    524s] (I)      
[01/24 19:27:29    524s] (I)      ============  Phase 1e Route ============
[01/24 19:27:29    524s] (I)      Usage: 127622 = (66192 H, 61430 V) = (8.70% H, 8.45% V) = (1.132e+05um H, 1.050e+05um V)
[01/24 19:27:29    524s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.182336e+05um
[01/24 19:27:29    524s] (I)      
[01/24 19:27:29    524s] (I)      ============  Phase 1l Route ============
[01/24 19:27:29    525s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/24 19:27:29    525s] (I)      Layer  2:     164998     51128        13           0      166366    ( 0.00%) 
[01/24 19:27:29    525s] (I)      Layer  3:     174652     51333         3           0      175140    ( 0.00%) 
[01/24 19:27:29    525s] (I)      Layer  4:     164998     24834         0           0      166366    ( 0.00%) 
[01/24 19:27:29    525s] (I)      Layer  5:     174652     16386         0           0      175140    ( 0.00%) 
[01/24 19:27:29    525s] (I)      Layer  6:     164998      1528         0           0      166366    ( 0.00%) 
[01/24 19:27:29    525s] (I)      Layer  7:     174652       756         0           0      175140    ( 0.00%) 
[01/24 19:27:29    525s] (I)      Layer  8:     164998       110         0           0      166366    ( 0.00%) 
[01/24 19:27:29    525s] (I)      Layer  9:     173697        39         0           0      175140    ( 0.00%) 
[01/24 19:27:29    525s] (I)      Layer 10:      62527         2         0        3174       63373    ( 4.77%) 
[01/24 19:27:29    525s] (I)      Layer 11:      58358         0         0        8273       61783    (11.81%) 
[01/24 19:27:29    525s] (I)      Total:       1478530    146116        16       11445     1491175    ( 0.76%) 
[01/24 19:27:29    525s] (I)      
[01/24 19:27:29    525s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 19:27:29    525s] [NR-eGR]                        OverCon            
[01/24 19:27:29    525s] [NR-eGR]                         #Gcell     %Gcell
[01/24 19:27:29    525s] [NR-eGR]        Layer             (1-2)    OverCon
[01/24 19:27:29    525s] [NR-eGR] ----------------------------------------------
[01/24 19:27:29    525s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/24 19:27:29    525s] [NR-eGR]  Metal2 ( 2)        12( 0.06%)   ( 0.06%) 
[01/24 19:27:29    525s] [NR-eGR]  Metal3 ( 3)         3( 0.02%)   ( 0.02%) 
[01/24 19:27:29    525s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/24 19:27:29    525s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/24 19:27:29    525s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/24 19:27:29    525s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/24 19:27:29    525s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/24 19:27:29    525s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/24 19:27:29    525s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/24 19:27:29    525s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/24 19:27:29    525s] [NR-eGR] ----------------------------------------------
[01/24 19:27:29    525s] [NR-eGR]        Total        15( 0.01%)   ( 0.01%) 
[01/24 19:27:29    525s] [NR-eGR] 
[01/24 19:27:29    525s] (I)      Finished Global Routing ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 2272.29 MB )
[01/24 19:27:29    525s] (I)      total 2D Cap : 1489238 = (761458 H, 727780 V)
[01/24 19:27:29    525s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 19:27:29    525s] Early Global Route congestion estimation runtime: 0.35 seconds, mem = 2272.3M
[01/24 19:27:29    525s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.340, REAL:0.348, MEM:2272.3M, EPOCH TIME: 1706117249.562622
[01/24 19:27:29    525s] OPERPROF: Starting HotSpotCal at level 1, MEM:2272.3M, EPOCH TIME: 1706117249.562683
[01/24 19:27:29    525s] [hotspot] +------------+---------------+---------------+
[01/24 19:27:29    525s] [hotspot] |            |   max hotspot | total hotspot |
[01/24 19:27:29    525s] [hotspot] +------------+---------------+---------------+
[01/24 19:27:29    525s] [hotspot] | normalized |          0.00 |          0.00 |
[01/24 19:27:29    525s] [hotspot] +------------+---------------+---------------+
[01/24 19:27:29    525s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/24 19:27:29    525s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/24 19:27:29    525s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.002, MEM:2272.3M, EPOCH TIME: 1706117249.564443
[01/24 19:27:29    525s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2272.3M, EPOCH TIME: 1706117249.565453
[01/24 19:27:29    525s] Starting Early Global Route wiring: mem = 2272.3M
[01/24 19:27:29    525s] (I)      ============= Track Assignment ============
[01/24 19:27:29    525s] (I)      Started Track Assignment (1T) ( Curr Mem: 2272.29 MB )
[01/24 19:27:29    525s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/24 19:27:29    525s] (I)      Run Multi-thread track assignment
[01/24 19:27:29    525s] (I)      Finished Track Assignment (1T) ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 2272.29 MB )
[01/24 19:27:29    525s] (I)      Started Export ( Curr Mem: 2272.29 MB )
[01/24 19:27:29    525s] [NR-eGR]                  Length (um)    Vias 
[01/24 19:27:29    525s] [NR-eGR] -------------------------------------
[01/24 19:27:29    525s] [NR-eGR]  Metal1   (1H)             0   40038 
[01/24 19:27:29    525s] [NR-eGR]  Metal2   (2V)         68980   57661 
[01/24 19:27:29    525s] [NR-eGR]  Metal3   (3H)         85953    6613 
[01/24 19:27:29    525s] [NR-eGR]  Metal4   (4V)         41200    3104 
[01/24 19:27:29    525s] [NR-eGR]  Metal5   (5H)         28215     278 
[01/24 19:27:29    525s] [NR-eGR]  Metal6   (6V)          2589      75 
[01/24 19:27:29    525s] [NR-eGR]  Metal7   (7H)          1355      23 
[01/24 19:27:29    525s] [NR-eGR]  Metal8   (8V)           179      17 
[01/24 19:27:29    525s] [NR-eGR]  Metal9   (9H)            74       4 
[01/24 19:27:29    525s] [NR-eGR]  Metal10  (10V)            0       2 
[01/24 19:27:29    525s] [NR-eGR]  Metal11  (11H)            2       0 
[01/24 19:27:29    525s] [NR-eGR] -------------------------------------
[01/24 19:27:29    525s] [NR-eGR]           Total       228546  107815 
[01/24 19:27:29    525s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:27:29    525s] [NR-eGR] Total half perimeter of net bounding box: 188287um
[01/24 19:27:29    525s] [NR-eGR] Total length: 228546um, number of vias: 107815
[01/24 19:27:29    525s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:27:29    525s] [NR-eGR] Total eGR-routed clock nets wire length: 3349um, number of vias: 1564
[01/24 19:27:29    525s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:27:30    525s] (I)      Finished Export ( CPU: 0.20 sec, Real: 0.19 sec, Curr Mem: 2272.29 MB )
[01/24 19:27:30    525s] Early Global Route wiring runtime: 0.46 seconds, mem = 2268.3M
[01/24 19:27:30    525s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.460, REAL:0.464, MEM:2268.3M, EPOCH TIME: 1706117250.029353
[01/24 19:27:30    525s] 0 delay mode for cte disabled.
[01/24 19:27:30    525s] SKP cleared!
[01/24 19:27:30    525s] 
[01/24 19:27:30    525s] *** Finished incrementalPlace (cpu=0:01:28, real=0:01:28)***
[01/24 19:27:30    525s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2268.3M, EPOCH TIME: 1706117250.056861
[01/24 19:27:30    525s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:30    525s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:30    525s] All LLGs are deleted
[01/24 19:27:30    525s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:30    525s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:30    525s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2268.3M, EPOCH TIME: 1706117250.057084
[01/24 19:27:30    525s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2268.3M, EPOCH TIME: 1706117250.057192
[01/24 19:27:30    525s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.005, MEM:2237.3M, EPOCH TIME: 1706117250.062336
[01/24 19:27:30    525s] Start to check current routing status for nets...
[01/24 19:27:30    525s] All nets are already routed correctly.
[01/24 19:27:30    525s] End to check current routing status for nets (mem=2237.3M)
[01/24 19:27:30    525s] Extraction called for design 'picorv32' of instances=9355 and nets=13869 using extraction engine 'preRoute' .
[01/24 19:27:30    525s] PreRoute RC Extraction called for design picorv32.
[01/24 19:27:30    525s] RC Extraction called in multi-corner(1) mode.
[01/24 19:27:30    525s] RCMode: PreRoute
[01/24 19:27:30    525s]       RC Corner Indexes            0   
[01/24 19:27:30    525s] Capacitance Scaling Factor   : 1.00000 
[01/24 19:27:30    525s] Resistance Scaling Factor    : 1.00000 
[01/24 19:27:30    525s] Clock Cap. Scaling Factor    : 1.00000 
[01/24 19:27:30    525s] Clock Res. Scaling Factor    : 1.00000 
[01/24 19:27:30    525s] Shrink Factor                : 1.00000
[01/24 19:27:30    525s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/24 19:27:30    525s] Using Quantus QRC technology file ...
[01/24 19:27:30    525s] 
[01/24 19:27:30    525s] Trim Metal Layers:
[01/24 19:27:30    525s] LayerId::1 widthSet size::1
[01/24 19:27:30    525s] LayerId::2 widthSet size::1
[01/24 19:27:30    525s] LayerId::3 widthSet size::1
[01/24 19:27:30    525s] LayerId::4 widthSet size::1
[01/24 19:27:30    525s] LayerId::5 widthSet size::1
[01/24 19:27:30    525s] LayerId::6 widthSet size::1
[01/24 19:27:30    525s] LayerId::7 widthSet size::1
[01/24 19:27:30    525s] LayerId::8 widthSet size::1
[01/24 19:27:30    525s] LayerId::9 widthSet size::1
[01/24 19:27:30    525s] LayerId::10 widthSet size::1
[01/24 19:27:30    525s] LayerId::11 widthSet size::1
[01/24 19:27:30    525s] Updating RC grid for preRoute extraction ...
[01/24 19:27:30    525s] eee: pegSigSF::1.070000
[01/24 19:27:30    525s] Initializing multi-corner resistance tables ...
[01/24 19:27:30    525s] eee: l::1 avDens::0.093963 usedTrk::1657.500732 availTrk::17640.000000 sigTrk::1657.500732
[01/24 19:27:30    525s] eee: l::2 avDens::0.258215 usedTrk::4040.163947 availTrk::15646.500000 sigTrk::4040.163947
[01/24 19:27:30    525s] eee: l::3 avDens::0.302986 usedTrk::5044.722943 availTrk::16650.000000 sigTrk::5044.722943
[01/24 19:27:30    525s] eee: l::4 avDens::0.168169 usedTrk::2429.952157 availTrk::14449.500000 sigTrk::2429.952157
[01/24 19:27:30    525s] eee: l::5 avDens::0.113618 usedTrk::1666.781163 availTrk::14670.000000 sigTrk::1666.781163
[01/24 19:27:30    525s] eee: l::6 avDens::0.019923 usedTrk::163.531959 availTrk::8208.000000 sigTrk::163.531959
[01/24 19:27:30    525s] eee: l::7 avDens::0.018926 usedTrk::81.760351 availTrk::4320.000000 sigTrk::81.760351
[01/24 19:27:30    525s] eee: l::8 avDens::0.016228 usedTrk::22.200263 availTrk::1368.000000 sigTrk::22.200263
[01/24 19:27:30    525s] eee: l::9 avDens::0.007292 usedTrk::5.250292 availTrk::720.000000 sigTrk::5.250292
[01/24 19:27:30    525s] eee: l::10 avDens::0.085726 usedTrk::123.136518 availTrk::1436.400000 sigTrk::123.136518
[01/24 19:27:30    525s] eee: l::11 avDens::0.054090 usedTrk::163.569531 availTrk::3024.000000 sigTrk::163.569531
[01/24 19:27:30    525s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:27:30    525s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.270064 uaWl=1.000000 uaWlH=0.322095 aWlH=0.000000 lMod=0 pMax=0.831300 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 19:27:30    525s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2237.289M)
[01/24 19:27:30    526s] Compute RC Scale Done ...
[01/24 19:27:30    526s] **optDesign ... cpu = 0:01:51, real = 0:01:51, mem = 1703.6M, totSessionCpu=0:08:46 **
[01/24 19:27:30    526s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/24 19:27:30    526s] #################################################################################
[01/24 19:27:30    526s] # Design Stage: PreRoute
[01/24 19:27:30    526s] # Design Name: picorv32
[01/24 19:27:30    526s] # Design Mode: 45nm
[01/24 19:27:30    526s] # Analysis Mode: MMMC Non-OCV 
[01/24 19:27:30    526s] # Parasitics Mode: No SPEF/RCDB 
[01/24 19:27:30    526s] # Signoff Settings: SI Off 
[01/24 19:27:30    526s] #################################################################################
[01/24 19:27:31    526s] Calculate delays in Single mode...
[01/24 19:27:31    526s] Topological Sorting (REAL = 0:00:00.0, MEM = 2239.4M, InitMEM = 2239.4M)
[01/24 19:27:31    526s] Start delay calculation (fullDC) (1 T). (MEM=2239.38)
[01/24 19:27:31    526s] End AAE Lib Interpolated Model. (MEM=2250.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:27:34    529s] Total number of fetched objects 13674
[01/24 19:27:34    529s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:27:34    529s] End delay calculation. (MEM=2267.32 CPU=0:00:02.4 REAL=0:00:02.0)
[01/24 19:27:34    529s] End delay calculation (fullDC). (MEM=2267.32 CPU=0:00:03.0 REAL=0:00:03.0)
[01/24 19:27:34    529s] *** CDM Built up (cpu=0:00:03.5  real=0:00:04.0  mem= 2267.3M) ***
[01/24 19:27:34    530s] *** IncrReplace #1 [finish] (place_opt_design #2) : cpu/real = 0:01:32.5/0:01:32.3 (1.0), totSession cpu/real = 0:08:50.5/0:31:43.1 (0.3), mem = 2267.3M
[01/24 19:27:34    530s] 
[01/24 19:27:34    530s] =============================================================================================
[01/24 19:27:34    530s]  Step TAT Report : IncrReplace #1 / place_opt_design #2                         21.35-s114_1
[01/24 19:27:34    530s] =============================================================================================
[01/24 19:27:34    530s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:27:34    530s] ---------------------------------------------------------------------------------------------
[01/24 19:27:34    530s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:27:34    530s] [ ExtractRC              ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:27:34    530s] [ TimingUpdate           ]      4   0:00:01.1  (   1.2 % )     0:00:01.1 /  0:00:01.2    1.0
[01/24 19:27:34    530s] [ FullDelayCalc          ]      1   0:00:03.5  (   3.8 % )     0:00:03.5 /  0:00:03.5    1.0
[01/24 19:27:34    530s] [ MISC                   ]          0:01:27.4  (  94.8 % )     0:01:27.4 /  0:01:27.7    1.0
[01/24 19:27:34    530s] ---------------------------------------------------------------------------------------------
[01/24 19:27:34    530s]  IncrReplace #1 TOTAL               0:01:32.3  ( 100.0 % )     0:01:32.3 /  0:01:32.5    1.0
[01/24 19:27:34    530s] ---------------------------------------------------------------------------------------------
[01/24 19:27:34    530s] 
[01/24 19:27:35    531s] Deleting Lib Analyzer.
[01/24 19:27:35    531s] Begin: GigaOpt DRV Optimization
[01/24 19:27:35    531s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[01/24 19:27:35    531s] *** DrvOpt #3 [begin] (place_opt_design #2) : totSession cpu/real = 0:08:51.3/0:31:43.9 (0.3), mem = 2283.3M
[01/24 19:27:35    531s] Info: 1 clock net  excluded from IPO operation.
[01/24 19:27:35    531s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.17
[01/24 19:27:35    531s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:27:35    531s] ### Creating PhyDesignMc. totSessionCpu=0:08:51 mem=2283.3M
[01/24 19:27:35    531s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/24 19:27:35    531s] OPERPROF: Starting DPlace-Init at level 1, MEM:2283.3M, EPOCH TIME: 1706117255.814001
[01/24 19:27:35    531s] Processing tracks to init pin-track alignment.
[01/24 19:27:35    531s] z: 2, totalTracks: 1
[01/24 19:27:35    531s] z: 4, totalTracks: 1
[01/24 19:27:35    531s] z: 6, totalTracks: 1
[01/24 19:27:35    531s] z: 8, totalTracks: 1
[01/24 19:27:35    531s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:27:35    531s] All LLGs are deleted
[01/24 19:27:35    531s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:35    531s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:35    531s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2283.3M, EPOCH TIME: 1706117255.826172
[01/24 19:27:35    531s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2283.3M, EPOCH TIME: 1706117255.826520
[01/24 19:27:35    531s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2283.3M, EPOCH TIME: 1706117255.829990
[01/24 19:27:35    531s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:35    531s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:35    531s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2283.3M, EPOCH TIME: 1706117255.832511
[01/24 19:27:35    531s] Max number of tech site patterns supported in site array is 256.
[01/24 19:27:35    531s] Core basic site is CoreSite
[01/24 19:27:35    531s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2283.3M, EPOCH TIME: 1706117255.878254
[01/24 19:27:35    531s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 19:27:35    531s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 19:27:35    531s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:2283.3M, EPOCH TIME: 1706117255.880957
[01/24 19:27:35    531s] Fast DP-INIT is on for default
[01/24 19:27:35    531s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 19:27:35    531s] Atter site array init, number of instance map data is 0.
[01/24 19:27:35    531s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.053, MEM:2283.3M, EPOCH TIME: 1706117255.885724
[01/24 19:27:35    531s] 
[01/24 19:27:35    531s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:27:35    531s] OPERPROF:     Starting CMU at level 3, MEM:2283.3M, EPOCH TIME: 1706117255.887401
[01/24 19:27:35    531s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2283.3M, EPOCH TIME: 1706117255.888682
[01/24 19:27:35    531s] 
[01/24 19:27:35    531s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:27:35    531s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.060, MEM:2283.3M, EPOCH TIME: 1706117255.890314
[01/24 19:27:35    531s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2283.3M, EPOCH TIME: 1706117255.890399
[01/24 19:27:35    531s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2283.3M, EPOCH TIME: 1706117255.890477
[01/24 19:27:35    531s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2283.3MB).
[01/24 19:27:35    531s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.079, MEM:2283.3M, EPOCH TIME: 1706117255.892745
[01/24 19:27:35    531s] TotalInstCnt at PhyDesignMc Initialization: 9355
[01/24 19:27:35    531s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:51 mem=2283.3M
[01/24 19:27:35    531s] ### Creating RouteCongInterface, started
[01/24 19:27:35    531s] 
[01/24 19:27:35    531s] Creating Lib Analyzer ...
[01/24 19:27:36    531s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 19:27:36    531s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 19:27:36    531s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 19:27:36    531s] 
[01/24 19:27:36    531s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:27:36    532s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:52 mem=2283.3M
[01/24 19:27:36    532s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:52 mem=2283.3M
[01/24 19:27:36    532s] Creating Lib Analyzer, finished. 
[01/24 19:27:36    532s] 
[01/24 19:27:36    532s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/24 19:27:36    532s] 
[01/24 19:27:36    532s] #optDebug: {0, 1.000}
[01/24 19:27:36    532s] ### Creating RouteCongInterface, finished
[01/24 19:27:36    532s] {MG  {8 0 3.6 0.0883025}  {10 0 12.7 0.306666} }
[01/24 19:27:36    532s] ### Creating LA Mngr. totSessionCpu=0:08:52 mem=2283.3M
[01/24 19:27:36    532s] ### Creating LA Mngr, finished. totSessionCpu=0:08:52 mem=2283.3M
[01/24 19:27:37    532s] [GPS-DRV] Optimizer parameters ============================= 
[01/24 19:27:37    532s] [GPS-DRV] maxDensity (design): 0.95
[01/24 19:27:37    532s] [GPS-DRV] maxLocalDensity: 1.2
[01/24 19:27:37    532s] [GPS-DRV] All active and enabled setup views
[01/24 19:27:37    532s] [GPS-DRV]     default_emulate_view
[01/24 19:27:37    532s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/24 19:27:37    532s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/24 19:27:37    532s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/24 19:27:37    532s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/24 19:27:37    532s] [GPS-DRV] timing-driven DRV settings
[01/24 19:27:37    532s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/24 19:27:37    532s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2302.4M, EPOCH TIME: 1706117257.271160
[01/24 19:27:37    532s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2302.4M, EPOCH TIME: 1706117257.271355
[01/24 19:27:37    532s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:27:37    532s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/24 19:27:37    532s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:27:37    532s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/24 19:27:37    532s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:27:37    532s] Info: violation cost 29.845087 (cap = 0.000000, tran = 29.845087, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 19:27:37    532s] |    88|   411|    -0.14|     0|     0|     0.00|     0|     0|     0|     0|     1.77|     0.00|       0|       0|       0| 71.39%|          |         |
[01/24 19:27:38    534s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 19:27:38    534s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.83|     0.00|      60|       0|      31| 71.66%| 0:00:01.0|  2337.5M|
[01/24 19:27:38    534s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 19:27:38    534s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.83|     0.00|       0|       0|       0| 71.66%| 0:00:00.0|  2337.5M|
[01/24 19:27:38    534s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:27:38    534s] Bottom Preferred Layer:
[01/24 19:27:38    534s]     None
[01/24 19:27:38    534s] Via Pillar Rule:
[01/24 19:27:38    534s]     None
[01/24 19:27:38    534s] 
[01/24 19:27:38    534s] *** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=2337.5M) ***
[01/24 19:27:38    534s] 
[01/24 19:27:38    534s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2337.5M, EPOCH TIME: 1706117258.747548
[01/24 19:27:38    534s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9415).
[01/24 19:27:38    534s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:38    534s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:38    534s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:38    534s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.060, MEM:2329.5M, EPOCH TIME: 1706117258.807337
[01/24 19:27:38    534s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2329.5M, EPOCH TIME: 1706117258.813844
[01/24 19:27:38    534s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2329.5M, EPOCH TIME: 1706117258.814046
[01/24 19:27:38    534s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2329.5M, EPOCH TIME: 1706117258.826995
[01/24 19:27:38    534s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:38    534s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:38    534s] 
[01/24 19:27:38    534s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:27:38    534s] OPERPROF:       Starting CMU at level 4, MEM:2329.5M, EPOCH TIME: 1706117258.878477
[01/24 19:27:38    534s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2329.5M, EPOCH TIME: 1706117258.879868
[01/24 19:27:38    534s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.055, MEM:2329.5M, EPOCH TIME: 1706117258.881530
[01/24 19:27:38    534s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2329.5M, EPOCH TIME: 1706117258.881615
[01/24 19:27:38    534s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2329.5M, EPOCH TIME: 1706117258.881694
[01/24 19:27:38    534s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2329.5M, EPOCH TIME: 1706117258.883866
[01/24 19:27:38    534s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2329.5M, EPOCH TIME: 1706117258.884127
[01/24 19:27:38    534s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.070, MEM:2329.5M, EPOCH TIME: 1706117258.884275
[01/24 19:27:38    534s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.071, MEM:2329.5M, EPOCH TIME: 1706117258.884348
[01/24 19:27:38    534s] TDRefine: refinePlace mode is spiral
[01/24 19:27:38    534s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.82999.7
[01/24 19:27:38    534s] OPERPROF: Starting RefinePlace at level 1, MEM:2329.5M, EPOCH TIME: 1706117258.884452
[01/24 19:27:38    534s] *** Starting refinePlace (0:08:54 mem=2329.5M) ***
[01/24 19:27:38    534s] Total net bbox length = 1.884e+05 (9.939e+04 8.903e+04) (ext = 1.283e+04)
[01/24 19:27:38    534s] 
[01/24 19:27:38    534s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:27:38    534s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 19:27:38    534s] (I)      Default pattern map key = picorv32_default.
[01/24 19:27:38    534s] (I)      Default pattern map key = picorv32_default.
[01/24 19:27:38    534s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2329.5M, EPOCH TIME: 1706117258.911563
[01/24 19:27:38    534s] Starting refinePlace ...
[01/24 19:27:38    534s] (I)      Default pattern map key = picorv32_default.
[01/24 19:27:38    534s] One DDP V2 for no tweak run.
[01/24 19:27:38    534s] (I)      Default pattern map key = picorv32_default.
[01/24 19:27:38    534s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2329.5M, EPOCH TIME: 1706117258.947508
[01/24 19:27:38    534s] DDP initSite1 nrRow 122 nrJob 122
[01/24 19:27:38    534s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2329.5M, EPOCH TIME: 1706117258.947633
[01/24 19:27:38    534s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2329.5M, EPOCH TIME: 1706117258.947933
[01/24 19:27:38    534s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2329.5M, EPOCH TIME: 1706117258.948008
[01/24 19:27:38    534s] DDP markSite nrRow 122 nrJob 122
[01/24 19:27:38    534s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2329.5M, EPOCH TIME: 1706117258.948473
[01/24 19:27:38    534s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2329.5M, EPOCH TIME: 1706117258.948570
[01/24 19:27:38    534s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/24 19:27:38    534s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2329.5M, EPOCH TIME: 1706117258.957900
[01/24 19:27:38    534s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2329.5M, EPOCH TIME: 1706117258.957986
[01/24 19:27:38    534s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.003, MEM:2329.5M, EPOCH TIME: 1706117258.960776
[01/24 19:27:38    534s] ** Cut row section cpu time 0:00:00.0.
[01/24 19:27:38    534s]  ** Cut row section real time 0:00:00.0.
[01/24 19:27:38    534s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.003, MEM:2329.5M, EPOCH TIME: 1706117258.960901
[01/24 19:27:39    534s]   Spread Effort: high, pre-route mode, useDDP on.
[01/24 19:27:39    534s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:01.0, mem=2329.5MB) @(0:08:54 - 0:08:55).
[01/24 19:27:39    534s] Move report: preRPlace moves 26 insts, mean move: 0.25 um, max move: 0.60 um 
[01/24 19:27:39    534s] 	Max move on inst (FE_OFC713_n_2091): (70.20, 57.76) --> (69.60, 57.76)
[01/24 19:27:39    534s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: BUFX4
[01/24 19:27:39    534s] wireLenOptFixPriorityInst 0 inst fixed
[01/24 19:27:39    534s] 
[01/24 19:27:39    534s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/24 19:27:39    535s] Move report: legalization moves 117 insts, mean move: 2.37 um, max move: 19.64 um spiral
[01/24 19:27:39    535s] 	Max move on inst (FE_OFC735_genblk1_pcpi_mul_mul_2366_47_n_1307): (196.80, 194.56) --> (184.00, 201.40)
[01/24 19:27:39    535s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/24 19:27:39    535s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 19:27:39    535s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2332.5MB) @(0:08:55 - 0:08:55).
[01/24 19:27:39    535s] Move report: Detail placement moves 143 insts, mean move: 1.98 um, max move: 19.64 um 
[01/24 19:27:39    535s] 	Max move on inst (FE_OFC735_genblk1_pcpi_mul_mul_2366_47_n_1307): (196.80, 194.56) --> (184.00, 201.40)
[01/24 19:27:39    535s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2332.5MB
[01/24 19:27:39    535s] Statistics of distance of Instance movement in refine placement:
[01/24 19:27:39    535s]   maximum (X+Y) =        19.64 um
[01/24 19:27:39    535s]   inst (FE_OFC735_genblk1_pcpi_mul_mul_2366_47_n_1307) with max move: (196.8, 194.56) -> (184, 201.4)
[01/24 19:27:39    535s]   mean    (X+Y) =         1.98 um
[01/24 19:27:39    535s] Summary Report:
[01/24 19:27:39    535s] Instances move: 143 (out of 9415 movable)
[01/24 19:27:39    535s] Instances flipped: 0
[01/24 19:27:39    535s] Mean displacement: 1.98 um
[01/24 19:27:39    535s] Max displacement: 19.64 um (Instance: FE_OFC735_genblk1_pcpi_mul_mul_2366_47_n_1307) (196.8, 194.56) -> (184, 201.4)
[01/24 19:27:39    535s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/24 19:27:39    535s] Total instances moved : 143
[01/24 19:27:39    535s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.660, REAL:0.648, MEM:2332.5M, EPOCH TIME: 1706117259.559220
[01/24 19:27:39    535s] Total net bbox length = 1.887e+05 (9.949e+04 8.916e+04) (ext = 1.284e+04)
[01/24 19:27:39    535s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2332.5MB
[01/24 19:27:39    535s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=2332.5MB) @(0:08:54 - 0:08:55).
[01/24 19:27:39    535s] *** Finished refinePlace (0:08:55 mem=2332.5M) ***
[01/24 19:27:39    535s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.82999.7
[01/24 19:27:39    535s] OPERPROF: Finished RefinePlace at level 1, CPU:0.690, REAL:0.684, MEM:2332.5M, EPOCH TIME: 1706117259.568345
[01/24 19:27:39    535s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2332.5M, EPOCH TIME: 1706117259.659832
[01/24 19:27:39    535s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9415).
[01/24 19:27:39    535s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:39    535s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:39    535s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:39    535s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.059, MEM:2329.5M, EPOCH TIME: 1706117259.718686
[01/24 19:27:39    535s] *** maximum move = 19.64 um ***
[01/24 19:27:39    535s] *** Finished re-routing un-routed nets (2329.5M) ***
[01/24 19:27:39    535s] OPERPROF: Starting DPlace-Init at level 1, MEM:2329.5M, EPOCH TIME: 1706117259.763414
[01/24 19:27:39    535s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2329.5M, EPOCH TIME: 1706117259.778267
[01/24 19:27:39    535s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:39    535s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:39    535s] 
[01/24 19:27:39    535s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:27:39    535s] OPERPROF:     Starting CMU at level 3, MEM:2329.5M, EPOCH TIME: 1706117259.826864
[01/24 19:27:39    535s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2329.5M, EPOCH TIME: 1706117259.828135
[01/24 19:27:39    535s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.051, MEM:2329.5M, EPOCH TIME: 1706117259.829691
[01/24 19:27:39    535s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2329.5M, EPOCH TIME: 1706117259.829770
[01/24 19:27:39    535s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2329.5M, EPOCH TIME: 1706117259.829846
[01/24 19:27:39    535s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2329.5M, EPOCH TIME: 1706117259.831872
[01/24 19:27:39    535s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2329.5M, EPOCH TIME: 1706117259.832101
[01/24 19:27:39    535s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.069, MEM:2329.5M, EPOCH TIME: 1706117259.832237
[01/24 19:27:39    535s] 
[01/24 19:27:39    535s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=2329.5M) ***
[01/24 19:27:40    535s] Total-nets :: 11856, Stn-nets :: 2, ratio :: 0.0168691 %, Total-len 228576, Stn-len 41.94
[01/24 19:27:40    535s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2310.5M, EPOCH TIME: 1706117260.051342
[01/24 19:27:40    535s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:40    535s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:40    535s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:40    535s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:40    535s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.068, MEM:2250.5M, EPOCH TIME: 1706117260.119415
[01/24 19:27:40    535s] TotalInstCnt at PhyDesignMc Destruction: 9415
[01/24 19:27:40    535s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.17
[01/24 19:27:40    535s] *** DrvOpt #3 [finish] (place_opt_design #2) : cpu/real = 0:00:04.4/0:00:04.4 (1.0), totSession cpu/real = 0:08:55.6/0:31:48.3 (0.3), mem = 2250.5M
[01/24 19:27:40    535s] 
[01/24 19:27:40    535s] =============================================================================================
[01/24 19:27:40    535s]  Step TAT Report : DrvOpt #3 / place_opt_design #2                              21.35-s114_1
[01/24 19:27:40    535s] =============================================================================================
[01/24 19:27:40    535s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:27:40    535s] ---------------------------------------------------------------------------------------------
[01/24 19:27:40    535s] [ SlackTraversorInit     ]      2   0:00:00.2  (   4.7 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:27:40    535s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  18.6 % )     0:00:00.8 /  0:00:00.8    1.0
[01/24 19:27:40    535s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:27:40    535s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.8 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:27:40    535s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[01/24 19:27:40    535s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.4 % )     0:00:00.9 /  0:00:00.9    1.0
[01/24 19:27:40    535s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:27:40    535s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:01.4 /  0:00:01.4    1.0
[01/24 19:27:40    535s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:01.2 /  0:00:01.2    1.0
[01/24 19:27:40    535s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:27:40    535s] [ OptEval                ]      3   0:00:00.6  (  14.4 % )     0:00:00.6 /  0:00:00.6    1.0
[01/24 19:27:40    535s] [ OptCommit              ]      3   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:27:40    535s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:27:40    535s] [ IncrDelayCalc          ]     14   0:00:00.2  (   5.7 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:27:40    535s] [ DrvFindVioNets         ]      3   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:27:40    535s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:27:40    535s] [ RefinePlace            ]      1   0:00:01.2  (  26.4 % )     0:00:01.2 /  0:00:01.2    1.0
[01/24 19:27:40    535s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[01/24 19:27:40    535s] [ IncrTimingUpdate       ]      3   0:00:00.2  (   4.9 % )     0:00:00.2 /  0:00:00.2    0.9
[01/24 19:27:40    535s] [ MISC                   ]          0:00:00.6  (  12.8 % )     0:00:00.6 /  0:00:00.6    1.0
[01/24 19:27:40    535s] ---------------------------------------------------------------------------------------------
[01/24 19:27:40    535s]  DrvOpt #3 TOTAL                    0:00:04.4  ( 100.0 % )     0:00:04.4 /  0:00:04.4    1.0
[01/24 19:27:40    535s] ---------------------------------------------------------------------------------------------
[01/24 19:27:40    535s] 
[01/24 19:27:40    535s] End: GigaOpt DRV Optimization
[01/24 19:27:40    535s] GigaOpt DRV: restore maxLocalDensity to 0.98
[01/24 19:27:40    535s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2250.5M, EPOCH TIME: 1706117260.137578
[01/24 19:27:40    535s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:40    535s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:40    535s] 
[01/24 19:27:40    535s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:27:40    535s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.055, MEM:2250.5M, EPOCH TIME: 1706117260.192689
[01/24 19:27:40    535s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:40    535s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:40    536s] 
------------------------------------------------------------------
     Summary (cpu=0.07min real=0.08min mem=2250.5M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.833  |  2.052  |  1.833  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/24 19:27:40    536s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2298.6M, EPOCH TIME: 1706117260.717227
[01/24 19:27:40    536s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:40    536s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:40    536s] 
[01/24 19:27:40    536s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:27:40    536s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.057, MEM:2298.6M, EPOCH TIME: 1706117260.774451
[01/24 19:27:40    536s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:40    536s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:40    536s] Density: 71.660%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:02:01, real = 0:02:01, mem = 1737.8M, totSessionCpu=0:08:56 **
[01/24 19:27:40    536s] *** Timing Is met
[01/24 19:27:40    536s] *** Check timing (0:00:00.0)
[01/24 19:27:40    536s] *** Timing Is met
[01/24 19:27:40    536s] *** Check timing (0:00:00.0)
[01/24 19:27:40    536s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[01/24 19:27:41    536s] Info: 1 clock net  excluded from IPO operation.
[01/24 19:27:41    536s] ### Creating LA Mngr. totSessionCpu=0:08:57 mem=2250.6M
[01/24 19:27:41    536s] ### Creating LA Mngr, finished. totSessionCpu=0:08:57 mem=2250.6M
[01/24 19:27:41    536s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:27:41    536s] ### Creating PhyDesignMc. totSessionCpu=0:08:57 mem=2307.9M
[01/24 19:27:41    536s] OPERPROF: Starting DPlace-Init at level 1, MEM:2307.9M, EPOCH TIME: 1706117261.042130
[01/24 19:27:41    536s] Processing tracks to init pin-track alignment.
[01/24 19:27:41    536s] z: 2, totalTracks: 1
[01/24 19:27:41    536s] z: 4, totalTracks: 1
[01/24 19:27:41    536s] z: 6, totalTracks: 1
[01/24 19:27:41    536s] z: 8, totalTracks: 1
[01/24 19:27:41    536s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:27:41    536s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2307.9M, EPOCH TIME: 1706117261.057172
[01/24 19:27:41    536s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:41    536s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:41    536s] 
[01/24 19:27:41    536s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:27:41    536s] OPERPROF:     Starting CMU at level 3, MEM:2307.9M, EPOCH TIME: 1706117261.109570
[01/24 19:27:41    536s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2307.9M, EPOCH TIME: 1706117261.110984
[01/24 19:27:41    536s] 
[01/24 19:27:41    536s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:27:41    536s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.055, MEM:2307.9M, EPOCH TIME: 1706117261.112631
[01/24 19:27:41    536s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2307.9M, EPOCH TIME: 1706117261.112717
[01/24 19:27:41    536s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2307.9M, EPOCH TIME: 1706117261.112797
[01/24 19:27:41    536s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2307.9MB).
[01/24 19:27:41    536s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.073, MEM:2307.9M, EPOCH TIME: 1706117261.115037
[01/24 19:27:41    536s] TotalInstCnt at PhyDesignMc Initialization: 9415
[01/24 19:27:41    536s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:57 mem=2307.9M
[01/24 19:27:41    536s] Begin: Area Reclaim Optimization
[01/24 19:27:41    536s] *** AreaOpt #2 [begin] (place_opt_design #2) : totSession cpu/real = 0:08:56.7/0:31:49.4 (0.3), mem = 2307.9M
[01/24 19:27:41    536s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.18
[01/24 19:27:41    536s] ### Creating RouteCongInterface, started
[01/24 19:27:41    536s] 
[01/24 19:27:41    536s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[01/24 19:27:41    536s] 
[01/24 19:27:41    536s] #optDebug: {0, 1.000}
[01/24 19:27:41    536s] ### Creating RouteCongInterface, finished
[01/24 19:27:41    536s] {MG  {8 0 3.6 0.0883025}  {10 0 12.7 0.306666} }
[01/24 19:27:41    536s] ### Creating LA Mngr. totSessionCpu=0:08:57 mem=2307.9M
[01/24 19:27:41    536s] ### Creating LA Mngr, finished. totSessionCpu=0:08:57 mem=2307.9M
[01/24 19:27:41    537s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2307.9M, EPOCH TIME: 1706117261.530020
[01/24 19:27:41    537s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2307.9M, EPOCH TIME: 1706117261.530309
[01/24 19:27:41    537s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.66
[01/24 19:27:41    537s] +---------+---------+--------+--------+------------+--------+
[01/24 19:27:41    537s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/24 19:27:41    537s] +---------+---------+--------+--------+------------+--------+
[01/24 19:27:41    537s] |   71.66%|        -|   0.000|   0.000|   0:00:00.0| 2307.9M|
[01/24 19:27:41    537s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 19:27:52    548s] |   71.47%|       82|   0.000|   0.000|   0:00:11.0| 2365.1M|
[01/24 19:27:52    548s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 19:27:52    548s] +---------+---------+--------+--------+------------+--------+
[01/24 19:27:52    548s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.47
[01/24 19:27:52    548s] 
[01/24 19:27:52    548s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/24 19:27:52    548s] --------------------------------------------------------------
[01/24 19:27:52    548s] |                                   | Total     | Sequential |
[01/24 19:27:52    548s] --------------------------------------------------------------
[01/24 19:27:52    548s] | Num insts resized                 |       0  |       0    |
[01/24 19:27:52    548s] | Num insts undone                  |       0  |       0    |
[01/24 19:27:52    548s] | Num insts Downsized               |       0  |       0    |
[01/24 19:27:52    548s] | Num insts Samesized               |       0  |       0    |
[01/24 19:27:52    548s] | Num insts Upsized                 |       0  |       0    |
[01/24 19:27:52    548s] | Num multiple commits+uncommits    |       0  |       -    |
[01/24 19:27:52    548s] --------------------------------------------------------------
[01/24 19:27:52    548s] Bottom Preferred Layer:
[01/24 19:27:52    548s]     None
[01/24 19:27:52    548s] Via Pillar Rule:
[01/24 19:27:52    548s]     None
[01/24 19:27:52    548s] 
[01/24 19:27:52    548s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/24 19:27:52    548s] End: Core Area Reclaim Optimization (cpu = 0:00:11.4) (real = 0:00:11.0) **
[01/24 19:27:52    548s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.18
[01/24 19:27:52    548s] *** AreaOpt #2 [finish] (place_opt_design #2) : cpu/real = 0:00:11.4/0:00:11.4 (1.0), totSession cpu/real = 0:09:08.2/0:32:00.8 (0.3), mem = 2365.1M
[01/24 19:27:52    548s] 
[01/24 19:27:52    548s] =============================================================================================
[01/24 19:27:52    548s]  Step TAT Report : AreaOpt #2 / place_opt_design #2                             21.35-s114_1
[01/24 19:27:52    548s] =============================================================================================
[01/24 19:27:52    548s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:27:52    548s] ---------------------------------------------------------------------------------------------
[01/24 19:27:52    548s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:27:52    548s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:27:52    548s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.2
[01/24 19:27:52    548s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 19:27:52    548s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:27:52    548s] [ OptimizationStep       ]      1   0:00:00.1  (   0.9 % )     0:00:10.9 /  0:00:10.9    1.0
[01/24 19:27:52    548s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:10.8 /  0:00:10.9    1.0
[01/24 19:27:52    548s] [ OptGetWeight           ]     53   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:27:52    548s] [ OptEval                ]     53   0:00:08.5  (  74.6 % )     0:00:08.5 /  0:00:08.6    1.0
[01/24 19:27:52    548s] [ OptCommit              ]     53   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.8
[01/24 19:27:52    548s] [ PostCommitDelayUpdate  ]     53   0:00:00.1  (   1.0 % )     0:00:01.4 /  0:00:01.4    1.0
[01/24 19:27:52    548s] [ IncrDelayCalc          ]    147   0:00:01.3  (  11.4 % )     0:00:01.3 /  0:00:01.4    1.1
[01/24 19:27:52    548s] [ IncrTimingUpdate       ]     32   0:00:00.7  (   6.0 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 19:27:52    548s] [ MISC                   ]          0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.3    1.0
[01/24 19:27:52    548s] ---------------------------------------------------------------------------------------------
[01/24 19:27:52    548s]  AreaOpt #2 TOTAL                   0:00:11.4  ( 100.0 % )     0:00:11.4 /  0:00:11.4    1.0
[01/24 19:27:52    548s] ---------------------------------------------------------------------------------------------
[01/24 19:27:52    548s] 
[01/24 19:27:52    548s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2346.0M, EPOCH TIME: 1706117272.611391
[01/24 19:27:52    548s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9362).
[01/24 19:27:52    548s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:52    548s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:52    548s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:52    548s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.052, MEM:2251.0M, EPOCH TIME: 1706117272.663318
[01/24 19:27:52    548s] TotalInstCnt at PhyDesignMc Destruction: 9362
[01/24 19:27:52    548s] End: Area Reclaim Optimization (cpu=0:00:12, real=0:00:11, mem=2251.02M, totSessionCpu=0:09:08).
[01/24 19:27:52    548s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[01/24 19:27:52    548s] Info: 1 clock net  excluded from IPO operation.
[01/24 19:27:52    548s] ### Creating LA Mngr. totSessionCpu=0:09:08 mem=2251.0M
[01/24 19:27:52    548s] ### Creating LA Mngr, finished. totSessionCpu=0:09:08 mem=2251.0M
[01/24 19:27:52    548s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:27:52    548s] ### Creating PhyDesignMc. totSessionCpu=0:09:08 mem=2308.3M
[01/24 19:27:52    548s] OPERPROF: Starting DPlace-Init at level 1, MEM:2308.3M, EPOCH TIME: 1706117272.733990
[01/24 19:27:52    548s] Processing tracks to init pin-track alignment.
[01/24 19:27:52    548s] z: 2, totalTracks: 1
[01/24 19:27:52    548s] z: 4, totalTracks: 1
[01/24 19:27:52    548s] z: 6, totalTracks: 1
[01/24 19:27:52    548s] z: 8, totalTracks: 1
[01/24 19:27:52    548s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:27:52    548s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2308.3M, EPOCH TIME: 1706117272.749232
[01/24 19:27:52    548s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:52    548s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:52    548s] 
[01/24 19:27:52    548s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:27:52    548s] OPERPROF:     Starting CMU at level 3, MEM:2308.3M, EPOCH TIME: 1706117272.801584
[01/24 19:27:52    548s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2308.3M, EPOCH TIME: 1706117272.802988
[01/24 19:27:52    548s] 
[01/24 19:27:52    548s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:27:52    548s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.055, MEM:2308.3M, EPOCH TIME: 1706117272.804646
[01/24 19:27:52    548s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2308.3M, EPOCH TIME: 1706117272.804732
[01/24 19:27:52    548s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2308.3M, EPOCH TIME: 1706117272.804815
[01/24 19:27:52    548s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2308.3MB).
[01/24 19:27:52    548s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.073, MEM:2308.3M, EPOCH TIME: 1706117272.807120
[01/24 19:27:52    548s] TotalInstCnt at PhyDesignMc Initialization: 9362
[01/24 19:27:52    548s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:08 mem=2308.3M
[01/24 19:27:52    548s] Begin: Area Reclaim Optimization
[01/24 19:27:52    548s] *** AreaOpt #3 [begin] (place_opt_design #2) : totSession cpu/real = 0:09:08.5/0:32:01.1 (0.3), mem = 2308.3M
[01/24 19:27:52    548s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.19
[01/24 19:27:52    548s] ### Creating RouteCongInterface, started
[01/24 19:27:52    548s] 
[01/24 19:27:52    548s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 19:27:52    548s] 
[01/24 19:27:52    548s] #optDebug: {0, 1.000}
[01/24 19:27:52    548s] ### Creating RouteCongInterface, finished
[01/24 19:27:52    548s] {MG  {8 0 3.6 0.0883025}  {10 0 12.7 0.306666} }
[01/24 19:27:52    548s] ### Creating LA Mngr. totSessionCpu=0:09:09 mem=2308.3M
[01/24 19:27:52    548s] ### Creating LA Mngr, finished. totSessionCpu=0:09:09 mem=2308.3M
[01/24 19:27:53    548s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2308.3M, EPOCH TIME: 1706117273.213889
[01/24 19:27:53    548s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2308.3M, EPOCH TIME: 1706117273.214181
[01/24 19:27:53    548s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.47
[01/24 19:27:53    548s] +---------+---------+--------+--------+------------+--------+
[01/24 19:27:53    548s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/24 19:27:53    548s] +---------+---------+--------+--------+------------+--------+
[01/24 19:27:53    548s] |   71.47%|        -|   0.000|   0.000|   0:00:00.0| 2308.3M|
[01/24 19:27:53    548s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 19:27:53    549s] |   71.47%|        0|   0.000|   0.000|   0:00:00.0| 2308.3M|
[01/24 19:27:54    550s] |   71.41%|       16|   0.000|   0.000|   0:00:01.0| 2327.3M|
[01/24 19:27:56    552s] |   71.37%|       32|   0.000|   0.000|   0:00:02.0| 2327.3M|
[01/24 19:27:56    552s] |   71.37%|        0|   0.000|   0.000|   0:00:00.0| 2327.3M|
[01/24 19:27:56    552s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 19:27:56    552s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[01/24 19:27:56    552s] |   71.37%|        0|   0.000|   0.000|   0:00:00.0| 2327.3M|
[01/24 19:27:56    552s] +---------+---------+--------+--------+------------+--------+
[01/24 19:27:56    552s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.37
[01/24 19:27:56    552s] 
[01/24 19:27:56    552s] ** Summary: Restruct = 0 Buffer Deletion = 14 Declone = 2 Resize = 32 **
[01/24 19:27:56    552s] --------------------------------------------------------------
[01/24 19:27:56    552s] |                                   | Total     | Sequential |
[01/24 19:27:56    552s] --------------------------------------------------------------
[01/24 19:27:56    552s] | Num insts resized                 |      32  |       0    |
[01/24 19:27:56    552s] | Num insts undone                  |       0  |       0    |
[01/24 19:27:56    552s] | Num insts Downsized               |      32  |       0    |
[01/24 19:27:56    552s] | Num insts Samesized               |       0  |       0    |
[01/24 19:27:56    552s] | Num insts Upsized                 |       0  |       0    |
[01/24 19:27:56    552s] | Num multiple commits+uncommits    |       0  |       -    |
[01/24 19:27:56    552s] --------------------------------------------------------------
[01/24 19:27:56    552s] Bottom Preferred Layer:
[01/24 19:27:56    552s]     None
[01/24 19:27:56    552s] Via Pillar Rule:
[01/24 19:27:56    552s]     None
[01/24 19:27:56    552s] 
[01/24 19:27:56    552s] Number of times islegalLocAvaiable called = 36 skipped = 0, called in commitmove = 32, skipped in commitmove = 0
[01/24 19:27:56    552s] End: Core Area Reclaim Optimization (cpu = 0:00:03.9) (real = 0:00:04.0) **
[01/24 19:27:56    552s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2327.3M, EPOCH TIME: 1706117276.816539
[01/24 19:27:56    552s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9346).
[01/24 19:27:56    552s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:56    552s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:56    552s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:56    552s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.071, MEM:2327.3M, EPOCH TIME: 1706117276.887375
[01/24 19:27:56    552s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2327.3M, EPOCH TIME: 1706117276.893277
[01/24 19:27:56    552s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2327.3M, EPOCH TIME: 1706117276.893459
[01/24 19:27:56    552s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2327.3M, EPOCH TIME: 1706117276.908203
[01/24 19:27:56    552s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:56    552s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:56    552s] 
[01/24 19:27:56    552s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:27:56    552s] OPERPROF:       Starting CMU at level 4, MEM:2327.3M, EPOCH TIME: 1706117276.959230
[01/24 19:27:56    552s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2327.3M, EPOCH TIME: 1706117276.960572
[01/24 19:27:56    552s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.054, MEM:2327.3M, EPOCH TIME: 1706117276.962192
[01/24 19:27:56    552s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2327.3M, EPOCH TIME: 1706117276.962292
[01/24 19:27:56    552s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2327.3M, EPOCH TIME: 1706117276.962380
[01/24 19:27:56    552s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2327.3M, EPOCH TIME: 1706117276.964564
[01/24 19:27:56    552s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2327.3M, EPOCH TIME: 1706117276.964803
[01/24 19:27:56    552s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.071, MEM:2327.3M, EPOCH TIME: 1706117276.964948
[01/24 19:27:56    552s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.072, MEM:2327.3M, EPOCH TIME: 1706117276.965019
[01/24 19:27:56    552s] TDRefine: refinePlace mode is spiral
[01/24 19:27:56    552s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.82999.8
[01/24 19:27:56    552s] OPERPROF: Starting RefinePlace at level 1, MEM:2327.3M, EPOCH TIME: 1706117276.965124
[01/24 19:27:56    552s] *** Starting refinePlace (0:09:13 mem=2327.3M) ***
[01/24 19:27:56    552s] Total net bbox length = 1.886e+05 (9.944e+04 8.919e+04) (ext = 1.284e+04)
[01/24 19:27:56    552s] 
[01/24 19:27:56    552s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:27:56    552s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 19:27:56    552s] (I)      Default pattern map key = picorv32_default.
[01/24 19:27:56    552s] (I)      Default pattern map key = picorv32_default.
[01/24 19:27:56    552s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2327.3M, EPOCH TIME: 1706117276.992732
[01/24 19:27:56    552s] Starting refinePlace ...
[01/24 19:27:56    552s] (I)      Default pattern map key = picorv32_default.
[01/24 19:27:56    552s] One DDP V2 for no tweak run.
[01/24 19:27:57    552s] 
[01/24 19:27:57    552s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/24 19:27:57    552s] Move report: legalization moves 69 insts, mean move: 1.31 um, max move: 7.04 um spiral
[01/24 19:27:57    552s] 	Max move on inst (g87951__1617): (103.60, 177.46) --> (103.40, 170.62)
[01/24 19:27:57    552s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/24 19:27:57    552s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 19:27:57    552s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=2330.4MB) @(0:09:13 - 0:09:13).
[01/24 19:27:57    552s] Move report: Detail placement moves 69 insts, mean move: 1.31 um, max move: 7.04 um 
[01/24 19:27:57    552s] 	Max move on inst (g87951__1617): (103.60, 177.46) --> (103.40, 170.62)
[01/24 19:27:57    552s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2330.4MB
[01/24 19:27:57    552s] Statistics of distance of Instance movement in refine placement:
[01/24 19:27:57    552s]   maximum (X+Y) =         7.04 um
[01/24 19:27:57    552s]   inst (g87951__1617) with max move: (103.6, 177.46) -> (103.4, 170.62)
[01/24 19:27:57    552s]   mean    (X+Y) =         1.31 um
[01/24 19:27:57    552s] Summary Report:
[01/24 19:27:57    552s] Instances move: 69 (out of 9346 movable)
[01/24 19:27:57    552s] Instances flipped: 0
[01/24 19:27:57    552s] Mean displacement: 1.31 um
[01/24 19:27:57    552s] Max displacement: 7.04 um (Instance: g87951__1617) (103.6, 177.46) -> (103.4, 170.62)
[01/24 19:27:57    552s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
[01/24 19:27:57    552s] Total instances moved : 69
[01/24 19:27:57    552s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.410, REAL:0.402, MEM:2330.4M, EPOCH TIME: 1706117277.394304
[01/24 19:27:57    552s] Total net bbox length = 1.887e+05 (9.946e+04 8.925e+04) (ext = 1.283e+04)
[01/24 19:27:57    552s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2330.4MB
[01/24 19:27:57    552s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=2330.4MB) @(0:09:13 - 0:09:13).
[01/24 19:27:57    552s] *** Finished refinePlace (0:09:13 mem=2330.4M) ***
[01/24 19:27:57    552s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.82999.8
[01/24 19:27:57    552s] OPERPROF: Finished RefinePlace at level 1, CPU:0.440, REAL:0.436, MEM:2330.4M, EPOCH TIME: 1706117277.401179
[01/24 19:27:57    553s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2330.4M, EPOCH TIME: 1706117277.502596
[01/24 19:27:57    553s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9346).
[01/24 19:27:57    553s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:57    553s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:57    553s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:57    553s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.066, MEM:2327.4M, EPOCH TIME: 1706117277.569021
[01/24 19:27:57    553s] *** maximum move = 7.04 um ***
[01/24 19:27:57    553s] *** Finished re-routing un-routed nets (2327.4M) ***
[01/24 19:27:57    553s] OPERPROF: Starting DPlace-Init at level 1, MEM:2327.4M, EPOCH TIME: 1706117277.603949
[01/24 19:27:57    553s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2327.4M, EPOCH TIME: 1706117277.618175
[01/24 19:27:57    553s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:57    553s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:57    553s] 
[01/24 19:27:57    553s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:27:57    553s] OPERPROF:     Starting CMU at level 3, MEM:2327.4M, EPOCH TIME: 1706117277.671837
[01/24 19:27:57    553s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2327.4M, EPOCH TIME: 1706117277.673259
[01/24 19:27:57    553s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.057, MEM:2327.4M, EPOCH TIME: 1706117277.674903
[01/24 19:27:57    553s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2327.4M, EPOCH TIME: 1706117277.674987
[01/24 19:27:57    553s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2327.4M, EPOCH TIME: 1706117277.675070
[01/24 19:27:57    553s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2327.4M, EPOCH TIME: 1706117277.677256
[01/24 19:27:57    553s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2327.4M, EPOCH TIME: 1706117277.677532
[01/24 19:27:57    553s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.074, MEM:2327.4M, EPOCH TIME: 1706117277.677687
[01/24 19:27:57    553s] 
[01/24 19:27:57    553s] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=2327.4M) ***
[01/24 19:27:57    553s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.19
[01/24 19:27:57    553s] *** AreaOpt #3 [finish] (place_opt_design #2) : cpu/real = 0:00:04.9/0:00:04.9 (1.0), totSession cpu/real = 0:09:13.3/0:32:05.9 (0.3), mem = 2327.4M
[01/24 19:27:57    553s] 
[01/24 19:27:57    553s] =============================================================================================
[01/24 19:27:57    553s]  Step TAT Report : AreaOpt #3 / place_opt_design #2                             21.35-s114_1
[01/24 19:27:57    553s] =============================================================================================
[01/24 19:27:57    553s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:27:57    553s] ---------------------------------------------------------------------------------------------
[01/24 19:27:57    553s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:27:57    553s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:27:57    553s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 19:27:57    553s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 19:27:57    553s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:27:57    553s] [ OptimizationStep       ]      1   0:00:00.4  (   7.8 % )     0:00:03.4 /  0:00:03.4    1.0
[01/24 19:27:57    553s] [ OptSingleIteration     ]      5   0:00:00.1  (   2.7 % )     0:00:03.0 /  0:00:03.0    1.0
[01/24 19:27:57    553s] [ OptGetWeight           ]    175   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[01/24 19:27:57    553s] [ OptEval                ]    175   0:00:01.6  (  32.0 % )     0:00:01.6 /  0:00:01.5    1.0
[01/24 19:27:57    553s] [ OptCommit              ]    175   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.4
[01/24 19:27:57    553s] [ PostCommitDelayUpdate  ]    175   0:00:00.1  (   1.7 % )     0:00:00.8 /  0:00:00.8    1.0
[01/24 19:27:57    553s] [ IncrDelayCalc          ]    102   0:00:00.7  (  14.5 % )     0:00:00.7 /  0:00:00.7    0.9
[01/24 19:27:57    553s] [ RefinePlace            ]      1   0:00:00.9  (  19.2 % )     0:00:01.0 /  0:00:01.0    1.0
[01/24 19:27:57    553s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[01/24 19:27:57    553s] [ IncrTimingUpdate       ]     30   0:00:00.5  (  10.1 % )     0:00:00.5 /  0:00:00.5    1.0
[01/24 19:27:57    553s] [ MISC                   ]          0:00:00.2  (   5.0 % )     0:00:00.2 /  0:00:00.3    1.0
[01/24 19:27:57    553s] ---------------------------------------------------------------------------------------------
[01/24 19:27:57    553s]  AreaOpt #3 TOTAL                   0:00:04.9  ( 100.0 % )     0:00:04.9 /  0:00:04.9    1.0
[01/24 19:27:57    553s] ---------------------------------------------------------------------------------------------
[01/24 19:27:57    553s] 
[01/24 19:27:57    553s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2308.3M, EPOCH TIME: 1706117277.775723
[01/24 19:27:57    553s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:57    553s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:57    553s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:57    553s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:57    553s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.065, MEM:2251.3M, EPOCH TIME: 1706117277.841165
[01/24 19:27:57    553s] TotalInstCnt at PhyDesignMc Destruction: 9346
[01/24 19:27:57    553s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=2251.31M, totSessionCpu=0:09:13).
[01/24 19:27:58    553s] **INFO: Flow update: Design timing is met.
[01/24 19:27:58    553s] Begin: GigaOpt postEco DRV Optimization
[01/24 19:27:58    553s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[01/24 19:27:58    553s] *** DrvOpt #4 [begin] (place_opt_design #2) : totSession cpu/real = 0:09:13.6/0:32:06.2 (0.3), mem = 2251.3M
[01/24 19:27:58    553s] Info: 1 clock net  excluded from IPO operation.
[01/24 19:27:58    553s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.20
[01/24 19:27:58    553s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:27:58    553s] ### Creating PhyDesignMc. totSessionCpu=0:09:14 mem=2251.3M
[01/24 19:27:58    553s] OPERPROF: Starting DPlace-Init at level 1, MEM:2251.3M, EPOCH TIME: 1706117278.074069
[01/24 19:27:58    553s] Processing tracks to init pin-track alignment.
[01/24 19:27:58    553s] z: 2, totalTracks: 1
[01/24 19:27:58    553s] z: 4, totalTracks: 1
[01/24 19:27:58    553s] z: 6, totalTracks: 1
[01/24 19:27:58    553s] z: 8, totalTracks: 1
[01/24 19:27:58    553s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:27:58    553s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2251.3M, EPOCH TIME: 1706117278.087300
[01/24 19:27:58    553s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:58    553s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:58    553s] 
[01/24 19:27:58    553s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:27:58    553s] OPERPROF:     Starting CMU at level 3, MEM:2251.3M, EPOCH TIME: 1706117278.138314
[01/24 19:27:58    553s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2251.3M, EPOCH TIME: 1706117278.139693
[01/24 19:27:58    553s] 
[01/24 19:27:58    553s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:27:58    553s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.054, MEM:2251.3M, EPOCH TIME: 1706117278.141269
[01/24 19:27:58    553s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2251.3M, EPOCH TIME: 1706117278.141352
[01/24 19:27:58    553s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2251.3M, EPOCH TIME: 1706117278.141432
[01/24 19:27:58    553s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2251.3MB).
[01/24 19:27:58    553s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.070, MEM:2251.3M, EPOCH TIME: 1706117278.143624
[01/24 19:27:58    553s] TotalInstCnt at PhyDesignMc Initialization: 9346
[01/24 19:27:58    553s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:14 mem=2251.3M
[01/24 19:27:58    553s] ### Creating RouteCongInterface, started
[01/24 19:27:58    553s] 
[01/24 19:27:58    553s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/24 19:27:58    553s] 
[01/24 19:27:58    553s] #optDebug: {0, 1.000}
[01/24 19:27:58    553s] ### Creating RouteCongInterface, finished
[01/24 19:27:58    553s] {MG  {8 0 3.6 0.0883025}  {10 0 12.7 0.306666} }
[01/24 19:27:58    553s] ### Creating LA Mngr. totSessionCpu=0:09:14 mem=2251.3M
[01/24 19:27:58    553s] ### Creating LA Mngr, finished. totSessionCpu=0:09:14 mem=2251.3M
[01/24 19:27:58    554s] [GPS-DRV] Optimizer parameters ============================= 
[01/24 19:27:58    554s] [GPS-DRV] maxDensity (design): 0.95
[01/24 19:27:58    554s] [GPS-DRV] maxLocalDensity: 0.98
[01/24 19:27:58    554s] [GPS-DRV] All active and enabled setup views
[01/24 19:27:58    554s] [GPS-DRV]     default_emulate_view
[01/24 19:27:58    554s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/24 19:27:58    554s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/24 19:27:58    554s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/24 19:27:58    554s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/24 19:27:58    554s] [GPS-DRV] timing-driven DRV settings
[01/24 19:27:58    554s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/24 19:27:58    554s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2308.5M, EPOCH TIME: 1706117278.815900
[01/24 19:27:58    554s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2308.5M, EPOCH TIME: 1706117278.816110
[01/24 19:27:58    554s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:27:58    554s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/24 19:27:58    554s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:27:58    554s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/24 19:27:58    554s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:27:59    554s] Info: violation cost 1.191071 (cap = 0.000000, tran = 1.191071, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 19:27:59    554s] |     1|    33|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     1.78|     0.00|       0|       0|       0| 71.37%|          |         |
[01/24 19:27:59    554s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 19:27:59    554s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.78|     0.00|       1|       0|       1| 71.37%| 0:00:00.0|  2327.6M|
[01/24 19:27:59    554s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 19:27:59    554s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.78|     0.00|       0|       0|       0| 71.37%| 0:00:00.0|  2327.6M|
[01/24 19:27:59    554s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:27:59    554s] Bottom Preferred Layer:
[01/24 19:27:59    554s]     None
[01/24 19:27:59    554s] Via Pillar Rule:
[01/24 19:27:59    554s]     None
[01/24 19:27:59    554s] 
[01/24 19:27:59    554s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=2327.6M) ***
[01/24 19:27:59    554s] 
[01/24 19:27:59    554s] Total-nets :: 11788, Stn-nets :: 21, ratio :: 0.178147 %, Total-len 228501, Stn-len 724.025
[01/24 19:27:59    554s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2308.5M, EPOCH TIME: 1706117279.222253
[01/24 19:27:59    554s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9347).
[01/24 19:27:59    554s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:59    554s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:59    554s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:59    554s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.051, MEM:2251.5M, EPOCH TIME: 1706117279.273581
[01/24 19:27:59    554s] TotalInstCnt at PhyDesignMc Destruction: 9347
[01/24 19:27:59    554s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.20
[01/24 19:27:59    554s] *** DrvOpt #4 [finish] (place_opt_design #2) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:09:14.8/0:32:07.4 (0.3), mem = 2251.5M
[01/24 19:27:59    554s] 
[01/24 19:27:59    554s] =============================================================================================
[01/24 19:27:59    554s]  Step TAT Report : DrvOpt #4 / place_opt_design #2                              21.35-s114_1
[01/24 19:27:59    554s] =============================================================================================
[01/24 19:27:59    554s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:27:59    554s] ---------------------------------------------------------------------------------------------
[01/24 19:27:59    554s] [ SlackTraversorInit     ]      1   0:00:00.1  (   7.0 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 19:27:59    554s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:27:59    554s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  12.3 % )     0:00:00.2 /  0:00:00.1    1.0
[01/24 19:27:59    554s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 19:27:59    554s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:27:59    554s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:27:59    554s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:27:59    554s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:27:59    554s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:27:59    554s] [ OptEval                ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    1.1
[01/24 19:27:59    554s] [ OptCommit              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:27:59    554s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 19:27:59    554s] [ IncrDelayCalc          ]      5   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.1
[01/24 19:27:59    554s] [ DrvFindVioNets         ]      3   0:00:00.1  (   8.6 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 19:27:59    554s] [ DrvComputeSummary      ]      3   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 19:27:59    554s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:27:59    554s] [ MISC                   ]          0:00:00.6  (  50.8 % )     0:00:00.6 /  0:00:00.7    1.0
[01/24 19:27:59    554s] ---------------------------------------------------------------------------------------------
[01/24 19:27:59    554s]  DrvOpt #4 TOTAL                    0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[01/24 19:27:59    554s] ---------------------------------------------------------------------------------------------
[01/24 19:27:59    554s] 
[01/24 19:27:59    554s] End: GigaOpt postEco DRV Optimization
[01/24 19:27:59    554s] **INFO: Flow update: Design timing is met.
[01/24 19:27:59    554s] Running refinePlace -preserveRouting true -hardFence false
[01/24 19:27:59    554s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2251.5M, EPOCH TIME: 1706117279.282030
[01/24 19:27:59    554s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2251.5M, EPOCH TIME: 1706117279.282128
[01/24 19:27:59    554s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2251.5M, EPOCH TIME: 1706117279.282241
[01/24 19:27:59    554s] Processing tracks to init pin-track alignment.
[01/24 19:27:59    554s] z: 2, totalTracks: 1
[01/24 19:27:59    554s] z: 4, totalTracks: 1
[01/24 19:27:59    554s] z: 6, totalTracks: 1
[01/24 19:27:59    554s] z: 8, totalTracks: 1
[01/24 19:27:59    554s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:27:59    554s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2251.5M, EPOCH TIME: 1706117279.297095
[01/24 19:27:59    554s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:59    554s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:59    554s] 
[01/24 19:27:59    554s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:27:59    554s] OPERPROF:         Starting CMU at level 5, MEM:2251.5M, EPOCH TIME: 1706117279.328569
[01/24 19:27:59    554s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:2251.5M, EPOCH TIME: 1706117279.329349
[01/24 19:27:59    554s] 
[01/24 19:27:59    554s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:27:59    554s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.033, MEM:2251.5M, EPOCH TIME: 1706117279.330325
[01/24 19:27:59    554s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2251.5M, EPOCH TIME: 1706117279.330376
[01/24 19:27:59    554s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2251.5M, EPOCH TIME: 1706117279.330425
[01/24 19:27:59    554s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2251.5MB).
[01/24 19:27:59    554s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.049, MEM:2251.5M, EPOCH TIME: 1706117279.331729
[01/24 19:27:59    554s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.050, MEM:2251.5M, EPOCH TIME: 1706117279.331773
[01/24 19:27:59    554s] TDRefine: refinePlace mode is spiral
[01/24 19:27:59    554s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.82999.9
[01/24 19:27:59    554s] OPERPROF:   Starting RefinePlace at level 2, MEM:2251.5M, EPOCH TIME: 1706117279.331841
[01/24 19:27:59    554s] *** Starting refinePlace (0:09:15 mem=2251.5M) ***
[01/24 19:27:59    554s] Total net bbox length = 1.887e+05 (9.946e+04 8.926e+04) (ext = 1.283e+04)
[01/24 19:27:59    554s] 
[01/24 19:27:59    554s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:27:59    554s] (I)      Default pattern map key = picorv32_default.
[01/24 19:27:59    554s] (I)      Default pattern map key = picorv32_default.
[01/24 19:27:59    554s] 
[01/24 19:27:59    554s] Starting Small incrNP...
[01/24 19:27:59    554s] User Input Parameters:
[01/24 19:27:59    554s] - Congestion Driven    : Off
[01/24 19:27:59    554s] - Timing Driven        : Off
[01/24 19:27:59    554s] - Area-Violation Based : Off
[01/24 19:27:59    554s] - Start Rollback Level : -5
[01/24 19:27:59    554s] - Legalized            : On
[01/24 19:27:59    554s] - Window Based         : Off
[01/24 19:27:59    554s] - eDen incr mode       : Off
[01/24 19:27:59    554s] - Small incr mode      : On
[01/24 19:27:59    554s] 
[01/24 19:27:59    554s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2251.5M, EPOCH TIME: 1706117279.353725
[01/24 19:27:59    554s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2251.5M, EPOCH TIME: 1706117279.355301
[01/24 19:27:59    554s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.003, MEM:2251.5M, EPOCH TIME: 1706117279.357820
[01/24 19:27:59    554s] default core: bins with density > 0.750 = 48.52 % ( 82 / 169 )
[01/24 19:27:59    554s] Density distribution unevenness ratio = 6.340%
[01/24 19:27:59    554s] Density distribution unevenness ratio (U70) = 6.340%
[01/24 19:27:59    554s] Density distribution unevenness ratio (U80) = 0.638%
[01/24 19:27:59    554s] Density distribution unevenness ratio (U90) = 0.000%
[01/24 19:27:59    554s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.004, MEM:2251.5M, EPOCH TIME: 1706117279.357900
[01/24 19:27:59    554s] cost 0.901163, thresh 1.000000
[01/24 19:27:59    554s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2251.5M)
[01/24 19:27:59    554s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[01/24 19:27:59    554s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2251.5M, EPOCH TIME: 1706117279.358330
[01/24 19:27:59    554s] Starting refinePlace ...
[01/24 19:27:59    554s] (I)      Default pattern map key = picorv32_default.
[01/24 19:27:59    554s] One DDP V2 for no tweak run.
[01/24 19:27:59    554s] (I)      Default pattern map key = picorv32_default.
[01/24 19:27:59    554s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2251.5M, EPOCH TIME: 1706117279.379381
[01/24 19:27:59    554s] DDP initSite1 nrRow 122 nrJob 122
[01/24 19:27:59    554s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2251.5M, EPOCH TIME: 1706117279.379459
[01/24 19:27:59    554s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2251.5M, EPOCH TIME: 1706117279.379654
[01/24 19:27:59    554s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2251.5M, EPOCH TIME: 1706117279.379699
[01/24 19:27:59    554s] DDP markSite nrRow 122 nrJob 122
[01/24 19:27:59    554s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2251.5M, EPOCH TIME: 1706117279.379968
[01/24 19:27:59    554s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2251.5M, EPOCH TIME: 1706117279.380012
[01/24 19:27:59    554s]   Spread Effort: high, pre-route mode, useDDP on.
[01/24 19:27:59    554s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2251.5MB) @(0:09:15 - 0:09:15).
[01/24 19:27:59    554s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 19:27:59    554s] wireLenOptFixPriorityInst 0 inst fixed
[01/24 19:27:59    554s] 
[01/24 19:27:59    554s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/24 19:27:59    555s] Move report: legalization moves 2 insts, mean move: 1.60 um, max move: 2.40 um spiral
[01/24 19:27:59    555s] 	Max move on inst (g88144__5477): (55.40, 124.45) --> (57.80, 124.45)
[01/24 19:27:59    555s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/24 19:27:59    555s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 19:27:59    555s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2254.6MB) @(0:09:15 - 0:09:15).
[01/24 19:27:59    555s] Move report: Detail placement moves 2 insts, mean move: 1.60 um, max move: 2.40 um 
[01/24 19:27:59    555s] 	Max move on inst (g88144__5477): (55.40, 124.45) --> (57.80, 124.45)
[01/24 19:27:59    555s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2254.6MB
[01/24 19:27:59    555s] Statistics of distance of Instance movement in refine placement:
[01/24 19:27:59    555s]   maximum (X+Y) =         2.40 um
[01/24 19:27:59    555s]   inst (g88144__5477) with max move: (55.4, 124.45) -> (57.8, 124.45)
[01/24 19:27:59    555s]   mean    (X+Y) =         1.60 um
[01/24 19:27:59    555s] Summary Report:
[01/24 19:27:59    555s] Instances move: 2 (out of 9347 movable)
[01/24 19:27:59    555s] Instances flipped: 0
[01/24 19:27:59    555s] Mean displacement: 1.60 um
[01/24 19:27:59    555s] Max displacement: 2.40 um (Instance: g88144__5477) (55.4, 124.45) -> (57.8, 124.45)
[01/24 19:27:59    555s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
[01/24 19:27:59    555s] Total instances moved : 2
[01/24 19:27:59    555s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.300, REAL:0.294, MEM:2254.6M, EPOCH TIME: 1706117279.652388
[01/24 19:27:59    555s] Total net bbox length = 1.887e+05 (9.946e+04 8.926e+04) (ext = 1.283e+04)
[01/24 19:27:59    555s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2254.6MB
[01/24 19:27:59    555s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2254.6MB) @(0:09:15 - 0:09:15).
[01/24 19:27:59    555s] *** Finished refinePlace (0:09:15 mem=2254.6M) ***
[01/24 19:27:59    555s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.82999.9
[01/24 19:27:59    555s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.330, REAL:0.329, MEM:2254.6M, EPOCH TIME: 1706117279.661233
[01/24 19:27:59    555s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2254.6M, EPOCH TIME: 1706117279.661328
[01/24 19:27:59    555s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9347).
[01/24 19:27:59    555s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:59    555s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:59    555s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:27:59    555s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.070, REAL:0.066, MEM:2251.6M, EPOCH TIME: 1706117279.727228
[01/24 19:27:59    555s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.450, REAL:0.445, MEM:2251.6M, EPOCH TIME: 1706117279.727427
[01/24 19:27:59    555s] **INFO: Flow update: Design timing is met.
[01/24 19:27:59    555s] **INFO: Flow update: Design timing is met.
[01/24 19:27:59    555s] **INFO: Flow update: Design timing is met.
[01/24 19:27:59    555s] Register exp ratio and priority group on 0 nets on 13666 nets : 
[01/24 19:27:59    555s] 
[01/24 19:27:59    555s] Active setup views:
[01/24 19:27:59    555s]  default_emulate_view
[01/24 19:27:59    555s]   Dominating endpoints: 0
[01/24 19:27:59    555s]   Dominating TNS: -0.000
[01/24 19:27:59    555s] 
[01/24 19:28:00    555s] Extraction called for design 'picorv32' of instances=9347 and nets=13861 using extraction engine 'preRoute' .
[01/24 19:28:00    555s] PreRoute RC Extraction called for design picorv32.
[01/24 19:28:00    555s] RC Extraction called in multi-corner(1) mode.
[01/24 19:28:00    555s] RCMode: PreRoute
[01/24 19:28:00    555s]       RC Corner Indexes            0   
[01/24 19:28:00    555s] Capacitance Scaling Factor   : 1.00000 
[01/24 19:28:00    555s] Resistance Scaling Factor    : 1.00000 
[01/24 19:28:00    555s] Clock Cap. Scaling Factor    : 1.00000 
[01/24 19:28:00    555s] Clock Res. Scaling Factor    : 1.00000 
[01/24 19:28:00    555s] Shrink Factor                : 1.00000
[01/24 19:28:00    555s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/24 19:28:00    555s] Using Quantus QRC technology file ...
[01/24 19:28:00    555s] RC Grid backup saved.
[01/24 19:28:00    555s] 
[01/24 19:28:00    555s] Trim Metal Layers:
[01/24 19:28:00    555s] LayerId::1 widthSet size::1
[01/24 19:28:00    555s] LayerId::2 widthSet size::1
[01/24 19:28:00    555s] LayerId::3 widthSet size::1
[01/24 19:28:00    555s] LayerId::4 widthSet size::1
[01/24 19:28:00    555s] LayerId::5 widthSet size::1
[01/24 19:28:00    555s] LayerId::6 widthSet size::1
[01/24 19:28:00    555s] LayerId::7 widthSet size::1
[01/24 19:28:00    555s] LayerId::8 widthSet size::1
[01/24 19:28:00    555s] LayerId::9 widthSet size::1
[01/24 19:28:00    555s] LayerId::10 widthSet size::1
[01/24 19:28:00    555s] LayerId::11 widthSet size::1
[01/24 19:28:00    555s] Skipped RC grid update for preRoute extraction.
[01/24 19:28:00    555s] eee: pegSigSF::1.070000
[01/24 19:28:00    555s] Initializing multi-corner resistance tables ...
[01/24 19:28:00    555s] eee: l::1 avDens::0.093963 usedTrk::1657.500732 availTrk::17640.000000 sigTrk::1657.500732
[01/24 19:28:00    555s] eee: l::2 avDens::0.258215 usedTrk::4040.163947 availTrk::15646.500000 sigTrk::4040.163947
[01/24 19:28:00    555s] eee: l::3 avDens::0.302986 usedTrk::5044.722943 availTrk::16650.000000 sigTrk::5044.722943
[01/24 19:28:00    555s] eee: l::4 avDens::0.168169 usedTrk::2429.952157 availTrk::14449.500000 sigTrk::2429.952157
[01/24 19:28:00    555s] eee: l::5 avDens::0.113618 usedTrk::1666.781163 availTrk::14670.000000 sigTrk::1666.781163
[01/24 19:28:00    555s] eee: l::6 avDens::0.019923 usedTrk::163.531959 availTrk::8208.000000 sigTrk::163.531959
[01/24 19:28:00    555s] eee: l::7 avDens::0.018926 usedTrk::81.760351 availTrk::4320.000000 sigTrk::81.760351
[01/24 19:28:00    555s] eee: l::8 avDens::0.016228 usedTrk::22.200263 availTrk::1368.000000 sigTrk::22.200263
[01/24 19:28:00    555s] eee: l::9 avDens::0.007292 usedTrk::5.250292 availTrk::720.000000 sigTrk::5.250292
[01/24 19:28:00    555s] eee: l::10 avDens::0.085726 usedTrk::123.136518 availTrk::1436.400000 sigTrk::123.136518
[01/24 19:28:00    555s] eee: l::11 avDens::0.054090 usedTrk::163.569531 availTrk::3024.000000 sigTrk::163.569531
[01/24 19:28:00    555s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:28:00    555s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.270064 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.831300 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 19:28:00    555s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2238.238M)
[01/24 19:28:00    555s] Skewing Data Summary (End_of_FINAL)
[01/24 19:28:00    556s] --------------------------------------------------
[01/24 19:28:00    556s]  Total skewed count:0
[01/24 19:28:00    556s] --------------------------------------------------
[01/24 19:28:00    556s] Starting delay calculation for Setup views
[01/24 19:28:00    556s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/24 19:28:00    556s] #################################################################################
[01/24 19:28:00    556s] # Design Stage: PreRoute
[01/24 19:28:00    556s] # Design Name: picorv32
[01/24 19:28:00    556s] # Design Mode: 45nm
[01/24 19:28:00    556s] # Analysis Mode: MMMC Non-OCV 
[01/24 19:28:00    556s] # Parasitics Mode: No SPEF/RCDB 
[01/24 19:28:00    556s] # Signoff Settings: SI Off 
[01/24 19:28:00    556s] #################################################################################
[01/24 19:28:01    556s] Calculate delays in Single mode...
[01/24 19:28:01    556s] Topological Sorting (REAL = 0:00:00.0, MEM = 2240.3M, InitMEM = 2240.3M)
[01/24 19:28:01    556s] Start delay calculation (fullDC) (1 T). (MEM=2240.25)
[01/24 19:28:01    557s] End AAE Lib Interpolated Model. (MEM=2251.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:28:04    559s] Total number of fetched objects 13666
[01/24 19:28:04    560s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:28:04    560s] End delay calculation. (MEM=2267.46 CPU=0:00:02.5 REAL=0:00:03.0)
[01/24 19:28:04    560s] End delay calculation (fullDC). (MEM=2267.46 CPU=0:00:03.1 REAL=0:00:03.0)
[01/24 19:28:04    560s] *** CDM Built up (cpu=0:00:03.5  real=0:00:04.0  mem= 2267.5M) ***
[01/24 19:28:04    560s] *** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:09:21 mem=2267.5M)
[01/24 19:28:05    560s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2267.46 MB )
[01/24 19:28:05    560s] (I)      ==================== Layers =====================
[01/24 19:28:05    560s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:28:05    560s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 19:28:05    560s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:28:05    560s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 19:28:05    560s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 19:28:05    560s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 19:28:05    560s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 19:28:05    560s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 19:28:05    560s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 19:28:05    560s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 19:28:05    560s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 19:28:05    560s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 19:28:05    560s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 19:28:05    560s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 19:28:05    560s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 19:28:05    560s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 19:28:05    560s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 19:28:05    560s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 19:28:05    560s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 19:28:05    560s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 19:28:05    560s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 19:28:05    560s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 19:28:05    560s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 19:28:05    560s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 19:28:05    560s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 19:28:05    560s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:28:05    560s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 19:28:05    560s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 19:28:05    560s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 19:28:05    560s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 19:28:05    560s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 19:28:05    560s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 19:28:05    560s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 19:28:05    560s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 19:28:05    560s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 19:28:05    560s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 19:28:05    560s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 19:28:05    560s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 19:28:05    560s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 19:28:05    560s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 19:28:05    560s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:28:05    560s] (I)      Started Import and model ( Curr Mem: 2267.46 MB )
[01/24 19:28:05    560s] (I)      Default pattern map key = picorv32_default.
[01/24 19:28:05    560s] (I)      == Non-default Options ==
[01/24 19:28:05    560s] (I)      Build term to term wires                           : false
[01/24 19:28:05    560s] (I)      Maximum routing layer                              : 11
[01/24 19:28:05    560s] (I)      Number of threads                                  : 1
[01/24 19:28:05    560s] (I)      Method to set GCell size                           : row
[01/24 19:28:05    560s] (I)      Counted 2617 PG shapes. We will not process PG shapes layer by layer.
[01/24 19:28:05    560s] (I)      Use row-based GCell size
[01/24 19:28:05    560s] (I)      Use row-based GCell align
[01/24 19:28:05    560s] (I)      layer 0 area = 80000
[01/24 19:28:05    560s] (I)      layer 1 area = 80000
[01/24 19:28:05    560s] (I)      layer 2 area = 80000
[01/24 19:28:05    560s] (I)      layer 3 area = 80000
[01/24 19:28:05    560s] (I)      layer 4 area = 80000
[01/24 19:28:05    560s] (I)      layer 5 area = 80000
[01/24 19:28:05    560s] (I)      layer 6 area = 80000
[01/24 19:28:05    560s] (I)      layer 7 area = 80000
[01/24 19:28:05    560s] (I)      layer 8 area = 80000
[01/24 19:28:05    560s] (I)      layer 9 area = 400000
[01/24 19:28:05    560s] (I)      layer 10 area = 400000
[01/24 19:28:05    560s] (I)      GCell unit size   : 3420
[01/24 19:28:05    560s] (I)      GCell multiplier  : 1
[01/24 19:28:05    560s] (I)      GCell row height  : 3420
[01/24 19:28:05    560s] (I)      Actual row height : 3420
[01/24 19:28:05    560s] (I)      GCell align ref   : 30000 30020
[01/24 19:28:05    560s] [NR-eGR] Track table information for default rule: 
[01/24 19:28:05    560s] [NR-eGR] Metal1 has single uniform track structure
[01/24 19:28:05    560s] [NR-eGR] Metal2 has single uniform track structure
[01/24 19:28:05    560s] [NR-eGR] Metal3 has single uniform track structure
[01/24 19:28:05    560s] [NR-eGR] Metal4 has single uniform track structure
[01/24 19:28:05    560s] [NR-eGR] Metal5 has single uniform track structure
[01/24 19:28:05    560s] [NR-eGR] Metal6 has single uniform track structure
[01/24 19:28:05    560s] [NR-eGR] Metal7 has single uniform track structure
[01/24 19:28:05    560s] [NR-eGR] Metal8 has single uniform track structure
[01/24 19:28:05    560s] [NR-eGR] Metal9 has single uniform track structure
[01/24 19:28:05    560s] [NR-eGR] Metal10 has single uniform track structure
[01/24 19:28:05    560s] [NR-eGR] Metal11 has single uniform track structure
[01/24 19:28:05    560s] (I)      ==================== Default via =====================
[01/24 19:28:05    560s] (I)      +----+------------------+----------------------------+
[01/24 19:28:05    560s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 19:28:05    560s] (I)      +----+------------------+----------------------------+
[01/24 19:28:05    560s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 19:28:05    560s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 19:28:05    560s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 19:28:05    560s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 19:28:05    560s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 19:28:05    560s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 19:28:05    560s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 19:28:05    560s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 19:28:05    560s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 19:28:05    560s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 19:28:05    560s] (I)      +----+------------------+----------------------------+
[01/24 19:28:05    560s] [NR-eGR] Read 4236 PG shapes
[01/24 19:28:05    560s] [NR-eGR] Read 0 clock shapes
[01/24 19:28:05    560s] [NR-eGR] Read 0 other shapes
[01/24 19:28:05    560s] [NR-eGR] #Routing Blockages  : 0
[01/24 19:28:05    560s] [NR-eGR] #Instance Blockages : 0
[01/24 19:28:05    560s] [NR-eGR] #PG Blockages       : 4236
[01/24 19:28:05    560s] [NR-eGR] #Halo Blockages     : 0
[01/24 19:28:05    560s] [NR-eGR] #Boundary Blockages : 0
[01/24 19:28:05    560s] [NR-eGR] #Clock Blockages    : 0
[01/24 19:28:05    560s] [NR-eGR] #Other Blockages    : 0
[01/24 19:28:05    560s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 19:28:05    560s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 19:28:05    560s] [NR-eGR] Read 11788 nets ( ignored 0 )
[01/24 19:28:05    560s] (I)      early_global_route_priority property id does not exist.
[01/24 19:28:05    560s] (I)      Read Num Blocks=4236  Num Prerouted Wires=0  Num CS=0
[01/24 19:28:05    560s] (I)      Layer 1 (V) : #blockages 492 : #preroutes 0
[01/24 19:28:05    560s] (I)      Layer 2 (H) : #blockages 492 : #preroutes 0
[01/24 19:28:05    560s] (I)      Layer 3 (V) : #blockages 492 : #preroutes 0
[01/24 19:28:05    560s] (I)      Layer 4 (H) : #blockages 492 : #preroutes 0
[01/24 19:28:05    560s] (I)      Layer 5 (V) : #blockages 492 : #preroutes 0
[01/24 19:28:05    560s] (I)      Layer 6 (H) : #blockages 492 : #preroutes 0
[01/24 19:28:05    560s] (I)      Layer 7 (V) : #blockages 492 : #preroutes 0
[01/24 19:28:05    560s] (I)      Layer 8 (H) : #blockages 492 : #preroutes 0
[01/24 19:28:05    560s] (I)      Layer 9 (V) : #blockages 270 : #preroutes 0
[01/24 19:28:05    560s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 19:28:05    560s] (I)      Number of ignored nets                =      0
[01/24 19:28:05    560s] (I)      Number of connected nets              =      0
[01/24 19:28:05    560s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 19:28:05    560s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/24 19:28:05    560s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 19:28:05    560s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 19:28:05    560s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 19:28:05    560s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 19:28:05    560s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 19:28:05    560s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 19:28:05    560s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 19:28:05    560s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/24 19:28:05    560s] (I)      Ndr track 0 does not exist
[01/24 19:28:05    560s] (I)      ---------------------Grid Graph Info--------------------
[01/24 19:28:05    560s] (I)      Routing area        : (0, 0) - (484800, 477280)
[01/24 19:28:05    560s] (I)      Core area           : (30000, 30020) - (454800, 447260)
[01/24 19:28:05    560s] (I)      Site width          :   400  (dbu)
[01/24 19:28:05    560s] (I)      Row height          :  3420  (dbu)
[01/24 19:28:05    560s] (I)      GCell row height    :  3420  (dbu)
[01/24 19:28:05    560s] (I)      GCell width         :  3420  (dbu)
[01/24 19:28:05    560s] (I)      GCell height        :  3420  (dbu)
[01/24 19:28:05    560s] (I)      Grid                :   141   139    11
[01/24 19:28:05    560s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 19:28:05    560s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 19:28:05    560s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 19:28:05    560s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 19:28:05    560s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 19:28:05    560s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 19:28:05    560s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/24 19:28:05    560s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 19:28:05    560s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 19:28:05    560s] (I)      Total num of tracks :  1256  1212  1256  1212  1256  1212  1256  1212  1256   484   502
[01/24 19:28:05    560s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 19:28:05    560s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 19:28:05    560s] (I)      --------------------------------------------------------
[01/24 19:28:05    560s] 
[01/24 19:28:05    560s] [NR-eGR] ============ Routing rule table ============
[01/24 19:28:05    560s] [NR-eGR] Rule id: 0  Nets: 11788
[01/24 19:28:05    560s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 19:28:05    560s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/24 19:28:05    560s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/24 19:28:05    560s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 19:28:05    560s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 19:28:05    560s] [NR-eGR] ========================================
[01/24 19:28:05    560s] [NR-eGR] 
[01/24 19:28:05    560s] (I)      =============== Blocked Tracks ===============
[01/24 19:28:05    560s] (I)      +-------+---------+----------+---------------+
[01/24 19:28:05    560s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 19:28:05    560s] (I)      +-------+---------+----------+---------------+
[01/24 19:28:05    560s] (I)      |     1 |       0 |        0 |         0.00% |
[01/24 19:28:05    560s] (I)      |     2 |  168468 |     8364 |         4.96% |
[01/24 19:28:05    560s] (I)      |     3 |  177096 |     1476 |         0.83% |
[01/24 19:28:05    560s] (I)      |     4 |  168468 |     8364 |         4.96% |
[01/24 19:28:05    560s] (I)      |     5 |  177096 |     1476 |         0.83% |
[01/24 19:28:05    560s] (I)      |     6 |  168468 |     8364 |         4.96% |
[01/24 19:28:05    560s] (I)      |     7 |  177096 |     1476 |         0.83% |
[01/24 19:28:05    560s] (I)      |     8 |  168468 |     8364 |         4.96% |
[01/24 19:28:05    560s] (I)      |     9 |  177096 |     2952 |         1.67% |
[01/24 19:28:05    560s] (I)      |    10 |   67276 |     4288 |         6.37% |
[01/24 19:28:05    560s] (I)      |    11 |   70782 |    11968 |        16.91% |
[01/24 19:28:05    560s] (I)      +-------+---------+----------+---------------+
[01/24 19:28:05    560s] (I)      Finished Import and model ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2267.46 MB )
[01/24 19:28:05    560s] (I)      Reset routing kernel
[01/24 19:28:05    560s] (I)      Started Global Routing ( Curr Mem: 2267.46 MB )
[01/24 19:28:05    560s] (I)      totalPins=40326  totalGlobalPin=39334 (97.54%)
[01/24 19:28:05    560s] (I)      total 2D Cap : 1488123 = (761085 H, 727038 V)
[01/24 19:28:05    560s] [NR-eGR] Layer group 1: route 11788 net(s) in layer range [2, 11]
[01/24 19:28:05    560s] (I)      
[01/24 19:28:05    560s] (I)      ============  Phase 1a Route ============
[01/24 19:28:05    560s] (I)      Usage: 127740 = (66231 H, 61509 V) = (8.70% H, 8.46% V) = (1.133e+05um H, 1.052e+05um V)
[01/24 19:28:05    560s] (I)      
[01/24 19:28:05    560s] (I)      ============  Phase 1b Route ============
[01/24 19:28:05    560s] (I)      Usage: 127740 = (66231 H, 61509 V) = (8.70% H, 8.46% V) = (1.133e+05um H, 1.052e+05um V)
[01/24 19:28:05    560s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.184354e+05um
[01/24 19:28:05    560s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 19:28:05    560s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 19:28:05    560s] (I)      
[01/24 19:28:05    560s] (I)      ============  Phase 1c Route ============
[01/24 19:28:05    560s] (I)      Usage: 127740 = (66231 H, 61509 V) = (8.70% H, 8.46% V) = (1.133e+05um H, 1.052e+05um V)
[01/24 19:28:05    560s] (I)      
[01/24 19:28:05    560s] (I)      ============  Phase 1d Route ============
[01/24 19:28:05    560s] (I)      Usage: 127740 = (66231 H, 61509 V) = (8.70% H, 8.46% V) = (1.133e+05um H, 1.052e+05um V)
[01/24 19:28:05    560s] (I)      
[01/24 19:28:05    560s] (I)      ============  Phase 1e Route ============
[01/24 19:28:05    560s] (I)      Usage: 127740 = (66231 H, 61509 V) = (8.70% H, 8.46% V) = (1.133e+05um H, 1.052e+05um V)
[01/24 19:28:05    560s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.184354e+05um
[01/24 19:28:05    560s] (I)      
[01/24 19:28:05    560s] (I)      ============  Phase 1l Route ============
[01/24 19:28:05    561s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/24 19:28:05    561s] (I)      Layer  2:     164998     50875        11           0      166366    ( 0.00%) 
[01/24 19:28:05    561s] (I)      Layer  3:     174652     51202         3           0      175140    ( 0.00%) 
[01/24 19:28:05    561s] (I)      Layer  4:     164998     25190         0           0      166366    ( 0.00%) 
[01/24 19:28:05    561s] (I)      Layer  5:     174652     16495         0           0      175140    ( 0.00%) 
[01/24 19:28:05    561s] (I)      Layer  6:     164998      1522         0           0      166366    ( 0.00%) 
[01/24 19:28:05    561s] (I)      Layer  7:     174652       858         0           0      175140    ( 0.00%) 
[01/24 19:28:05    561s] (I)      Layer  8:     164998       110         0           0      166366    ( 0.00%) 
[01/24 19:28:05    561s] (I)      Layer  9:     173697        39         0           0      175140    ( 0.00%) 
[01/24 19:28:05    561s] (I)      Layer 10:      62527         2         0        3174       63373    ( 4.77%) 
[01/24 19:28:05    561s] (I)      Layer 11:      58358         0         0        8273       61783    (11.81%) 
[01/24 19:28:05    561s] (I)      Total:       1478530    146293        14       11445     1491175    ( 0.76%) 
[01/24 19:28:05    561s] (I)      
[01/24 19:28:05    561s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 19:28:05    561s] [NR-eGR]                        OverCon            
[01/24 19:28:05    561s] [NR-eGR]                         #Gcell     %Gcell
[01/24 19:28:05    561s] [NR-eGR]        Layer               (1)    OverCon
[01/24 19:28:05    561s] [NR-eGR] ----------------------------------------------
[01/24 19:28:05    561s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/24 19:28:05    561s] [NR-eGR]  Metal2 ( 2)        11( 0.06%)   ( 0.06%) 
[01/24 19:28:05    561s] [NR-eGR]  Metal3 ( 3)         3( 0.02%)   ( 0.02%) 
[01/24 19:28:05    561s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/24 19:28:05    561s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/24 19:28:05    561s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/24 19:28:05    561s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/24 19:28:05    561s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/24 19:28:05    561s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/24 19:28:05    561s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/24 19:28:05    561s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/24 19:28:05    561s] [NR-eGR] ----------------------------------------------
[01/24 19:28:05    561s] [NR-eGR]        Total        14( 0.01%)   ( 0.01%) 
[01/24 19:28:05    561s] [NR-eGR] 
[01/24 19:28:05    561s] (I)      Finished Global Routing ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 2275.46 MB )
[01/24 19:28:05    561s] (I)      total 2D Cap : 1489238 = (761458 H, 727780 V)
[01/24 19:28:05    561s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 19:28:05    561s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.49 sec, Real: 0.49 sec, Curr Mem: 2275.46 MB )
[01/24 19:28:05    561s] (I)      ===================================== Runtime Summary ======================================
[01/24 19:28:05    561s] (I)       Step                                         %       Start      Finish      Real       CPU 
[01/24 19:28:05    561s] (I)      --------------------------------------------------------------------------------------------
[01/24 19:28:05    561s] (I)       Early Global Route kernel              100.00%  409.58 sec  410.06 sec  0.49 sec  0.49 sec 
[01/24 19:28:05    561s] (I)       +-Import and model                      33.92%  409.58 sec  409.75 sec  0.17 sec  0.17 sec 
[01/24 19:28:05    561s] (I)       | +-Create place DB                     14.16%  409.58 sec  409.65 sec  0.07 sec  0.07 sec 
[01/24 19:28:05    561s] (I)       | | +-Import place data                 14.12%  409.58 sec  409.65 sec  0.07 sec  0.07 sec 
[01/24 19:28:05    561s] (I)       | | | +-Read instances and placement     3.25%  409.58 sec  409.60 sec  0.02 sec  0.02 sec 
[01/24 19:28:05    561s] (I)       | | | +-Read nets                       10.74%  409.60 sec  409.65 sec  0.05 sec  0.05 sec 
[01/24 19:28:05    561s] (I)       | +-Create route DB                     16.93%  409.65 sec  409.73 sec  0.08 sec  0.08 sec 
[01/24 19:28:05    561s] (I)       | | +-Import route data (1T)            16.79%  409.65 sec  409.73 sec  0.08 sec  0.08 sec 
[01/24 19:28:05    561s] (I)       | | | +-Read blockages ( Layer 2-11 )    1.61%  409.66 sec  409.67 sec  0.01 sec  0.01 sec 
[01/24 19:28:05    561s] (I)       | | | | +-Read routing blockages         0.00%  409.66 sec  409.66 sec  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)       | | | | +-Read instance blockages        0.57%  409.66 sec  409.66 sec  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)       | | | | +-Read PG blockages              0.24%  409.66 sec  409.66 sec  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)       | | | | +-Read clock blockages           0.01%  409.66 sec  409.66 sec  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)       | | | | +-Read other blockages           0.02%  409.66 sec  409.66 sec  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)       | | | | +-Read halo blockages            0.02%  409.66 sec  409.66 sec  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)       | | | | +-Read boundary cut boxes        0.00%  409.66 sec  409.66 sec  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)       | | | +-Read blackboxes                  0.00%  409.67 sec  409.67 sec  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)       | | | +-Read prerouted                   2.07%  409.67 sec  409.68 sec  0.01 sec  0.01 sec 
[01/24 19:28:05    561s] (I)       | | | +-Read unlegalized nets            0.71%  409.68 sec  409.68 sec  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)       | | | +-Read nets                        1.31%  409.68 sec  409.69 sec  0.01 sec  0.01 sec 
[01/24 19:28:05    561s] (I)       | | | +-Set up via pillars               0.02%  409.69 sec  409.69 sec  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)       | | | +-Initialize 3D grid graph         0.12%  409.69 sec  409.69 sec  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)       | | | +-Model blockage capacity          7.67%  409.69 sec  409.73 sec  0.04 sec  0.04 sec 
[01/24 19:28:05    561s] (I)       | | | | +-Initialize 3D capacity         7.31%  409.70 sec  409.73 sec  0.04 sec  0.04 sec 
[01/24 19:28:05    561s] (I)       | +-Read aux data                        0.00%  409.73 sec  409.73 sec  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)       | +-Others data preparation              0.33%  409.74 sec  409.74 sec  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)       | +-Create route kernel                  1.90%  409.74 sec  409.75 sec  0.01 sec  0.00 sec 
[01/24 19:28:05    561s] (I)       +-Global Routing                        62.10%  409.75 sec  410.05 sec  0.30 sec  0.30 sec 
[01/24 19:28:05    561s] (I)       | +-Initialization                       0.89%  409.75 sec  409.75 sec  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)       | +-Net group 1                         58.76%  409.75 sec  410.04 sec  0.29 sec  0.29 sec 
[01/24 19:28:05    561s] (I)       | | +-Generate topology                  4.66%  409.75 sec  409.78 sec  0.02 sec  0.02 sec 
[01/24 19:28:05    561s] (I)       | | +-Phase 1a                          13.68%  409.78 sec  409.85 sec  0.07 sec  0.07 sec 
[01/24 19:28:05    561s] (I)       | | | +-Pattern routing (1T)            11.71%  409.78 sec  409.84 sec  0.06 sec  0.06 sec 
[01/24 19:28:05    561s] (I)       | | | +-Add via demand to 2D             1.75%  409.84 sec  409.85 sec  0.01 sec  0.01 sec 
[01/24 19:28:05    561s] (I)       | | +-Phase 1b                           0.05%  409.85 sec  409.85 sec  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)       | | +-Phase 1c                           0.01%  409.85 sec  409.85 sec  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)       | | +-Phase 1d                           0.01%  409.85 sec  409.85 sec  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)       | | +-Phase 1e                           0.09%  409.85 sec  409.85 sec  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)       | | | +-Route legalization               0.00%  409.85 sec  409.85 sec  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)       | | +-Phase 1l                          38.83%  409.85 sec  410.04 sec  0.19 sec  0.19 sec 
[01/24 19:28:05    561s] (I)       | | | +-Layer assignment (1T)           38.10%  409.85 sec  410.04 sec  0.19 sec  0.19 sec 
[01/24 19:28:05    561s] (I)       | +-Clean cong LA                        0.00%  410.04 sec  410.04 sec  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)       +-Export 3D cong map                     2.09%  410.05 sec  410.06 sec  0.01 sec  0.01 sec 
[01/24 19:28:05    561s] (I)       | +-Export 2D cong map                   0.17%  410.06 sec  410.06 sec  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)      ===================== Summary by functions =====================
[01/24 19:28:05    561s] (I)       Lv  Step                                 %      Real       CPU 
[01/24 19:28:05    561s] (I)      ----------------------------------------------------------------
[01/24 19:28:05    561s] (I)        0  Early Global Route kernel      100.00%  0.49 sec  0.49 sec 
[01/24 19:28:05    561s] (I)        1  Global Routing                  62.10%  0.30 sec  0.30 sec 
[01/24 19:28:05    561s] (I)        1  Import and model                33.92%  0.17 sec  0.17 sec 
[01/24 19:28:05    561s] (I)        1  Export 3D cong map               2.09%  0.01 sec  0.01 sec 
[01/24 19:28:05    561s] (I)        2  Net group 1                     58.76%  0.29 sec  0.29 sec 
[01/24 19:28:05    561s] (I)        2  Create route DB                 16.93%  0.08 sec  0.08 sec 
[01/24 19:28:05    561s] (I)        2  Create place DB                 14.16%  0.07 sec  0.07 sec 
[01/24 19:28:05    561s] (I)        2  Create route kernel              1.90%  0.01 sec  0.00 sec 
[01/24 19:28:05    561s] (I)        2  Initialization                   0.89%  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)        2  Others data preparation          0.33%  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)        2  Export 2D cong map               0.17%  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)        3  Phase 1l                        38.83%  0.19 sec  0.19 sec 
[01/24 19:28:05    561s] (I)        3  Import route data (1T)          16.79%  0.08 sec  0.08 sec 
[01/24 19:28:05    561s] (I)        3  Import place data               14.12%  0.07 sec  0.07 sec 
[01/24 19:28:05    561s] (I)        3  Phase 1a                        13.68%  0.07 sec  0.07 sec 
[01/24 19:28:05    561s] (I)        3  Generate topology                4.66%  0.02 sec  0.02 sec 
[01/24 19:28:05    561s] (I)        3  Phase 1e                         0.09%  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)        3  Phase 1b                         0.05%  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)        4  Layer assignment (1T)           38.10%  0.19 sec  0.19 sec 
[01/24 19:28:05    561s] (I)        4  Read nets                       12.05%  0.06 sec  0.06 sec 
[01/24 19:28:05    561s] (I)        4  Pattern routing (1T)            11.71%  0.06 sec  0.06 sec 
[01/24 19:28:05    561s] (I)        4  Model blockage capacity          7.67%  0.04 sec  0.04 sec 
[01/24 19:28:05    561s] (I)        4  Read instances and placement     3.25%  0.02 sec  0.02 sec 
[01/24 19:28:05    561s] (I)        4  Read prerouted                   2.07%  0.01 sec  0.01 sec 
[01/24 19:28:05    561s] (I)        4  Add via demand to 2D             1.75%  0.01 sec  0.01 sec 
[01/24 19:28:05    561s] (I)        4  Read blockages ( Layer 2-11 )    1.61%  0.01 sec  0.01 sec 
[01/24 19:28:05    561s] (I)        4  Read unlegalized nets            0.71%  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)        4  Initialize 3D grid graph         0.12%  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)        5  Initialize 3D capacity           7.31%  0.04 sec  0.04 sec 
[01/24 19:28:05    561s] (I)        5  Read instance blockages          0.57%  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)        5  Read PG blockages                0.24%  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/24 19:28:05    561s] OPERPROF: Starting HotSpotCal at level 1, MEM:2275.5M, EPOCH TIME: 1706117285.516001
[01/24 19:28:05    561s] [hotspot] +------------+---------------+---------------+
[01/24 19:28:05    561s] [hotspot] |            |   max hotspot | total hotspot |
[01/24 19:28:05    561s] [hotspot] +------------+---------------+---------------+
[01/24 19:28:05    561s] [hotspot] | normalized |          0.00 |          0.00 |
[01/24 19:28:05    561s] [hotspot] +------------+---------------+---------------+
[01/24 19:28:05    561s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/24 19:28:05    561s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/24 19:28:05    561s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.003, MEM:2275.5M, EPOCH TIME: 1706117285.518940
[01/24 19:28:05    561s] [hotspot] Hotspot report including placement blocked areas
[01/24 19:28:05    561s] OPERPROF: Starting HotSpotCal at level 1, MEM:2275.5M, EPOCH TIME: 1706117285.519244
[01/24 19:28:05    561s] [hotspot] +------------+---------------+---------------+
[01/24 19:28:05    561s] [hotspot] |            |   max hotspot | total hotspot |
[01/24 19:28:05    561s] [hotspot] +------------+---------------+---------------+
[01/24 19:28:05    561s] [hotspot] | normalized |          0.00 |          0.00 |
[01/24 19:28:05    561s] [hotspot] +------------+---------------+---------------+
[01/24 19:28:05    561s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/24 19:28:05    561s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/24 19:28:05    561s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:2275.5M, EPOCH TIME: 1706117285.521805
[01/24 19:28:05    561s] Reported timing to dir ./timingReports
[01/24 19:28:05    561s] **optDesign ... cpu = 0:02:26, real = 0:02:26, mem = 1733.8M, totSessionCpu=0:09:21 **
[01/24 19:28:05    561s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2226.5M, EPOCH TIME: 1706117285.543641
[01/24 19:28:05    561s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:28:05    561s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:28:05    561s] 
[01/24 19:28:05    561s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:28:05    561s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.055, MEM:2226.5M, EPOCH TIME: 1706117285.598341
[01/24 19:28:05    561s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:28:05    561s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:28:09    562s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.780  |  2.038  |  1.780  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2241.9M, EPOCH TIME: 1706117289.285571
[01/24 19:28:09    562s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:28:09    562s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:28:09    562s] 
[01/24 19:28:09    562s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:28:09    562s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.055, MEM:2241.9M, EPOCH TIME: 1706117289.340353
[01/24 19:28:09    562s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:28:09    562s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:28:09    562s] Density: 71.372%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2241.9M, EPOCH TIME: 1706117289.362808
[01/24 19:28:09    562s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:28:09    562s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:28:09    562s] 
[01/24 19:28:09    562s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:28:09    562s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.054, MEM:2241.9M, EPOCH TIME: 1706117289.417279
[01/24 19:28:09    562s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:28:09    562s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:28:09    562s] **optDesign ... cpu = 0:02:28, real = 0:02:30, mem = 1734.5M, totSessionCpu=0:09:23 **
[01/24 19:28:09    562s] 
[01/24 19:28:09    562s] TimeStamp Deleting Cell Server Begin ...
[01/24 19:28:09    562s] Deleting Lib Analyzer.
[01/24 19:28:09    562s] 
[01/24 19:28:09    562s] TimeStamp Deleting Cell Server End ...
[01/24 19:28:09    562s] *** Finished optDesign ***
[01/24 19:28:09    562s] 
[01/24 19:28:09    562s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:36 real=  0:02:38)
[01/24 19:28:09    562s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.3 real=0:00:01.3)
[01/24 19:28:09    562s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.3 real=0:00:02.3)
[01/24 19:28:09    562s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:09.7 real=0:00:09.7)
[01/24 19:28:09    562s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:01:28 real=  0:01:28)
[01/24 19:28:09    562s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.7 real=0:00:01.7)
[01/24 19:28:09    562s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/24 19:28:09    562s] clean pInstBBox. size 0
[01/24 19:28:09    562s] All LLGs are deleted
[01/24 19:28:09    562s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:28:09    562s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:28:09    562s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2241.9M, EPOCH TIME: 1706117289.513148
[01/24 19:28:09    562s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2241.9M, EPOCH TIME: 1706117289.513340
[01/24 19:28:09    562s] Info: pop threads available for lower-level modules during optimization.
[01/24 19:28:09    562s] Disable CTE adjustment.
[01/24 19:28:09    562s] #optDebug: fT-D <X 1 0 0 0>
[01/24 19:28:09    562s] VSMManager cleared!
[01/24 19:28:09    562s] **place_opt_design ... cpu = 0:02:28, real = 0:02:30, mem = 2145.9M **
[01/24 19:28:09    562s] *** Finished GigaPlace ***
[01/24 19:28:09    562s] 
[01/24 19:28:09    562s] *** Summary of all messages that are not suppressed in this session:
[01/24 19:28:09    562s] Severity  ID               Count  Summary                                  
[01/24 19:28:09    562s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[01/24 19:28:09    562s] *** Message Summary: 1 warning(s), 0 error(s)
[01/24 19:28:09    562s] 
[01/24 19:28:09    562s] *** place_opt_design #2 [finish] : cpu/real = 0:02:28.1/0:02:29.9 (1.0), totSession cpu/real = 0:09:22.9/0:32:17.7 (0.3), mem = 2145.9M
[01/24 19:28:09    562s] 
[01/24 19:28:09    562s] =============================================================================================
[01/24 19:28:09    562s]  Final TAT Report : place_opt_design #2                                         21.35-s114_1
[01/24 19:28:09    562s] =============================================================================================
[01/24 19:28:09    562s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:28:09    562s] ---------------------------------------------------------------------------------------------
[01/24 19:28:09    562s] [ InitOpt                ]      1   0:00:02.4  (   1.6 % )     0:00:08.6 /  0:00:08.6    1.0
[01/24 19:28:09    562s] [ GlobalOpt              ]      1   0:00:02.2  (   1.5 % )     0:00:02.2 /  0:00:02.2    1.0
[01/24 19:28:09    562s] [ DrvOpt                 ]      4   0:00:08.4  (   5.6 % )     0:00:09.6 /  0:00:09.6    1.0
[01/24 19:28:09    562s] [ SimplifyNetlist        ]      1   0:00:01.3  (   0.9 % )     0:00:01.3 /  0:00:01.3    1.0
[01/24 19:28:09    562s] [ SkewPreCTSReport       ]      1   0:00:00.5  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[01/24 19:28:09    562s] [ AreaOpt                ]      3   0:00:19.6  (  13.1 % )     0:00:20.5 /  0:00:20.6    1.0
[01/24 19:28:09    562s] [ ViewPruning            ]      8   0:00:00.3  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 19:28:09    562s] [ OptSummaryReport       ]      3   0:00:00.6  (   0.4 % )     0:00:09.6 /  0:00:07.3    0.8
[01/24 19:28:09    562s] [ DrvReport              ]      3   0:00:03.6  (   2.4 % )     0:00:03.6 /  0:00:01.4    0.4
[01/24 19:28:09    562s] [ CongRefineRouteType    ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:28:09    562s] [ SlackTraversorInit     ]      5   0:00:01.0  (   0.7 % )     0:00:01.0 /  0:00:01.0    1.0
[01/24 19:28:09    562s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:28:09    562s] [ PlacerInterfaceInit    ]      3   0:00:00.5  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[01/24 19:28:09    562s] [ ReportTranViolation    ]      2   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:28:09    562s] [ ReportCapViolation     ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:28:09    562s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:28:09    562s] [ IncrReplace            ]      1   0:01:27.4  (  58.3 % )     0:01:32.3 /  0:01:32.5    1.0
[01/24 19:28:09    562s] [ RefinePlace            ]      3   0:00:02.5  (   1.7 % )     0:00:02.6 /  0:00:02.6    1.0
[01/24 19:28:09    562s] [ EarlyGlobalRoute       ]      2   0:00:01.5  (   1.0 % )     0:00:01.5 /  0:00:01.5    1.0
[01/24 19:28:09    562s] [ ExtractRC              ]      3   0:00:00.7  (   0.5 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 19:28:09    562s] [ TimingUpdate           ]     29   0:00:02.7  (   1.8 % )     0:00:10.0 /  0:00:10.0    1.0
[01/24 19:28:09    562s] [ FullDelayCalc          ]      3   0:00:10.8  (   7.2 % )     0:00:10.8 /  0:00:10.9    1.0
[01/24 19:28:09    562s] [ TimingReport           ]      3   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 19:28:09    562s] [ GenerateReports        ]      1   0:00:00.6  (   0.4 % )     0:00:00.6 /  0:00:00.5    1.0
[01/24 19:28:09    562s] [ MISC                   ]          0:00:02.1  (   1.4 % )     0:00:02.1 /  0:00:02.1    1.0
[01/24 19:28:09    562s] ---------------------------------------------------------------------------------------------
[01/24 19:28:09    562s]  place_opt_design #2 TOTAL          0:02:29.9  ( 100.0 % )     0:02:29.9 /  0:02:28.1    1.0
[01/24 19:28:09    562s] ---------------------------------------------------------------------------------------------
[01/24 19:28:09    562s] 
[01/24 19:30:10    575s] <CMD> report_power > innovus_power_step11.txt
[01/24 19:30:11    575s] env CDS_WORKAREA is set to /home/p/paschalk
[01/24 19:30:11    575s] 
[01/24 19:30:11    575s] Power Net Detected:
[01/24 19:30:11    575s]         Voltage	    Name
[01/24 19:30:11    575s]              0V	    VSS
[01/24 19:30:11    575s]            0.9V	    VDD
[01/24 19:30:11    576s] 
[01/24 19:30:11    576s] Begin Power Analysis
[01/24 19:30:11    576s] 
[01/24 19:30:11    576s]              0V	    VSS
[01/24 19:30:11    576s]            0.9V	    VDD
[01/24 19:30:11    576s] Begin Processing Timing Library for Power Calculation
[01/24 19:30:11    576s] 
[01/24 19:30:11    576s] Begin Processing Timing Library for Power Calculation
[01/24 19:30:11    576s] 
[01/24 19:30:11    576s] 
[01/24 19:30:11    576s] 
[01/24 19:30:11    576s] Begin Processing Power Net/Grid for Power Calculation
[01/24 19:30:11    576s] 
[01/24 19:30:11    576s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1628.79MB/3629.10MB/1794.39MB)
[01/24 19:30:11    576s] 
[01/24 19:30:11    576s] Begin Processing Timing Window Data for Power Calculation
[01/24 19:30:11    576s] 
[01/24 19:30:11    576s] clk(100MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1629.43MB/3629.10MB/1794.39MB)
[01/24 19:30:11    576s] 
[01/24 19:30:11    576s] Begin Processing User Attributes
[01/24 19:30:11    576s] 
[01/24 19:30:11    576s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1629.50MB/3629.10MB/1794.39MB)
[01/24 19:30:11    576s] 
[01/24 19:30:11    576s] Begin Processing Signal Activity
[01/24 19:30:11    576s] 
[01/24 19:30:12    577s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1629.76MB/3629.10MB/1794.39MB)
[01/24 19:30:12    577s] 
[01/24 19:30:12    577s] Begin Power Computation
[01/24 19:30:12    577s] 
[01/24 19:30:12    577s]       ----------------------------------------------------------
[01/24 19:30:12    577s]       # of cell(s) missing both power/leakage table: 0
[01/24 19:30:12    577s]       # of cell(s) missing power table: 0
[01/24 19:30:12    577s]       # of cell(s) missing leakage table: 0
[01/24 19:30:12    577s]       ----------------------------------------------------------
[01/24 19:30:12    577s] 
[01/24 19:30:12    577s] 
[01/24 19:30:14    578s]       # of MSMV cell(s) missing power_level: 0
[01/24 19:30:14    578s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1630.27MB/3629.10MB/1794.39MB)
[01/24 19:30:14    578s] 
[01/24 19:30:14    578s] Begin Processing User Attributes
[01/24 19:30:14    578s] 
[01/24 19:30:14    578s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1630.28MB/3629.10MB/1794.39MB)
[01/24 19:30:14    578s] 
[01/24 19:30:14    578s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1630.34MB/3629.10MB/1794.39MB)
[01/24 19:30:14    578s] 
[01/24 19:30:14    578s] *



[01/24 19:30:14    578s] Total Power
[01/24 19:30:14    578s] -----------------------------------------------------------------------------------------
[01/24 19:30:14    578s] Total Internal Power:        0.55653223 	   68.7664%
[01/24 19:30:14    578s] Total Switching Power:       0.25207420 	   31.1469%
[01/24 19:30:14    578s] Total Leakage Power:         0.00070154 	    0.0867%
[01/24 19:30:14    578s] Total Power:                 0.80930797
[01/24 19:30:14    578s] -----------------------------------------------------------------------------------------
[01/24 19:30:14    578s] Processing average sequential pin duty cycle 
[01/24 19:30:14    578s] 
[01/24 19:30:14    578s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 19:30:14    578s] Summary for sequential cells identification: 
[01/24 19:30:14    578s]   Identified SBFF number: 104
[01/24 19:30:14    578s]   Identified MBFF number: 16
[01/24 19:30:14    578s]   Identified SB Latch number: 0
[01/24 19:30:14    578s]   Identified MB Latch number: 0
[01/24 19:30:14    578s]   Not identified SBFF number: 16
[01/24 19:30:14    578s]   Not identified MBFF number: 0
[01/24 19:30:14    578s]   Not identified SB Latch number: 0
[01/24 19:30:14    578s]   Not identified MB Latch number: 0
[01/24 19:30:14    578s]   Number of sequential cells which are not FFs: 32
[01/24 19:30:14    578s]  Visiting view : default_emulate_view
[01/24 19:30:14    578s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 19:30:14    578s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:30:14    578s]  Visiting view : default_emulate_view
[01/24 19:30:14    578s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 19:30:14    578s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:30:14    578s] TLC MultiMap info (StdDelay):
[01/24 19:30:14    578s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 19:30:14    578s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 19:30:14    578s]  Setting StdDelay to: 38ps
[01/24 19:30:14    578s] 
[01/24 19:30:14    578s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 19:30:16    579s] <CMD> report_timing > innovus_timing_step11.txt
[01/24 19:30:22    579s] <CMD> report_area > innovus_area_step11.txt
[01/24 19:30:51    583s] <CMD> setRouteMode -earlyGlobalMinRouteLayer 1 -earlyGlobalMaxRouteLayer 11 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/24 19:30:51    583s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/24 19:30:51    583s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/24 19:30:51    583s] <CMD> earlyGlobalRoute
[01/24 19:30:51    583s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2149.98 MB )
[01/24 19:30:51    583s] (I)      ==================== Layers =====================
[01/24 19:30:51    583s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:30:51    583s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 19:30:51    583s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:30:51    583s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 19:30:51    583s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 19:30:51    583s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 19:30:51    583s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 19:30:51    583s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 19:30:51    583s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 19:30:51    583s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 19:30:51    583s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 19:30:51    583s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 19:30:51    583s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 19:30:51    583s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 19:30:51    583s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 19:30:51    583s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 19:30:51    583s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 19:30:51    583s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 19:30:51    583s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 19:30:51    583s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 19:30:51    583s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 19:30:51    583s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 19:30:51    583s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 19:30:51    583s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 19:30:51    583s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 19:30:51    583s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:30:51    583s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 19:30:51    583s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 19:30:51    583s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 19:30:51    583s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 19:30:51    583s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 19:30:51    583s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 19:30:51    583s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 19:30:51    583s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 19:30:51    583s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 19:30:51    583s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 19:30:51    583s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 19:30:51    583s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 19:30:51    583s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 19:30:51    583s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 19:30:51    583s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:30:51    583s] (I)      Started Import and model ( Curr Mem: 2149.98 MB )
[01/24 19:30:51    583s] (I)      Default pattern map key = picorv32_default.
[01/24 19:30:51    583s] (I)      == Non-default Options ==
[01/24 19:30:51    583s] (I)      Maximum routing layer                              : 11
[01/24 19:30:51    583s] (I)      Minimum routing layer                              : 1
[01/24 19:30:51    583s] (I)      Number of threads                                  : 1
[01/24 19:30:51    583s] (I)      Method to set GCell size                           : row
[01/24 19:30:51    583s] (I)      Counted 2617 PG shapes. We will not process PG shapes layer by layer.
[01/24 19:30:51    583s] (I)      Use row-based GCell size
[01/24 19:30:51    583s] (I)      Use row-based GCell align
[01/24 19:30:51    583s] (I)      layer 0 area = 80000
[01/24 19:30:51    583s] (I)      layer 1 area = 80000
[01/24 19:30:51    583s] (I)      layer 2 area = 80000
[01/24 19:30:51    583s] (I)      layer 3 area = 80000
[01/24 19:30:51    583s] (I)      layer 4 area = 80000
[01/24 19:30:51    583s] (I)      layer 5 area = 80000
[01/24 19:30:51    583s] (I)      layer 6 area = 80000
[01/24 19:30:51    583s] (I)      layer 7 area = 80000
[01/24 19:30:51    583s] (I)      layer 8 area = 80000
[01/24 19:30:51    583s] (I)      layer 9 area = 400000
[01/24 19:30:51    583s] (I)      layer 10 area = 400000
[01/24 19:30:51    583s] (I)      GCell unit size   : 3420
[01/24 19:30:51    583s] (I)      GCell multiplier  : 1
[01/24 19:30:51    583s] (I)      GCell row height  : 3420
[01/24 19:30:51    583s] (I)      Actual row height : 3420
[01/24 19:30:51    583s] (I)      GCell align ref   : 30000 30020
[01/24 19:30:51    583s] [NR-eGR] Track table information for default rule: 
[01/24 19:30:51    583s] [NR-eGR] Metal1 has single uniform track structure
[01/24 19:30:51    583s] [NR-eGR] Metal2 has single uniform track structure
[01/24 19:30:51    583s] [NR-eGR] Metal3 has single uniform track structure
[01/24 19:30:51    583s] [NR-eGR] Metal4 has single uniform track structure
[01/24 19:30:51    583s] [NR-eGR] Metal5 has single uniform track structure
[01/24 19:30:51    583s] [NR-eGR] Metal6 has single uniform track structure
[01/24 19:30:51    583s] [NR-eGR] Metal7 has single uniform track structure
[01/24 19:30:51    583s] [NR-eGR] Metal8 has single uniform track structure
[01/24 19:30:51    583s] [NR-eGR] Metal9 has single uniform track structure
[01/24 19:30:51    583s] [NR-eGR] Metal10 has single uniform track structure
[01/24 19:30:51    583s] [NR-eGR] Metal11 has single uniform track structure
[01/24 19:30:51    583s] (I)      ==================== Default via =====================
[01/24 19:30:51    583s] (I)      +----+------------------+----------------------------+
[01/24 19:30:51    583s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 19:30:51    583s] (I)      +----+------------------+----------------------------+
[01/24 19:30:51    583s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 19:30:51    583s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 19:30:51    583s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 19:30:51    583s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 19:30:51    583s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 19:30:51    583s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 19:30:51    583s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 19:30:51    583s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 19:30:51    583s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 19:30:51    583s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 19:30:51    583s] (I)      +----+------------------+----------------------------+
[01/24 19:30:51    583s] [NR-eGR] Read 4851 PG shapes
[01/24 19:30:51    583s] [NR-eGR] Read 0 clock shapes
[01/24 19:30:51    583s] [NR-eGR] Read 0 other shapes
[01/24 19:30:51    583s] [NR-eGR] #Routing Blockages  : 0
[01/24 19:30:51    583s] [NR-eGR] #Instance Blockages : 386024
[01/24 19:30:51    583s] [NR-eGR] #PG Blockages       : 4851
[01/24 19:30:51    583s] [NR-eGR] #Halo Blockages     : 0
[01/24 19:30:51    583s] [NR-eGR] #Boundary Blockages : 0
[01/24 19:30:51    583s] [NR-eGR] #Clock Blockages    : 0
[01/24 19:30:51    583s] [NR-eGR] #Other Blockages    : 0
[01/24 19:30:51    583s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 19:30:51    583s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 19:30:51    583s] [NR-eGR] Read 11788 nets ( ignored 0 )
[01/24 19:30:51    583s] (I)      early_global_route_priority property id does not exist.
[01/24 19:30:51    583s] (I)      Read Num Blocks=390875  Num Prerouted Wires=0  Num CS=0
[01/24 19:30:51    583s] (I)      Layer 0 (H) : #blockages 386639 : #preroutes 0
[01/24 19:30:51    583s] (I)      Layer 1 (V) : #blockages 492 : #preroutes 0
[01/24 19:30:51    583s] (I)      Layer 2 (H) : #blockages 492 : #preroutes 0
[01/24 19:30:51    583s] (I)      Layer 3 (V) : #blockages 492 : #preroutes 0
[01/24 19:30:51    583s] (I)      Layer 4 (H) : #blockages 492 : #preroutes 0
[01/24 19:30:51    583s] (I)      Layer 5 (V) : #blockages 492 : #preroutes 0
[01/24 19:30:51    583s] (I)      Layer 6 (H) : #blockages 492 : #preroutes 0
[01/24 19:30:51    583s] (I)      Layer 7 (V) : #blockages 492 : #preroutes 0
[01/24 19:30:51    583s] (I)      Layer 8 (H) : #blockages 492 : #preroutes 0
[01/24 19:30:51    583s] (I)      Layer 9 (V) : #blockages 270 : #preroutes 0
[01/24 19:30:51    583s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 19:30:51    583s] (I)      Number of ignored nets                =      0
[01/24 19:30:51    583s] (I)      Number of connected nets              =      0
[01/24 19:30:51    583s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 19:30:51    583s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/24 19:30:51    583s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 19:30:51    583s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 19:30:51    583s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 19:30:51    583s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 19:30:51    583s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 19:30:51    583s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 19:30:51    583s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 19:30:51    583s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/24 19:30:51    583s] (I)      Ndr track 0 does not exist
[01/24 19:30:51    583s] (I)      ---------------------Grid Graph Info--------------------
[01/24 19:30:51    583s] (I)      Routing area        : (0, 0) - (484800, 477280)
[01/24 19:30:51    583s] (I)      Core area           : (30000, 30020) - (454800, 447260)
[01/24 19:30:51    583s] (I)      Site width          :   400  (dbu)
[01/24 19:30:51    583s] (I)      Row height          :  3420  (dbu)
[01/24 19:30:51    583s] (I)      GCell row height    :  3420  (dbu)
[01/24 19:30:51    583s] (I)      GCell width         :  3420  (dbu)
[01/24 19:30:51    583s] (I)      GCell height        :  3420  (dbu)
[01/24 19:30:51    583s] (I)      Grid                :   141   139    11
[01/24 19:30:51    583s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 19:30:51    583s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 19:30:51    583s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 19:30:51    583s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 19:30:51    583s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 19:30:51    583s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 19:30:51    583s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/24 19:30:51    583s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 19:30:51    583s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 19:30:51    583s] (I)      Total num of tracks :  1256  1212  1256  1212  1256  1212  1256  1212  1256   484   502
[01/24 19:30:51    583s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 19:30:51    583s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 19:30:51    583s] (I)      --------------------------------------------------------
[01/24 19:30:51    583s] 
[01/24 19:30:51    583s] [NR-eGR] ============ Routing rule table ============
[01/24 19:30:51    583s] [NR-eGR] Rule id: 0  Nets: 11788
[01/24 19:30:51    583s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 19:30:51    583s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/24 19:30:51    583s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/24 19:30:51    583s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/24 19:30:51    583s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/24 19:30:51    583s] [NR-eGR] ========================================
[01/24 19:30:51    583s] [NR-eGR] 
[01/24 19:30:51    583s] (I)      =============== Blocked Tracks ===============
[01/24 19:30:51    583s] (I)      +-------+---------+----------+---------------+
[01/24 19:30:51    583s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 19:30:51    583s] (I)      +-------+---------+----------+---------------+
[01/24 19:30:51    583s] (I)      |     1 |  177096 |   131657 |        74.34% |
[01/24 19:30:51    583s] (I)      |     2 |  168468 |     8364 |         4.96% |
[01/24 19:30:51    583s] (I)      |     3 |  177096 |     1476 |         0.83% |
[01/24 19:30:51    583s] (I)      |     4 |  168468 |     8364 |         4.96% |
[01/24 19:30:51    583s] (I)      |     5 |  177096 |     1476 |         0.83% |
[01/24 19:30:51    583s] (I)      |     6 |  168468 |     8364 |         4.96% |
[01/24 19:30:51    583s] (I)      |     7 |  177096 |     1476 |         0.83% |
[01/24 19:30:51    583s] (I)      |     8 |  168468 |     8364 |         4.96% |
[01/24 19:30:51    583s] (I)      |     9 |  177096 |     2952 |         1.67% |
[01/24 19:30:51    583s] (I)      |    10 |   67276 |     4288 |         6.37% |
[01/24 19:30:51    583s] (I)      |    11 |   70782 |    11968 |        16.91% |
[01/24 19:30:51    583s] (I)      +-------+---------+----------+---------------+
[01/24 19:30:51    583s] (I)      Finished Import and model ( CPU: 0.41 sec, Real: 0.41 sec, Curr Mem: 2169.61 MB )
[01/24 19:30:51    583s] (I)      Reset routing kernel
[01/24 19:30:51    583s] (I)      Started Global Routing ( Curr Mem: 2169.61 MB )
[01/24 19:30:51    583s] (I)      totalPins=40326  totalGlobalPin=39334 (97.54%)
[01/24 19:30:51    583s] (I)      total 2D Cap : 1534827 = (807789 H, 727038 V)
[01/24 19:30:51    583s] [NR-eGR] Layer group 1: route 11788 net(s) in layer range [1, 11]
[01/24 19:30:51    583s] (I)      
[01/24 19:30:51    583s] (I)      ============  Phase 1a Route ============
[01/24 19:30:51    583s] (I)      Usage: 127740 = (66232 H, 61508 V) = (8.20% H, 8.46% V) = (1.133e+05um H, 1.052e+05um V)
[01/24 19:30:51    583s] (I)      
[01/24 19:30:51    583s] (I)      ============  Phase 1b Route ============
[01/24 19:30:51    583s] (I)      Usage: 127740 = (66232 H, 61508 V) = (8.20% H, 8.46% V) = (1.133e+05um H, 1.052e+05um V)
[01/24 19:30:51    583s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.184354e+05um
[01/24 19:30:51    583s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 19:30:51    583s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 19:30:51    583s] (I)      
[01/24 19:30:51    583s] (I)      ============  Phase 1c Route ============
[01/24 19:30:51    583s] (I)      Usage: 127740 = (66232 H, 61508 V) = (8.20% H, 8.46% V) = (1.133e+05um H, 1.052e+05um V)
[01/24 19:30:51    583s] (I)      
[01/24 19:30:51    583s] (I)      ============  Phase 1d Route ============
[01/24 19:30:51    583s] (I)      Usage: 127740 = (66232 H, 61508 V) = (8.20% H, 8.46% V) = (1.133e+05um H, 1.052e+05um V)
[01/24 19:30:51    583s] (I)      
[01/24 19:30:51    583s] (I)      ============  Phase 1e Route ============
[01/24 19:30:51    583s] (I)      Usage: 127740 = (66232 H, 61508 V) = (8.20% H, 8.46% V) = (1.133e+05um H, 1.052e+05um V)
[01/24 19:30:51    583s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.184354e+05um
[01/24 19:30:51    583s] (I)      
[01/24 19:30:51    583s] (I)      ============  Phase 1l Route ============
[01/24 19:30:51    583s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/24 19:30:51    583s] (I)      Layer  1:      45813       132        37      117153       57987    (66.89%) 
[01/24 19:30:51    583s] (I)      Layer  2:     164998     49497         5           0      166366    ( 0.00%) 
[01/24 19:30:51    583s] (I)      Layer  3:     174664     48007         3           0      175140    ( 0.00%) 
[01/24 19:30:51    583s] (I)      Layer  4:     164998     21479         0           0      166366    ( 0.00%) 
[01/24 19:30:51    583s] (I)      Layer  5:     174664     13074         0           0      175140    ( 0.00%) 
[01/24 19:30:51    583s] (I)      Layer  6:     164998       791         0           0      166366    ( 0.00%) 
[01/24 19:30:51    583s] (I)      Layer  7:     174664       597         0           0      175140    ( 0.00%) 
[01/24 19:30:51    583s] (I)      Layer  8:     164998       110         0           0      166366    ( 0.00%) 
[01/24 19:30:51    583s] (I)      Layer  9:     173722        38         0           0      175140    ( 0.00%) 
[01/24 19:30:51    583s] (I)      Layer 10:      62527         2         0        3174       63373    ( 4.77%) 
[01/24 19:30:51    583s] (I)      Layer 11:      58358         0         0        8273       61783    (11.81%) 
[01/24 19:30:51    583s] (I)      Total:       1524404    133727        45      128598     1549162    ( 7.66%) 
[01/24 19:30:51    583s] (I)      
[01/24 19:30:51    583s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 19:30:51    583s] [NR-eGR]                        OverCon           OverCon            
[01/24 19:30:51    583s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/24 19:30:51    583s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/24 19:30:51    583s] [NR-eGR] ---------------------------------------------------------------
[01/24 19:30:51    583s] [NR-eGR]  Metal1 ( 1)        35( 0.54%)         0( 0.00%)   ( 0.54%) 
[01/24 19:30:51    583s] [NR-eGR]  Metal2 ( 2)         5( 0.03%)         0( 0.00%)   ( 0.03%) 
[01/24 19:30:51    583s] [NR-eGR]  Metal3 ( 3)         3( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/24 19:30:51    583s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:30:51    583s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:30:51    583s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:30:51    583s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:30:51    583s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:30:51    583s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:30:51    583s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:30:51    583s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:30:51    583s] [NR-eGR] ---------------------------------------------------------------
[01/24 19:30:51    583s] [NR-eGR]        Total        43( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/24 19:30:51    583s] [NR-eGR] 
[01/24 19:30:51    583s] (I)      Finished Global Routing ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 2169.61 MB )
[01/24 19:30:51    583s] (I)      total 2D Cap : 1536267 = (808487 H, 727780 V)
[01/24 19:30:51    583s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 19:30:51    583s] (I)      ============= Track Assignment ============
[01/24 19:30:51    583s] (I)      Started Track Assignment (1T) ( Curr Mem: 2169.61 MB )
[01/24 19:30:51    583s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/24 19:30:51    583s] (I)      Run Multi-thread track assignment
[01/24 19:30:52    584s] (I)      Finished Track Assignment (1T) ( CPU: 0.27 sec, Real: 0.24 sec, Curr Mem: 2169.61 MB )
[01/24 19:30:52    584s] (I)      Started Export ( Curr Mem: 2169.61 MB )
[01/24 19:30:52    584s] [NR-eGR]                  Length (um)   Vias 
[01/24 19:30:52    584s] [NR-eGR] ------------------------------------
[01/24 19:30:52    584s] [NR-eGR]  Metal1   (1H)         15930  41445 
[01/24 19:30:52    584s] [NR-eGR]  Metal2   (2V)         71494  28564 
[01/24 19:30:52    584s] [NR-eGR]  Metal3   (3H)         79125   5240 
[01/24 19:30:52    584s] [NR-eGR]  Metal4   (4V)         35869   2193 
[01/24 19:30:52    584s] [NR-eGR]  Metal5   (5H)         22548    197 
[01/24 19:30:52    584s] [NR-eGR]  Metal6   (6V)          1329     56 
[01/24 19:30:52    584s] [NR-eGR]  Metal7   (7H)          1078     23 
[01/24 19:30:52    584s] [NR-eGR]  Metal8   (8V)           178     17 
[01/24 19:30:52    584s] [NR-eGR]  Metal9   (9H)            74      4 
[01/24 19:30:52    584s] [NR-eGR]  Metal10  (10V)            0      2 
[01/24 19:30:52    584s] [NR-eGR]  Metal11  (11H)            2      0 
[01/24 19:30:52    584s] [NR-eGR] ------------------------------------
[01/24 19:30:52    584s] [NR-eGR]           Total       227627  77741 
[01/24 19:30:52    584s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:30:52    584s] [NR-eGR] Total half perimeter of net bounding box: 188725um
[01/24 19:30:52    584s] [NR-eGR] Total length: 227627um, number of vias: 77741
[01/24 19:30:52    584s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:30:52    584s] [NR-eGR] Total eGR-routed clock nets wire length: 3332um, number of vias: 1160
[01/24 19:30:52    584s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:30:52    584s] (I)      Finished Export ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 2160.09 MB )
[01/24 19:30:52    584s] Saved RC grid cleaned up.
[01/24 19:30:52    584s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.34 sec, Real: 1.31 sec, Curr Mem: 2137.09 MB )
[01/24 19:30:52    584s] (I)      ===================================== Runtime Summary ======================================
[01/24 19:30:52    584s] (I)       Step                                         %       Start      Finish      Real       CPU 
[01/24 19:30:52    584s] (I)      --------------------------------------------------------------------------------------------
[01/24 19:30:52    584s] (I)       Early Global Route kernel              100.00%  575.76 sec  577.07 sec  1.31 sec  1.34 sec 
[01/24 19:30:52    584s] (I)       +-Import and model                      31.33%  575.76 sec  576.17 sec  0.41 sec  0.41 sec 
[01/24 19:30:52    584s] (I)       | +-Create place DB                      4.16%  575.76 sec  575.82 sec  0.05 sec  0.06 sec 
[01/24 19:30:52    584s] (I)       | | +-Import place data                  4.14%  575.76 sec  575.82 sec  0.05 sec  0.06 sec 
[01/24 19:30:52    584s] (I)       | | | +-Read instances and placement     1.17%  575.76 sec  575.78 sec  0.02 sec  0.02 sec 
[01/24 19:30:52    584s] (I)       | | | +-Read nets                        2.94%  575.78 sec  575.82 sec  0.04 sec  0.04 sec 
[01/24 19:30:52    584s] (I)       | +-Create route DB                     26.14%  575.82 sec  576.16 sec  0.34 sec  0.34 sec 
[01/24 19:30:52    584s] (I)       | | +-Import route data (1T)            26.09%  575.82 sec  576.16 sec  0.34 sec  0.34 sec 
[01/24 19:30:52    584s] (I)       | | | +-Read blockages ( Layer 1-11 )   17.85%  575.82 sec  576.06 sec  0.23 sec  0.24 sec 
[01/24 19:30:52    584s] (I)       | | | | +-Read routing blockages         0.00%  575.82 sec  575.82 sec  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)       | | | | +-Read instance blockages       17.56%  575.82 sec  576.05 sec  0.23 sec  0.23 sec 
[01/24 19:30:52    584s] (I)       | | | | +-Read PG blockages              0.09%  576.05 sec  576.05 sec  0.00 sec  0.01 sec 
[01/24 19:30:52    584s] (I)       | | | | +-Read clock blockages           0.01%  576.05 sec  576.06 sec  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)       | | | | +-Read other blockages           0.01%  576.06 sec  576.06 sec  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)       | | | | +-Read halo blockages            0.01%  576.06 sec  576.06 sec  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)       | | | | +-Read boundary cut boxes        0.00%  576.06 sec  576.06 sec  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)       | | | +-Read blackboxes                  0.00%  576.06 sec  576.06 sec  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)       | | | +-Read prerouted                   0.79%  576.06 sec  576.07 sec  0.01 sec  0.00 sec 
[01/24 19:30:52    584s] (I)       | | | +-Read unlegalized nets            0.19%  576.07 sec  576.07 sec  0.00 sec  0.01 sec 
[01/24 19:30:52    584s] (I)       | | | +-Read nets                        0.34%  576.07 sec  576.07 sec  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)       | | | +-Set up via pillars               0.01%  576.08 sec  576.08 sec  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)       | | | +-Initialize 3D grid graph         0.02%  576.08 sec  576.08 sec  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)       | | | +-Model blockage capacity          5.97%  576.08 sec  576.16 sec  0.08 sec  0.07 sec 
[01/24 19:30:52    584s] (I)       | | | | +-Initialize 3D capacity         5.78%  576.08 sec  576.15 sec  0.08 sec  0.07 sec 
[01/24 19:30:52    584s] (I)       | +-Read aux data                        0.00%  576.16 sec  576.16 sec  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)       | +-Others data preparation              0.11%  576.16 sec  576.16 sec  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)       | +-Create route kernel                  0.72%  576.16 sec  576.17 sec  0.01 sec  0.01 sec 
[01/24 19:30:52    584s] (I)       +-Global Routing                        22.72%  576.17 sec  576.47 sec  0.30 sec  0.30 sec 
[01/24 19:30:52    584s] (I)       | +-Initialization                       0.29%  576.17 sec  576.18 sec  0.00 sec  0.01 sec 
[01/24 19:30:52    584s] (I)       | +-Net group 1                         21.29%  576.18 sec  576.46 sec  0.28 sec  0.28 sec 
[01/24 19:30:52    584s] (I)       | | +-Generate topology                  1.63%  576.18 sec  576.20 sec  0.02 sec  0.02 sec 
[01/24 19:30:52    584s] (I)       | | +-Phase 1a                           3.78%  576.20 sec  576.25 sec  0.05 sec  0.04 sec 
[01/24 19:30:52    584s] (I)       | | | +-Pattern routing (1T)             3.32%  576.20 sec  576.25 sec  0.04 sec  0.04 sec 
[01/24 19:30:52    584s] (I)       | | | +-Add via demand to 2D             0.40%  576.25 sec  576.25 sec  0.01 sec  0.00 sec 
[01/24 19:30:52    584s] (I)       | | +-Phase 1b                           0.02%  576.25 sec  576.25 sec  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)       | | +-Phase 1c                           0.00%  576.25 sec  576.25 sec  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)       | | +-Phase 1d                           0.00%  576.25 sec  576.25 sec  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)       | | +-Phase 1e                           0.03%  576.25 sec  576.25 sec  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)       | | | +-Route legalization               0.00%  576.25 sec  576.25 sec  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)       | | +-Phase 1l                          15.31%  576.26 sec  576.46 sec  0.20 sec  0.20 sec 
[01/24 19:30:52    584s] (I)       | | | +-Layer assignment (1T)           15.04%  576.26 sec  576.46 sec  0.20 sec  0.19 sec 
[01/24 19:30:52    584s] (I)       | +-Clean cong LA                        0.00%  576.46 sec  576.46 sec  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)       +-Export 3D cong map                     0.83%  576.47 sec  576.48 sec  0.01 sec  0.02 sec 
[01/24 19:30:52    584s] (I)       | +-Export 2D cong map                   0.06%  576.48 sec  576.48 sec  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)       +-Extract Global 3D Wires                0.41%  576.51 sec  576.51 sec  0.01 sec  0.01 sec 
[01/24 19:30:52    584s] (I)       +-Track Assignment (1T)                 18.61%  576.51 sec  576.76 sec  0.24 sec  0.27 sec 
[01/24 19:30:52    584s] (I)       | +-Initialization                       0.06%  576.51 sec  576.51 sec  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)       | +-Track Assignment Kernel             18.27%  576.51 sec  576.75 sec  0.24 sec  0.27 sec 
[01/24 19:30:52    584s] (I)       | +-Free Memory                          0.00%  576.76 sec  576.76 sec  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)       +-Export                                22.91%  576.76 sec  577.06 sec  0.30 sec  0.30 sec 
[01/24 19:30:52    584s] (I)       | +-Export DB wires                      7.57%  576.76 sec  576.86 sec  0.10 sec  0.10 sec 
[01/24 19:30:52    584s] (I)       | | +-Export all nets                    5.52%  576.77 sec  576.84 sec  0.07 sec  0.07 sec 
[01/24 19:30:52    584s] (I)       | | +-Set wire vias                      1.39%  576.84 sec  576.86 sec  0.02 sec  0.02 sec 
[01/24 19:30:52    584s] (I)       | +-Report wirelength                    3.05%  576.86 sec  576.90 sec  0.04 sec  0.04 sec 
[01/24 19:30:52    584s] (I)       | +-Update net boxes                     3.17%  576.90 sec  576.94 sec  0.04 sec  0.04 sec 
[01/24 19:30:52    584s] (I)       | +-Update timing                        9.02%  576.94 sec  577.06 sec  0.12 sec  0.12 sec 
[01/24 19:30:52    584s] (I)       +-Postprocess design                     0.38%  577.06 sec  577.06 sec  0.00 sec  0.01 sec 
[01/24 19:30:52    584s] (I)      ===================== Summary by functions =====================
[01/24 19:30:52    584s] (I)       Lv  Step                                 %      Real       CPU 
[01/24 19:30:52    584s] (I)      ----------------------------------------------------------------
[01/24 19:30:52    584s] (I)        0  Early Global Route kernel      100.00%  1.31 sec  1.34 sec 
[01/24 19:30:52    584s] (I)        1  Import and model                31.33%  0.41 sec  0.41 sec 
[01/24 19:30:52    584s] (I)        1  Export                          22.91%  0.30 sec  0.30 sec 
[01/24 19:30:52    584s] (I)        1  Global Routing                  22.72%  0.30 sec  0.30 sec 
[01/24 19:30:52    584s] (I)        1  Track Assignment (1T)           18.61%  0.24 sec  0.27 sec 
[01/24 19:30:52    584s] (I)        1  Export 3D cong map               0.83%  0.01 sec  0.02 sec 
[01/24 19:30:52    584s] (I)        1  Extract Global 3D Wires          0.41%  0.01 sec  0.01 sec 
[01/24 19:30:52    584s] (I)        1  Postprocess design               0.38%  0.00 sec  0.01 sec 
[01/24 19:30:52    584s] (I)        2  Create route DB                 26.14%  0.34 sec  0.34 sec 
[01/24 19:30:52    584s] (I)        2  Net group 1                     21.29%  0.28 sec  0.28 sec 
[01/24 19:30:52    584s] (I)        2  Track Assignment Kernel         18.27%  0.24 sec  0.27 sec 
[01/24 19:30:52    584s] (I)        2  Update timing                    9.02%  0.12 sec  0.12 sec 
[01/24 19:30:52    584s] (I)        2  Export DB wires                  7.57%  0.10 sec  0.10 sec 
[01/24 19:30:52    584s] (I)        2  Create place DB                  4.16%  0.05 sec  0.06 sec 
[01/24 19:30:52    584s] (I)        2  Update net boxes                 3.17%  0.04 sec  0.04 sec 
[01/24 19:30:52    584s] (I)        2  Report wirelength                3.05%  0.04 sec  0.04 sec 
[01/24 19:30:52    584s] (I)        2  Create route kernel              0.72%  0.01 sec  0.01 sec 
[01/24 19:30:52    584s] (I)        2  Initialization                   0.35%  0.00 sec  0.01 sec 
[01/24 19:30:52    584s] (I)        2  Others data preparation          0.11%  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)        2  Export 2D cong map               0.06%  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)        3  Import route data (1T)          26.09%  0.34 sec  0.34 sec 
[01/24 19:30:52    584s] (I)        3  Phase 1l                        15.31%  0.20 sec  0.20 sec 
[01/24 19:30:52    584s] (I)        3  Export all nets                  5.52%  0.07 sec  0.07 sec 
[01/24 19:30:52    584s] (I)        3  Import place data                4.14%  0.05 sec  0.06 sec 
[01/24 19:30:52    584s] (I)        3  Phase 1a                         3.78%  0.05 sec  0.04 sec 
[01/24 19:30:52    584s] (I)        3  Generate topology                1.63%  0.02 sec  0.02 sec 
[01/24 19:30:52    584s] (I)        3  Set wire vias                    1.39%  0.02 sec  0.02 sec 
[01/24 19:30:52    584s] (I)        3  Phase 1e                         0.03%  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)        3  Phase 1b                         0.02%  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)        4  Read blockages ( Layer 1-11 )   17.85%  0.23 sec  0.24 sec 
[01/24 19:30:52    584s] (I)        4  Layer assignment (1T)           15.04%  0.20 sec  0.19 sec 
[01/24 19:30:52    584s] (I)        4  Model blockage capacity          5.97%  0.08 sec  0.07 sec 
[01/24 19:30:52    584s] (I)        4  Pattern routing (1T)             3.32%  0.04 sec  0.04 sec 
[01/24 19:30:52    584s] (I)        4  Read nets                        3.28%  0.04 sec  0.04 sec 
[01/24 19:30:52    584s] (I)        4  Read instances and placement     1.17%  0.02 sec  0.02 sec 
[01/24 19:30:52    584s] (I)        4  Read prerouted                   0.79%  0.01 sec  0.00 sec 
[01/24 19:30:52    584s] (I)        4  Add via demand to 2D             0.40%  0.01 sec  0.00 sec 
[01/24 19:30:52    584s] (I)        4  Read unlegalized nets            0.19%  0.00 sec  0.01 sec 
[01/24 19:30:52    584s] (I)        4  Initialize 3D grid graph         0.02%  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)        5  Read instance blockages         17.56%  0.23 sec  0.23 sec 
[01/24 19:30:52    584s] (I)        5  Initialize 3D capacity           5.78%  0.08 sec  0.07 sec 
[01/24 19:30:52    584s] (I)        5  Read PG blockages                0.09%  0.00 sec  0.01 sec 
[01/24 19:30:52    584s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/24 19:30:52    584s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/24 19:35:43    614s] <CMD> reportCongestion -hotSpot
[01/24 19:35:43    614s] OPERPROF: Starting HotSpotCal at level 1, MEM:2139.1M, EPOCH TIME: 1706117743.709384
[01/24 19:35:43    614s] [hotspot] +------------+---------------+---------------+
[01/24 19:35:43    614s] [hotspot] |            |   max hotspot | total hotspot |
[01/24 19:35:43    614s] [hotspot] +------------+---------------+---------------+
[01/24 19:35:43    614s] [hotspot] | normalized |          0.00 |          0.00 |
[01/24 19:35:43    614s] [hotspot] +------------+---------------+---------------+
[01/24 19:35:43    614s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/24 19:35:43    614s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/24 19:35:43    614s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:2139.1M, EPOCH TIME: 1706117743.713140
[01/24 19:37:01    623s] <CMD> add_ndr -width {Metal1 0.12 Metal2 0.16 Metal3 0.16 Metal4 0.16 Metal5 0.16 Metal6 0.16 Metal7 0.16 Metal8 0.16 Metal9 0.16 Metal10 0.44 Metal11 0.44 } -name NDR_13
[01/24 19:37:12    624s] <CMD> create_route_type -top_preferred_layer Metal9 -bottom_preferred_layer Metal5 -non_default_rule NDR_S13 -name S13
[01/24 19:37:12    624s] **ERROR: (IMPSYC-3602):	Command 'create_route_type' failed because NONDEFAULTRULE 'NDR_S13' specified with option '-non_default_rule' does not exist. Re-run the command with a valid NONDEFAULTRULE.

[01/24 19:37:47    628s] <CMD> create_route_type -top_preferred_layer 9 -bottom_preferred_layer 5 -non_default_rule NDR_13 -name t_route -preferred_routing_layer_effort high
[01/24 19:37:52    628s] <CMD> set_ccopt_property -net_type trunk -route_type t_route
[01/24 19:37:58    629s] <CMD> set_ccopt_property target_skew 0.2
[01/24 19:38:02    629s] <CMD> set_ccopt_property target_max_trans 0.2
[01/24 19:39:17    637s] <CMD> create_route_type -top_preferred_layer 9 -bottom_preferred_layer 5 -name l_route -preferred_routing_layer_effort high
[01/24 19:39:22    638s] <CMD> set_ccopt_property -net_type leaf -route_type l_route
[01/24 19:39:27    638s] <CMD> set_ccopt_property target_skew 0.2
[01/24 19:39:31    639s] <CMD> set_ccopt_property target_max_trans 0.2
[01/24 19:39:37    639s] <CMD> create_ccopt_clock_tree_spec -file step14_1.spec
[01/24 19:39:37    639s] Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
[01/24 19:39:37    639s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[01/24 19:39:38    639s] Reset timing graph...
[01/24 19:39:38    639s] Ignoring AAE DB Resetting ...
[01/24 19:39:38    639s] Reset timing graph done.
[01/24 19:39:38    639s] Ignoring AAE DB Resetting ...
[01/24 19:39:38    640s] Analyzing clock structure...
[01/24 19:39:38    640s] Analyzing clock structure done.
[01/24 19:39:38    640s] Reset timing graph...
[01/24 19:39:38    640s] Ignoring AAE DB Resetting ...
[01/24 19:39:38    640s] Reset timing graph done.
[01/24 19:39:39    640s] Wrote: step14_1.spec
[01/24 19:39:44    641s] <CMD> ccopt_design
[01/24 19:39:44    641s] #% Begin ccopt_design (date=01/24 19:39:44, mem=1604.7M)
[01/24 19:39:44    641s] Turning off fast DC mode.
[01/24 19:39:44    641s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:10:41.5/0:43:52.5 (0.2), mem = 2132.1M
[01/24 19:39:44    641s] Runtime...
[01/24 19:39:44    641s] **INFO: User's settings:
[01/24 19:39:44    641s] setNanoRouteMode -droutePostRouteSpreadWire         1
[01/24 19:39:44    641s] setNanoRouteMode -droutePostRouteWidenWireRule      LEFSpecialRouteSpec
[01/24 19:39:44    641s] setNanoRouteMode -extractThirdPartyCompatible       false
[01/24 19:39:44    641s] setNanoRouteMode -grouteExpTdStdDelay               41.7
[01/24 19:39:44    641s] setNanoRouteMode -timingEngine                      {}
[01/24 19:39:44    641s] setDesignMode -process                              45
[01/24 19:39:44    641s] setExtractRCMode -coupling_c_th                     0.1
[01/24 19:39:44    641s] setExtractRCMode -engine                            preRoute
[01/24 19:39:44    641s] setExtractRCMode -relative_c_th                     1
[01/24 19:39:44    641s] setExtractRCMode -total_c_th                        0
[01/24 19:39:44    641s] setDelayCalMode -enable_high_fanout                 true
[01/24 19:39:44    641s] setDelayCalMode -engine                             aae
[01/24 19:39:44    641s] setDelayCalMode -ignoreNetLoad                      false
[01/24 19:39:44    641s] setDelayCalMode -socv_accuracy_mode                 low
[01/24 19:39:44    641s] setOptMode -activeHoldViews                         { default_emulate_view }
[01/24 19:39:44    641s] setOptMode -activeSetupViews                        { default_emulate_view }
[01/24 19:39:44    641s] setOptMode -autoSetupViews                          { default_emulate_view}
[01/24 19:39:44    641s] setOptMode -autoTDGRSetupViews                      { default_emulate_view}
[01/24 19:39:44    641s] setOptMode -drcMargin                               0
[01/24 19:39:44    641s] setOptMode -fixDrc                                  true
[01/24 19:39:44    641s] setOptMode -optimizeFF                              true
[01/24 19:39:44    641s] setOptMode -preserveAllSequential                   true
[01/24 19:39:44    641s] setOptMode -setupTargetSlack                        0
[01/24 19:39:44    641s] setPlaceMode -place_detail_check_route              false
[01/24 19:39:44    641s] setPlaceMode -place_detail_preserve_routing         true
[01/24 19:39:44    641s] setPlaceMode -place_detail_remove_affected_routing  false
[01/24 19:39:44    641s] setPlaceMode -place_detail_swap_eeq_cells           false
[01/24 19:39:44    641s] setPlaceMode -place_global_clock_gate_aware         false
[01/24 19:39:44    641s] setPlaceMode -place_global_cong_effort              high
[01/24 19:39:44    641s] setPlaceMode -place_global_ignore_scan              true
[01/24 19:39:44    641s] setPlaceMode -place_global_ignore_spare             false
[01/24 19:39:44    641s] setPlaceMode -place_global_module_aware_spare       false
[01/24 19:39:44    641s] setPlaceMode -place_global_place_io_pins            true
[01/24 19:39:44    641s] setPlaceMode -place_global_reorder_scan             true
[01/24 19:39:44    641s] setPlaceMode -powerDriven                           false
[01/24 19:39:44    641s] setPlaceMode -timingDriven                          true
[01/24 19:39:44    641s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[01/24 19:39:44    641s] setRouteMode -earlyGlobalMaxRouteLayer              11
[01/24 19:39:44    641s] setRouteMode -earlyGlobalMinRouteLayer              1
[01/24 19:39:44    641s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[01/24 19:39:44    641s] 
[01/24 19:39:44    641s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[01/24 19:39:44    641s] (ccopt_design): create_ccopt_clock_tree_spec
[01/24 19:39:44    641s] Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
[01/24 19:39:44    641s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[01/24 19:39:44    641s] Reset timing graph...
[01/24 19:39:44    641s] Ignoring AAE DB Resetting ...
[01/24 19:39:44    641s] Reset timing graph done.
[01/24 19:39:44    641s] Ignoring AAE DB Resetting ...
[01/24 19:39:45    642s] Analyzing clock structure...
[01/24 19:39:45    642s] Analyzing clock structure done.
[01/24 19:39:45    642s] Reset timing graph...
[01/24 19:39:45    642s] Ignoring AAE DB Resetting ...
[01/24 19:39:45    642s] Reset timing graph done.
[01/24 19:39:45    642s] Extracting original clock gating for clk...
[01/24 19:39:45    642s]   clock_tree clk contains 494 sinks and 0 clock gates.
[01/24 19:39:45    642s] Extracting original clock gating for clk done.
[01/24 19:39:45    642s] The skew group clk/default_emulate_constraint_mode was created. It contains 494 sinks and 1 sources.
[01/24 19:39:45    642s] Checking clock tree convergence...
[01/24 19:39:45    642s] Checking clock tree convergence done.
[01/24 19:39:45    642s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[01/24 19:39:45    642s] Set place::cacheFPlanSiteMark to 1
[01/24 19:39:45    642s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[01/24 19:39:45    642s] Using CCOpt effort standard.
[01/24 19:39:45    642s] CCOpt::Phase::Initialization...
[01/24 19:39:45    642s] Check Prerequisites...
[01/24 19:39:45    642s] Leaving CCOpt scope - CheckPlace...
[01/24 19:39:45    642s] OPERPROF: Starting checkPlace at level 1, MEM:2137.9M, EPOCH TIME: 1706117985.425304
[01/24 19:39:45    642s] Processing tracks to init pin-track alignment.
[01/24 19:39:45    642s] z: 2, totalTracks: 1
[01/24 19:39:45    642s] z: 4, totalTracks: 1
[01/24 19:39:45    642s] z: 6, totalTracks: 1
[01/24 19:39:45    642s] z: 8, totalTracks: 1
[01/24 19:39:45    642s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:39:45    642s] All LLGs are deleted
[01/24 19:39:45    642s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:45    642s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:45    642s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2137.9M, EPOCH TIME: 1706117985.435580
[01/24 19:39:45    642s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2137.9M, EPOCH TIME: 1706117985.436097
[01/24 19:39:45    642s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2137.9M, EPOCH TIME: 1706117985.436641
[01/24 19:39:45    642s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:45    642s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:45    642s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2137.9M, EPOCH TIME: 1706117985.439104
[01/24 19:39:45    642s] Max number of tech site patterns supported in site array is 256.
[01/24 19:39:45    642s] Core basic site is CoreSite
[01/24 19:39:45    642s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2137.9M, EPOCH TIME: 1706117985.439943
[01/24 19:39:45    642s] After signature check, allow fast init is false, keep pre-filter is true.
[01/24 19:39:45    642s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/24 19:39:45    642s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:2137.9M, EPOCH TIME: 1706117985.442631
[01/24 19:39:45    642s] SiteArray: non-trimmed site array dimensions = 122 x 1062
[01/24 19:39:45    642s] SiteArray: use 782,336 bytes
[01/24 19:39:45    642s] SiteArray: current memory after site array memory allocation 2137.9M
[01/24 19:39:45    642s] SiteArray: FP blocked sites are writable
[01/24 19:39:45    642s] SiteArray: number of non floorplan blocked sites for llg default is 129564
[01/24 19:39:45    642s] Atter site array init, number of instance map data is 0.
[01/24 19:39:45    642s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.012, MEM:2137.9M, EPOCH TIME: 1706117985.451511
[01/24 19:39:45    642s] 
[01/24 19:39:45    642s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:39:45    642s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.016, MEM:2137.9M, EPOCH TIME: 1706117985.452722
[01/24 19:39:45    642s] Begin checking placement ... (start mem=2137.9M, init mem=2137.9M)
[01/24 19:39:45    642s] Begin checking exclusive groups violation ...
[01/24 19:39:45    642s] There are 0 groups to check, max #box is 0, total #box is 0
[01/24 19:39:45    642s] Finished checking exclusive groups violations. Found 0 Vio.
[01/24 19:39:45    642s] 
[01/24 19:39:45    642s] Running CheckPlace using 1 thread in normal mode...
[01/24 19:39:45    642s] 
[01/24 19:39:45    642s] ...checkPlace normal is done!
[01/24 19:39:45    642s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2137.9M, EPOCH TIME: 1706117985.609681
[01/24 19:39:45    642s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.011, MEM:2137.9M, EPOCH TIME: 1706117985.621058
[01/24 19:39:45    642s] *info: Placed = 9347          
[01/24 19:39:45    642s] *info: Unplaced = 0           
[01/24 19:39:45    642s] Placement Density:71.37%(31625/44311)
[01/24 19:39:45    642s] Placement Density (including fixed std cells):71.37%(31625/44311)
[01/24 19:39:45    642s] All LLGs are deleted
[01/24 19:39:45    642s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9347).
[01/24 19:39:45    642s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:45    642s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2137.9M, EPOCH TIME: 1706117985.626432
[01/24 19:39:45    642s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2137.9M, EPOCH TIME: 1706117985.626842
[01/24 19:39:45    642s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:45    642s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:45    642s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2137.9M)
[01/24 19:39:45    642s] OPERPROF: Finished checkPlace at level 1, CPU:0.200, REAL:0.203, MEM:2137.9M, EPOCH TIME: 1706117985.628627
[01/24 19:39:45    642s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/24 19:39:45    642s] Innovus will update I/O latencies
[01/24 19:39:45    642s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[01/24 19:39:45    642s] 
[01/24 19:39:45    642s] 
[01/24 19:39:45    642s] 
[01/24 19:39:45    642s] Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/24 19:39:45    642s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/24 19:39:45    642s] Info: 1 threads available for lower-level modules during optimization.
[01/24 19:39:45    642s] Processing average sequential pin duty cycle 
[01/24 19:39:45    642s] Executing ccopt post-processing.
[01/24 19:39:45    642s] Synthesizing clock trees with CCOpt...
[01/24 19:39:45    642s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:10:42.8/0:43:53.9 (0.2), mem = 2174.5M
[01/24 19:39:45    642s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/24 19:39:45    642s] CCOpt::Phase::PreparingToBalance...
[01/24 19:39:45    642s] Leaving CCOpt scope - Initializing power interface...
[01/24 19:39:45    642s] Processing average sequential pin duty cycle 
[01/24 19:39:45    642s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:45    642s] 
[01/24 19:39:45    642s] Positive (advancing) pin insertion delays
[01/24 19:39:45    642s] =========================================
[01/24 19:39:45    642s] 
[01/24 19:39:45    642s] Found 0 advancing pin insertion delay (0.000% of 494 clock tree sinks)
[01/24 19:39:45    642s] 
[01/24 19:39:45    642s] Negative (delaying) pin insertion delays
[01/24 19:39:45    642s] ========================================
[01/24 19:39:45    642s] 
[01/24 19:39:45    642s] Found 0 delaying pin insertion delay (0.000% of 494 clock tree sinks)
[01/24 19:39:45    642s] Notify start of optimization...
[01/24 19:39:45    642s] Notify start of optimization done.
[01/24 19:39:45    642s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[01/24 19:39:45    642s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2174.5M, EPOCH TIME: 1706117985.725524
[01/24 19:39:45    642s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:45    642s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:45    642s] All LLGs are deleted
[01/24 19:39:45    642s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:45    642s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:45    642s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2174.5M, EPOCH TIME: 1706117985.725673
[01/24 19:39:45    642s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2174.5M, EPOCH TIME: 1706117985.725755
[01/24 19:39:45    642s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:2170.5M, EPOCH TIME: 1706117985.727278
[01/24 19:39:45    642s] ### Creating LA Mngr. totSessionCpu=0:10:43 mem=2170.5M
[01/24 19:39:45    642s] 
[01/24 19:39:45    642s] Trim Metal Layers:
[01/24 19:39:45    642s] LayerId::1 widthSet size::2
[01/24 19:39:45    642s] LayerId::2 widthSet size::2
[01/24 19:39:45    642s] LayerId::3 widthSet size::2
[01/24 19:39:45    642s] LayerId::4 widthSet size::2
[01/24 19:39:45    642s] LayerId::5 widthSet size::2
[01/24 19:39:45    642s] LayerId::6 widthSet size::2
[01/24 19:39:45    642s] LayerId::7 widthSet size::2
[01/24 19:39:45    642s] LayerId::8 widthSet size::2
[01/24 19:39:45    642s] LayerId::9 widthSet size::2
[01/24 19:39:45    642s] LayerId::10 widthSet size::2
[01/24 19:39:45    642s] LayerId::11 widthSet size::2
[01/24 19:39:45    642s] Updating RC grid for preRoute extraction ...
[01/24 19:39:45    642s] eee: pegSigSF::1.070000
[01/24 19:39:45    642s] Initializing multi-corner resistance tables ...
[01/24 19:39:45    642s] eee: l::1 avDens::0.093963 usedTrk::1657.500732 availTrk::17640.000000 sigTrk::1657.500732
[01/24 19:39:45    642s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 19:39:45    642s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 19:39:45    642s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 19:39:45    642s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 19:39:45    642s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 19:39:45    642s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 19:39:45    642s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 19:39:45    642s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 19:39:45    642s] eee: l::10 avDens::0.085682 usedTrk::123.073185 availTrk::1436.400000 sigTrk::123.073185
[01/24 19:39:45    642s] eee: l::11 avDens::0.054061 usedTrk::163.481812 availTrk::3024.000000 sigTrk::163.481812
[01/24 19:39:45    642s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:39:45    642s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.831300 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 19:39:45    642s] ### Creating LA Mngr, finished. totSessionCpu=0:10:43 mem=2170.5M
[01/24 19:39:45    642s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2170.54 MB )
[01/24 19:39:45    642s] (I)      ==================== Layers =====================
[01/24 19:39:45    642s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:39:45    642s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 19:39:45    642s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:39:45    642s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 19:39:45    642s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 19:39:45    642s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 19:39:45    642s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 19:39:45    642s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 19:39:45    642s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 19:39:45    642s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 19:39:45    642s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 19:39:45    642s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 19:39:45    642s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 19:39:45    642s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 19:39:45    642s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 19:39:45    642s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 19:39:45    642s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 19:39:45    642s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 19:39:45    642s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 19:39:45    642s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 19:39:45    642s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 19:39:45    642s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 19:39:45    642s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 19:39:45    642s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 19:39:45    642s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 19:39:45    642s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:39:45    642s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 19:39:45    642s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 19:39:45    642s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 19:39:45    642s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 19:39:45    642s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 19:39:45    642s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 19:39:45    642s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 19:39:45    642s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 19:39:45    642s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 19:39:45    642s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 19:39:45    642s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 19:39:45    642s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 19:39:45    642s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 19:39:45    642s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 19:39:45    642s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:39:45    642s] (I)      Started Import and model ( Curr Mem: 2170.54 MB )
[01/24 19:39:45    642s] (I)      Default pattern map key = picorv32_default.
[01/24 19:39:45    643s] (I)      == Non-default Options ==
[01/24 19:39:45    643s] (I)      Maximum routing layer                              : 11
[01/24 19:39:45    643s] (I)      Minimum routing layer                              : 1
[01/24 19:39:45    643s] (I)      Number of threads                                  : 1
[01/24 19:39:45    643s] (I)      Method to set GCell size                           : row
[01/24 19:39:45    643s] (I)      Counted 2617 PG shapes. We will not process PG shapes layer by layer.
[01/24 19:39:45    643s] (I)      Use row-based GCell size
[01/24 19:39:45    643s] (I)      Use row-based GCell align
[01/24 19:39:45    643s] (I)      layer 0 area = 80000
[01/24 19:39:45    643s] (I)      layer 1 area = 80000
[01/24 19:39:45    643s] (I)      layer 2 area = 80000
[01/24 19:39:45    643s] (I)      layer 3 area = 80000
[01/24 19:39:45    643s] (I)      layer 4 area = 80000
[01/24 19:39:45    643s] (I)      layer 5 area = 80000
[01/24 19:39:45    643s] (I)      layer 6 area = 80000
[01/24 19:39:45    643s] (I)      layer 7 area = 80000
[01/24 19:39:45    643s] (I)      layer 8 area = 80000
[01/24 19:39:45    643s] (I)      layer 9 area = 400000
[01/24 19:39:45    643s] (I)      layer 10 area = 400000
[01/24 19:39:45    643s] (I)      GCell unit size   : 3420
[01/24 19:39:45    643s] (I)      GCell multiplier  : 1
[01/24 19:39:45    643s] (I)      GCell row height  : 3420
[01/24 19:39:45    643s] (I)      Actual row height : 3420
[01/24 19:39:45    643s] (I)      GCell align ref   : 30000 30020
[01/24 19:39:45    643s] [NR-eGR] Track table information for default rule: 
[01/24 19:39:45    643s] [NR-eGR] Metal1 has single uniform track structure
[01/24 19:39:45    643s] [NR-eGR] Metal2 has single uniform track structure
[01/24 19:39:45    643s] [NR-eGR] Metal3 has single uniform track structure
[01/24 19:39:45    643s] [NR-eGR] Metal4 has single uniform track structure
[01/24 19:39:45    643s] [NR-eGR] Metal5 has single uniform track structure
[01/24 19:39:45    643s] [NR-eGR] Metal6 has single uniform track structure
[01/24 19:39:45    643s] [NR-eGR] Metal7 has single uniform track structure
[01/24 19:39:45    643s] [NR-eGR] Metal8 has single uniform track structure
[01/24 19:39:45    643s] [NR-eGR] Metal9 has single uniform track structure
[01/24 19:39:45    643s] [NR-eGR] Metal10 has single uniform track structure
[01/24 19:39:45    643s] [NR-eGR] Metal11 has single uniform track structure
[01/24 19:39:45    643s] (I)      ==================== Default via =====================
[01/24 19:39:45    643s] (I)      +----+------------------+----------------------------+
[01/24 19:39:45    643s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 19:39:45    643s] (I)      +----+------------------+----------------------------+
[01/24 19:39:45    643s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 19:39:45    643s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 19:39:45    643s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 19:39:45    643s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 19:39:45    643s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 19:39:45    643s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 19:39:45    643s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 19:39:45    643s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 19:39:45    643s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 19:39:45    643s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 19:39:45    643s] (I)      +----+------------------+----------------------------+
[01/24 19:39:46    643s] [NR-eGR] Read 4851 PG shapes
[01/24 19:39:46    643s] [NR-eGR] Read 0 clock shapes
[01/24 19:39:46    643s] [NR-eGR] Read 0 other shapes
[01/24 19:39:46    643s] [NR-eGR] #Routing Blockages  : 0
[01/24 19:39:46    643s] [NR-eGR] #Instance Blockages : 386024
[01/24 19:39:46    643s] [NR-eGR] #PG Blockages       : 4851
[01/24 19:39:46    643s] [NR-eGR] #Halo Blockages     : 0
[01/24 19:39:46    643s] [NR-eGR] #Boundary Blockages : 0
[01/24 19:39:46    643s] [NR-eGR] #Clock Blockages    : 0
[01/24 19:39:46    643s] [NR-eGR] #Other Blockages    : 0
[01/24 19:39:46    643s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 19:39:46    643s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 19:39:46    643s] [NR-eGR] Read 11788 nets ( ignored 0 )
[01/24 19:39:46    643s] (I)      early_global_route_priority property id does not exist.
[01/24 19:39:46    643s] (I)      Read Num Blocks=390875  Num Prerouted Wires=0  Num CS=0
[01/24 19:39:46    643s] (I)      Layer 0 (H) : #blockages 386639 : #preroutes 0
[01/24 19:39:46    643s] (I)      Layer 1 (V) : #blockages 492 : #preroutes 0
[01/24 19:39:46    643s] (I)      Layer 2 (H) : #blockages 492 : #preroutes 0
[01/24 19:39:46    643s] (I)      Layer 3 (V) : #blockages 492 : #preroutes 0
[01/24 19:39:46    643s] (I)      Layer 4 (H) : #blockages 492 : #preroutes 0
[01/24 19:39:46    643s] (I)      Layer 5 (V) : #blockages 492 : #preroutes 0
[01/24 19:39:46    643s] (I)      Layer 6 (H) : #blockages 492 : #preroutes 0
[01/24 19:39:46    643s] (I)      Layer 7 (V) : #blockages 492 : #preroutes 0
[01/24 19:39:46    643s] (I)      Layer 8 (H) : #blockages 492 : #preroutes 0
[01/24 19:39:46    643s] (I)      Layer 9 (V) : #blockages 270 : #preroutes 0
[01/24 19:39:46    643s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 19:39:46    643s] (I)      Number of ignored nets                =      0
[01/24 19:39:46    643s] (I)      Number of connected nets              =      0
[01/24 19:39:46    643s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 19:39:46    643s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/24 19:39:46    643s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 19:39:46    643s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 19:39:46    643s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 19:39:46    643s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 19:39:46    643s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 19:39:46    643s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 19:39:46    643s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 19:39:46    643s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/24 19:39:46    643s] (I)      Ndr track 0 does not exist
[01/24 19:39:46    643s] (I)      ---------------------Grid Graph Info--------------------
[01/24 19:39:46    643s] (I)      Routing area        : (0, 0) - (484800, 477280)
[01/24 19:39:46    643s] (I)      Core area           : (30000, 30020) - (454800, 447260)
[01/24 19:39:46    643s] (I)      Site width          :   400  (dbu)
[01/24 19:39:46    643s] (I)      Row height          :  3420  (dbu)
[01/24 19:39:46    643s] (I)      GCell row height    :  3420  (dbu)
[01/24 19:39:46    643s] (I)      GCell width         :  3420  (dbu)
[01/24 19:39:46    643s] (I)      GCell height        :  3420  (dbu)
[01/24 19:39:46    643s] (I)      Grid                :   141   139    11
[01/24 19:39:46    643s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 19:39:46    643s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 19:39:46    643s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 19:39:46    643s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 19:39:46    643s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 19:39:46    643s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 19:39:46    643s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/24 19:39:46    643s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 19:39:46    643s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 19:39:46    643s] (I)      Total num of tracks :  1256  1212  1256  1212  1256  1212  1256  1212  1256   484   502
[01/24 19:39:46    643s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 19:39:46    643s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 19:39:46    643s] (I)      --------------------------------------------------------
[01/24 19:39:46    643s] 
[01/24 19:39:46    643s] [NR-eGR] ============ Routing rule table ============
[01/24 19:39:46    643s] [NR-eGR] Rule id: 0  Nets: 11788
[01/24 19:39:46    643s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 19:39:46    643s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/24 19:39:46    643s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/24 19:39:46    643s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/24 19:39:46    643s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/24 19:39:46    643s] [NR-eGR] ========================================
[01/24 19:39:46    643s] [NR-eGR] 
[01/24 19:39:46    643s] (I)      =============== Blocked Tracks ===============
[01/24 19:39:46    643s] (I)      +-------+---------+----------+---------------+
[01/24 19:39:46    643s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 19:39:46    643s] (I)      +-------+---------+----------+---------------+
[01/24 19:39:46    643s] (I)      |     1 |  177096 |   131657 |        74.34% |
[01/24 19:39:46    643s] (I)      |     2 |  168468 |     8364 |         4.96% |
[01/24 19:39:46    643s] (I)      |     3 |  177096 |     1476 |         0.83% |
[01/24 19:39:46    643s] (I)      |     4 |  168468 |     8364 |         4.96% |
[01/24 19:39:46    643s] (I)      |     5 |  177096 |     1476 |         0.83% |
[01/24 19:39:46    643s] (I)      |     6 |  168468 |     8364 |         4.96% |
[01/24 19:39:46    643s] (I)      |     7 |  177096 |     1476 |         0.83% |
[01/24 19:39:46    643s] (I)      |     8 |  168468 |     8364 |         4.96% |
[01/24 19:39:46    643s] (I)      |     9 |  177096 |     2952 |         1.67% |
[01/24 19:39:46    643s] (I)      |    10 |   67276 |     4288 |         6.37% |
[01/24 19:39:46    643s] (I)      |    11 |   70782 |    11968 |        16.91% |
[01/24 19:39:46    643s] (I)      +-------+---------+----------+---------------+
[01/24 19:39:46    643s] (I)      Finished Import and model ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 2192.16 MB )
[01/24 19:39:46    643s] (I)      Reset routing kernel
[01/24 19:39:46    643s] (I)      Started Global Routing ( Curr Mem: 2192.16 MB )
[01/24 19:39:46    643s] (I)      totalPins=40326  totalGlobalPin=39334 (97.54%)
[01/24 19:39:46    643s] (I)      total 2D Cap : 1534827 = (807789 H, 727038 V)
[01/24 19:39:46    643s] [NR-eGR] Layer group 1: route 11788 net(s) in layer range [1, 11]
[01/24 19:39:46    643s] (I)      
[01/24 19:39:46    643s] (I)      ============  Phase 1a Route ============
[01/24 19:39:46    643s] (I)      Usage: 127740 = (66232 H, 61508 V) = (8.20% H, 8.46% V) = (1.133e+05um H, 1.052e+05um V)
[01/24 19:39:46    643s] (I)      
[01/24 19:39:46    643s] (I)      ============  Phase 1b Route ============
[01/24 19:39:46    643s] (I)      Usage: 127740 = (66232 H, 61508 V) = (8.20% H, 8.46% V) = (1.133e+05um H, 1.052e+05um V)
[01/24 19:39:46    643s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.184354e+05um
[01/24 19:39:46    643s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 19:39:46    643s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 19:39:46    643s] (I)      
[01/24 19:39:46    643s] (I)      ============  Phase 1c Route ============
[01/24 19:39:46    643s] (I)      Usage: 127740 = (66232 H, 61508 V) = (8.20% H, 8.46% V) = (1.133e+05um H, 1.052e+05um V)
[01/24 19:39:46    643s] (I)      
[01/24 19:39:46    643s] (I)      ============  Phase 1d Route ============
[01/24 19:39:46    643s] (I)      Usage: 127740 = (66232 H, 61508 V) = (8.20% H, 8.46% V) = (1.133e+05um H, 1.052e+05um V)
[01/24 19:39:46    643s] (I)      
[01/24 19:39:46    643s] (I)      ============  Phase 1e Route ============
[01/24 19:39:46    643s] (I)      Usage: 127740 = (66232 H, 61508 V) = (8.20% H, 8.46% V) = (1.133e+05um H, 1.052e+05um V)
[01/24 19:39:46    643s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.184354e+05um
[01/24 19:39:46    643s] (I)      
[01/24 19:39:46    643s] (I)      ============  Phase 1l Route ============
[01/24 19:39:46    643s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/24 19:39:46    643s] (I)      Layer  1:      45813       132        37      117153       57987    (66.89%) 
[01/24 19:39:46    643s] (I)      Layer  2:     164998     49497         5           0      166366    ( 0.00%) 
[01/24 19:39:46    643s] (I)      Layer  3:     174664     48007         3           0      175140    ( 0.00%) 
[01/24 19:39:46    643s] (I)      Layer  4:     164998     21479         0           0      166366    ( 0.00%) 
[01/24 19:39:46    643s] (I)      Layer  5:     174664     13074         0           0      175140    ( 0.00%) 
[01/24 19:39:46    643s] (I)      Layer  6:     164998       791         0           0      166366    ( 0.00%) 
[01/24 19:39:46    643s] (I)      Layer  7:     174664       597         0           0      175140    ( 0.00%) 
[01/24 19:39:46    643s] (I)      Layer  8:     164998       110         0           0      166366    ( 0.00%) 
[01/24 19:39:46    643s] (I)      Layer  9:     173722        38         0           0      175140    ( 0.00%) 
[01/24 19:39:46    643s] (I)      Layer 10:      62527         2         0        3174       63373    ( 4.77%) 
[01/24 19:39:46    643s] (I)      Layer 11:      58358         0         0        8273       61783    (11.81%) 
[01/24 19:39:46    643s] (I)      Total:       1524404    133727        45      128598     1549162    ( 7.66%) 
[01/24 19:39:46    643s] (I)      
[01/24 19:39:46    643s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 19:39:46    643s] [NR-eGR]                        OverCon           OverCon            
[01/24 19:39:46    643s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/24 19:39:46    643s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/24 19:39:46    643s] [NR-eGR] ---------------------------------------------------------------
[01/24 19:39:46    643s] [NR-eGR]  Metal1 ( 1)        35( 0.54%)         0( 0.00%)   ( 0.54%) 
[01/24 19:39:46    643s] [NR-eGR]  Metal2 ( 2)         5( 0.03%)         0( 0.00%)   ( 0.03%) 
[01/24 19:39:46    643s] [NR-eGR]  Metal3 ( 3)         3( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/24 19:39:46    643s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:46    643s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:46    643s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:46    643s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:46    643s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:46    643s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:46    643s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:46    643s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:46    643s] [NR-eGR] ---------------------------------------------------------------
[01/24 19:39:46    643s] [NR-eGR]        Total        43( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/24 19:39:46    643s] [NR-eGR] 
[01/24 19:39:46    643s] (I)      Finished Global Routing ( CPU: 0.29 sec, Real: 0.30 sec, Curr Mem: 2192.16 MB )
[01/24 19:39:46    643s] (I)      total 2D Cap : 1536267 = (808487 H, 727780 V)
[01/24 19:39:46    643s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 19:39:46    643s] (I)      ============= Track Assignment ============
[01/24 19:39:46    643s] (I)      Started Track Assignment (1T) ( Curr Mem: 2192.16 MB )
[01/24 19:39:46    643s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/24 19:39:46    643s] (I)      Run Multi-thread track assignment
[01/24 19:39:46    643s] (I)      Finished Track Assignment (1T) ( CPU: 0.24 sec, Real: 0.26 sec, Curr Mem: 2192.16 MB )
[01/24 19:39:46    643s] (I)      Started Export ( Curr Mem: 2192.16 MB )
[01/24 19:39:46    644s] [NR-eGR]                  Length (um)   Vias 
[01/24 19:39:46    644s] [NR-eGR] ------------------------------------
[01/24 19:39:46    644s] [NR-eGR]  Metal1   (1H)         15930  41445 
[01/24 19:39:46    644s] [NR-eGR]  Metal2   (2V)         71494  28564 
[01/24 19:39:46    644s] [NR-eGR]  Metal3   (3H)         79125   5240 
[01/24 19:39:46    644s] [NR-eGR]  Metal4   (4V)         35869   2193 
[01/24 19:39:46    644s] [NR-eGR]  Metal5   (5H)         22548    197 
[01/24 19:39:46    644s] [NR-eGR]  Metal6   (6V)          1329     56 
[01/24 19:39:46    644s] [NR-eGR]  Metal7   (7H)          1078     23 
[01/24 19:39:46    644s] [NR-eGR]  Metal8   (8V)           178     17 
[01/24 19:39:46    644s] [NR-eGR]  Metal9   (9H)            74      4 
[01/24 19:39:46    644s] [NR-eGR]  Metal10  (10V)            0      2 
[01/24 19:39:46    644s] [NR-eGR]  Metal11  (11H)            2      0 
[01/24 19:39:46    644s] [NR-eGR] ------------------------------------
[01/24 19:39:46    644s] [NR-eGR]           Total       227627  77741 
[01/24 19:39:46    644s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:39:46    644s] [NR-eGR] Total half perimeter of net bounding box: 188725um
[01/24 19:39:46    644s] [NR-eGR] Total length: 227627um, number of vias: 77741
[01/24 19:39:46    644s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:39:46    644s] [NR-eGR] Total eGR-routed clock nets wire length: 3332um, number of vias: 1160
[01/24 19:39:46    644s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:39:46    644s] (I)      Finished Export ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2192.16 MB )
[01/24 19:39:46    644s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.12 sec, Real: 1.13 sec, Curr Mem: 2176.16 MB )
[01/24 19:39:46    644s] (I)      ====================================== Runtime Summary =======================================
[01/24 19:39:46    644s] (I)       Step                                         %        Start       Finish      Real       CPU 
[01/24 19:39:46    644s] (I)      ----------------------------------------------------------------------------------------------
[01/24 19:39:46    644s] (I)       Early Global Route kernel              100.00%  1110.39 sec  1111.51 sec  1.13 sec  1.12 sec 
[01/24 19:39:46    644s] (I)       +-Import and model                      31.60%  1110.39 sec  1110.75 sec  0.36 sec  0.36 sec 
[01/24 19:39:46    644s] (I)       | +-Create place DB                      5.29%  1110.39 sec  1110.45 sec  0.06 sec  0.06 sec 
[01/24 19:39:46    644s] (I)       | | +-Import place data                  5.27%  1110.39 sec  1110.45 sec  0.06 sec  0.06 sec 
[01/24 19:39:46    644s] (I)       | | | +-Read instances and placement     1.30%  1110.39 sec  1110.41 sec  0.01 sec  0.02 sec 
[01/24 19:39:46    644s] (I)       | | | +-Read nets                        3.93%  1110.41 sec  1110.45 sec  0.04 sec  0.04 sec 
[01/24 19:39:46    644s] (I)       | +-Create route DB                     25.48%  1110.45 sec  1110.74 sec  0.29 sec  0.29 sec 
[01/24 19:39:46    644s] (I)       | | +-Import route data (1T)            25.43%  1110.45 sec  1110.74 sec  0.29 sec  0.29 sec 
[01/24 19:39:46    644s] (I)       | | | +-Read blockages ( Layer 1-11 )   18.00%  1110.46 sec  1110.66 sec  0.20 sec  0.21 sec 
[01/24 19:39:46    644s] (I)       | | | | +-Read routing blockages         0.00%  1110.46 sec  1110.46 sec  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)       | | | | +-Read instance blockages       17.72%  1110.46 sec  1110.66 sec  0.20 sec  0.21 sec 
[01/24 19:39:46    644s] (I)       | | | | +-Read PG blockages              0.10%  1110.66 sec  1110.66 sec  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)       | | | | +-Read clock blockages           0.01%  1110.66 sec  1110.66 sec  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)       | | | | +-Read other blockages           0.01%  1110.66 sec  1110.66 sec  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)       | | | | +-Read halo blockages            0.02%  1110.66 sec  1110.66 sec  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)       | | | | +-Read boundary cut boxes        0.00%  1110.66 sec  1110.66 sec  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)       | | | +-Read blackboxes                  0.00%  1110.66 sec  1110.66 sec  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)       | | | +-Read prerouted                   0.10%  1110.66 sec  1110.66 sec  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)       | | | +-Read unlegalized nets            0.30%  1110.66 sec  1110.67 sec  0.00 sec  0.01 sec 
[01/24 19:39:46    644s] (I)       | | | +-Read nets                        0.40%  1110.67 sec  1110.67 sec  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)       | | | +-Set up via pillars               0.01%  1110.67 sec  1110.67 sec  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)       | | | +-Initialize 3D grid graph         0.05%  1110.67 sec  1110.67 sec  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)       | | | +-Model blockage capacity          5.49%  1110.68 sec  1110.74 sec  0.06 sec  0.07 sec 
[01/24 19:39:46    644s] (I)       | | | | +-Initialize 3D capacity         5.16%  1110.68 sec  1110.73 sec  0.06 sec  0.06 sec 
[01/24 19:39:46    644s] (I)       | +-Read aux data                        0.00%  1110.74 sec  1110.74 sec  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)       | +-Others data preparation              0.09%  1110.74 sec  1110.74 sec  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)       | +-Create route kernel                  0.51%  1110.74 sec  1110.75 sec  0.01 sec  0.00 sec 
[01/24 19:39:46    644s] (I)       +-Global Routing                        26.39%  1110.75 sec  1111.05 sec  0.30 sec  0.29 sec 
[01/24 19:39:46    644s] (I)       | +-Initialization                       0.30%  1110.75 sec  1110.75 sec  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)       | +-Net group 1                         25.14%  1110.75 sec  1111.04 sec  0.28 sec  0.28 sec 
[01/24 19:39:46    644s] (I)       | | +-Generate topology                  1.60%  1110.75 sec  1110.77 sec  0.02 sec  0.02 sec 
[01/24 19:39:46    644s] (I)       | | +-Phase 1a                           4.16%  1110.77 sec  1110.82 sec  0.05 sec  0.05 sec 
[01/24 19:39:46    644s] (I)       | | | +-Pattern routing (1T)             3.69%  1110.77 sec  1110.82 sec  0.04 sec  0.04 sec 
[01/24 19:39:46    644s] (I)       | | | +-Add via demand to 2D             0.40%  1110.82 sec  1110.82 sec  0.00 sec  0.01 sec 
[01/24 19:39:46    644s] (I)       | | +-Phase 1b                           0.01%  1110.82 sec  1110.82 sec  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)       | | +-Phase 1c                           0.00%  1110.82 sec  1110.82 sec  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)       | | +-Phase 1d                           0.00%  1110.82 sec  1110.82 sec  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)       | | +-Phase 1e                           0.03%  1110.82 sec  1110.82 sec  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)       | | | +-Route legalization               0.00%  1110.82 sec  1110.82 sec  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)       | | +-Phase 1l                          18.89%  1110.82 sec  1111.03 sec  0.21 sec  0.21 sec 
[01/24 19:39:46    644s] (I)       | | | +-Layer assignment (1T)           18.65%  1110.82 sec  1111.03 sec  0.21 sec  0.20 sec 
[01/24 19:39:46    644s] (I)       | +-Clean cong LA                        0.00%  1111.04 sec  1111.04 sec  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)       +-Export 3D cong map                     0.85%  1111.05 sec  1111.06 sec  0.01 sec  0.01 sec 
[01/24 19:39:46    644s] (I)       | +-Export 2D cong map                   0.06%  1111.05 sec  1111.06 sec  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)       +-Extract Global 3D Wires                0.43%  1111.06 sec  1111.06 sec  0.00 sec  0.01 sec 
[01/24 19:39:46    644s] (I)       +-Track Assignment (1T)                 22.71%  1111.06 sec  1111.32 sec  0.26 sec  0.24 sec 
[01/24 19:39:46    644s] (I)       | +-Initialization                       0.06%  1111.06 sec  1111.06 sec  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)       | +-Track Assignment Kernel             22.31%  1111.06 sec  1111.31 sec  0.25 sec  0.24 sec 
[01/24 19:39:46    644s] (I)       | +-Free Memory                          0.01%  1111.32 sec  1111.32 sec  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)       +-Export                                16.75%  1111.32 sec  1111.51 sec  0.19 sec  0.18 sec 
[01/24 19:39:46    644s] (I)       | +-Export DB wires                      8.97%  1111.32 sec  1111.42 sec  0.10 sec  0.10 sec 
[01/24 19:39:46    644s] (I)       | | +-Export all nets                    6.80%  1111.32 sec  1111.40 sec  0.08 sec  0.08 sec 
[01/24 19:39:46    644s] (I)       | | +-Set wire vias                      1.59%  1111.40 sec  1111.42 sec  0.02 sec  0.02 sec 
[01/24 19:39:46    644s] (I)       | +-Report wirelength                    3.47%  1111.42 sec  1111.46 sec  0.04 sec  0.04 sec 
[01/24 19:39:46    644s] (I)       | +-Update net boxes                     4.23%  1111.46 sec  1111.51 sec  0.05 sec  0.04 sec 
[01/24 19:39:46    644s] (I)       | +-Update timing                        0.00%  1111.51 sec  1111.51 sec  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)       +-Postprocess design                     0.29%  1111.51 sec  1111.51 sec  0.00 sec  0.01 sec 
[01/24 19:39:46    644s] (I)      ===================== Summary by functions =====================
[01/24 19:39:46    644s] (I)       Lv  Step                                 %      Real       CPU 
[01/24 19:39:46    644s] (I)      ----------------------------------------------------------------
[01/24 19:39:46    644s] (I)        0  Early Global Route kernel      100.00%  1.13 sec  1.12 sec 
[01/24 19:39:46    644s] (I)        1  Import and model                31.60%  0.36 sec  0.36 sec 
[01/24 19:39:46    644s] (I)        1  Global Routing                  26.39%  0.30 sec  0.29 sec 
[01/24 19:39:46    644s] (I)        1  Track Assignment (1T)           22.71%  0.26 sec  0.24 sec 
[01/24 19:39:46    644s] (I)        1  Export                          16.75%  0.19 sec  0.18 sec 
[01/24 19:39:46    644s] (I)        1  Export 3D cong map               0.85%  0.01 sec  0.01 sec 
[01/24 19:39:46    644s] (I)        1  Extract Global 3D Wires          0.43%  0.00 sec  0.01 sec 
[01/24 19:39:46    644s] (I)        1  Postprocess design               0.29%  0.00 sec  0.01 sec 
[01/24 19:39:46    644s] (I)        2  Create route DB                 25.48%  0.29 sec  0.29 sec 
[01/24 19:39:46    644s] (I)        2  Net group 1                     25.14%  0.28 sec  0.28 sec 
[01/24 19:39:46    644s] (I)        2  Track Assignment Kernel         22.31%  0.25 sec  0.24 sec 
[01/24 19:39:46    644s] (I)        2  Export DB wires                  8.97%  0.10 sec  0.10 sec 
[01/24 19:39:46    644s] (I)        2  Create place DB                  5.29%  0.06 sec  0.06 sec 
[01/24 19:39:46    644s] (I)        2  Update net boxes                 4.23%  0.05 sec  0.04 sec 
[01/24 19:39:46    644s] (I)        2  Report wirelength                3.47%  0.04 sec  0.04 sec 
[01/24 19:39:46    644s] (I)        2  Create route kernel              0.51%  0.01 sec  0.00 sec 
[01/24 19:39:46    644s] (I)        2  Initialization                   0.36%  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)        2  Others data preparation          0.09%  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)        2  Export 2D cong map               0.06%  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)        3  Import route data (1T)          25.43%  0.29 sec  0.29 sec 
[01/24 19:39:46    644s] (I)        3  Phase 1l                        18.89%  0.21 sec  0.21 sec 
[01/24 19:39:46    644s] (I)        3  Export all nets                  6.80%  0.08 sec  0.08 sec 
[01/24 19:39:46    644s] (I)        3  Import place data                5.27%  0.06 sec  0.06 sec 
[01/24 19:39:46    644s] (I)        3  Phase 1a                         4.16%  0.05 sec  0.05 sec 
[01/24 19:39:46    644s] (I)        3  Generate topology                1.60%  0.02 sec  0.02 sec 
[01/24 19:39:46    644s] (I)        3  Set wire vias                    1.59%  0.02 sec  0.02 sec 
[01/24 19:39:46    644s] (I)        3  Phase 1e                         0.03%  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)        3  Phase 1b                         0.01%  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)        4  Layer assignment (1T)           18.65%  0.21 sec  0.20 sec 
[01/24 19:39:46    644s] (I)        4  Read blockages ( Layer 1-11 )   18.00%  0.20 sec  0.21 sec 
[01/24 19:39:46    644s] (I)        4  Model blockage capacity          5.49%  0.06 sec  0.07 sec 
[01/24 19:39:46    644s] (I)        4  Read nets                        4.33%  0.05 sec  0.04 sec 
[01/24 19:39:46    644s] (I)        4  Pattern routing (1T)             3.69%  0.04 sec  0.04 sec 
[01/24 19:39:46    644s] (I)        4  Read instances and placement     1.30%  0.01 sec  0.02 sec 
[01/24 19:39:46    644s] (I)        4  Add via demand to 2D             0.40%  0.00 sec  0.01 sec 
[01/24 19:39:46    644s] (I)        4  Read unlegalized nets            0.30%  0.00 sec  0.01 sec 
[01/24 19:39:46    644s] (I)        4  Read prerouted                   0.10%  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)        4  Initialize 3D grid graph         0.05%  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)        5  Read instance blockages         17.72%  0.20 sec  0.21 sec 
[01/24 19:39:46    644s] (I)        5  Initialize 3D capacity           5.16%  0.06 sec  0.06 sec 
[01/24 19:39:46    644s] (I)        5  Read PG blockages                0.10%  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/24 19:39:46    644s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.2 real=0:00:01.2)
[01/24 19:39:46    644s] Legalization setup...
[01/24 19:39:46    644s] Using cell based legalization.
[01/24 19:39:46    644s] Initializing placement interface...
[01/24 19:39:46    644s]   Use check_library -place or consult logv if problems occur.
[01/24 19:39:46    644s]   Leaving CCOpt scope - Initializing placement interface...
[01/24 19:39:46    644s] OPERPROF: Starting DPlace-Init at level 1, MEM:2171.2M, EPOCH TIME: 1706117986.970805
[01/24 19:39:46    644s] Processing tracks to init pin-track alignment.
[01/24 19:39:46    644s] z: 2, totalTracks: 1
[01/24 19:39:46    644s] z: 4, totalTracks: 1
[01/24 19:39:46    644s] z: 6, totalTracks: 1
[01/24 19:39:46    644s] z: 8, totalTracks: 1
[01/24 19:39:46    644s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:39:46    644s] All LLGs are deleted
[01/24 19:39:46    644s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:46    644s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:46    644s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2171.2M, EPOCH TIME: 1706117986.980882
[01/24 19:39:46    644s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2171.2M, EPOCH TIME: 1706117986.981232
[01/24 19:39:46    644s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2171.2M, EPOCH TIME: 1706117986.986476
[01/24 19:39:46    644s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:46    644s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:46    644s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2171.2M, EPOCH TIME: 1706117986.989022
[01/24 19:39:46    644s] Max number of tech site patterns supported in site array is 256.
[01/24 19:39:46    644s] Core basic site is CoreSite
[01/24 19:39:47    644s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2171.2M, EPOCH TIME: 1706117987.034102
[01/24 19:39:47    644s] After signature check, allow fast init is false, keep pre-filter is true.
[01/24 19:39:47    644s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/24 19:39:47    644s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.005, MEM:2171.2M, EPOCH TIME: 1706117987.038793
[01/24 19:39:47    644s] SiteArray: non-trimmed site array dimensions = 122 x 1062
[01/24 19:39:47    644s] SiteArray: use 782,336 bytes
[01/24 19:39:47    644s] SiteArray: current memory after site array memory allocation 2171.2M
[01/24 19:39:47    644s] SiteArray: FP blocked sites are writable
[01/24 19:39:47    644s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 19:39:47    644s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2171.2M, EPOCH TIME: 1706117987.043272
[01/24 19:39:47    644s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2171.2M, EPOCH TIME: 1706117987.043460
[01/24 19:39:47    644s] SiteArray: number of non floorplan blocked sites for llg default is 129564
[01/24 19:39:47    644s] Atter site array init, number of instance map data is 0.
[01/24 19:39:47    644s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.057, MEM:2171.2M, EPOCH TIME: 1706117987.046150
[01/24 19:39:47    644s] 
[01/24 19:39:47    644s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:39:47    644s] OPERPROF:     Starting CMU at level 3, MEM:2171.2M, EPOCH TIME: 1706117987.047861
[01/24 19:39:47    644s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2171.2M, EPOCH TIME: 1706117987.049290
[01/24 19:39:47    644s] 
[01/24 19:39:47    644s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:39:47    644s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.064, MEM:2171.2M, EPOCH TIME: 1706117987.050965
[01/24 19:39:47    644s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2171.2M, EPOCH TIME: 1706117987.051050
[01/24 19:39:47    644s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2171.2M, EPOCH TIME: 1706117987.051130
[01/24 19:39:47    644s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2171.2MB).
[01/24 19:39:47    644s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.086, MEM:2171.2M, EPOCH TIME: 1706117987.056642
[01/24 19:39:47    644s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 19:39:47    644s] Initializing placement interface done.
[01/24 19:39:47    644s] Leaving CCOpt scope - Cleaning up placement interface...
[01/24 19:39:47    644s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2171.2M, EPOCH TIME: 1706117987.057049
[01/24 19:39:47    644s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:47    644s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:47    644s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:47    644s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:47    644s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.054, MEM:2171.2M, EPOCH TIME: 1706117987.111357
[01/24 19:39:47    644s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 19:39:47    644s] Leaving CCOpt scope - Initializing placement interface...
[01/24 19:39:47    644s] OPERPROF: Starting DPlace-Init at level 1, MEM:2171.2M, EPOCH TIME: 1706117987.134310
[01/24 19:39:47    644s] Processing tracks to init pin-track alignment.
[01/24 19:39:47    644s] z: 2, totalTracks: 1
[01/24 19:39:47    644s] z: 4, totalTracks: 1
[01/24 19:39:47    644s] z: 6, totalTracks: 1
[01/24 19:39:47    644s] z: 8, totalTracks: 1
[01/24 19:39:47    644s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:39:47    644s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2171.2M, EPOCH TIME: 1706117987.149129
[01/24 19:39:47    644s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:47    644s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:47    644s] 
[01/24 19:39:47    644s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:39:47    644s] OPERPROF:     Starting CMU at level 3, MEM:2171.2M, EPOCH TIME: 1706117987.201625
[01/24 19:39:47    644s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2171.2M, EPOCH TIME: 1706117987.203205
[01/24 19:39:47    644s] 
[01/24 19:39:47    644s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:39:47    644s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.056, MEM:2171.2M, EPOCH TIME: 1706117987.204864
[01/24 19:39:47    644s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2171.2M, EPOCH TIME: 1706117987.204950
[01/24 19:39:47    644s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2171.2M, EPOCH TIME: 1706117987.205033
[01/24 19:39:47    644s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2171.2MB).
[01/24 19:39:47    644s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.073, MEM:2171.2M, EPOCH TIME: 1706117987.207304
[01/24 19:39:47    644s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 19:39:47    644s] (I)      Default pattern map key = picorv32_default.
[01/24 19:39:47    644s] (I)      Load db... (mem=2171.2M)
[01/24 19:39:47    644s] (I)      Read data from FE... (mem=2171.2M)
[01/24 19:39:47    644s] (I)      Number of ignored instance 0
[01/24 19:39:47    644s] (I)      Number of inbound cells 0
[01/24 19:39:47    644s] (I)      Number of opened ILM blockages 0
[01/24 19:39:47    644s] (I)      Number of instances temporarily fixed by detailed placement 0
[01/24 19:39:47    644s] (I)      numMoveCells=9347, numMacros=0  numPads=409  numMultiRowHeightInsts=0
[01/24 19:39:47    644s] (I)      cell height: 3420, count: 9347
[01/24 19:39:47    644s] (I)      Read rows... (mem=2173.3M)
[01/24 19:39:47    644s] (I)      Reading non-standard rows with height 6840
[01/24 19:39:47    644s] (I)      Done Read rows (cpu=0.000s, mem=2173.3M)
[01/24 19:39:47    644s] (I)      Done Read data from FE (cpu=0.020s, mem=2173.3M)
[01/24 19:39:47    644s] (I)      Done Load db (cpu=0.020s, mem=2173.3M)
[01/24 19:39:47    644s] (I)      Constructing placeable region... (mem=2173.3M)
[01/24 19:39:47    644s] (I)      Constructing bin map
[01/24 19:39:47    644s] (I)      Initialize bin information with width=34200 height=34200
[01/24 19:39:47    644s] (I)      Done constructing bin map
[01/24 19:39:47    644s] (I)      Compute region effective width... (mem=2173.3M)
[01/24 19:39:47    644s] (I)      Done Compute region effective width (cpu=0.000s, mem=2173.3M)
[01/24 19:39:47    644s] (I)      Done Constructing placeable region (cpu=0.000s, mem=2173.3M)
[01/24 19:39:47    644s] Legalization setup done. (took cpu=0:00:00.3 real=0:00:00.3)
[01/24 19:39:47    644s] Validating CTS configuration...
[01/24 19:39:47    644s] Checking module port directions...
[01/24 19:39:47    644s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:47    644s] Non-default CCOpt properties:
[01/24 19:39:47    644s]   Public non-default CCOpt properties:
[01/24 19:39:47    644s]     cts_merge_clock_gates is set for at least one object
[01/24 19:39:47    644s]     cts_merge_clock_logic is set for at least one object
[01/24 19:39:47    644s]     route_type is set for at least one object
[01/24 19:39:47    644s]     source_driver is set for at least one object
[01/24 19:39:47    644s]     target_max_trans is set for at least one object
[01/24 19:39:47    644s]     target_max_trans_sdc is set for at least one object
[01/24 19:39:47    644s]     target_skew is set for at least one object
[01/24 19:39:47    644s]   No private non-default CCOpt properties
[01/24 19:39:47    644s] 
[01/24 19:39:47    644s] Trim Metal Layers:
[01/24 19:39:47    644s] LayerId::1 widthSet size::2
[01/24 19:39:47    644s] LayerId::2 widthSet size::2
[01/24 19:39:47    644s] LayerId::3 widthSet size::2
[01/24 19:39:47    644s] LayerId::4 widthSet size::2
[01/24 19:39:47    644s] LayerId::5 widthSet size::2
[01/24 19:39:47    644s] LayerId::6 widthSet size::2
[01/24 19:39:47    644s] LayerId::7 widthSet size::2
[01/24 19:39:47    644s] LayerId::8 widthSet size::2
[01/24 19:39:47    644s] LayerId::9 widthSet size::2
[01/24 19:39:47    644s] LayerId::10 widthSet size::2
[01/24 19:39:47    644s] LayerId::11 widthSet size::2
[01/24 19:39:47    644s] Updating RC grid for preRoute extraction ...
[01/24 19:39:47    644s] eee: pegSigSF::1.070000
[01/24 19:39:47    644s] Initializing multi-corner resistance tables ...
[01/24 19:39:47    644s] eee: l::1 avDens::0.146786 usedTrk::2589.296512 availTrk::17640.000000 sigTrk::2589.296512
[01/24 19:39:47    644s] eee: l::2 avDens::0.268985 usedTrk::4185.672631 availTrk::15561.000000 sigTrk::4185.672631
[01/24 19:39:47    644s] eee: l::3 avDens::0.279002 usedTrk::4645.382195 availTrk::16650.000000 sigTrk::4645.382195
[01/24 19:39:47    644s] eee: l::4 avDens::0.146690 usedTrk::2119.591201 availTrk::14449.500000 sigTrk::2119.591201
[01/24 19:39:47    644s] eee: l::5 avDens::0.092152 usedTrk::1335.276408 availTrk::14490.000000 sigTrk::1335.276408
[01/24 19:39:47    644s] eee: l::6 avDens::0.013645 usedTrk::89.834123 availTrk::6583.500000 sigTrk::89.834123
[01/24 19:39:47    644s] eee: l::7 avDens::0.015488 usedTrk::65.515672 availTrk::4230.000000 sigTrk::65.515672
[01/24 19:39:47    644s] eee: l::8 avDens::0.016212 usedTrk::22.178041 availTrk::1368.000000 sigTrk::22.178041
[01/24 19:39:47    644s] eee: l::9 avDens::0.007325 usedTrk::5.273684 availTrk::720.000000 sigTrk::5.273684
[01/24 19:39:47    644s] eee: l::10 avDens::0.085726 usedTrk::123.136518 availTrk::1436.400000 sigTrk::123.136518
[01/24 19:39:47    644s] eee: l::11 avDens::0.054090 usedTrk::163.569531 availTrk::3024.000000 sigTrk::163.569531
[01/24 19:39:47    644s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:39:47    644s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.258294 uaWl=1.000000 uaWlH=0.268326 aWlH=0.000000 lMod=0 pMax=0.823000 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 19:39:47    644s] Route type trimming info:
[01/24 19:39:47    644s]   The following route types were modified by the autotrimmer:
[01/24 19:39:47    644s]     l_route (Metal5-Metal9) was replaced by l_route_ccopt_autotrimmed (Metal5-Metal7);
[01/24 19:39:47    644s]       Layer Metal8 is trimmed off because its RC characteristic is very different from its adjacent layers.
[01/24 19:39:47    644s]       Layer Metal9 is trimmed off because its RC characteristic is not good
[01/24 19:39:47    644s]     t_route (Metal5-Metal9) was replaced by t_route_ccopt_autotrimmed (Metal5-Metal7);
[01/24 19:39:47    644s]       Layer Metal8 is trimmed off because its RC characteristic is very different from its adjacent layers.
[01/24 19:39:47    644s]       Layer Metal9 is trimmed off because its RC characteristic is not good
[01/24 19:39:47    644s]   To disable this behavior, either reduce the range of allowed layers or set the property "route_type_autotrim" to false.
[01/24 19:39:47    644s] End AAE Lib Interpolated Model. (MEM=2173.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:39:47    644s] Accumulated time to calculate placeable region: 0
[01/24 19:39:47    644s] Accumulated time to calculate placeable region: 0
[01/24 19:39:47    644s] Accumulated time to calculate placeable region: 0
[01/24 19:39:47    644s] Accumulated time to calculate placeable region: 0
[01/24 19:39:47    644s] Accumulated time to calculate placeable region: 0
[01/24 19:39:47    644s] Accumulated time to calculate placeable region: 0
[01/24 19:39:47    644s] (I)      Initializing Steiner engine. 
[01/24 19:39:47    644s] (I)      ==================== Layers =====================
[01/24 19:39:47    644s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:39:47    644s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 19:39:47    644s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:39:47    644s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 19:39:47    644s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 19:39:47    644s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 19:39:47    644s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 19:39:47    644s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 19:39:47    644s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 19:39:47    644s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 19:39:47    644s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 19:39:47    644s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 19:39:47    644s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 19:39:47    644s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 19:39:47    644s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 19:39:47    644s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 19:39:47    644s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 19:39:47    644s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 19:39:47    644s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 19:39:47    644s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 19:39:47    644s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 19:39:47    644s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 19:39:47    644s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 19:39:47    644s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 19:39:47    644s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 19:39:47    644s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:39:47    644s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 19:39:47    644s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 19:39:47    644s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 19:39:47    644s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 19:39:47    644s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 19:39:47    644s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 19:39:47    644s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 19:39:47    644s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 19:39:47    644s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 19:39:47    644s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 19:39:47    644s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 19:39:47    644s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 19:39:47    644s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 19:39:47    644s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 19:39:47    644s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:39:47    645s] Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 2 of 6 cells
[01/24 19:39:47    645s] Original list had 6 cells:
[01/24 19:39:47    645s] CLKBUFX4 BUFX4 CLKBUFX3 BUFX3 CLKBUFX2 BUFX2 
[01/24 19:39:47    645s] New trimmed list has 4 cells:
[01/24 19:39:47    645s] CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2 
[01/24 19:39:47    645s] Accumulated time to calculate placeable region: 0
[01/24 19:39:47    645s] Accumulated time to calculate placeable region: 0
[01/24 19:39:47    645s] Accumulated time to calculate placeable region: 0
[01/24 19:39:47    645s] Accumulated time to calculate placeable region: 0
[01/24 19:39:47    645s] Accumulated time to calculate placeable region: 0
[01/24 19:39:47    645s] Accumulated time to calculate placeable region: 0
[01/24 19:39:47    645s] Accumulated time to calculate placeable region: 0
[01/24 19:39:47    645s] Library trimming inverters in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 3 of 7 cells
[01/24 19:39:47    645s] Original list had 7 cells:
[01/24 19:39:47    645s] INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
[01/24 19:39:47    645s] New trimmed list has 4 cells:
[01/24 19:39:47    645s] INVX3 INVX2 INVX1 INVXL 
[01/24 19:39:47    645s] Accumulated time to calculate placeable region: 0
[01/24 19:39:47    645s] Accumulated time to calculate placeable region: 0
[01/24 19:39:47    645s] Accumulated time to calculate placeable region: 0
[01/24 19:39:47    645s] Accumulated time to calculate placeable region: 0
[01/24 19:39:47    645s] Accumulated time to calculate placeable region: 0
[01/24 19:39:47    645s] Accumulated time to calculate placeable region: 0
[01/24 19:39:47    645s] Accumulated time to calculate placeable region: 0
[01/24 19:39:47    645s] Accumulated time to calculate placeable region: 0
[01/24 19:39:47    645s] Accumulated time to calculate placeable region: 0
[01/24 19:39:47    645s] Accumulated time to calculate placeable region: 0
[01/24 19:39:47    645s] Accumulated time to calculate placeable region: 0
[01/24 19:39:47    645s] Accumulated time to calculate placeable region: 0
[01/24 19:39:47    645s] Accumulated time to calculate placeable region: 0
[01/24 19:39:47    645s] Accumulated time to calculate placeable region: 0
[01/24 19:39:47    645s] Accumulated time to calculate placeable region: 0
[01/24 19:39:47    645s] Accumulated time to calculate placeable region: 0
[01/24 19:39:49    646s] Clock tree balancer configuration for clock_tree clk:
[01/24 19:39:49    646s] Non-default CCOpt properties:
[01/24 19:39:49    646s]   Public non-default CCOpt properties:
[01/24 19:39:49    646s]     cts_merge_clock_gates: true (default: false)
[01/24 19:39:49    646s]     cts_merge_clock_logic: true (default: false)
[01/24 19:39:49    646s]     route_type (leaf): l_route_ccopt_autotrimmed (default: default)
[01/24 19:39:49    646s]     route_type (top): default_route_type_nonleaf (default: default)
[01/24 19:39:49    646s]     route_type (trunk): t_route_ccopt_autotrimmed (default: default)
[01/24 19:39:49    646s]     source_driver: BUFX2/A BUFX2/Y (default: )
[01/24 19:39:49    646s]   No private non-default CCOpt properties
[01/24 19:39:49    646s] For power domain auto-default:
[01/24 19:39:49    646s]   Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
[01/24 19:39:49    646s]   Inverters:   {INVX3 INVX2 INVX1 INVXL}
[01/24 19:39:49    646s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[01/24 19:39:49    646s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[01/24 19:39:49    646s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 44310.888um^2
[01/24 19:39:49    646s] Top Routing info:
[01/24 19:39:49    646s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[01/24 19:39:49    646s]   Unshielded; Mask Constraint: 0; Source: route_type.
[01/24 19:39:49    646s] Trunk Routing info:
[01/24 19:39:49    646s]   Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/24 19:39:49    646s]   Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
[01/24 19:39:49    646s] Leaf Routing info:
[01/24 19:39:49    646s]   Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/24 19:39:49    646s]   Unshielded; Mask Constraint: 0; Source: route_type.
[01/24 19:39:49    646s] For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
[01/24 19:39:49    646s]   Slew time target (leaf):    0.200ns
[01/24 19:39:49    646s]   Slew time target (trunk):   0.200ns
[01/24 19:39:49    646s]   Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
[01/24 19:39:49    646s]   Buffer unit delay: 0.142ns
[01/24 19:39:49    646s]   Buffer max distance: 145.485um
[01/24 19:39:49    646s] Fastest wire driving cells and distances:
[01/24 19:39:49    646s]   Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=145.485um, saturatedSlew=0.145ns, speed=721.294um per ns, cellArea=16.455um^2 per 1000um}
[01/24 19:39:49    646s]   Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=94.992um, saturatedSlew=0.141ns, speed=723.197um per ns, cellArea=14.401um^2 per 1000um}
[01/24 19:39:49    646s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=631.652um, saturatedSlew=0.147ns, speed=1570.102um per ns, cellArea=23.823um^2 per 1000um}
[01/24 19:39:49    646s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=632.069um, saturatedSlew=0.147ns, speed=1571.529um per ns, cellArea=21.643um^2 per 1000um}
[01/24 19:39:49    646s] 
[01/24 19:39:49    646s] 
[01/24 19:39:49    646s] Logic Sizing Table:
[01/24 19:39:49    646s] 
[01/24 19:39:49    646s] ----------------------------------------------------------
[01/24 19:39:49    646s] Cell    Instance count    Source    Eligible library cells
[01/24 19:39:49    646s] ----------------------------------------------------------
[01/24 19:39:49    646s]   (empty table)
[01/24 19:39:49    646s] ----------------------------------------------------------
[01/24 19:39:49    646s] 
[01/24 19:39:49    646s] 
[01/24 19:39:49    646s] Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
[01/24 19:39:49    646s]   Sources:                     pin clk
[01/24 19:39:49    646s]   Total number of sinks:       494
[01/24 19:39:49    646s]   Delay constrained sinks:     494
[01/24 19:39:49    646s]   Constrains:                  default
[01/24 19:39:49    646s]   Non-leaf sinks:              0
[01/24 19:39:49    646s]   Ignore pins:                 0
[01/24 19:39:49    646s]  Timing corner default_emulate_delay_corner:both.late:
[01/24 19:39:49    646s]   Skew target:                 0.200ns
[01/24 19:39:49    646s] Primary reporting skew groups are:
[01/24 19:39:49    646s] skew_group clk/default_emulate_constraint_mode with 494 clock sinks
[01/24 19:39:49    646s] 
[01/24 19:39:49    646s] Clock DAG stats initial state:
[01/24 19:39:49    646s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/24 19:39:49    646s]   sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:49    646s]   misc counts      : r=1, pp=0
[01/24 19:39:49    646s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/24 19:39:49    646s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/24 19:39:49    646s] Clock DAG hash initial state: 4246786584677922433 10194790122063402585
[01/24 19:39:49    646s] CTS services accumulated run-time stats initial state:
[01/24 19:39:49    646s]   delay calculator: calls=5007, total_wall_time=0.180s, mean_wall_time=0.036ms
[01/24 19:39:49    646s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[01/24 19:39:49    646s]   steiner router: calls=5008, total_wall_time=0.074s, mean_wall_time=0.015ms
[01/24 19:39:49    646s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[01/24 19:39:49    646s] Unshielded; Mask Constraint: 0; Source: route_type.
[01/24 19:39:49    646s] 
[01/24 19:39:49    646s] Layer information for route type default_route_type_nonleaf:
[01/24 19:39:49    646s] 
[01/24 19:39:49    646s] ----------------------------------------------------------------------
[01/24 19:39:49    646s] Layer      Preferred    Route    Res.          Cap.          RC
[01/24 19:39:49    646s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/24 19:39:49    646s] ----------------------------------------------------------------------
[01/24 19:39:49    646s] Metal1     N            H          1.227         0.160         0.196
[01/24 19:39:49    646s] Metal2     N            V          0.755         0.143         0.108
[01/24 19:39:49    646s] Metal3     Y            H          0.755         0.151         0.114
[01/24 19:39:49    646s] Metal4     Y            V          0.755         0.146         0.110
[01/24 19:39:49    646s] Metal5     N            H          0.755         0.146         0.110
[01/24 19:39:49    646s] Metal6     N            V          0.755         0.150         0.113
[01/24 19:39:49    646s] Metal7     N            H          0.755         0.153         0.116
[01/24 19:39:49    646s] Metal8     N            V          0.268         0.153         0.041
[01/24 19:39:49    646s] Metal9     N            H          0.268         0.967         0.259
[01/24 19:39:49    646s] Metal10    N            V          0.097         0.459         0.045
[01/24 19:39:49    646s] Metal11    N            H          0.095         0.587         0.056
[01/24 19:39:49    646s] ----------------------------------------------------------------------
[01/24 19:39:49    646s] 
[01/24 19:39:49    646s] Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/24 19:39:49    646s] Unshielded; Mask Constraint: 0; Source: route_type.
[01/24 19:39:49    646s] 
[01/24 19:39:49    646s] Layer information for route type l_route_ccopt_autotrimmed:
[01/24 19:39:49    646s] 
[01/24 19:39:49    646s] ----------------------------------------------------------------------
[01/24 19:39:49    646s] Layer      Preferred    Route    Res.          Cap.          RC
[01/24 19:39:49    646s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/24 19:39:49    646s] ----------------------------------------------------------------------
[01/24 19:39:49    646s] Metal1     N            H          1.227         0.160         0.196
[01/24 19:39:49    646s] Metal2     N            V          0.755         0.143         0.108
[01/24 19:39:49    646s] Metal3     N            H          0.755         0.151         0.114
[01/24 19:39:49    646s] Metal4     N            V          0.755         0.146         0.110
[01/24 19:39:49    646s] Metal5     Y            H          0.755         0.146         0.110
[01/24 19:39:49    646s] Metal6     Y            V          0.755         0.150         0.113
[01/24 19:39:49    646s] Metal7     Y            H          0.755         0.153         0.116
[01/24 19:39:49    646s] Metal8     N            V          0.268         0.153         0.041
[01/24 19:39:49    646s] Metal9     N            H          0.268         0.967         0.259
[01/24 19:39:49    646s] Metal10    N            V          0.097         0.459         0.045
[01/24 19:39:49    646s] Metal11    N            H          0.095         0.587         0.056
[01/24 19:39:49    646s] ----------------------------------------------------------------------
[01/24 19:39:49    646s] 
[01/24 19:39:49    646s] Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/24 19:39:49    646s] Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
[01/24 19:39:49    646s] 
[01/24 19:39:49    646s] Layer information for route type t_route_ccopt_autotrimmed:
[01/24 19:39:49    646s] 
[01/24 19:39:49    646s] ----------------------------------------------------------------------------------
[01/24 19:39:49    646s] Layer      Preferred    Route    Res.          Cap.          RC           Tracks
[01/24 19:39:49    646s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[01/24 19:39:49    646s]                                                                           to Layer
[01/24 19:39:49    646s] ----------------------------------------------------------------------------------
[01/24 19:39:49    646s] Metal1     N            H          0.818         0.190         0.156         3
[01/24 19:39:49    646s] Metal2     N            V          0.503         0.182         0.092         3
[01/24 19:39:49    646s] Metal3     N            H          0.503         0.189         0.095         3
[01/24 19:39:49    646s] Metal4     N            V          0.503         0.184         0.093         3
[01/24 19:39:49    646s] Metal5     Y            H          0.503         0.190         0.096         3
[01/24 19:39:49    646s] Metal6     Y            V          0.503         0.190         0.096         3
[01/24 19:39:49    646s] Metal7     Y            H          0.503         0.190         0.095         3
[01/24 19:39:49    646s] Metal8     N            V          0.178         0.192         0.034         3
[01/24 19:39:49    646s] Metal9     N            H          0.178         1.175         0.210         3
[01/24 19:39:49    646s] Metal10    N            V          0.065         0.402         0.026         7
[01/24 19:39:49    646s] Metal11    N            H          0.064         0.477         0.030         7
[01/24 19:39:49    646s] ----------------------------------------------------------------------------------
[01/24 19:39:49    646s] 
[01/24 19:39:49    646s] 
[01/24 19:39:49    646s] Via selection for estimated routes (rule default):
[01/24 19:39:49    646s] 
[01/24 19:39:49    646s] ----------------------------------------------------------------------------
[01/24 19:39:49    646s] Layer              Via Cell          Res.     Cap.     RC       Top of Stack
[01/24 19:39:49    646s] Range                                (Ohm)    (fF)     (fs)     Only
[01/24 19:39:49    646s] ----------------------------------------------------------------------------
[01/24 19:39:49    646s] Metal1-Metal2      M2_M1_VH          6.600    0.011    0.072    false
[01/24 19:39:49    646s] Metal2-Metal3      M3_M2_HH          6.600    0.008    0.054    false
[01/24 19:39:49    646s] Metal3-Metal4      M4_M3_VH          6.600    0.010    0.064    false
[01/24 19:39:49    646s] Metal4-Metal5      M5_M4_HH          6.600    0.008    0.054    false
[01/24 19:39:49    646s] Metal5-Metal6      M6_M5_VH          6.600    0.010    0.064    false
[01/24 19:39:49    646s] Metal6-Metal7      M7_M6_HV          6.600    0.010    0.065    false
[01/24 19:39:49    646s] Metal7-Metal8      M8_M7_VV          6.600    0.009    0.057    false
[01/24 19:39:49    646s] Metal8-Metal9      M9_M8_VH          0.280    0.021    0.006    false
[01/24 19:39:49    646s] Metal9-Metal10     M10_M9_VH         0.280    0.104    0.029    false
[01/24 19:39:49    646s] Metal10-Metal11    M11_M10_HV_NEW    0.060    0.053    0.003    false
[01/24 19:39:49    646s] ----------------------------------------------------------------------------
[01/24 19:39:49    646s] 
[01/24 19:39:49    646s] Via selection for estimated routes (rule NDR_13):
[01/24 19:39:49    646s] 
[01/24 19:39:49    646s] ----------------------------------------------------------------------------
[01/24 19:39:49    646s] Layer              Via Cell          Res.     Cap.     RC       Top of Stack
[01/24 19:39:49    646s] Range                                (Ohm)    (fF)     (fs)     Only
[01/24 19:39:49    646s] ----------------------------------------------------------------------------
[01/24 19:39:49    646s] Metal1-Metal2      M2_M1_VH          6.600    0.011    0.072    false
[01/24 19:39:49    646s] Metal2-Metal3      M3_M2_HH          6.600    0.008    0.054    false
[01/24 19:39:49    646s] Metal3-Metal4      M4_M3_VH          6.600    0.010    0.064    false
[01/24 19:39:49    646s] Metal4-Metal5      M5_M4_HH          6.600    0.008    0.054    false
[01/24 19:39:49    646s] Metal5-Metal6      M6_M5_VH          6.600    0.010    0.064    false
[01/24 19:39:49    646s] Metal6-Metal7      M7_M6_HV          6.600    0.010    0.065    false
[01/24 19:39:49    646s] Metal7-Metal8      M8_M7_VV          6.600    0.009    0.057    false
[01/24 19:39:49    646s] Metal8-Metal9      M9_M8_VH          0.280    0.021    0.006    false
[01/24 19:39:49    646s] Metal9-Metal10     M10_M9_VH         0.280    0.104    0.029    false
[01/24 19:39:49    646s] Metal10-Metal11    M11_M10_HV_NEW    0.060    0.053    0.003    false
[01/24 19:39:49    646s] ----------------------------------------------------------------------------
[01/24 19:39:49    646s] 
[01/24 19:39:49    646s] No ideal or dont_touch nets found in the clock tree
[01/24 19:39:49    646s] No dont_touch hnets found in the clock tree
[01/24 19:39:49    646s] No dont_touch hpins found in the clock network.
[01/24 19:39:49    646s] Checking for illegal sizes of clock logic instances...
[01/24 19:39:49    646s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:49    646s] 
[01/24 19:39:49    646s] Filtering reasons for cell type: buffer
[01/24 19:39:49    646s] =======================================
[01/24 19:39:49    646s] 
[01/24 19:39:49    646s] ---------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:39:49    646s] Clock trees    Power domain    Reason                         Library cells
[01/24 19:39:49    646s] ---------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:39:49    646s] all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX20 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX6
[01/24 19:39:49    646s]                                                                 CLKBUFX8 }
[01/24 19:39:49    646s] all            auto-default    Library trimming               { BUFX3 BUFX4 }
[01/24 19:39:49    646s] ---------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:39:49    646s] 
[01/24 19:39:49    646s] Filtering reasons for cell type: inverter
[01/24 19:39:49    646s] =========================================
[01/24 19:39:49    646s] 
[01/24 19:39:49    646s] --------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:39:49    646s] Clock trees    Power domain    Reason                         Library cells
[01/24 19:39:49    646s] --------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:39:49    646s] all            auto-default    Library trimming               { CLKINVX1 CLKINVX2 CLKINVX3 }
[01/24 19:39:49    646s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX6 CLKINVX8 INVX12 INVX16
[01/24 19:39:49    646s]                                                                 INVX20 INVX4 INVX6 INVX8 }
[01/24 19:39:49    646s] --------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:39:49    646s] 
[01/24 19:39:49    646s] 
[01/24 19:39:49    646s] Validating CTS configuration done. (took cpu=0:00:01.9 real=0:00:02.1)
[01/24 19:39:49    646s] CCOpt configuration status: all checks passed.
[01/24 19:39:49    646s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[01/24 19:39:49    646s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[01/24 19:39:49    646s]   No exclusion drivers are needed.
[01/24 19:39:49    646s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[01/24 19:39:49    646s] Antenna diode management...
[01/24 19:39:49    646s]   Found 0 antenna diodes in the clock trees.
[01/24 19:39:49    646s]   
[01/24 19:39:49    646s] Antenna diode management done.
[01/24 19:39:49    646s] Adding driver cells for primary IOs...
[01/24 19:39:49    646s]   
[01/24 19:39:49    646s]   ----------------------------------------------------------------------------------------------
[01/24 19:39:49    646s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[01/24 19:39:49    646s]   ----------------------------------------------------------------------------------------------
[01/24 19:39:49    646s]     (empty table)
[01/24 19:39:49    646s]   ----------------------------------------------------------------------------------------------
[01/24 19:39:49    646s]   
[01/24 19:39:49    646s]   
[01/24 19:39:49    646s] Adding driver cells for primary IOs done.
[01/24 19:39:49    646s] Adding driver cell for primary IO roots...
[01/24 19:39:49    646s] Adding driver cell for primary IO roots done.
[01/24 19:39:49    646s] Maximizing clock DAG abstraction...
[01/24 19:39:49    646s]   Removing clock DAG drivers
[01/24 19:39:49    646s] Maximizing clock DAG abstraction done.
[01/24 19:39:49    646s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.5 real=0:00:03.7)
[01/24 19:39:49    646s] Synthesizing clock trees...
[01/24 19:39:49    646s]   Preparing To Balance...
[01/24 19:39:49    646s]   Leaving CCOpt scope - Cleaning up placement interface...
[01/24 19:39:49    646s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2240.6M, EPOCH TIME: 1706117989.384868
[01/24 19:39:49    646s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:49    646s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:49    646s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:49    646s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:49    646s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.048, MEM:2220.6M, EPOCH TIME: 1706117989.432736
[01/24 19:39:49    646s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:49    646s]   Leaving CCOpt scope - Initializing placement interface...
[01/24 19:39:49    646s] OPERPROF: Starting DPlace-Init at level 1, MEM:2192.1M, EPOCH TIME: 1706117989.433341
[01/24 19:39:49    646s] Processing tracks to init pin-track alignment.
[01/24 19:39:49    646s] z: 2, totalTracks: 1
[01/24 19:39:49    646s] z: 4, totalTracks: 1
[01/24 19:39:49    646s] z: 6, totalTracks: 1
[01/24 19:39:49    646s] z: 8, totalTracks: 1
[01/24 19:39:49    646s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:39:49    646s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2192.1M, EPOCH TIME: 1706117989.445037
[01/24 19:39:49    646s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:49    646s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:49    646s] 
[01/24 19:39:49    646s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:39:49    646s] OPERPROF:     Starting CMU at level 3, MEM:2192.1M, EPOCH TIME: 1706117989.499011
[01/24 19:39:49    646s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2192.1M, EPOCH TIME: 1706117989.500370
[01/24 19:39:49    646s] 
[01/24 19:39:49    646s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:39:49    646s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.057, MEM:2192.1M, EPOCH TIME: 1706117989.501809
[01/24 19:39:49    646s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2192.1M, EPOCH TIME: 1706117989.501885
[01/24 19:39:49    646s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2192.1M, EPOCH TIME: 1706117989.501960
[01/24 19:39:49    646s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2192.1MB).
[01/24 19:39:49    646s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.071, MEM:2192.1M, EPOCH TIME: 1706117989.503893
[01/24 19:39:49    646s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 19:39:49    646s]   Merging duplicate siblings in DAG...
[01/24 19:39:49    646s]     Clock DAG stats before merging:
[01/24 19:39:49    646s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/24 19:39:49    646s]       sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:49    646s]       misc counts      : r=1, pp=0
[01/24 19:39:49    646s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/24 19:39:49    646s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/24 19:39:49    646s]     Clock DAG hash before merging: 4246786584677922433 10194790122063402585
[01/24 19:39:49    646s]     CTS services accumulated run-time stats before merging:
[01/24 19:39:49    646s]       delay calculator: calls=5007, total_wall_time=0.180s, mean_wall_time=0.036ms
[01/24 19:39:49    646s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[01/24 19:39:49    646s]       steiner router: calls=5008, total_wall_time=0.074s, mean_wall_time=0.015ms
[01/24 19:39:49    646s]     Resynthesising clock tree into netlist...
[01/24 19:39:49    646s]       Reset timing graph...
[01/24 19:39:49    646s] Ignoring AAE DB Resetting ...
[01/24 19:39:49    646s]       Reset timing graph done.
[01/24 19:39:49    646s]     Resynthesising clock tree into netlist done.
[01/24 19:39:49    646s]     Merging duplicate clock dag driver clones in DAG...
[01/24 19:39:49    646s]     Merging duplicate clock dag driver clones in DAG done.
[01/24 19:39:49    646s]     
[01/24 19:39:49    646s]     Disconnecting clock tree from netlist...
[01/24 19:39:49    646s]     Disconnecting clock tree from netlist done.
[01/24 19:39:49    646s]   Merging duplicate siblings in DAG done.
[01/24 19:39:49    646s]   Applying movement limits...
[01/24 19:39:49    646s]   Applying movement limits done.
[01/24 19:39:49    646s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 19:39:49    646s]   CCOpt::Phase::Construction...
[01/24 19:39:49    646s]   Stage::Clustering...
[01/24 19:39:49    646s]   Clustering...
[01/24 19:39:49    646s]     Clock DAG hash before 'Clustering': 4246786584677922433 10194790122063402585
[01/24 19:39:49    646s]     CTS services accumulated run-time stats before 'Clustering':
[01/24 19:39:49    646s]       delay calculator: calls=5007, total_wall_time=0.180s, mean_wall_time=0.036ms
[01/24 19:39:49    646s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[01/24 19:39:49    646s]       steiner router: calls=5008, total_wall_time=0.074s, mean_wall_time=0.015ms
[01/24 19:39:49    646s]     Initialize for clustering...
[01/24 19:39:49    646s]     Clock DAG stats before clustering:
[01/24 19:39:49    646s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/24 19:39:49    646s]       sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:49    646s]       misc counts      : r=1, pp=0
[01/24 19:39:49    646s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/24 19:39:49    646s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/24 19:39:49    646s]     Clock DAG hash before clustering: 4246786584677922433 10194790122063402585
[01/24 19:39:49    646s]     CTS services accumulated run-time stats before clustering:
[01/24 19:39:49    646s]       delay calculator: calls=5007, total_wall_time=0.180s, mean_wall_time=0.036ms
[01/24 19:39:49    646s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[01/24 19:39:49    646s]       steiner router: calls=5008, total_wall_time=0.074s, mean_wall_time=0.015ms
[01/24 19:39:49    646s]     Computing max distances from locked parents...
[01/24 19:39:49    646s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[01/24 19:39:49    646s]     Computing max distances from locked parents done.
[01/24 19:39:49    646s]     Computing optimal clock node locations...
[01/24 19:39:49    646s]     : ...20% ...40% ...60% ...80% ...100% 
[01/24 19:39:49    646s]     Optimal path computation stats:
[01/24 19:39:49    646s]       Successful          : 4
[01/24 19:39:49    646s]       Unsuccessful        : 0
[01/24 19:39:49    646s]       Immovable           : 140183437574145
[01/24 19:39:49    646s]       lockedParentLocation: 0
[01/24 19:39:49    646s]       Region hash         : e4d0d11cb7a6f7ec
[01/24 19:39:49    646s]     Unsuccessful details:
[01/24 19:39:49    646s]     
[01/24 19:39:49    646s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:49    646s] End AAE Lib Interpolated Model. (MEM=2192.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:39:49    646s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:49    646s]     Bottom-up phase...
[01/24 19:39:49    646s]     Clustering bottom-up starting from leaves...
[01/24 19:39:49    646s]       Clustering clock_tree clk...
[01/24 19:39:50    647s]           Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/24 19:39:50    647s]           Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:50    647s]       Clustering clock_tree clk done.
[01/24 19:39:50    647s]     Clustering bottom-up starting from leaves done.
[01/24 19:39:50    647s]     Rebuilding the clock tree after clustering...
[01/24 19:39:50    647s]     Rebuilding the clock tree after clustering done.
[01/24 19:39:50    647s]     Clock DAG stats after bottom-up phase:
[01/24 19:39:50    647s]       cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:50    647s]       sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:50    647s]       misc counts      : r=1, pp=0
[01/24 19:39:50    647s]       cell areas       : b=35.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=35.568um^2
[01/24 19:39:50    647s]       hp wire lengths  : top=0.000um, trunk=291.530um, leaf=1451.120um, total=1742.650um
[01/24 19:39:50    647s]     Clock DAG library cell distribution after bottom-up phase {count}:
[01/24 19:39:50    647s]        Bufs: CLKBUFX4: 14 CLKBUFX3: 1 
[01/24 19:39:50    647s]     Clock DAG hash after bottom-up phase: 2833442760222318224 17330118128631244501
[01/24 19:39:50    647s]     CTS services accumulated run-time stats after bottom-up phase:
[01/24 19:39:50    647s]       delay calculator: calls=5152, total_wall_time=0.201s, mean_wall_time=0.039ms
[01/24 19:39:50    647s]       legalizer: calls=197, total_wall_time=0.007s, mean_wall_time=0.035ms
[01/24 19:39:50    647s]       steiner router: calls=5147, total_wall_time=0.210s, mean_wall_time=0.041ms
[01/24 19:39:50    647s]     Bottom-up phase done. (took cpu=0:00:01.1 real=0:00:01.1)
[01/24 19:39:50    647s]     Legalizing clock trees...
[01/24 19:39:50    647s]     Resynthesising clock tree into netlist...
[01/24 19:39:50    647s]       Reset timing graph...
[01/24 19:39:50    647s] Ignoring AAE DB Resetting ...
[01/24 19:39:50    647s]       Reset timing graph done.
[01/24 19:39:50    647s]     Resynthesising clock tree into netlist done.
[01/24 19:39:50    647s]     Commiting net attributes....
[01/24 19:39:50    647s]     Commiting net attributes. done.
[01/24 19:39:50    647s]     Leaving CCOpt scope - ClockRefiner...
[01/24 19:39:50    647s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2214.2M, EPOCH TIME: 1706117990.678116
[01/24 19:39:50    647s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:50    647s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:50    647s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:50    647s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:50    647s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.057, MEM:2173.2M, EPOCH TIME: 1706117990.734723
[01/24 19:39:50    647s]     Assigned high priority to 509 instances.
[01/24 19:39:50    647s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[01/24 19:39:50    647s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[01/24 19:39:50    647s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2173.2M, EPOCH TIME: 1706117990.755856
[01/24 19:39:50    647s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2173.2M, EPOCH TIME: 1706117990.756031
[01/24 19:39:50    647s] Processing tracks to init pin-track alignment.
[01/24 19:39:50    647s] z: 2, totalTracks: 1
[01/24 19:39:50    647s] z: 4, totalTracks: 1
[01/24 19:39:50    647s] z: 6, totalTracks: 1
[01/24 19:39:50    647s] z: 8, totalTracks: 1
[01/24 19:39:50    647s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:39:50    647s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2173.2M, EPOCH TIME: 1706117990.768761
[01/24 19:39:50    647s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:50    647s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:50    647s] 
[01/24 19:39:50    647s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:39:50    647s] OPERPROF:       Starting CMU at level 4, MEM:2173.2M, EPOCH TIME: 1706117990.821591
[01/24 19:39:50    647s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:2173.2M, EPOCH TIME: 1706117990.823109
[01/24 19:39:50    647s] 
[01/24 19:39:50    647s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:39:50    647s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.056, MEM:2173.2M, EPOCH TIME: 1706117990.824800
[01/24 19:39:50    647s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2173.2M, EPOCH TIME: 1706117990.824886
[01/24 19:39:50    647s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2173.2M, EPOCH TIME: 1706117990.824966
[01/24 19:39:50    647s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2173.2MB).
[01/24 19:39:50    647s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.071, MEM:2173.2M, EPOCH TIME: 1706117990.827243
[01/24 19:39:50    647s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.071, MEM:2173.2M, EPOCH TIME: 1706117990.827318
[01/24 19:39:50    647s] TDRefine: refinePlace mode is spiral
[01/24 19:39:50    647s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.82999.10
[01/24 19:39:50    647s] OPERPROF: Starting RefinePlace at level 1, MEM:2173.2M, EPOCH TIME: 1706117990.827437
[01/24 19:39:50    647s] *** Starting refinePlace (0:10:48 mem=2173.2M) ***
[01/24 19:39:50    647s] Total net bbox length = 1.902e+05 (1.002e+05 8.998e+04) (ext = 1.286e+04)
[01/24 19:39:50    647s] 
[01/24 19:39:50    647s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:39:50    647s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 19:39:50    647s] (I)      Default pattern map key = picorv32_default.
[01/24 19:39:50    647s] (I)      Default pattern map key = picorv32_default.
[01/24 19:39:50    647s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2173.2M, EPOCH TIME: 1706117990.851685
[01/24 19:39:50    647s] Starting refinePlace ...
[01/24 19:39:50    647s] (I)      Default pattern map key = picorv32_default.
[01/24 19:39:50    647s] One DDP V2 for no tweak run.
[01/24 19:39:50    647s] (I)      Default pattern map key = picorv32_default.
[01/24 19:39:50    647s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2173.2M, EPOCH TIME: 1706117990.888787
[01/24 19:39:50    647s] DDP initSite1 nrRow 122 nrJob 122
[01/24 19:39:50    647s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2173.2M, EPOCH TIME: 1706117990.888913
[01/24 19:39:50    647s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2173.2M, EPOCH TIME: 1706117990.889206
[01/24 19:39:50    647s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2173.2M, EPOCH TIME: 1706117990.889282
[01/24 19:39:50    647s] DDP markSite nrRow 122 nrJob 122
[01/24 19:39:50    647s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.010, REAL:0.000, MEM:2173.2M, EPOCH TIME: 1706117990.889773
[01/24 19:39:50    647s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.010, REAL:0.001, MEM:2173.2M, EPOCH TIME: 1706117990.889851
[01/24 19:39:50    647s]   Spread Effort: high, standalone mode, useDDP on.
[01/24 19:39:50    647s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2173.2MB) @(0:10:48 - 0:10:48).
[01/24 19:39:50    647s] Move report: preRPlace moves 1 insts, mean move: 1.00 um, max move: 1.00 um 
[01/24 19:39:50    647s] 	Max move on inst (CTS_ccl_a_buf_00014): (111.20, 129.58) --> (112.20, 129.58)
[01/24 19:39:50    647s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX4
[01/24 19:39:50    647s] wireLenOptFixPriorityInst 494 inst fixed
[01/24 19:39:50    647s] 
[01/24 19:39:50    647s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/24 19:39:51    648s] Move report: legalization moves 40 insts, mean move: 1.59 um, max move: 5.60 um spiral
[01/24 19:39:51    648s] 	Max move on inst (genblk2.pcpi_div_minus_2469_59_g517): (114.20, 184.30) --> (108.60, 184.30)
[01/24 19:39:51    648s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:01.0)
[01/24 19:39:51    648s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 19:39:51    648s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=2192.3MB) @(0:10:48 - 0:10:48).
[01/24 19:39:51    648s] Move report: Detail placement moves 41 insts, mean move: 1.57 um, max move: 5.60 um 
[01/24 19:39:51    648s] 	Max move on inst (genblk2.pcpi_div_minus_2469_59_g517): (114.20, 184.30) --> (108.60, 184.30)
[01/24 19:39:51    648s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2192.3MB
[01/24 19:39:51    648s] Statistics of distance of Instance movement in refine placement:
[01/24 19:39:51    648s]   maximum (X+Y) =         5.60 um
[01/24 19:39:51    648s]   inst (genblk2.pcpi_div_minus_2469_59_g517) with max move: (114.2, 184.3) -> (108.6, 184.3)
[01/24 19:39:51    648s]   mean    (X+Y) =         1.57 um
[01/24 19:39:51    648s] Summary Report:
[01/24 19:39:51    648s] Instances move: 41 (out of 9362 movable)
[01/24 19:39:51    648s] Instances flipped: 0
[01/24 19:39:51    648s] Mean displacement: 1.57 um
[01/24 19:39:51    648s] Max displacement: 5.60 um (Instance: genblk2.pcpi_div_minus_2469_59_g517) (114.2, 184.3) -> (108.6, 184.3)
[01/24 19:39:51    648s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: NAND2BX1
[01/24 19:39:51    648s] Total instances moved : 41
[01/24 19:39:51    648s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.440, REAL:0.428, MEM:2192.3M, EPOCH TIME: 1706117991.279778
[01/24 19:39:51    648s] Total net bbox length = 1.902e+05 (1.002e+05 9.001e+04) (ext = 1.286e+04)
[01/24 19:39:51    648s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2192.3MB
[01/24 19:39:51    648s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=2192.3MB) @(0:10:48 - 0:10:48).
[01/24 19:39:51    648s] *** Finished refinePlace (0:10:48 mem=2192.3M) ***
[01/24 19:39:51    648s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.82999.10
[01/24 19:39:51    648s] OPERPROF: Finished RefinePlace at level 1, CPU:0.470, REAL:0.459, MEM:2192.3M, EPOCH TIME: 1706117991.286397
[01/24 19:39:51    648s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2192.3M, EPOCH TIME: 1706117991.286512
[01/24 19:39:51    648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9362).
[01/24 19:39:51    648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:51    648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:51    648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:51    648s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.056, MEM:2189.3M, EPOCH TIME: 1706117991.342761
[01/24 19:39:51    648s]     ClockRefiner summary
[01/24 19:39:51    648s]     All clock instances: Moved 5, flipped 2 and cell swapped 0 (out of a total of 509).
[01/24 19:39:51    648s]     The largest move was 1.71 um for CDN_MBIT_decoded_imm_reg[16]_MB_decoded_imm_reg[17]_MB_decoded_imm_reg[18]_MB_decoded_imm_reg[19].
[01/24 19:39:51    648s]     Non-sink clock instances: Moved 1, flipped 0 and cell swapped 0 (out of a total of 15).
[01/24 19:39:51    648s]     The largest move was 1 um for CTS_ccl_a_buf_00014.
[01/24 19:39:51    648s]     Clock sinks: Moved 4, flipped 2 and cell swapped 0 (out of a total of 494).
[01/24 19:39:51    648s]     The largest move was 1.71 um for CDN_MBIT_decoded_imm_reg[16]_MB_decoded_imm_reg[17]_MB_decoded_imm_reg[18]_MB_decoded_imm_reg[19].
[01/24 19:39:51    648s]     Revert refine place priority changes on 0 instances.
[01/24 19:39:51    648s] OPERPROF: Starting DPlace-Init at level 1, MEM:2189.3M, EPOCH TIME: 1706117991.365127
[01/24 19:39:51    648s] Processing tracks to init pin-track alignment.
[01/24 19:39:51    648s] z: 2, totalTracks: 1
[01/24 19:39:51    648s] z: 4, totalTracks: 1
[01/24 19:39:51    648s] z: 6, totalTracks: 1
[01/24 19:39:51    648s] z: 8, totalTracks: 1
[01/24 19:39:51    648s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:39:51    648s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2189.3M, EPOCH TIME: 1706117991.379336
[01/24 19:39:51    648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:51    648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:51    648s] 
[01/24 19:39:51    648s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:39:51    648s] OPERPROF:     Starting CMU at level 3, MEM:2189.3M, EPOCH TIME: 1706117991.426904
[01/24 19:39:51    648s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:2189.3M, EPOCH TIME: 1706117991.430460
[01/24 19:39:51    648s] 
[01/24 19:39:51    648s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:39:51    648s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.053, MEM:2189.3M, EPOCH TIME: 1706117991.432059
[01/24 19:39:51    648s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2189.3M, EPOCH TIME: 1706117991.432140
[01/24 19:39:51    648s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2189.3M, EPOCH TIME: 1706117991.432217
[01/24 19:39:51    648s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2189.3MB).
[01/24 19:39:51    648s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.069, MEM:2189.3M, EPOCH TIME: 1706117991.434386
[01/24 19:39:51    648s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.8)
[01/24 19:39:51    648s]     Disconnecting clock tree from netlist...
[01/24 19:39:51    648s]     Disconnecting clock tree from netlist done.
[01/24 19:39:51    648s]     Leaving CCOpt scope - Cleaning up placement interface...
[01/24 19:39:51    648s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2189.3M, EPOCH TIME: 1706117991.438591
[01/24 19:39:51    648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:51    648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:51    648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:51    648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:51    648s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.054, MEM:2189.3M, EPOCH TIME: 1706117991.492231
[01/24 19:39:51    648s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 19:39:51    648s]     Leaving CCOpt scope - Initializing placement interface...
[01/24 19:39:51    648s] OPERPROF: Starting DPlace-Init at level 1, MEM:2189.3M, EPOCH TIME: 1706117991.493198
[01/24 19:39:51    648s] Processing tracks to init pin-track alignment.
[01/24 19:39:51    648s] z: 2, totalTracks: 1
[01/24 19:39:51    648s] z: 4, totalTracks: 1
[01/24 19:39:51    648s] z: 6, totalTracks: 1
[01/24 19:39:51    648s] z: 8, totalTracks: 1
[01/24 19:39:51    648s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:39:51    648s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2189.3M, EPOCH TIME: 1706117991.513750
[01/24 19:39:51    648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:51    648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:51    648s] 
[01/24 19:39:51    648s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:39:51    648s] OPERPROF:     Starting CMU at level 3, MEM:2189.3M, EPOCH TIME: 1706117991.566924
[01/24 19:39:51    648s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2189.3M, EPOCH TIME: 1706117991.568508
[01/24 19:39:51    648s] 
[01/24 19:39:51    648s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:39:51    648s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.056, MEM:2189.3M, EPOCH TIME: 1706117991.570203
[01/24 19:39:51    648s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2189.3M, EPOCH TIME: 1706117991.570292
[01/24 19:39:51    648s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2189.3M, EPOCH TIME: 1706117991.570375
[01/24 19:39:51    648s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2189.3MB).
[01/24 19:39:51    648s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.079, MEM:2189.3M, EPOCH TIME: 1706117991.572593
[01/24 19:39:51    648s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 19:39:51    648s]     Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/24 19:39:51    648s] End AAE Lib Interpolated Model. (MEM=2189.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:39:51    648s]     Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:51    648s]     
[01/24 19:39:51    648s]     Clock tree legalization - Histogram:
[01/24 19:39:51    648s]     ====================================
[01/24 19:39:51    648s]     
[01/24 19:39:51    648s]     --------------------------------
[01/24 19:39:51    648s]     Movement (um)    Number of cells
[01/24 19:39:51    648s]     --------------------------------
[01/24 19:39:51    648s]     [1,1)                   1
[01/24 19:39:51    648s]     --------------------------------
[01/24 19:39:51    648s]     
[01/24 19:39:51    648s]     
[01/24 19:39:51    648s]     Clock tree legalization - Top 10 Movements:
[01/24 19:39:51    648s]     ===========================================
[01/24 19:39:51    648s]     
[01/24 19:39:51    648s]     -------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:39:51    648s]     Movement (um)    Desired              Achieved             Node
[01/24 19:39:51    648s]                      location             location             
[01/24 19:39:51    648s]     -------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:39:51    648s]           1          (111.200,129.580)    (112.200,129.580)    CTS_ccl_a_buf_00014 (a lib_cell CLKBUFX4) at (112.200,129.580), in power domain auto-default
[01/24 19:39:51    648s]           0          (110.062,60.583)     (110.062,60.583)     CTS_ccl_a_buf_00010 (a lib_cell CLKBUFX4) at (109.600,59.470), in power domain auto-default
[01/24 19:39:51    648s]           0          (192.463,43.483)     (192.463,43.483)     CTS_ccl_a_buf_00009 (a lib_cell CLKBUFX4) at (192.000,42.370), in power domain auto-default
[01/24 19:39:51    648s]           0          (58.262,44.678)      (58.262,44.678)      CTS_ccl_a_buf_00003 (a lib_cell CLKBUFX4) at (57.800,44.080), in power domain auto-default
[01/24 19:39:51    648s]           0          (84.062,137.018)     (84.062,137.018)     CTS_ccl_a_buf_00002 (a lib_cell CLKBUFX4) at (83.600,136.420), in power domain auto-default
[01/24 19:39:51    648s]           0          (69.263,146.083)     (69.263,146.083)     CTS_ccl_a_buf_00001 (a lib_cell CLKBUFX4) at (68.800,144.970), in power domain auto-default
[01/24 19:39:51    648s]           0          (111.662,43.483)     (111.662,43.483)     CTS_ccl_a_buf_00015 (a lib_cell CLKBUFX4) at (111.200,42.370), in power domain auto-default
[01/24 19:39:51    648s]           0          (152.262,130.178)    (152.262,130.178)    CTS_ccl_a_buf_00008 (a lib_cell CLKBUFX4) at (151.800,129.580), in power domain auto-default
[01/24 19:39:51    648s]           0          (112.862,184.898)    (112.862,184.898)    CTS_ccl_a_buf_00004 (a lib_cell CLKBUFX4) at (112.400,184.300), in power domain auto-default
[01/24 19:39:51    648s]           0          (112.662,130.178)    (112.662,130.178)    CTS_ccl_a_buf_00014 (a lib_cell CLKBUFX4) at (112.200,129.580), in power domain auto-default
[01/24 19:39:51    648s]     -------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:39:51    648s]     
[01/24 19:39:51    648s]     Legalizing clock trees done. (took cpu=0:00:01.0 real=0:00:01.0)
[01/24 19:39:51    648s]     Clock DAG stats after 'Clustering':
[01/24 19:39:51    648s]       cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:51    648s]       sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:51    648s]       misc counts      : r=1, pp=0
[01/24 19:39:51    648s]       cell areas       : b=35.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=35.568um^2
[01/24 19:39:51    648s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:51    648s]       sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:51    648s]       wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.237pF, total=0.268pF
[01/24 19:39:51    648s]       wire lengths     : top=0.000um, trunk=467.705um, leaf=3451.541um, total=3919.246um
[01/24 19:39:51    648s]       hp wire lengths  : top=0.000um, trunk=290.730um, leaf=1451.120um, total=1741.850um
[01/24 19:39:51    648s]     Clock DAG net violations after 'Clustering': none
[01/24 19:39:51    648s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[01/24 19:39:51    648s]       Trunk : target=0.200ns count=3 avg=0.116ns sd=0.016ns min=0.103ns max=0.134ns {2 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:51    648s]       Leaf  : target=0.200ns count=13 avg=0.185ns sd=0.010ns min=0.165ns max=0.196ns {0 <= 0.120ns, 0 <= 0.160ns, 4 <= 0.180ns, 4 <= 0.190ns, 5 <= 0.200ns}
[01/24 19:39:51    648s]     Clock DAG library cell distribution after 'Clustering' {count}:
[01/24 19:39:51    648s]        Bufs: CLKBUFX4: 14 CLKBUFX3: 1 
[01/24 19:39:51    648s]     Clock DAG hash after 'Clustering': 11152004834232249850 7104741023278311935
[01/24 19:39:51    648s]     CTS services accumulated run-time stats after 'Clustering':
[01/24 19:39:51    648s]       delay calculator: calls=5168, total_wall_time=0.203s, mean_wall_time=0.039ms
[01/24 19:39:51    648s]       legalizer: calls=242, total_wall_time=0.008s, mean_wall_time=0.031ms
[01/24 19:39:51    648s]       steiner router: calls=5163, total_wall_time=0.224s, mean_wall_time=0.043ms
[01/24 19:39:51    648s]     Primary reporting skew groups after 'Clustering':
[01/24 19:39:51    648s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.345, max=0.359, avg=0.351, sd=0.004], skew [0.014 vs 0.200], 100% {0.345, 0.359} (wid=0.004 ws=0.003) (gid=0.356 gs=0.013)
[01/24 19:39:51    648s]           min path sink: CDN_MBIT_reg_next_pc_reg[21]_MB_reg_next_pc_reg[22]_MB_reg_next_pc_reg[23]_MB_reg_next_pc_reg[24]/CK
[01/24 19:39:51    648s]           max path sink: CDN_MBIT_mem_addr_reg[18]_MB_mem_addr_reg[19]_MB_mem_addr_reg[20]_MB_mem_addr_reg[21]/CK
[01/24 19:39:51    648s]     Skew group summary after 'Clustering':
[01/24 19:39:51    648s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.345, max=0.359, avg=0.351, sd=0.004], skew [0.014 vs 0.200], 100% {0.345, 0.359} (wid=0.004 ws=0.003) (gid=0.356 gs=0.013)
[01/24 19:39:51    648s]     Legalizer API calls during this step: 242 succeeded with high effort: 242 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:51    648s]   Clustering done. (took cpu=0:00:02.2 real=0:00:02.2)
[01/24 19:39:51    648s]   
[01/24 19:39:51    648s]   Post-Clustering Statistics Report
[01/24 19:39:51    648s]   =================================
[01/24 19:39:51    648s]   
[01/24 19:39:51    648s]   Fanout Statistics:
[01/24 19:39:51    648s]   
[01/24 19:39:51    648s]   ----------------------------------------------------------------------------------------------------------------------
[01/24 19:39:51    648s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[01/24 19:39:51    648s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[01/24 19:39:51    648s]   ----------------------------------------------------------------------------------------------------------------------
[01/24 19:39:51    648s]   Trunk         4       4.000       1         7        2.944      {2 <= 2, 1 <= 6, 1 <= 8}
[01/24 19:39:51    648s]   Leaf         13      38.000      30        43        4.491      {1 <= 30, 2 <= 33, 1 <= 36, 3 <= 39, 4 <= 42, 2 <= 45}
[01/24 19:39:51    648s]   ----------------------------------------------------------------------------------------------------------------------
[01/24 19:39:51    648s]   
[01/24 19:39:51    648s]   Clustering Failure Statistics:
[01/24 19:39:51    648s]   
[01/24 19:39:51    648s]   ----------------------------------------------
[01/24 19:39:51    648s]   Net Type    Clusters    Clusters    Transition
[01/24 19:39:51    648s]               Tried       Failed      Failures
[01/24 19:39:51    648s]   ----------------------------------------------
[01/24 19:39:51    648s]   Trunk           3           1            1
[01/24 19:39:51    648s]   Leaf           99          47           47
[01/24 19:39:51    648s]   ----------------------------------------------
[01/24 19:39:51    648s]   
[01/24 19:39:51    648s]   Clustering Partition Statistics:
[01/24 19:39:51    648s]   
[01/24 19:39:51    648s]   -------------------------------------------------------------------------------------
[01/24 19:39:51    648s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[01/24 19:39:51    648s]               Fraction    Fraction    Count        Size       Size    Size    Size
[01/24 19:39:51    648s]   -------------------------------------------------------------------------------------
[01/24 19:39:51    648s]   Trunk        0.000       1.000          1         13.000     13      13       0.000
[01/24 19:39:51    648s]   Leaf         0.000       1.000          1        494.000    494     494       0.000
[01/24 19:39:51    648s]   -------------------------------------------------------------------------------------
[01/24 19:39:51    648s]   
[01/24 19:39:51    648s]   
[01/24 19:39:51    648s]   Looking for fanout violations...
[01/24 19:39:51    648s]   Looking for fanout violations done.
[01/24 19:39:51    648s]   CongRepair After Initial Clustering...
[01/24 19:39:51    648s]   Reset timing graph...
[01/24 19:39:51    648s] Ignoring AAE DB Resetting ...
[01/24 19:39:51    648s]   Reset timing graph done.
[01/24 19:39:51    648s]   Leaving CCOpt scope - Early Global Route...
[01/24 19:39:51    648s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2227.4M, EPOCH TIME: 1706117991.682362
[01/24 19:39:51    648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:494).
[01/24 19:39:51    648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:51    648s] All LLGs are deleted
[01/24 19:39:51    648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:51    648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:51    648s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2227.4M, EPOCH TIME: 1706117991.730899
[01/24 19:39:51    648s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2227.4M, EPOCH TIME: 1706117991.731346
[01/24 19:39:51    648s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.050, REAL:0.051, MEM:2189.4M, EPOCH TIME: 1706117991.733279
[01/24 19:39:51    648s]   Clock implementation routing...
[01/24 19:39:51    648s] Net route status summary:
[01/24 19:39:51    648s]   Clock:        16 (unrouted=16, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 19:39:51    648s]   Non-clock: 13860 (unrouted=2073, trialRouted=11787, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2072, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 19:39:51    648s]     Routing using eGR only...
[01/24 19:39:51    648s]       Early Global Route - eGR only step...
[01/24 19:39:51    648s] (ccopt eGR): There are 16 nets to be routed. 0 nets have skip routing designation.
[01/24 19:39:51    648s] (ccopt eGR): There are 16 nets for routing of which 16 have one or more fixed wires.
[01/24 19:39:51    648s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/24 19:39:51    648s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/24 19:39:51    648s] (ccopt eGR): Start to route 16 all nets
[01/24 19:39:51    648s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2189.42 MB )
[01/24 19:39:51    648s] (I)      ==================== Layers =====================
[01/24 19:39:51    648s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:39:51    648s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 19:39:51    648s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:39:51    648s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 19:39:51    648s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 19:39:51    648s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 19:39:51    648s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 19:39:51    648s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 19:39:51    648s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 19:39:51    648s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 19:39:51    648s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 19:39:51    648s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 19:39:51    648s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 19:39:51    648s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 19:39:51    648s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 19:39:51    648s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 19:39:51    648s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 19:39:51    648s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 19:39:51    648s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 19:39:51    648s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 19:39:51    648s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 19:39:51    648s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 19:39:51    648s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 19:39:51    648s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 19:39:51    648s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 19:39:51    648s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:39:51    648s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 19:39:51    648s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 19:39:51    648s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 19:39:51    648s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 19:39:51    648s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 19:39:51    648s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 19:39:51    648s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 19:39:51    648s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 19:39:51    648s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 19:39:51    648s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 19:39:51    648s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 19:39:51    648s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 19:39:51    648s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 19:39:51    648s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 19:39:51    648s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:39:51    648s] (I)      Started Import and model ( Curr Mem: 2189.42 MB )
[01/24 19:39:51    648s] (I)      Default pattern map key = picorv32_default.
[01/24 19:39:51    648s] (I)      == Non-default Options ==
[01/24 19:39:51    648s] (I)      Clean congestion better                            : true
[01/24 19:39:51    648s] (I)      Estimate vias on DPT layer                         : true
[01/24 19:39:51    648s] (I)      Clean congestion layer assignment rounds           : 3
[01/24 19:39:51    648s] (I)      Layer constraints as soft constraints              : true
[01/24 19:39:51    648s] (I)      Soft top layer                                     : true
[01/24 19:39:51    648s] (I)      Skip prospective layer relax nets                  : true
[01/24 19:39:51    648s] (I)      Better NDR handling                                : true
[01/24 19:39:51    648s] (I)      Improved NDR modeling in LA                        : true
[01/24 19:39:51    648s] (I)      Routing cost fix for NDR handling                  : true
[01/24 19:39:51    648s] (I)      Block tracks for preroutes                         : true
[01/24 19:39:51    648s] (I)      Assign IRoute by net group key                     : true
[01/24 19:39:51    648s] (I)      Block unroutable channels                          : true
[01/24 19:39:51    648s] (I)      Block unroutable channels 3D                       : true
[01/24 19:39:51    648s] (I)      Bound layer relaxed segment wl                     : true
[01/24 19:39:51    648s] (I)      Blocked pin reach length threshold                 : 2
[01/24 19:39:51    648s] (I)      Check blockage within NDR space in TA              : true
[01/24 19:39:51    648s] (I)      Skip must join for term with via pillar            : true
[01/24 19:39:51    648s] (I)      Model find APA for IO pin                          : true
[01/24 19:39:51    648s] (I)      On pin location for off pin term                   : true
[01/24 19:39:51    648s] (I)      Handle EOL spacing                                 : true
[01/24 19:39:51    648s] (I)      Merge PG vias by gap                               : true
[01/24 19:39:51    648s] (I)      Maximum routing layer                              : 11
[01/24 19:39:51    648s] (I)      Route selected nets only                           : true
[01/24 19:39:51    648s] (I)      Refine MST                                         : true
[01/24 19:39:51    648s] (I)      Honor PRL                                          : true
[01/24 19:39:51    648s] (I)      Strong congestion aware                            : true
[01/24 19:39:51    648s] (I)      Improved initial location for IRoutes              : true
[01/24 19:39:51    648s] (I)      Multi panel TA                                     : true
[01/24 19:39:51    648s] (I)      Penalize wire overlap                              : true
[01/24 19:39:51    648s] (I)      Expand small instance blockage                     : true
[01/24 19:39:51    648s] (I)      Reduce via in TA                                   : true
[01/24 19:39:51    648s] (I)      SS-aware routing                                   : true
[01/24 19:39:51    648s] (I)      Improve tree edge sharing                          : true
[01/24 19:39:51    648s] (I)      Improve 2D via estimation                          : true
[01/24 19:39:51    648s] (I)      Refine Steiner tree                                : true
[01/24 19:39:51    648s] (I)      Build spine tree                                   : true
[01/24 19:39:51    648s] (I)      Model pass through capacity                        : true
[01/24 19:39:51    648s] (I)      Extend blockages by a half GCell                   : true
[01/24 19:39:51    648s] (I)      Consider pin shapes                                : true
[01/24 19:39:51    648s] (I)      Consider pin shapes for all nodes                  : true
[01/24 19:39:51    648s] (I)      Consider NR APA                                    : true
[01/24 19:39:51    648s] (I)      Consider IO pin shape                              : true
[01/24 19:39:51    648s] (I)      Fix pin connection bug                             : true
[01/24 19:39:51    648s] (I)      Consider layer RC for local wires                  : true
[01/24 19:39:51    648s] (I)      Route to clock mesh pin                            : true
[01/24 19:39:51    648s] (I)      LA-aware pin escape length                         : 2
[01/24 19:39:51    648s] (I)      Connect multiple ports                             : true
[01/24 19:39:51    648s] (I)      Split for must join                                : true
[01/24 19:39:51    648s] (I)      Number of threads                                  : 1
[01/24 19:39:51    648s] (I)      Routing effort level                               : 10000
[01/24 19:39:51    648s] (I)      Prefer layer length threshold                      : 8
[01/24 19:39:51    648s] (I)      Overflow penalty cost                              : 10
[01/24 19:39:51    648s] (I)      A-star cost                                        : 0.300000
[01/24 19:39:51    648s] (I)      Misalignment cost                                  : 10.000000
[01/24 19:39:51    648s] (I)      Threshold for short IRoute                         : 6
[01/24 19:39:51    648s] (I)      Via cost during post routing                       : 1.000000
[01/24 19:39:51    648s] (I)      Layer congestion ratios                            : { { 1.0 } }
[01/24 19:39:51    648s] (I)      Source-to-sink ratio                               : 0.300000
[01/24 19:39:51    648s] (I)      Scenic ratio bound                                 : 3.000000
[01/24 19:39:51    648s] (I)      Segment layer relax scenic ratio                   : 1.250000
[01/24 19:39:51    648s] (I)      Source-sink aware LA ratio                         : 0.500000
[01/24 19:39:51    648s] (I)      PG-aware similar topology routing                  : true
[01/24 19:39:51    648s] (I)      Maze routing via cost fix                          : true
[01/24 19:39:51    648s] (I)      Apply PRL on PG terms                              : true
[01/24 19:39:51    648s] (I)      Apply PRL on obs objects                           : true
[01/24 19:39:51    648s] (I)      Handle range-type spacing rules                    : true
[01/24 19:39:51    648s] (I)      PG gap threshold multiplier                        : 10.000000
[01/24 19:39:51    648s] (I)      Parallel spacing query fix                         : true
[01/24 19:39:51    648s] (I)      Force source to root IR                            : true
[01/24 19:39:51    648s] (I)      Layer Weights                                      : L2:4 L3:2.5
[01/24 19:39:51    648s] (I)      Do not relax to DPT layer                          : true
[01/24 19:39:51    648s] (I)      No DPT in post routing                             : true
[01/24 19:39:51    648s] (I)      Modeling PG via merging fix                        : true
[01/24 19:39:51    648s] (I)      Shield aware TA                                    : true
[01/24 19:39:51    648s] (I)      Strong shield aware TA                             : true
[01/24 19:39:51    648s] (I)      Overflow calculation fix in LA                     : true
[01/24 19:39:51    648s] (I)      Post routing fix                                   : true
[01/24 19:39:51    648s] (I)      Strong post routing                                : true
[01/24 19:39:51    648s] (I)      Access via pillar from top                         : true
[01/24 19:39:51    648s] (I)      NDR via pillar fix                                 : true
[01/24 19:39:51    648s] (I)      Violation on path threshold                        : 1
[01/24 19:39:51    648s] (I)      Pass through capacity modeling                     : true
[01/24 19:39:51    648s] (I)      Select the non-relaxed segments in post routing stage : true
[01/24 19:39:51    648s] (I)      Select term pin box for io pin                     : true
[01/24 19:39:51    648s] (I)      Penalize NDR sharing                               : true
[01/24 19:39:51    648s] (I)      Enable special modeling                            : false
[01/24 19:39:51    648s] (I)      Keep fixed segments                                : true
[01/24 19:39:51    648s] (I)      Reorder net groups by key                          : true
[01/24 19:39:51    648s] (I)      Increase net scenic ratio                          : true
[01/24 19:39:51    648s] (I)      Method to set GCell size                           : row
[01/24 19:39:51    648s] (I)      Connect multiple ports and must join fix           : true
[01/24 19:39:51    648s] (I)      Avoid high resistance layers                       : true
[01/24 19:39:51    648s] (I)      Model find APA for IO pin fix                      : true
[01/24 19:39:51    648s] (I)      Avoid connecting non-metal layers                  : true
[01/24 19:39:51    648s] (I)      Use track pitch for NDR                            : true
[01/24 19:39:51    648s] (I)      Enable layer relax to lower layer                  : true
[01/24 19:39:51    648s] (I)      Enable layer relax to upper layer                  : true
[01/24 19:39:51    648s] (I)      Top layer relaxation fix                           : true
[01/24 19:39:51    648s] (I)      Handle non-default track width                     : false
[01/24 19:39:51    648s] (I)      Counted 2617 PG shapes. We will not process PG shapes layer by layer.
[01/24 19:39:51    648s] (I)      Use row-based GCell size
[01/24 19:39:51    648s] (I)      Use row-based GCell align
[01/24 19:39:51    648s] (I)      layer 0 area = 80000
[01/24 19:39:51    648s] (I)      layer 1 area = 80000
[01/24 19:39:51    648s] (I)      layer 2 area = 80000
[01/24 19:39:51    648s] (I)      layer 3 area = 80000
[01/24 19:39:51    648s] (I)      layer 4 area = 80000
[01/24 19:39:51    648s] (I)      layer 5 area = 80000
[01/24 19:39:51    648s] (I)      layer 6 area = 80000
[01/24 19:39:51    648s] (I)      layer 7 area = 80000
[01/24 19:39:51    648s] (I)      layer 8 area = 80000
[01/24 19:39:51    648s] (I)      layer 9 area = 400000
[01/24 19:39:51    648s] (I)      layer 10 area = 400000
[01/24 19:39:51    648s] (I)      GCell unit size   : 3420
[01/24 19:39:51    648s] (I)      GCell multiplier  : 1
[01/24 19:39:51    648s] (I)      GCell row height  : 3420
[01/24 19:39:51    648s] (I)      Actual row height : 3420
[01/24 19:39:51    648s] (I)      GCell align ref   : 30000 30020
[01/24 19:39:51    648s] [NR-eGR] Track table information for default rule: 
[01/24 19:39:51    648s] [NR-eGR] Metal1 has single uniform track structure
[01/24 19:39:51    648s] [NR-eGR] Metal2 has single uniform track structure
[01/24 19:39:51    648s] [NR-eGR] Metal3 has single uniform track structure
[01/24 19:39:51    648s] [NR-eGR] Metal4 has single uniform track structure
[01/24 19:39:51    648s] [NR-eGR] Metal5 has single uniform track structure
[01/24 19:39:51    648s] [NR-eGR] Metal6 has single uniform track structure
[01/24 19:39:51    648s] [NR-eGR] Metal7 has single uniform track structure
[01/24 19:39:51    648s] [NR-eGR] Metal8 has single uniform track structure
[01/24 19:39:51    648s] [NR-eGR] Metal9 has single uniform track structure
[01/24 19:39:51    648s] [NR-eGR] Metal10 has single uniform track structure
[01/24 19:39:51    648s] [NR-eGR] Metal11 has single uniform track structure
[01/24 19:39:51    648s] (I)      ==================== Default via =====================
[01/24 19:39:51    648s] (I)      +----+------------------+----------------------------+
[01/24 19:39:51    648s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 19:39:51    648s] (I)      +----+------------------+----------------------------+
[01/24 19:39:51    648s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 19:39:51    648s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 19:39:51    648s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 19:39:51    648s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 19:39:51    648s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 19:39:51    648s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 19:39:51    648s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 19:39:51    648s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 19:39:51    648s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 19:39:51    648s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 19:39:51    648s] (I)      +----+------------------+----------------------------+
[01/24 19:39:51    648s] [NR-eGR] Read 6034 PG shapes
[01/24 19:39:51    648s] [NR-eGR] Read 0 clock shapes
[01/24 19:39:51    648s] [NR-eGR] Read 0 other shapes
[01/24 19:39:51    648s] [NR-eGR] #Routing Blockages  : 0
[01/24 19:39:51    648s] [NR-eGR] #Instance Blockages : 0
[01/24 19:39:51    648s] [NR-eGR] #PG Blockages       : 6034
[01/24 19:39:51    648s] [NR-eGR] #Halo Blockages     : 0
[01/24 19:39:51    648s] [NR-eGR] #Boundary Blockages : 0
[01/24 19:39:51    648s] [NR-eGR] #Clock Blockages    : 0
[01/24 19:39:51    648s] [NR-eGR] #Other Blockages    : 0
[01/24 19:39:51    648s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 19:39:51    648s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 19:39:51    648s] [NR-eGR] Read 11803 nets ( ignored 11787 )
[01/24 19:39:51    648s] [NR-eGR] Connected 0 must-join pins/ports
[01/24 19:39:51    648s] (I)      early_global_route_priority property id does not exist.
[01/24 19:39:51    648s] (I)      Read Num Blocks=8276  Num Prerouted Wires=0  Num CS=0
[01/24 19:39:51    648s] (I)      Layer 1 (V) : #blockages 246 : #preroutes 0
[01/24 19:39:51    648s] (I)      Layer 2 (H) : #blockages 1230 : #preroutes 0
[01/24 19:39:51    648s] (I)      Layer 3 (V) : #blockages 246 : #preroutes 0
[01/24 19:39:51    648s] (I)      Layer 4 (H) : #blockages 1230 : #preroutes 0
[01/24 19:39:51    648s] (I)      Layer 5 (V) : #blockages 246 : #preroutes 0
[01/24 19:39:51    648s] (I)      Layer 6 (H) : #blockages 1230 : #preroutes 0
[01/24 19:39:51    648s] (I)      Layer 7 (V) : #blockages 246 : #preroutes 0
[01/24 19:39:51    648s] (I)      Layer 8 (H) : #blockages 1476 : #preroutes 0
[01/24 19:39:51    648s] (I)      Layer 9 (V) : #blockages 636 : #preroutes 0
[01/24 19:39:51    648s] (I)      Layer 10 (H) : #blockages 1490 : #preroutes 0
[01/24 19:39:51    648s] (I)      Moved 1 terms for better access 
[01/24 19:39:51    648s] (I)      Number of ignored nets                =      0
[01/24 19:39:51    648s] (I)      Number of connected nets              =      0
[01/24 19:39:51    648s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 19:39:51    648s] (I)      Number of clock nets                  =     16.  Ignored: No
[01/24 19:39:51    648s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 19:39:51    648s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 19:39:51    648s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 19:39:51    648s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 19:39:51    648s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 19:39:51    648s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 19:39:51    648s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 19:39:51    648s] [NR-eGR] There are 16 clock nets ( 3 with NDR ).
[01/24 19:39:51    648s] (I)      Ndr track 0 does not exist
[01/24 19:39:51    648s] (I)      Ndr track 0 does not exist
[01/24 19:39:51    648s] (I)      ---------------------Grid Graph Info--------------------
[01/24 19:39:51    648s] (I)      Routing area        : (0, 0) - (484800, 477280)
[01/24 19:39:51    648s] (I)      Core area           : (30000, 30020) - (454800, 447260)
[01/24 19:39:51    648s] (I)      Site width          :   400  (dbu)
[01/24 19:39:51    648s] (I)      Row height          :  3420  (dbu)
[01/24 19:39:51    648s] (I)      GCell row height    :  3420  (dbu)
[01/24 19:39:51    648s] (I)      GCell width         :  3420  (dbu)
[01/24 19:39:51    648s] (I)      GCell height        :  3420  (dbu)
[01/24 19:39:51    648s] (I)      Grid                :   141   139    11
[01/24 19:39:51    648s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 19:39:51    648s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 19:39:51    648s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 19:39:51    648s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 19:39:51    648s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 19:39:51    648s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 19:39:51    648s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/24 19:39:51    648s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 19:39:51    648s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 19:39:51    648s] (I)      Total num of tracks :  1256  1212  1256  1212  1256  1212  1256  1212  1256   484   502
[01/24 19:39:51    648s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 19:39:51    648s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 19:39:51    648s] (I)      --------------------------------------------------------
[01/24 19:39:51    648s] 
[01/24 19:39:51    648s] [NR-eGR] ============ Routing rule table ============
[01/24 19:39:51    648s] [NR-eGR] Rule id: 0  Rule name: NDR_13  Nets: 3
[01/24 19:39:51    648s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[01/24 19:39:51    648s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/24 19:39:51    648s] (I)                    Pitch  400  380  400  380  400  380  400  380  3000  2850 
[01/24 19:39:51    648s] (I)             #Used tracks    1    1    1    1    1    1    1    1     3     3 
[01/24 19:39:51    648s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     3     3 
[01/24 19:39:51    648s] [NR-eGR] Rule id: 1  Nets: 13
[01/24 19:39:51    648s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 19:39:51    648s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/24 19:39:51    648s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/24 19:39:51    648s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 19:39:51    648s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 19:39:51    648s] [NR-eGR] ========================================
[01/24 19:39:51    648s] [NR-eGR] 
[01/24 19:39:51    648s] (I)      =============== Blocked Tracks ===============
[01/24 19:39:51    648s] (I)      +-------+---------+----------+---------------+
[01/24 19:39:51    648s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 19:39:51    648s] (I)      +-------+---------+----------+---------------+
[01/24 19:39:51    648s] (I)      |     1 |       0 |        0 |         0.00% |
[01/24 19:39:51    648s] (I)      |     2 |  168468 |     8364 |         4.96% |
[01/24 19:39:51    648s] (I)      |     3 |  177096 |     1476 |         0.83% |
[01/24 19:39:51    648s] (I)      |     4 |  168468 |     8364 |         4.96% |
[01/24 19:39:51    648s] (I)      |     5 |  177096 |     1476 |         0.83% |
[01/24 19:39:51    648s] (I)      |     6 |  168468 |     8364 |         4.96% |
[01/24 19:39:51    648s] (I)      |     7 |  177096 |     1476 |         0.83% |
[01/24 19:39:51    648s] (I)      |     8 |  168468 |     8364 |         4.96% |
[01/24 19:39:51    648s] (I)      |     9 |  177096 |     2952 |         1.67% |
[01/24 19:39:51    648s] (I)      |    10 |   67276 |     4702 |         6.99% |
[01/24 19:39:51    648s] (I)      |    11 |   70782 |    12796 |        18.08% |
[01/24 19:39:51    648s] (I)      +-------+---------+----------+---------------+
[01/24 19:39:51    648s] (I)      Finished Import and model ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2193.55 MB )
[01/24 19:39:51    648s] (I)      Reset routing kernel
[01/24 19:39:51    648s] (I)      Started Global Routing ( Curr Mem: 2193.55 MB )
[01/24 19:39:51    648s] (I)      totalPins=525  totalGlobalPin=525 (100.00%)
[01/24 19:39:51    648s] (I)      total 2D Cap : 515526 = (351486 H, 164040 V)
[01/24 19:39:51    648s] [NR-eGR] Layer group 1: route 3 net(s) in layer range [5, 7]
[01/24 19:39:51    648s] (I)      
[01/24 19:39:51    648s] (I)      ============  Phase 1a Route ============
[01/24 19:39:51    648s] (I)      Usage: 271 = (141 H, 130 V) = (0.04% H, 0.08% V) = (2.411e+02um H, 2.223e+02um V)
[01/24 19:39:51    648s] (I)      
[01/24 19:39:51    648s] (I)      ============  Phase 1b Route ============
[01/24 19:39:51    648s] (I)      Usage: 271 = (141 H, 130 V) = (0.04% H, 0.08% V) = (2.411e+02um H, 2.223e+02um V)
[01/24 19:39:51    648s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.634100e+02um
[01/24 19:39:51    648s] (I)      
[01/24 19:39:51    648s] (I)      ============  Phase 1c Route ============
[01/24 19:39:51    648s] (I)      Usage: 271 = (141 H, 130 V) = (0.04% H, 0.08% V) = (2.411e+02um H, 2.223e+02um V)
[01/24 19:39:51    648s] (I)      
[01/24 19:39:51    648s] (I)      ============  Phase 1d Route ============
[01/24 19:39:51    648s] (I)      Usage: 271 = (141 H, 130 V) = (0.04% H, 0.08% V) = (2.411e+02um H, 2.223e+02um V)
[01/24 19:39:51    648s] (I)      
[01/24 19:39:51    648s] (I)      ============  Phase 1e Route ============
[01/24 19:39:51    648s] (I)      Usage: 271 = (141 H, 130 V) = (0.04% H, 0.08% V) = (2.411e+02um H, 2.223e+02um V)
[01/24 19:39:51    648s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.634100e+02um
[01/24 19:39:51    648s] (I)      
[01/24 19:39:51    648s] (I)      ============  Phase 1f Route ============
[01/24 19:39:51    648s] (I)      Usage: 271 = (141 H, 130 V) = (0.04% H, 0.08% V) = (2.411e+02um H, 2.223e+02um V)
[01/24 19:39:51    648s] (I)      
[01/24 19:39:51    648s] (I)      ============  Phase 1g Route ============
[01/24 19:39:51    648s] (I)      Usage: 271 = (141 H, 130 V) = (0.04% H, 0.08% V) = (2.411e+02um H, 2.223e+02um V)
[01/24 19:39:51    648s] (I)      #Nets         : 3
[01/24 19:39:51    648s] (I)      #Relaxed nets : 0
[01/24 19:39:51    648s] (I)      Wire length   : 271
[01/24 19:39:51    648s] (I)      
[01/24 19:39:51    648s] (I)      ============  Phase 1h Route ============
[01/24 19:39:51    648s] (I)      Usage: 271 = (141 H, 130 V) = (0.04% H, 0.08% V) = (2.411e+02um H, 2.223e+02um V)
[01/24 19:39:51    648s] (I)      total 2D Cap : 515526 = (351486 H, 164040 V)
[01/24 19:39:51    648s] [NR-eGR] Layer group 2: route 13 net(s) in layer range [5, 7]
[01/24 19:39:51    648s] (I)      
[01/24 19:39:51    648s] (I)      ============  Phase 1a Route ============
[01/24 19:39:51    648s] (I)      Usage: 2262 = (972 H, 1290 V) = (0.28% H, 0.79% V) = (1.662e+03um H, 2.206e+03um V)
[01/24 19:39:51    648s] (I)      
[01/24 19:39:51    648s] (I)      ============  Phase 1b Route ============
[01/24 19:39:51    648s] (I)      Usage: 2262 = (972 H, 1290 V) = (0.28% H, 0.79% V) = (1.662e+03um H, 2.206e+03um V)
[01/24 19:39:51    648s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.868020e+03um
[01/24 19:39:51    648s] (I)      
[01/24 19:39:51    648s] (I)      ============  Phase 1c Route ============
[01/24 19:39:51    648s] (I)      Usage: 2262 = (972 H, 1290 V) = (0.28% H, 0.79% V) = (1.662e+03um H, 2.206e+03um V)
[01/24 19:39:51    648s] (I)      
[01/24 19:39:51    648s] (I)      ============  Phase 1d Route ============
[01/24 19:39:51    648s] (I)      Usage: 2262 = (972 H, 1290 V) = (0.28% H, 0.79% V) = (1.662e+03um H, 2.206e+03um V)
[01/24 19:39:51    648s] (I)      
[01/24 19:39:51    648s] (I)      ============  Phase 1e Route ============
[01/24 19:39:51    648s] (I)      Usage: 2262 = (972 H, 1290 V) = (0.28% H, 0.79% V) = (1.662e+03um H, 2.206e+03um V)
[01/24 19:39:51    648s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.868020e+03um
[01/24 19:39:51    648s] (I)      
[01/24 19:39:51    648s] (I)      ============  Phase 1f Route ============
[01/24 19:39:51    648s] (I)      Usage: 2262 = (972 H, 1290 V) = (0.28% H, 0.79% V) = (1.662e+03um H, 2.206e+03um V)
[01/24 19:39:51    648s] (I)      
[01/24 19:39:51    648s] (I)      ============  Phase 1g Route ============
[01/24 19:39:52    648s] (I)      Usage: 2257 = (970 H, 1287 V) = (0.28% H, 0.78% V) = (1.659e+03um H, 2.201e+03um V)
[01/24 19:39:52    648s] (I)      #Nets         : 13
[01/24 19:39:52    648s] (I)      #Relaxed nets : 0
[01/24 19:39:52    648s] (I)      Wire length   : 1986
[01/24 19:39:52    648s] (I)      
[01/24 19:39:52    648s] (I)      ============  Phase 1h Route ============
[01/24 19:39:52    648s] (I)      Usage: 2261 = (971 H, 1290 V) = (0.28% H, 0.79% V) = (1.660e+03um H, 2.206e+03um V)
[01/24 19:39:52    648s] (I)      
[01/24 19:39:52    648s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 19:39:52    648s] [NR-eGR]                        OverCon            
[01/24 19:39:52    648s] [NR-eGR]                         #Gcell     %Gcell
[01/24 19:39:52    648s] [NR-eGR]        Layer             (1-0)    OverCon
[01/24 19:39:52    648s] [NR-eGR] ----------------------------------------------
[01/24 19:39:52    648s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:52    648s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:52    648s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:52    648s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:52    648s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:52    648s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:52    648s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:52    648s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:52    648s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:52    648s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:52    648s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:52    648s] [NR-eGR] ----------------------------------------------
[01/24 19:39:52    648s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/24 19:39:52    648s] [NR-eGR] 
[01/24 19:39:52    648s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2193.55 MB )
[01/24 19:39:52    648s] (I)      total 2D Cap : 1487875 = (760509 H, 727366 V)
[01/24 19:39:52    648s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 19:39:52    648s] (I)      ============= Track Assignment ============
[01/24 19:39:52    648s] (I)      Started Track Assignment (1T) ( Curr Mem: 2193.55 MB )
[01/24 19:39:52    648s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/24 19:39:52    648s] (I)      Run Multi-thread track assignment
[01/24 19:39:52    648s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2193.55 MB )
[01/24 19:39:52    648s] (I)      Started Export ( Curr Mem: 2193.55 MB )
[01/24 19:39:52    648s] [NR-eGR]                  Length (um)   Vias 
[01/24 19:39:52    648s] [NR-eGR] ------------------------------------
[01/24 19:39:52    648s] [NR-eGR]  Metal1   (1H)         15765  41412 
[01/24 19:39:52    648s] [NR-eGR]  Metal2   (2V)         69910  28555 
[01/24 19:39:52    648s] [NR-eGR]  Metal3   (3H)         78281   5644 
[01/24 19:39:52    648s] [NR-eGR]  Metal4   (4V)         36301   2582 
[01/24 19:39:52    648s] [NR-eGR]  Metal5   (5H)         23926    565 
[01/24 19:39:52    648s] [NR-eGR]  Metal6   (6V)          2708     56 
[01/24 19:39:52    648s] [NR-eGR]  Metal7   (7H)          1078     23 
[01/24 19:39:52    648s] [NR-eGR]  Metal8   (8V)           178     17 
[01/24 19:39:52    648s] [NR-eGR]  Metal9   (9H)            74      4 
[01/24 19:39:52    648s] [NR-eGR]  Metal10  (10V)            0      2 
[01/24 19:39:52    648s] [NR-eGR]  Metal11  (11H)            2      0 
[01/24 19:39:52    648s] [NR-eGR] ------------------------------------
[01/24 19:39:52    648s] [NR-eGR]           Total       228224  78860 
[01/24 19:39:52    648s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:39:52    648s] [NR-eGR] Total half perimeter of net bounding box: 190247um
[01/24 19:39:52    648s] [NR-eGR] Total length: 228224um, number of vias: 78860
[01/24 19:39:52    648s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:39:52    648s] [NR-eGR] Total eGR-routed clock nets wire length: 3928um, number of vias: 2279
[01/24 19:39:52    648s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:39:52    649s] [NR-eGR] Report for selected net(s) only.
[01/24 19:39:52    649s] [NR-eGR]                  Length (um)  Vias 
[01/24 19:39:52    649s] [NR-eGR] -----------------------------------
[01/24 19:39:52    649s] [NR-eGR]  Metal1   (1H)             0   524 
[01/24 19:39:52    649s] [NR-eGR]  Metal2   (2V)           329   557 
[01/24 19:39:52    649s] [NR-eGR]  Metal3   (3H)           327   441 
[01/24 19:39:52    649s] [NR-eGR]  Metal4   (4V)           515   389 
[01/24 19:39:52    649s] [NR-eGR]  Metal5   (5H)          1379   368 
[01/24 19:39:52    649s] [NR-eGR]  Metal6   (6V)          1379     0 
[01/24 19:39:52    649s] [NR-eGR]  Metal7   (7H)             0     0 
[01/24 19:39:52    649s] [NR-eGR]  Metal8   (8V)             0     0 
[01/24 19:39:52    649s] [NR-eGR]  Metal9   (9H)             0     0 
[01/24 19:39:52    649s] [NR-eGR]  Metal10  (10V)            0     0 
[01/24 19:39:52    649s] [NR-eGR]  Metal11  (11H)            0     0 
[01/24 19:39:52    649s] [NR-eGR] -----------------------------------
[01/24 19:39:52    649s] [NR-eGR]           Total         3928  2279 
[01/24 19:39:52    649s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:39:52    649s] [NR-eGR] Total half perimeter of net bounding box: 1876um
[01/24 19:39:52    649s] [NR-eGR] Total length: 3928um, number of vias: 2279
[01/24 19:39:52    649s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:39:52    649s] [NR-eGR] Total routed clock nets wire length: 3928um, number of vias: 2279
[01/24 19:39:52    649s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:39:52    649s] (I)      Finished Export ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2193.55 MB )
[01/24 19:39:52    649s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.34 sec, Real: 0.34 sec, Curr Mem: 2189.55 MB )
[01/24 19:39:52    649s] (I)      ======================================= Runtime Summary =======================================
[01/24 19:39:52    649s] (I)       Step                                          %        Start       Finish      Real       CPU 
[01/24 19:39:52    649s] (I)      -----------------------------------------------------------------------------------------------
[01/24 19:39:52    649s] (I)       Early Global Route kernel               100.00%  1116.38 sec  1116.71 sec  0.34 sec  0.34 sec 
[01/24 19:39:52    649s] (I)       +-Import and model                       43.85%  1116.38 sec  1116.53 sec  0.15 sec  0.15 sec 
[01/24 19:39:52    649s] (I)       | +-Create place DB                      17.76%  1116.38 sec  1116.44 sec  0.06 sec  0.06 sec 
[01/24 19:39:52    649s] (I)       | | +-Import place data                  17.70%  1116.38 sec  1116.44 sec  0.06 sec  0.06 sec 
[01/24 19:39:52    649s] (I)       | | | +-Read instances and placement      4.11%  1116.38 sec  1116.40 sec  0.01 sec  0.01 sec 
[01/24 19:39:52    649s] (I)       | | | +-Read nets                        13.41%  1116.40 sec  1116.44 sec  0.05 sec  0.05 sec 
[01/24 19:39:52    649s] (I)       | +-Create route DB                      22.85%  1116.44 sec  1116.52 sec  0.08 sec  0.07 sec 
[01/24 19:39:52    649s] (I)       | | +-Import route data (1T)             22.27%  1116.45 sec  1116.52 sec  0.07 sec  0.07 sec 
[01/24 19:39:52    649s] (I)       | | | +-Read blockages ( Layer 2-11 )     2.55%  1116.45 sec  1116.46 sec  0.01 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | | | +-Read routing blockages          0.00%  1116.45 sec  1116.45 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | | | +-Read instance blockages         1.36%  1116.45 sec  1116.46 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | | | +-Read PG blockages               0.62%  1116.46 sec  1116.46 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | | | +-Read clock blockages            0.03%  1116.46 sec  1116.46 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | | | +-Read other blockages            0.02%  1116.46 sec  1116.46 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | | | +-Read halo blockages             0.03%  1116.46 sec  1116.46 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | | | +-Read boundary cut boxes         0.00%  1116.46 sec  1116.46 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | | +-Read blackboxes                   0.01%  1116.46 sec  1116.46 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | | +-Read prerouted                    2.20%  1116.46 sec  1116.47 sec  0.01 sec  0.01 sec 
[01/24 19:39:52    649s] (I)       | | | +-Read unlegalized nets             0.85%  1116.47 sec  1116.47 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | | +-Read nets                         0.05%  1116.47 sec  1116.47 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | | +-Set up via pillars                0.00%  1116.47 sec  1116.47 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | | +-Initialize 3D grid graph          0.60%  1116.47 sec  1116.47 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | | +-Model blockage capacity          13.50%  1116.47 sec  1116.52 sec  0.05 sec  0.04 sec 
[01/24 19:39:52    649s] (I)       | | | | +-Initialize 3D capacity         12.74%  1116.47 sec  1116.52 sec  0.04 sec  0.04 sec 
[01/24 19:39:52    649s] (I)       | | | +-Move terms for access (1T)        0.13%  1116.52 sec  1116.52 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | +-Read aux data                         0.00%  1116.52 sec  1116.52 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | +-Others data preparation               0.05%  1116.52 sec  1116.52 sec  0.00 sec  0.01 sec 
[01/24 19:39:52    649s] (I)       | +-Create route kernel                   2.39%  1116.52 sec  1116.53 sec  0.01 sec  0.01 sec 
[01/24 19:39:52    649s] (I)       +-Global Routing                         14.56%  1116.53 sec  1116.58 sec  0.05 sec  0.05 sec 
[01/24 19:39:52    649s] (I)       | +-Initialization                        0.07%  1116.53 sec  1116.53 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | +-Net group 1                           3.21%  1116.53 sec  1116.54 sec  0.01 sec  0.02 sec 
[01/24 19:39:52    649s] (I)       | | +-Generate topology                   0.06%  1116.53 sec  1116.53 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | +-Phase 1a                            0.27%  1116.54 sec  1116.54 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | | +-Pattern routing (1T)              0.19%  1116.54 sec  1116.54 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | +-Phase 1b                            0.05%  1116.54 sec  1116.54 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | +-Phase 1c                            0.01%  1116.54 sec  1116.54 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | +-Phase 1d                            0.01%  1116.54 sec  1116.54 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | +-Phase 1e                            0.16%  1116.54 sec  1116.54 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | | +-Route legalization                0.05%  1116.54 sec  1116.54 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | | | +-Legalize Blockage Violations    0.00%  1116.54 sec  1116.54 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | +-Phase 1f                            0.01%  1116.54 sec  1116.54 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | +-Phase 1g                            0.23%  1116.54 sec  1116.54 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | | +-Post Routing                      0.17%  1116.54 sec  1116.54 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | +-Phase 1h                            0.22%  1116.54 sec  1116.54 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | | +-Post Routing                      0.15%  1116.54 sec  1116.54 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | +-Layer assignment (1T)               0.31%  1116.54 sec  1116.54 sec  0.00 sec  0.01 sec 
[01/24 19:39:52    649s] (I)       | +-Net group 2                           8.73%  1116.54 sec  1116.57 sec  0.03 sec  0.02 sec 
[01/24 19:39:52    649s] (I)       | | +-Generate topology                   1.37%  1116.55 sec  1116.55 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | +-Phase 1a                            0.39%  1116.55 sec  1116.55 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | | +-Pattern routing (1T)              0.21%  1116.55 sec  1116.55 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | +-Phase 1b                            0.15%  1116.55 sec  1116.55 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | +-Phase 1c                            0.01%  1116.55 sec  1116.55 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | +-Phase 1d                            0.01%  1116.56 sec  1116.56 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | +-Phase 1e                            0.19%  1116.56 sec  1116.56 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | | +-Route legalization                0.07%  1116.56 sec  1116.56 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | | | +-Legalize Blockage Violations    0.02%  1116.56 sec  1116.56 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | +-Phase 1f                            0.01%  1116.56 sec  1116.56 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | +-Phase 1g                            2.24%  1116.56 sec  1116.56 sec  0.01 sec  0.01 sec 
[01/24 19:39:52    649s] (I)       | | | +-Post Routing                      2.16%  1116.56 sec  1116.56 sec  0.01 sec  0.01 sec 
[01/24 19:39:52    649s] (I)       | | +-Phase 1h                            0.84%  1116.56 sec  1116.57 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | | +-Post Routing                      0.77%  1116.56 sec  1116.57 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | +-Layer assignment (1T)               1.36%  1116.57 sec  1116.57 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       +-Export 3D cong map                      3.05%  1116.58 sec  1116.59 sec  0.01 sec  0.01 sec 
[01/24 19:39:52    649s] (I)       | +-Export 2D cong map                    0.22%  1116.59 sec  1116.59 sec  0.00 sec  0.01 sec 
[01/24 19:39:52    649s] (I)       +-Extract Global 3D Wires                 0.02%  1116.59 sec  1116.59 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       +-Track Assignment (1T)                   6.58%  1116.59 sec  1116.61 sec  0.02 sec  0.02 sec 
[01/24 19:39:52    649s] (I)       | +-Initialization                        0.01%  1116.59 sec  1116.59 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | +-Track Assignment Kernel               6.35%  1116.59 sec  1116.61 sec  0.02 sec  0.02 sec 
[01/24 19:39:52    649s] (I)       | +-Free Memory                           0.00%  1116.61 sec  1116.61 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       +-Export                                 28.32%  1116.61 sec  1116.71 sec  0.10 sec  0.10 sec 
[01/24 19:39:52    649s] (I)       | +-Export DB wires                       0.56%  1116.61 sec  1116.62 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | +-Export all nets                     0.37%  1116.61 sec  1116.62 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | | +-Set wire vias                       0.05%  1116.62 sec  1116.62 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       | +-Report wirelength                    13.17%  1116.62 sec  1116.66 sec  0.04 sec  0.05 sec 
[01/24 19:39:52    649s] (I)       | +-Update net boxes                     14.29%  1116.66 sec  1116.71 sec  0.05 sec  0.05 sec 
[01/24 19:39:52    649s] (I)       | +-Update timing                         0.00%  1116.71 sec  1116.71 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)       +-Postprocess design                      0.43%  1116.71 sec  1116.71 sec  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)      ===================== Summary by functions =====================
[01/24 19:39:52    649s] (I)       Lv  Step                                 %      Real       CPU 
[01/24 19:39:52    649s] (I)      ----------------------------------------------------------------
[01/24 19:39:52    649s] (I)        0  Early Global Route kernel      100.00%  0.34 sec  0.34 sec 
[01/24 19:39:52    649s] (I)        1  Import and model                43.85%  0.15 sec  0.15 sec 
[01/24 19:39:52    649s] (I)        1  Export                          28.32%  0.10 sec  0.10 sec 
[01/24 19:39:52    649s] (I)        1  Global Routing                  14.56%  0.05 sec  0.05 sec 
[01/24 19:39:52    649s] (I)        1  Track Assignment (1T)            6.58%  0.02 sec  0.02 sec 
[01/24 19:39:52    649s] (I)        1  Export 3D cong map               3.05%  0.01 sec  0.01 sec 
[01/24 19:39:52    649s] (I)        1  Postprocess design               0.43%  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)        1  Extract Global 3D Wires          0.02%  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)        2  Create route DB                 22.85%  0.08 sec  0.07 sec 
[01/24 19:39:52    649s] (I)        2  Create place DB                 17.76%  0.06 sec  0.06 sec 
[01/24 19:39:52    649s] (I)        2  Update net boxes                14.29%  0.05 sec  0.05 sec 
[01/24 19:39:52    649s] (I)        2  Report wirelength               13.17%  0.04 sec  0.05 sec 
[01/24 19:39:52    649s] (I)        2  Net group 2                      8.73%  0.03 sec  0.02 sec 
[01/24 19:39:52    649s] (I)        2  Track Assignment Kernel          6.35%  0.02 sec  0.02 sec 
[01/24 19:39:52    649s] (I)        2  Net group 1                      3.21%  0.01 sec  0.02 sec 
[01/24 19:39:52    649s] (I)        2  Create route kernel              2.39%  0.01 sec  0.01 sec 
[01/24 19:39:52    649s] (I)        2  Export DB wires                  0.56%  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)        2  Export 2D cong map               0.22%  0.00 sec  0.01 sec 
[01/24 19:39:52    649s] (I)        2  Initialization                   0.08%  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)        2  Others data preparation          0.05%  0.00 sec  0.01 sec 
[01/24 19:39:52    649s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)        3  Import route data (1T)          22.27%  0.07 sec  0.07 sec 
[01/24 19:39:52    649s] (I)        3  Import place data               17.70%  0.06 sec  0.06 sec 
[01/24 19:39:52    649s] (I)        3  Phase 1g                         2.48%  0.01 sec  0.01 sec 
[01/24 19:39:52    649s] (I)        3  Layer assignment (1T)            1.66%  0.01 sec  0.01 sec 
[01/24 19:39:52    649s] (I)        3  Generate topology                1.43%  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)        3  Phase 1h                         1.05%  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)        3  Phase 1a                         0.66%  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)        3  Export all nets                  0.37%  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)        3  Phase 1e                         0.35%  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)        3  Phase 1b                         0.20%  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)        3  Set wire vias                    0.05%  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)        3  Phase 1c                         0.02%  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)        3  Phase 1f                         0.02%  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)        3  Phase 1d                         0.02%  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)        4  Model blockage capacity         13.50%  0.05 sec  0.04 sec 
[01/24 19:39:52    649s] (I)        4  Read nets                       13.47%  0.05 sec  0.05 sec 
[01/24 19:39:52    649s] (I)        4  Read instances and placement     4.11%  0.01 sec  0.01 sec 
[01/24 19:39:52    649s] (I)        4  Post Routing                     3.26%  0.01 sec  0.01 sec 
[01/24 19:39:52    649s] (I)        4  Read blockages ( Layer 2-11 )    2.55%  0.01 sec  0.00 sec 
[01/24 19:39:52    649s] (I)        4  Read prerouted                   2.20%  0.01 sec  0.01 sec 
[01/24 19:39:52    649s] (I)        4  Read unlegalized nets            0.85%  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)        4  Initialize 3D grid graph         0.60%  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)        4  Pattern routing (1T)             0.40%  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)        4  Move terms for access (1T)       0.13%  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)        4  Route legalization               0.13%  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)        5  Initialize 3D capacity          12.74%  0.04 sec  0.04 sec 
[01/24 19:39:52    649s] (I)        5  Read instance blockages          1.36%  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)        5  Read PG blockages                0.62%  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)        5  Read clock blockages             0.03%  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)        5  Legalize Blockage Violations     0.02%  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/24 19:39:52    649s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/24 19:39:52    649s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/24 19:39:52    649s]       Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.4)
[01/24 19:39:52    649s]     Routing using eGR only done.
[01/24 19:39:52    649s] Net route status summary:
[01/24 19:39:52    649s]   Clock:        16 (unrouted=0, trialRouted=0, noStatus=0, routed=16, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 19:39:52    649s]   Non-clock: 13860 (unrouted=2073, trialRouted=11787, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2072, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 19:39:52    649s] 
[01/24 19:39:52    649s] CCOPT: Done with clock implementation routing.
[01/24 19:39:52    649s] 
[01/24 19:39:52    649s]   Clock implementation routing done.
[01/24 19:39:52    649s]   Fixed 16 wires.
[01/24 19:39:52    649s]   CCOpt: Starting congestion repair using flow wrapper...
[01/24 19:39:52    649s]     Congestion Repair...
[01/24 19:39:52    649s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:10:49.1/0:44:00.4 (0.2), mem = 2189.5M
[01/24 19:39:52    649s] Info: Disable timing driven in postCTS congRepair.
[01/24 19:39:52    649s] 
[01/24 19:39:52    649s] Starting congRepair ...
[01/24 19:39:52    649s] User Input Parameters:
[01/24 19:39:52    649s] - Congestion Driven    : On
[01/24 19:39:52    649s] - Timing Driven        : Off
[01/24 19:39:52    649s] - Area-Violation Based : On
[01/24 19:39:52    649s] - Start Rollback Level : -5
[01/24 19:39:52    649s] - Legalized            : On
[01/24 19:39:52    649s] - Window Based         : Off
[01/24 19:39:52    649s] - eDen incr mode       : Off
[01/24 19:39:52    649s] - Small incr mode      : Off
[01/24 19:39:52    649s] 
[01/24 19:39:52    649s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2189.5M, EPOCH TIME: 1706117992.225674
[01/24 19:39:52    649s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.006, MEM:2189.5M, EPOCH TIME: 1706117992.232121
[01/24 19:39:52    649s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2189.5M, EPOCH TIME: 1706117992.232277
[01/24 19:39:52    649s] Starting Early Global Route congestion estimation: mem = 2189.5M
[01/24 19:39:52    649s] (I)      ==================== Layers =====================
[01/24 19:39:52    649s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:39:52    649s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 19:39:52    649s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:39:52    649s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 19:39:52    649s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 19:39:52    649s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 19:39:52    649s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 19:39:52    649s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 19:39:52    649s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 19:39:52    649s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 19:39:52    649s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 19:39:52    649s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 19:39:52    649s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 19:39:52    649s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 19:39:52    649s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 19:39:52    649s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 19:39:52    649s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 19:39:52    649s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 19:39:52    649s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 19:39:52    649s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 19:39:52    649s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 19:39:52    649s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 19:39:52    649s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 19:39:52    649s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 19:39:52    649s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 19:39:52    649s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:39:52    649s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 19:39:52    649s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 19:39:52    649s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 19:39:52    649s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 19:39:52    649s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 19:39:52    649s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 19:39:52    649s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 19:39:52    649s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 19:39:52    649s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 19:39:52    649s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 19:39:52    649s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 19:39:52    649s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 19:39:52    649s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 19:39:52    649s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 19:39:52    649s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:39:52    649s] (I)      Started Import and model ( Curr Mem: 2189.55 MB )
[01/24 19:39:52    649s] (I)      Default pattern map key = picorv32_default.
[01/24 19:39:52    649s] (I)      == Non-default Options ==
[01/24 19:39:52    649s] (I)      Maximum routing layer                              : 11
[01/24 19:39:52    649s] (I)      Minimum routing layer                              : 1
[01/24 19:39:52    649s] (I)      Number of threads                                  : 1
[01/24 19:39:52    649s] (I)      Use non-blocking free Dbs wires                    : false
[01/24 19:39:52    649s] (I)      Method to set GCell size                           : row
[01/24 19:39:52    649s] (I)      Counted 2617 PG shapes. We will not process PG shapes layer by layer.
[01/24 19:39:52    649s] (I)      Use row-based GCell size
[01/24 19:39:52    649s] (I)      Use row-based GCell align
[01/24 19:39:52    649s] (I)      layer 0 area = 80000
[01/24 19:39:52    649s] (I)      layer 1 area = 80000
[01/24 19:39:52    649s] (I)      layer 2 area = 80000
[01/24 19:39:52    649s] (I)      layer 3 area = 80000
[01/24 19:39:52    649s] (I)      layer 4 area = 80000
[01/24 19:39:52    649s] (I)      layer 5 area = 80000
[01/24 19:39:52    649s] (I)      layer 6 area = 80000
[01/24 19:39:52    649s] (I)      layer 7 area = 80000
[01/24 19:39:52    649s] (I)      layer 8 area = 80000
[01/24 19:39:52    649s] (I)      layer 9 area = 400000
[01/24 19:39:52    649s] (I)      layer 10 area = 400000
[01/24 19:39:52    649s] (I)      GCell unit size   : 3420
[01/24 19:39:52    649s] (I)      GCell multiplier  : 1
[01/24 19:39:52    649s] (I)      GCell row height  : 3420
[01/24 19:39:52    649s] (I)      Actual row height : 3420
[01/24 19:39:52    649s] (I)      GCell align ref   : 30000 30020
[01/24 19:39:52    649s] [NR-eGR] Track table information for default rule: 
[01/24 19:39:52    649s] [NR-eGR] Metal1 has single uniform track structure
[01/24 19:39:52    649s] [NR-eGR] Metal2 has single uniform track structure
[01/24 19:39:52    649s] [NR-eGR] Metal3 has single uniform track structure
[01/24 19:39:52    649s] [NR-eGR] Metal4 has single uniform track structure
[01/24 19:39:52    649s] [NR-eGR] Metal5 has single uniform track structure
[01/24 19:39:52    649s] [NR-eGR] Metal6 has single uniform track structure
[01/24 19:39:52    649s] [NR-eGR] Metal7 has single uniform track structure
[01/24 19:39:52    649s] [NR-eGR] Metal8 has single uniform track structure
[01/24 19:39:52    649s] [NR-eGR] Metal9 has single uniform track structure
[01/24 19:39:52    649s] [NR-eGR] Metal10 has single uniform track structure
[01/24 19:39:52    649s] [NR-eGR] Metal11 has single uniform track structure
[01/24 19:39:52    649s] (I)      ==================== Default via =====================
[01/24 19:39:52    649s] (I)      +----+------------------+----------------------------+
[01/24 19:39:52    649s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 19:39:52    649s] (I)      +----+------------------+----------------------------+
[01/24 19:39:52    649s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 19:39:52    649s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 19:39:52    649s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 19:39:52    649s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 19:39:52    649s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 19:39:52    649s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 19:39:52    649s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 19:39:52    649s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 19:39:52    649s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 19:39:52    649s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 19:39:52    649s] (I)      +----+------------------+----------------------------+
[01/24 19:39:52    649s] [NR-eGR] Read 4851 PG shapes
[01/24 19:39:52    649s] [NR-eGR] Read 0 clock shapes
[01/24 19:39:52    649s] [NR-eGR] Read 0 other shapes
[01/24 19:39:52    649s] [NR-eGR] #Routing Blockages  : 0
[01/24 19:39:52    649s] [NR-eGR] #Instance Blockages : 386429
[01/24 19:39:52    649s] [NR-eGR] #PG Blockages       : 4851
[01/24 19:39:52    649s] [NR-eGR] #Halo Blockages     : 0
[01/24 19:39:52    649s] [NR-eGR] #Boundary Blockages : 0
[01/24 19:39:52    649s] [NR-eGR] #Clock Blockages    : 0
[01/24 19:39:52    649s] [NR-eGR] #Other Blockages    : 0
[01/24 19:39:52    649s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 19:39:52    649s] [NR-eGR] Num Prerouted Nets = 16  Num Prerouted Wires = 2822
[01/24 19:39:52    649s] [NR-eGR] Read 11803 nets ( ignored 16 )
[01/24 19:39:52    649s] (I)      early_global_route_priority property id does not exist.
[01/24 19:39:52    649s] (I)      Read Num Blocks=391280  Num Prerouted Wires=2822  Num CS=0
[01/24 19:39:52    649s] (I)      Layer 0 (H) : #blockages 387044 : #preroutes 372
[01/24 19:39:52    649s] (I)      Layer 1 (V) : #blockages 492 : #preroutes 623
[01/24 19:39:52    649s] (I)      Layer 2 (H) : #blockages 492 : #preroutes 594
[01/24 19:39:52    649s] (I)      Layer 3 (V) : #blockages 492 : #preroutes 547
[01/24 19:39:52    649s] (I)      Layer 4 (H) : #blockages 492 : #preroutes 582
[01/24 19:39:52    649s] (I)      Layer 5 (V) : #blockages 492 : #preroutes 104
[01/24 19:39:52    649s] (I)      Layer 6 (H) : #blockages 492 : #preroutes 0
[01/24 19:39:52    649s] (I)      Layer 7 (V) : #blockages 492 : #preroutes 0
[01/24 19:39:52    649s] (I)      Layer 8 (H) : #blockages 492 : #preroutes 0
[01/24 19:39:52    649s] (I)      Layer 9 (V) : #blockages 270 : #preroutes 0
[01/24 19:39:52    649s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 19:39:52    649s] (I)      Number of ignored nets                =     16
[01/24 19:39:52    649s] (I)      Number of connected nets              =      0
[01/24 19:39:52    649s] (I)      Number of fixed nets                  =     16.  Ignored: Yes
[01/24 19:39:52    649s] (I)      Number of clock nets                  =     16.  Ignored: No
[01/24 19:39:52    649s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 19:39:52    649s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 19:39:52    649s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 19:39:52    649s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 19:39:52    649s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 19:39:52    649s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 19:39:52    649s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 19:39:52    649s] (I)      Ndr track 0 does not exist
[01/24 19:39:52    649s] (I)      ---------------------Grid Graph Info--------------------
[01/24 19:39:52    649s] (I)      Routing area        : (0, 0) - (484800, 477280)
[01/24 19:39:52    649s] (I)      Core area           : (30000, 30020) - (454800, 447260)
[01/24 19:39:52    649s] (I)      Site width          :   400  (dbu)
[01/24 19:39:52    649s] (I)      Row height          :  3420  (dbu)
[01/24 19:39:52    649s] (I)      GCell row height    :  3420  (dbu)
[01/24 19:39:52    649s] (I)      GCell width         :  3420  (dbu)
[01/24 19:39:52    649s] (I)      GCell height        :  3420  (dbu)
[01/24 19:39:52    649s] (I)      Grid                :   141   139    11
[01/24 19:39:52    649s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 19:39:52    649s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 19:39:52    649s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 19:39:52    649s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 19:39:52    649s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 19:39:52    649s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 19:39:52    649s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/24 19:39:52    649s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 19:39:52    649s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 19:39:52    649s] (I)      Total num of tracks :  1256  1212  1256  1212  1256  1212  1256  1212  1256   484   502
[01/24 19:39:52    649s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 19:39:52    649s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 19:39:52    649s] (I)      --------------------------------------------------------
[01/24 19:39:52    649s] 
[01/24 19:39:52    649s] [NR-eGR] ============ Routing rule table ============
[01/24 19:39:52    649s] [NR-eGR] Rule id: 1  Nets: 11787
[01/24 19:39:52    649s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 19:39:52    649s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/24 19:39:52    649s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/24 19:39:52    649s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/24 19:39:52    649s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/24 19:39:52    649s] [NR-eGR] ========================================
[01/24 19:39:52    649s] [NR-eGR] 
[01/24 19:39:52    649s] (I)      =============== Blocked Tracks ===============
[01/24 19:39:52    649s] (I)      +-------+---------+----------+---------------+
[01/24 19:39:52    649s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 19:39:52    649s] (I)      +-------+---------+----------+---------------+
[01/24 19:39:52    649s] (I)      |     1 |  177096 |   131663 |        74.35% |
[01/24 19:39:52    649s] (I)      |     2 |  168468 |     8364 |         4.96% |
[01/24 19:39:52    649s] (I)      |     3 |  177096 |     1476 |         0.83% |
[01/24 19:39:52    649s] (I)      |     4 |  168468 |     8364 |         4.96% |
[01/24 19:39:52    649s] (I)      |     5 |  177096 |     1476 |         0.83% |
[01/24 19:39:52    649s] (I)      |     6 |  168468 |     8364 |         4.96% |
[01/24 19:39:52    649s] (I)      |     7 |  177096 |     1476 |         0.83% |
[01/24 19:39:52    649s] (I)      |     8 |  168468 |     8364 |         4.96% |
[01/24 19:39:52    649s] (I)      |     9 |  177096 |     2952 |         1.67% |
[01/24 19:39:52    649s] (I)      |    10 |   67276 |     4288 |         6.37% |
[01/24 19:39:52    649s] (I)      |    11 |   70782 |    11968 |        16.91% |
[01/24 19:39:52    649s] (I)      +-------+---------+----------+---------------+
[01/24 19:39:52    649s] (I)      Finished Import and model ( CPU: 0.40 sec, Real: 0.41 sec, Curr Mem: 2211.17 MB )
[01/24 19:39:52    649s] (I)      Reset routing kernel
[01/24 19:39:52    649s] (I)      Started Global Routing ( Curr Mem: 2211.17 MB )
[01/24 19:39:52    649s] (I)      totalPins=39831  totalGlobalPin=38843 (97.52%)
[01/24 19:39:52    649s] (I)      total 2D Cap : 1534819 = (807781 H, 727038 V)
[01/24 19:39:52    649s] [NR-eGR] Layer group 1: route 11787 net(s) in layer range [1, 11]
[01/24 19:39:52    649s] (I)      
[01/24 19:39:52    649s] (I)      ============  Phase 1a Route ============
[01/24 19:39:52    649s] (I)      Usage: 125900 = (65503 H, 60397 V) = (8.11% H, 8.31% V) = (1.120e+05um H, 1.033e+05um V)
[01/24 19:39:52    649s] (I)      
[01/24 19:39:52    649s] (I)      ============  Phase 1b Route ============
[01/24 19:39:52    649s] (I)      Usage: 125900 = (65503 H, 60397 V) = (8.11% H, 8.31% V) = (1.120e+05um H, 1.033e+05um V)
[01/24 19:39:52    649s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.152890e+05um
[01/24 19:39:52    649s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 19:39:52    649s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 19:39:52    649s] (I)      
[01/24 19:39:52    649s] (I)      ============  Phase 1c Route ============
[01/24 19:39:52    649s] (I)      Usage: 125900 = (65503 H, 60397 V) = (8.11% H, 8.31% V) = (1.120e+05um H, 1.033e+05um V)
[01/24 19:39:52    649s] (I)      
[01/24 19:39:52    649s] (I)      ============  Phase 1d Route ============
[01/24 19:39:52    649s] (I)      Usage: 125900 = (65503 H, 60397 V) = (8.11% H, 8.31% V) = (1.120e+05um H, 1.033e+05um V)
[01/24 19:39:52    649s] (I)      
[01/24 19:39:52    649s] (I)      ============  Phase 1e Route ============
[01/24 19:39:52    649s] (I)      Usage: 125900 = (65503 H, 60397 V) = (8.11% H, 8.31% V) = (1.120e+05um H, 1.033e+05um V)
[01/24 19:39:52    649s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.152890e+05um
[01/24 19:39:52    649s] (I)      
[01/24 19:39:52    649s] (I)      ============  Phase 1l Route ============
[01/24 19:39:52    649s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/24 19:39:52    649s] (I)      Layer  1:      45801       138        38      117225       57915    (66.93%) 
[01/24 19:39:52    649s] (I)      Layer  2:     164998     48982         5           0      166366    ( 0.00%) 
[01/24 19:39:52    649s] (I)      Layer  3:     174664     47459         3           0      175140    ( 0.00%) 
[01/24 19:39:52    649s] (I)      Layer  4:     164998     21417         0           0      166366    ( 0.00%) 
[01/24 19:39:52    649s] (I)      Layer  5:     174664     13972         0           0      175140    ( 0.00%) 
[01/24 19:39:52    649s] (I)      Layer  6:     164998      1533         0           0      166366    ( 0.00%) 
[01/24 19:39:52    649s] (I)      Layer  7:     174664       626         0           0      175140    ( 0.00%) 
[01/24 19:39:52    649s] (I)      Layer  8:     164998       112         0           0      166366    ( 0.00%) 
[01/24 19:39:52    649s] (I)      Layer  9:     173722        38         0           0      175140    ( 0.00%) 
[01/24 19:39:52    649s] (I)      Layer 10:      62527         2         0        3174       63373    ( 4.77%) 
[01/24 19:39:52    649s] (I)      Layer 11:      58358         0         0        8273       61783    (11.81%) 
[01/24 19:39:52    649s] (I)      Total:       1524392    134279        46      128670     1549090    ( 7.67%) 
[01/24 19:39:52    649s] (I)      
[01/24 19:39:52    649s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 19:39:52    649s] [NR-eGR]                        OverCon           OverCon            
[01/24 19:39:52    649s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/24 19:39:52    649s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/24 19:39:52    649s] [NR-eGR] ---------------------------------------------------------------
[01/24 19:39:52    649s] [NR-eGR]  Metal1 ( 1)        37( 0.57%)         0( 0.00%)   ( 0.57%) 
[01/24 19:39:52    649s] [NR-eGR]  Metal2 ( 2)         5( 0.03%)         0( 0.00%)   ( 0.03%) 
[01/24 19:39:52    649s] [NR-eGR]  Metal3 ( 3)         3( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/24 19:39:52    649s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:52    649s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:52    649s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:52    649s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:52    649s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:52    649s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:52    649s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:52    649s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:52    649s] [NR-eGR] ---------------------------------------------------------------
[01/24 19:39:52    649s] [NR-eGR]        Total        45( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/24 19:39:52    649s] [NR-eGR] 
[01/24 19:39:52    649s] (I)      Finished Global Routing ( CPU: 0.34 sec, Real: 0.32 sec, Curr Mem: 2211.17 MB )
[01/24 19:39:52    649s] (I)      total 2D Cap : 1536255 = (808475 H, 727780 V)
[01/24 19:39:52    649s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 19:39:52    649s] Early Global Route congestion estimation runtime: 0.74 seconds, mem = 2211.2M
[01/24 19:39:52    649s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.770, REAL:0.745, MEM:2211.2M, EPOCH TIME: 1706117992.977304
[01/24 19:39:52    649s] OPERPROF: Starting HotSpotCal at level 1, MEM:2211.2M, EPOCH TIME: 1706117992.977393
[01/24 19:39:52    649s] [hotspot] +------------+---------------+---------------+
[01/24 19:39:52    649s] [hotspot] |            |   max hotspot | total hotspot |
[01/24 19:39:52    649s] [hotspot] +------------+---------------+---------------+
[01/24 19:39:52    649s] [hotspot] | normalized |          0.00 |          0.00 |
[01/24 19:39:52    649s] [hotspot] +------------+---------------+---------------+
[01/24 19:39:52    649s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/24 19:39:52    649s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/24 19:39:52    649s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.003, MEM:2211.2M, EPOCH TIME: 1706117992.980018
[01/24 19:39:52    649s] Skipped repairing congestion.
[01/24 19:39:52    649s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2211.2M, EPOCH TIME: 1706117992.980196
[01/24 19:39:52    649s] Starting Early Global Route wiring: mem = 2211.2M
[01/24 19:39:53    649s] (I)      ============= Track Assignment ============
[01/24 19:39:53    649s] (I)      Started Track Assignment (1T) ( Curr Mem: 2211.17 MB )
[01/24 19:39:53    649s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/24 19:39:53    649s] (I)      Run Multi-thread track assignment
[01/24 19:39:53    650s] (I)      Finished Track Assignment (1T) ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2211.17 MB )
[01/24 19:39:53    650s] (I)      Started Export ( Curr Mem: 2211.17 MB )
[01/24 19:39:53    650s] [NR-eGR]                  Length (um)   Vias 
[01/24 19:39:53    650s] [NR-eGR] ------------------------------------
[01/24 19:39:53    650s] [NR-eGR]  Metal1   (1H)         15785  41449 
[01/24 19:39:53    650s] [NR-eGR]  Metal2   (2V)         70675  28575 
[01/24 19:39:53    650s] [NR-eGR]  Metal3   (3H)         78132   5532 
[01/24 19:39:53    650s] [NR-eGR]  Metal4   (4V)         35700   2602 
[01/24 19:39:53    650s] [NR-eGR]  Metal5   (5H)         24056    555 
[01/24 19:39:53    650s] [NR-eGR]  Metal6   (6V)          2592     58 
[01/24 19:39:53    650s] [NR-eGR]  Metal7   (7H)          1129     23 
[01/24 19:39:53    650s] [NR-eGR]  Metal8   (8V)           183     17 
[01/24 19:39:53    650s] [NR-eGR]  Metal9   (9H)            76      4 
[01/24 19:39:53    650s] [NR-eGR]  Metal10  (10V)            0      2 
[01/24 19:39:53    650s] [NR-eGR]  Metal11  (11H)            2      0 
[01/24 19:39:53    650s] [NR-eGR] ------------------------------------
[01/24 19:39:53    650s] [NR-eGR]           Total       228331  78817 
[01/24 19:39:53    650s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:39:53    650s] [NR-eGR] Total half perimeter of net bounding box: 190247um
[01/24 19:39:53    650s] [NR-eGR] Total length: 228331um, number of vias: 78817
[01/24 19:39:53    650s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:39:53    650s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/24 19:39:53    650s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:39:53    650s] (I)      Finished Export ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2211.17 MB )
[01/24 19:39:53    650s] Early Global Route wiring runtime: 0.45 seconds, mem = 2196.2M
[01/24 19:39:53    650s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.450, REAL:0.450, MEM:2196.2M, EPOCH TIME: 1706117993.430272
[01/24 19:39:53    650s] Tdgp not successfully inited but do clear! skip clearing
[01/24 19:39:53    650s] End of congRepair (cpu=0:00:01.3, real=0:00:01.0)
[01/24 19:39:53    650s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:01.3/0:00:01.2 (1.0), totSession cpu/real = 0:10:50.4/0:44:01.6 (0.2), mem = 2196.2M
[01/24 19:39:53    650s] 
[01/24 19:39:53    650s] =============================================================================================
[01/24 19:39:53    650s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.35-s114_1
[01/24 19:39:53    650s] =============================================================================================
[01/24 19:39:53    650s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:39:53    650s] ---------------------------------------------------------------------------------------------
[01/24 19:39:53    650s] [ MISC                   ]          0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.3    1.0
[01/24 19:39:53    650s] ---------------------------------------------------------------------------------------------
[01/24 19:39:53    650s]  IncrReplace #1 TOTAL               0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.3    1.0
[01/24 19:39:53    650s] ---------------------------------------------------------------------------------------------
[01/24 19:39:53    650s] 
[01/24 19:39:53    650s]     Congestion Repair done. (took cpu=0:00:01.3 real=0:00:01.2)
[01/24 19:39:53    650s]   CCOpt: Starting congestion repair using flow wrapper done.
[01/24 19:39:53    650s] OPERPROF: Starting DPlace-Init at level 1, MEM:2196.2M, EPOCH TIME: 1706117993.471115
[01/24 19:39:53    650s] Processing tracks to init pin-track alignment.
[01/24 19:39:53    650s] z: 2, totalTracks: 1
[01/24 19:39:53    650s] z: 4, totalTracks: 1
[01/24 19:39:53    650s] z: 6, totalTracks: 1
[01/24 19:39:53    650s] z: 8, totalTracks: 1
[01/24 19:39:53    650s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:39:53    650s] All LLGs are deleted
[01/24 19:39:53    650s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:53    650s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:53    650s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2196.2M, EPOCH TIME: 1706117993.484242
[01/24 19:39:53    650s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:2196.2M, EPOCH TIME: 1706117993.484765
[01/24 19:39:53    650s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2196.2M, EPOCH TIME: 1706117993.488334
[01/24 19:39:53    650s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:53    650s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:53    650s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2196.2M, EPOCH TIME: 1706117993.490855
[01/24 19:39:53    650s] Max number of tech site patterns supported in site array is 256.
[01/24 19:39:53    650s] Core basic site is CoreSite
[01/24 19:39:53    650s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2196.2M, EPOCH TIME: 1706117993.535561
[01/24 19:39:53    650s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 19:39:53    650s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 19:39:53    650s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:2196.2M, EPOCH TIME: 1706117993.538294
[01/24 19:39:53    650s] Fast DP-INIT is on for default
[01/24 19:39:53    650s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 19:39:53    650s] Atter site array init, number of instance map data is 0.
[01/24 19:39:53    650s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.052, MEM:2196.2M, EPOCH TIME: 1706117993.543294
[01/24 19:39:53    650s] 
[01/24 19:39:53    650s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:39:53    650s] OPERPROF:     Starting CMU at level 3, MEM:2196.2M, EPOCH TIME: 1706117993.546695
[01/24 19:39:53    650s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2196.2M, EPOCH TIME: 1706117993.548120
[01/24 19:39:53    650s] 
[01/24 19:39:53    650s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:39:53    650s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.061, MEM:2196.2M, EPOCH TIME: 1706117993.549809
[01/24 19:39:53    650s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2196.2M, EPOCH TIME: 1706117993.549896
[01/24 19:39:53    650s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2196.2M, EPOCH TIME: 1706117993.549977
[01/24 19:39:53    650s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2196.2MB).
[01/24 19:39:53    650s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.081, MEM:2196.2M, EPOCH TIME: 1706117993.552152
[01/24 19:39:53    650s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.9 real=0:00:01.9)
[01/24 19:39:53    650s]   Leaving CCOpt scope - extractRC...
[01/24 19:39:53    650s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[01/24 19:39:53    650s] Extraction called for design 'picorv32' of instances=9362 and nets=13876 using extraction engine 'preRoute' .
[01/24 19:39:53    650s] PreRoute RC Extraction called for design picorv32.
[01/24 19:39:53    650s] RC Extraction called in multi-corner(1) mode.
[01/24 19:39:53    650s] RCMode: PreRoute
[01/24 19:39:53    650s]       RC Corner Indexes            0   
[01/24 19:39:53    650s] Capacitance Scaling Factor   : 1.00000 
[01/24 19:39:53    650s] Resistance Scaling Factor    : 1.00000 
[01/24 19:39:53    650s] Clock Cap. Scaling Factor    : 1.00000 
[01/24 19:39:53    650s] Clock Res. Scaling Factor    : 1.00000 
[01/24 19:39:53    650s] Shrink Factor                : 1.00000
[01/24 19:39:53    650s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/24 19:39:53    650s] Using Quantus QRC technology file ...
[01/24 19:39:53    650s] 
[01/24 19:39:53    650s] Trim Metal Layers:
[01/24 19:39:53    650s] LayerId::1 widthSet size::2
[01/24 19:39:53    650s] LayerId::2 widthSet size::2
[01/24 19:39:53    650s] LayerId::3 widthSet size::2
[01/24 19:39:53    650s] LayerId::4 widthSet size::2
[01/24 19:39:53    650s] LayerId::5 widthSet size::2
[01/24 19:39:53    650s] LayerId::6 widthSet size::2
[01/24 19:39:53    650s] LayerId::7 widthSet size::2
[01/24 19:39:53    650s] LayerId::8 widthSet size::2
[01/24 19:39:53    650s] LayerId::9 widthSet size::2
[01/24 19:39:53    650s] LayerId::10 widthSet size::2
[01/24 19:39:53    650s] LayerId::11 widthSet size::2
[01/24 19:39:53    650s] Updating RC grid for preRoute extraction ...
[01/24 19:39:53    650s] eee: pegSigSF::1.070000
[01/24 19:39:53    650s] Initializing multi-corner resistance tables ...
[01/24 19:39:53    650s] eee: l::1 avDens::0.146306 usedTrk::2580.833159 availTrk::17640.000000 sigTrk::2580.833159
[01/24 19:39:53    650s] eee: l::2 avDens::0.265900 usedTrk::4137.666494 availTrk::15561.000000 sigTrk::4137.666494
[01/24 19:39:53    650s] eee: l::3 avDens::0.275560 usedTrk::4588.067418 availTrk::16650.000000 sigTrk::4588.067418
[01/24 19:39:53    650s] eee: l::4 avDens::0.140200 usedTrk::2109.723860 availTrk::15048.000000 sigTrk::2109.723860
[01/24 19:39:53    650s] eee: l::5 avDens::0.095807 usedTrk::1422.734822 availTrk::14850.000000 sigTrk::1422.734822
[01/24 19:39:53    650s] eee: l::6 avDens::0.014005 usedTrk::164.049356 availTrk::11713.500000 sigTrk::164.049356
[01/24 19:39:53    650s] eee: l::7 avDens::0.016176 usedTrk::68.424094 availTrk::4230.000000 sigTrk::68.424094
[01/24 19:39:53    650s] eee: l::8 avDens::0.016423 usedTrk::22.466930 availTrk::1368.000000 sigTrk::22.466930
[01/24 19:39:53    650s] eee: l::9 avDens::0.006648 usedTrk::5.384795 availTrk::810.000000 sigTrk::5.384795
[01/24 19:39:53    650s] eee: l::10 avDens::0.085726 usedTrk::123.136518 availTrk::1436.400000 sigTrk::123.136518
[01/24 19:39:53    650s] eee: l::11 avDens::0.054090 usedTrk::163.569531 availTrk::3024.000000 sigTrk::163.569531
[01/24 19:39:53    650s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:39:53    650s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.258846 uaWl=1.000000 uaWlH=0.269451 aWlH=0.000000 lMod=0 pMax=0.823200 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 19:39:53    650s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2196.172M)
[01/24 19:39:53    650s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[01/24 19:39:53    650s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[01/24 19:39:53    650s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/24 19:39:53    650s] End AAE Lib Interpolated Model. (MEM=2196.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:39:53    650s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:53    650s]   Clock DAG stats after clustering cong repair call:
[01/24 19:39:53    650s]     cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:53    650s]     sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:53    650s]     misc counts      : r=1, pp=0
[01/24 19:39:53    650s]     cell areas       : b=35.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=35.568um^2
[01/24 19:39:53    650s]     cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:53    650s]     sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:53    650s]     wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.239pF, total=0.271pF
[01/24 19:39:53    650s]     wire lengths     : top=0.000um, trunk=467.705um, leaf=3451.541um, total=3919.246um
[01/24 19:39:53    650s]     hp wire lengths  : top=0.000um, trunk=290.730um, leaf=1451.120um, total=1741.850um
[01/24 19:39:53    650s]   Clock DAG net violations after clustering cong repair call: none
[01/24 19:39:53    650s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[01/24 19:39:53    650s]     Trunk : target=0.200ns count=3 avg=0.119ns sd=0.019ns min=0.103ns max=0.139ns {2 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:53    650s]     Leaf  : target=0.200ns count=13 avg=0.186ns sd=0.010ns min=0.166ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 5 <= 0.200ns}
[01/24 19:39:53    650s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[01/24 19:39:53    650s]      Bufs: CLKBUFX4: 14 CLKBUFX3: 1 
[01/24 19:39:53    650s]   Clock DAG hash after clustering cong repair call: 11152004834232249850 7104741023278311935
[01/24 19:39:53    650s]   CTS services accumulated run-time stats after clustering cong repair call:
[01/24 19:39:53    650s]     delay calculator: calls=5184, total_wall_time=0.205s, mean_wall_time=0.040ms
[01/24 19:39:53    650s]     legalizer: calls=242, total_wall_time=0.008s, mean_wall_time=0.031ms
[01/24 19:39:53    650s]     steiner router: calls=5195, total_wall_time=0.250s, mean_wall_time=0.048ms
[01/24 19:39:53    650s]   Primary reporting skew groups after clustering cong repair call:
[01/24 19:39:53    650s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.349, max=0.364, avg=0.355, sd=0.004], skew [0.015 vs 0.200], 100% {0.349, 0.364} (wid=0.004 ws=0.003) (gid=0.361 gs=0.013)
[01/24 19:39:53    650s]         min path sink: CDN_MBIT_cpuregs_reg[30][20]_MB_cpuregs_reg[30][21]_MB_cpuregs_reg[30][22]_MB_cpuregs_reg[30][23]/CK
[01/24 19:39:53    650s]         max path sink: CDN_MBIT_genblk1.pcpi_mul_rd_reg[56]_MB_genblk1.pcpi_mul_rd_reg[57]_MB_genblk1.pcpi_mul_rd_reg[58]_MB_genblk1.pcpi_mul_rd_reg[59]/CK
[01/24 19:39:53    650s]   Skew group summary after clustering cong repair call:
[01/24 19:39:53    650s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.349, max=0.364, avg=0.355, sd=0.004], skew [0.015 vs 0.200], 100% {0.349, 0.364} (wid=0.004 ws=0.003) (gid=0.361 gs=0.013)
[01/24 19:39:53    650s]   CongRepair After Initial Clustering done. (took cpu=0:00:02.2 real=0:00:02.2)
[01/24 19:39:53    650s]   Stage::Clustering done. (took cpu=0:00:04.4 real=0:00:04.4)
[01/24 19:39:53    650s]   Stage::DRV Fixing...
[01/24 19:39:53    650s]   Fixing clock tree slew time and max cap violations...
[01/24 19:39:53    650s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 11152004834232249850 7104741023278311935
[01/24 19:39:53    650s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[01/24 19:39:53    650s]       delay calculator: calls=5184, total_wall_time=0.205s, mean_wall_time=0.040ms
[01/24 19:39:53    650s]       legalizer: calls=242, total_wall_time=0.008s, mean_wall_time=0.031ms
[01/24 19:39:53    650s]       steiner router: calls=5195, total_wall_time=0.250s, mean_wall_time=0.048ms
[01/24 19:39:53    650s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[01/24 19:39:53    650s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[01/24 19:39:53    650s]       cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:53    650s]       sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:53    650s]       misc counts      : r=1, pp=0
[01/24 19:39:53    650s]       cell areas       : b=35.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=35.568um^2
[01/24 19:39:53    650s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:53    650s]       sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:53    650s]       wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.239pF, total=0.271pF
[01/24 19:39:53    650s]       wire lengths     : top=0.000um, trunk=467.705um, leaf=3451.541um, total=3919.246um
[01/24 19:39:53    650s]       hp wire lengths  : top=0.000um, trunk=290.730um, leaf=1451.120um, total=1741.850um
[01/24 19:39:53    650s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[01/24 19:39:53    650s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[01/24 19:39:53    650s]       Trunk : target=0.200ns count=3 avg=0.119ns sd=0.019ns min=0.103ns max=0.139ns {2 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:53    650s]       Leaf  : target=0.200ns count=13 avg=0.186ns sd=0.010ns min=0.166ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 5 <= 0.200ns}
[01/24 19:39:53    650s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[01/24 19:39:53    650s]        Bufs: CLKBUFX4: 14 CLKBUFX3: 1 
[01/24 19:39:53    650s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 11152004834232249850 7104741023278311935
[01/24 19:39:53    650s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[01/24 19:39:53    650s]       delay calculator: calls=5184, total_wall_time=0.205s, mean_wall_time=0.040ms
[01/24 19:39:53    650s]       legalizer: calls=242, total_wall_time=0.008s, mean_wall_time=0.031ms
[01/24 19:39:53    650s]       steiner router: calls=5195, total_wall_time=0.250s, mean_wall_time=0.048ms
[01/24 19:39:53    650s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[01/24 19:39:53    650s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.349, max=0.364], skew [0.015 vs 0.200]
[01/24 19:39:53    650s]           min path sink: CDN_MBIT_cpuregs_reg[30][20]_MB_cpuregs_reg[30][21]_MB_cpuregs_reg[30][22]_MB_cpuregs_reg[30][23]/CK
[01/24 19:39:53    650s]           max path sink: CDN_MBIT_genblk1.pcpi_mul_rd_reg[56]_MB_genblk1.pcpi_mul_rd_reg[57]_MB_genblk1.pcpi_mul_rd_reg[58]_MB_genblk1.pcpi_mul_rd_reg[59]/CK
[01/24 19:39:53    650s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[01/24 19:39:53    650s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.349, max=0.364], skew [0.015 vs 0.200]
[01/24 19:39:53    650s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:53    650s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:53    650s]   Fixing clock tree slew time and max cap violations - detailed pass...
[01/24 19:39:53    650s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 11152004834232249850 7104741023278311935
[01/24 19:39:53    650s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/24 19:39:53    650s]       delay calculator: calls=5184, total_wall_time=0.205s, mean_wall_time=0.040ms
[01/24 19:39:53    650s]       legalizer: calls=242, total_wall_time=0.008s, mean_wall_time=0.031ms
[01/24 19:39:53    650s]       steiner router: calls=5195, total_wall_time=0.250s, mean_wall_time=0.048ms
[01/24 19:39:53    650s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[01/24 19:39:53    650s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/24 19:39:53    650s]       cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:53    650s]       sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:53    650s]       misc counts      : r=1, pp=0
[01/24 19:39:53    650s]       cell areas       : b=35.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=35.568um^2
[01/24 19:39:53    650s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:53    650s]       sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:53    650s]       wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.239pF, total=0.271pF
[01/24 19:39:53    650s]       wire lengths     : top=0.000um, trunk=467.705um, leaf=3451.541um, total=3919.246um
[01/24 19:39:53    650s]       hp wire lengths  : top=0.000um, trunk=290.730um, leaf=1451.120um, total=1741.850um
[01/24 19:39:53    650s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[01/24 19:39:53    650s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/24 19:39:53    650s]       Trunk : target=0.200ns count=3 avg=0.119ns sd=0.019ns min=0.103ns max=0.139ns {2 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:53    650s]       Leaf  : target=0.200ns count=13 avg=0.186ns sd=0.010ns min=0.166ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 5 <= 0.200ns}
[01/24 19:39:53    650s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[01/24 19:39:53    650s]        Bufs: CLKBUFX4: 14 CLKBUFX3: 1 
[01/24 19:39:53    650s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 11152004834232249850 7104741023278311935
[01/24 19:39:53    650s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/24 19:39:53    650s]       delay calculator: calls=5184, total_wall_time=0.205s, mean_wall_time=0.040ms
[01/24 19:39:53    650s]       legalizer: calls=242, total_wall_time=0.008s, mean_wall_time=0.031ms
[01/24 19:39:53    650s]       steiner router: calls=5195, total_wall_time=0.250s, mean_wall_time=0.048ms
[01/24 19:39:53    650s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/24 19:39:53    650s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.349, max=0.364, avg=0.355, sd=0.004], skew [0.015 vs 0.200], 100% {0.349, 0.364} (wid=0.004 ws=0.003) (gid=0.361 gs=0.013)
[01/24 19:39:53    650s]           min path sink: CDN_MBIT_cpuregs_reg[30][20]_MB_cpuregs_reg[30][21]_MB_cpuregs_reg[30][22]_MB_cpuregs_reg[30][23]/CK
[01/24 19:39:53    650s]           max path sink: CDN_MBIT_genblk1.pcpi_mul_rd_reg[56]_MB_genblk1.pcpi_mul_rd_reg[57]_MB_genblk1.pcpi_mul_rd_reg[58]_MB_genblk1.pcpi_mul_rd_reg[59]/CK
[01/24 19:39:53    650s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/24 19:39:53    650s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.349, max=0.364, avg=0.355, sd=0.004], skew [0.015 vs 0.200], 100% {0.349, 0.364} (wid=0.004 ws=0.003) (gid=0.361 gs=0.013)
[01/24 19:39:53    650s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:53    650s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:53    650s]   Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 19:39:53    650s]   Stage::Insertion Delay Reduction...
[01/24 19:39:53    650s]   Removing unnecessary root buffering...
[01/24 19:39:53    650s]     Clock DAG hash before 'Removing unnecessary root buffering': 11152004834232249850 7104741023278311935
[01/24 19:39:53    650s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[01/24 19:39:53    650s]       delay calculator: calls=5184, total_wall_time=0.205s, mean_wall_time=0.040ms
[01/24 19:39:53    650s]       legalizer: calls=242, total_wall_time=0.008s, mean_wall_time=0.031ms
[01/24 19:39:53    650s]       steiner router: calls=5195, total_wall_time=0.250s, mean_wall_time=0.048ms
[01/24 19:39:53    650s]     Clock DAG stats after 'Removing unnecessary root buffering':
[01/24 19:39:53    650s]       cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:53    650s]       sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:53    650s]       misc counts      : r=1, pp=0
[01/24 19:39:53    650s]       cell areas       : b=35.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=35.568um^2
[01/24 19:39:53    650s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:53    650s]       sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:53    650s]       wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.239pF, total=0.271pF
[01/24 19:39:53    650s]       wire lengths     : top=0.000um, trunk=467.705um, leaf=3451.541um, total=3919.246um
[01/24 19:39:53    650s]       hp wire lengths  : top=0.000um, trunk=290.730um, leaf=1451.120um, total=1741.850um
[01/24 19:39:53    650s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[01/24 19:39:53    650s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[01/24 19:39:53    650s]       Trunk : target=0.200ns count=3 avg=0.119ns sd=0.019ns min=0.103ns max=0.139ns {2 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:53    650s]       Leaf  : target=0.200ns count=13 avg=0.186ns sd=0.010ns min=0.166ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 5 <= 0.200ns}
[01/24 19:39:53    650s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[01/24 19:39:53    650s]        Bufs: CLKBUFX4: 14 CLKBUFX3: 1 
[01/24 19:39:53    650s]     Clock DAG hash after 'Removing unnecessary root buffering': 11152004834232249850 7104741023278311935
[01/24 19:39:53    650s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[01/24 19:39:53    650s]       delay calculator: calls=5184, total_wall_time=0.205s, mean_wall_time=0.040ms
[01/24 19:39:53    650s]       legalizer: calls=242, total_wall_time=0.008s, mean_wall_time=0.031ms
[01/24 19:39:53    650s]       steiner router: calls=5195, total_wall_time=0.250s, mean_wall_time=0.048ms
[01/24 19:39:53    650s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[01/24 19:39:53    650s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.349, max=0.364], skew [0.015 vs 0.200]
[01/24 19:39:53    650s]           min path sink: CDN_MBIT_cpuregs_reg[30][20]_MB_cpuregs_reg[30][21]_MB_cpuregs_reg[30][22]_MB_cpuregs_reg[30][23]/CK
[01/24 19:39:53    650s]           max path sink: CDN_MBIT_genblk1.pcpi_mul_rd_reg[56]_MB_genblk1.pcpi_mul_rd_reg[57]_MB_genblk1.pcpi_mul_rd_reg[58]_MB_genblk1.pcpi_mul_rd_reg[59]/CK
[01/24 19:39:53    650s]     Skew group summary after 'Removing unnecessary root buffering':
[01/24 19:39:53    650s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.349, max=0.364], skew [0.015 vs 0.200]
[01/24 19:39:53    650s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:53    650s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:53    650s]   Removing unconstrained drivers...
[01/24 19:39:53    650s]     Clock DAG hash before 'Removing unconstrained drivers': 11152004834232249850 7104741023278311935
[01/24 19:39:53    650s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[01/24 19:39:53    650s]       delay calculator: calls=5184, total_wall_time=0.205s, mean_wall_time=0.040ms
[01/24 19:39:53    650s]       legalizer: calls=242, total_wall_time=0.008s, mean_wall_time=0.031ms
[01/24 19:39:53    650s]       steiner router: calls=5195, total_wall_time=0.250s, mean_wall_time=0.048ms
[01/24 19:39:53    650s]     Clock DAG stats after 'Removing unconstrained drivers':
[01/24 19:39:53    650s]       cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:53    650s]       sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:53    650s]       misc counts      : r=1, pp=0
[01/24 19:39:53    650s]       cell areas       : b=35.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=35.568um^2
[01/24 19:39:53    650s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:53    650s]       sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:53    650s]       wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.239pF, total=0.271pF
[01/24 19:39:53    650s]       wire lengths     : top=0.000um, trunk=467.705um, leaf=3451.541um, total=3919.246um
[01/24 19:39:53    650s]       hp wire lengths  : top=0.000um, trunk=290.730um, leaf=1451.120um, total=1741.850um
[01/24 19:39:53    650s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[01/24 19:39:53    650s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[01/24 19:39:53    650s]       Trunk : target=0.200ns count=3 avg=0.119ns sd=0.019ns min=0.103ns max=0.139ns {2 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:53    650s]       Leaf  : target=0.200ns count=13 avg=0.186ns sd=0.010ns min=0.166ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 5 <= 0.200ns}
[01/24 19:39:53    650s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[01/24 19:39:53    650s]        Bufs: CLKBUFX4: 14 CLKBUFX3: 1 
[01/24 19:39:53    650s]     Clock DAG hash after 'Removing unconstrained drivers': 11152004834232249850 7104741023278311935
[01/24 19:39:53    650s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[01/24 19:39:53    650s]       delay calculator: calls=5184, total_wall_time=0.205s, mean_wall_time=0.040ms
[01/24 19:39:53    650s]       legalizer: calls=242, total_wall_time=0.008s, mean_wall_time=0.031ms
[01/24 19:39:53    650s]       steiner router: calls=5195, total_wall_time=0.250s, mean_wall_time=0.048ms
[01/24 19:39:53    650s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[01/24 19:39:53    650s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.349, max=0.364], skew [0.015 vs 0.200]
[01/24 19:39:53    650s]           min path sink: CDN_MBIT_cpuregs_reg[30][20]_MB_cpuregs_reg[30][21]_MB_cpuregs_reg[30][22]_MB_cpuregs_reg[30][23]/CK
[01/24 19:39:53    650s]           max path sink: CDN_MBIT_genblk1.pcpi_mul_rd_reg[56]_MB_genblk1.pcpi_mul_rd_reg[57]_MB_genblk1.pcpi_mul_rd_reg[58]_MB_genblk1.pcpi_mul_rd_reg[59]/CK
[01/24 19:39:53    650s]     Skew group summary after 'Removing unconstrained drivers':
[01/24 19:39:53    650s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.349, max=0.364], skew [0.015 vs 0.200]
[01/24 19:39:53    650s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:53    650s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:53    650s]   Reducing insertion delay 1...
[01/24 19:39:53    650s]     Clock DAG hash before 'Reducing insertion delay 1': 11152004834232249850 7104741023278311935
[01/24 19:39:53    650s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[01/24 19:39:53    650s]       delay calculator: calls=5184, total_wall_time=0.205s, mean_wall_time=0.040ms
[01/24 19:39:53    650s]       legalizer: calls=242, total_wall_time=0.008s, mean_wall_time=0.031ms
[01/24 19:39:53    650s]       steiner router: calls=5195, total_wall_time=0.250s, mean_wall_time=0.048ms
[01/24 19:39:54    650s]     Clock DAG stats after 'Reducing insertion delay 1':
[01/24 19:39:54    650s]       cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:54    650s]       sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:54    650s]       misc counts      : r=1, pp=0
[01/24 19:39:54    650s]       cell areas       : b=35.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=35.568um^2
[01/24 19:39:54    650s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:54    650s]       sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:54    650s]       wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.239pF, total=0.271pF
[01/24 19:39:54    650s]       wire lengths     : top=0.000um, trunk=467.705um, leaf=3451.541um, total=3919.246um
[01/24 19:39:54    650s]       hp wire lengths  : top=0.000um, trunk=290.730um, leaf=1451.120um, total=1741.850um
[01/24 19:39:54    650s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[01/24 19:39:54    650s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[01/24 19:39:54    650s]       Trunk : target=0.200ns count=3 avg=0.119ns sd=0.019ns min=0.103ns max=0.139ns {2 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:54    650s]       Leaf  : target=0.200ns count=13 avg=0.186ns sd=0.010ns min=0.166ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 5 <= 0.200ns}
[01/24 19:39:54    650s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[01/24 19:39:54    650s]        Bufs: CLKBUFX4: 14 CLKBUFX3: 1 
[01/24 19:39:54    650s]     Clock DAG hash after 'Reducing insertion delay 1': 11152004834232249850 7104741023278311935
[01/24 19:39:54    650s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[01/24 19:39:54    650s]       delay calculator: calls=5222, total_wall_time=0.208s, mean_wall_time=0.040ms
[01/24 19:39:54    650s]       legalizer: calls=246, total_wall_time=0.011s, mean_wall_time=0.043ms
[01/24 19:39:54    650s]       steiner router: calls=5204, total_wall_time=0.251s, mean_wall_time=0.048ms
[01/24 19:39:54    650s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[01/24 19:39:54    650s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.349, max=0.364], skew [0.015 vs 0.200]
[01/24 19:39:54    650s]           min path sink: CDN_MBIT_cpuregs_reg[30][20]_MB_cpuregs_reg[30][21]_MB_cpuregs_reg[30][22]_MB_cpuregs_reg[30][23]/CK
[01/24 19:39:54    650s]           max path sink: CDN_MBIT_genblk1.pcpi_mul_rd_reg[56]_MB_genblk1.pcpi_mul_rd_reg[57]_MB_genblk1.pcpi_mul_rd_reg[58]_MB_genblk1.pcpi_mul_rd_reg[59]/CK
[01/24 19:39:54    650s]     Skew group summary after 'Reducing insertion delay 1':
[01/24 19:39:54    650s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.349, max=0.364], skew [0.015 vs 0.200]
[01/24 19:39:54    650s]     Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:54    650s]   Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 19:39:54    650s]   Removing longest path buffering...
[01/24 19:39:54    650s]     Clock DAG hash before 'Removing longest path buffering': 11152004834232249850 7104741023278311935
[01/24 19:39:54    650s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[01/24 19:39:54    650s]       delay calculator: calls=5222, total_wall_time=0.208s, mean_wall_time=0.040ms
[01/24 19:39:54    650s]       legalizer: calls=246, total_wall_time=0.011s, mean_wall_time=0.043ms
[01/24 19:39:54    650s]       steiner router: calls=5204, total_wall_time=0.251s, mean_wall_time=0.048ms
[01/24 19:39:54    650s]     Clock DAG stats after 'Removing longest path buffering':
[01/24 19:39:54    650s]       cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:54    650s]       sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:54    650s]       misc counts      : r=1, pp=0
[01/24 19:39:54    650s]       cell areas       : b=35.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=35.568um^2
[01/24 19:39:54    650s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:54    650s]       sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:54    650s]       wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.239pF, total=0.271pF
[01/24 19:39:54    650s]       wire lengths     : top=0.000um, trunk=467.705um, leaf=3451.541um, total=3919.246um
[01/24 19:39:54    650s]       hp wire lengths  : top=0.000um, trunk=290.730um, leaf=1451.120um, total=1741.850um
[01/24 19:39:54    650s]     Clock DAG net violations after 'Removing longest path buffering': none
[01/24 19:39:54    650s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[01/24 19:39:54    650s]       Trunk : target=0.200ns count=3 avg=0.119ns sd=0.019ns min=0.103ns max=0.139ns {2 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:54    650s]       Leaf  : target=0.200ns count=13 avg=0.186ns sd=0.010ns min=0.166ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 5 <= 0.200ns}
[01/24 19:39:54    650s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[01/24 19:39:54    650s]        Bufs: CLKBUFX4: 14 CLKBUFX3: 1 
[01/24 19:39:54    650s]     Clock DAG hash after 'Removing longest path buffering': 11152004834232249850 7104741023278311935
[01/24 19:39:54    650s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[01/24 19:39:54    650s]       delay calculator: calls=5222, total_wall_time=0.208s, mean_wall_time=0.040ms
[01/24 19:39:54    650s]       legalizer: calls=246, total_wall_time=0.011s, mean_wall_time=0.043ms
[01/24 19:39:54    650s]       steiner router: calls=5204, total_wall_time=0.251s, mean_wall_time=0.048ms
[01/24 19:39:54    650s]     Primary reporting skew groups after 'Removing longest path buffering':
[01/24 19:39:54    650s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.349, max=0.364], skew [0.015 vs 0.200]
[01/24 19:39:54    650s]           min path sink: CDN_MBIT_cpuregs_reg[30][20]_MB_cpuregs_reg[30][21]_MB_cpuregs_reg[30][22]_MB_cpuregs_reg[30][23]/CK
[01/24 19:39:54    650s]           max path sink: CDN_MBIT_genblk1.pcpi_mul_rd_reg[56]_MB_genblk1.pcpi_mul_rd_reg[57]_MB_genblk1.pcpi_mul_rd_reg[58]_MB_genblk1.pcpi_mul_rd_reg[59]/CK
[01/24 19:39:54    650s]     Skew group summary after 'Removing longest path buffering':
[01/24 19:39:54    650s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.349, max=0.364], skew [0.015 vs 0.200]
[01/24 19:39:54    650s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:54    650s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:54    650s]   Reducing insertion delay 2...
[01/24 19:39:54    650s]     Clock DAG hash before 'Reducing insertion delay 2': 11152004834232249850 7104741023278311935
[01/24 19:39:54    650s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[01/24 19:39:54    650s]       delay calculator: calls=5222, total_wall_time=0.208s, mean_wall_time=0.040ms
[01/24 19:39:54    650s]       legalizer: calls=246, total_wall_time=0.011s, mean_wall_time=0.043ms
[01/24 19:39:54    650s]       steiner router: calls=5204, total_wall_time=0.251s, mean_wall_time=0.048ms
[01/24 19:39:55    652s]     Path optimization required 324 stage delay updates 
[01/24 19:39:55    652s]     Clock DAG stats after 'Reducing insertion delay 2':
[01/24 19:39:55    652s]       cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:55    652s]       sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:55    652s]       misc counts      : r=1, pp=0
[01/24 19:39:55    652s]       cell areas       : b=35.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=35.568um^2
[01/24 19:39:55    652s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:55    652s]       sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:55    652s]       wire capacitance : top=0.000pF, trunk=0.030pF, leaf=0.240pF, total=0.270pF
[01/24 19:39:55    652s]       wire lengths     : top=0.000um, trunk=444.205um, leaf=3454.920um, total=3899.125um
[01/24 19:39:55    652s]       hp wire lengths  : top=0.000um, trunk=290.730um, leaf=1451.120um, total=1741.850um
[01/24 19:39:55    652s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[01/24 19:39:55    652s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[01/24 19:39:55    652s]       Trunk : target=0.200ns count=3 avg=0.115ns sd=0.021ns min=0.102ns max=0.139ns {2 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:55    652s]       Leaf  : target=0.200ns count=13 avg=0.186ns sd=0.010ns min=0.166ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 5 <= 0.200ns}
[01/24 19:39:55    652s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[01/24 19:39:55    652s]        Bufs: CLKBUFX4: 14 CLKBUFX3: 1 
[01/24 19:39:55    652s]     Clock DAG hash after 'Reducing insertion delay 2': 2562518670224800193 6743437234990788644
[01/24 19:39:55    652s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[01/24 19:39:55    652s]       delay calculator: calls=6191, total_wall_time=0.281s, mean_wall_time=0.045ms
[01/24 19:39:55    652s]       legalizer: calls=389, total_wall_time=0.015s, mean_wall_time=0.040ms
[01/24 19:39:55    652s]       steiner router: calls=5528, total_wall_time=0.408s, mean_wall_time=0.074ms
[01/24 19:39:55    652s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[01/24 19:39:55    652s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.341, max=0.356, avg=0.350, sd=0.005], skew [0.015 vs 0.200], 100% {0.341, 0.356} (wid=0.004 ws=0.003) (gid=0.353 gs=0.014)
[01/24 19:39:55    652s]           min path sink: CDN_MBIT_reg_next_pc_reg[21]_MB_reg_next_pc_reg[22]_MB_reg_next_pc_reg[23]_MB_reg_next_pc_reg[24]/CK
[01/24 19:39:55    652s]           max path sink: CDN_MBIT_instr_sltu_reg_MB_instr_srai_reg_MB_instr_srli_reg_MB_instr_xori_reg/CK
[01/24 19:39:55    652s]     Skew group summary after 'Reducing insertion delay 2':
[01/24 19:39:55    652s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.341, max=0.356, avg=0.350, sd=0.005], skew [0.015 vs 0.200], 100% {0.341, 0.356} (wid=0.004 ws=0.003) (gid=0.353 gs=0.014)
[01/24 19:39:55    652s]     Legalizer API calls during this step: 143 succeeded with high effort: 143 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:55    652s]   Reducing insertion delay 2 done. (took cpu=0:00:01.3 real=0:00:01.3)
[01/24 19:39:55    652s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:01.4 real=0:00:01.4)
[01/24 19:39:55    652s]   CCOpt::Phase::Construction done. (took cpu=0:00:05.9 real=0:00:05.9)
[01/24 19:39:55    652s]   CCOpt::Phase::Implementation...
[01/24 19:39:55    652s]   Stage::Reducing Power...
[01/24 19:39:55    652s]   Improving clock tree routing...
[01/24 19:39:55    652s]     Clock DAG hash before 'Improving clock tree routing': 2562518670224800193 6743437234990788644
[01/24 19:39:55    652s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[01/24 19:39:55    652s]       delay calculator: calls=6191, total_wall_time=0.281s, mean_wall_time=0.045ms
[01/24 19:39:55    652s]       legalizer: calls=389, total_wall_time=0.015s, mean_wall_time=0.040ms
[01/24 19:39:55    652s]       steiner router: calls=5528, total_wall_time=0.408s, mean_wall_time=0.074ms
[01/24 19:39:55    652s]     Iteration 1...
[01/24 19:39:55    652s]     Iteration 1 done.
[01/24 19:39:55    652s]     Clock DAG stats after 'Improving clock tree routing':
[01/24 19:39:55    652s]       cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:55    652s]       sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:55    652s]       misc counts      : r=1, pp=0
[01/24 19:39:55    652s]       cell areas       : b=35.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=35.568um^2
[01/24 19:39:55    652s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:55    652s]       sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:55    652s]       wire capacitance : top=0.000pF, trunk=0.030pF, leaf=0.240pF, total=0.270pF
[01/24 19:39:55    652s]       wire lengths     : top=0.000um, trunk=444.205um, leaf=3454.920um, total=3899.125um
[01/24 19:39:55    652s]       hp wire lengths  : top=0.000um, trunk=290.730um, leaf=1451.120um, total=1741.850um
[01/24 19:39:55    652s]     Clock DAG net violations after 'Improving clock tree routing': none
[01/24 19:39:55    652s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[01/24 19:39:55    652s]       Trunk : target=0.200ns count=3 avg=0.115ns sd=0.021ns min=0.102ns max=0.139ns {2 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:55    652s]       Leaf  : target=0.200ns count=13 avg=0.186ns sd=0.010ns min=0.166ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 5 <= 0.200ns}
[01/24 19:39:55    652s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[01/24 19:39:55    652s]        Bufs: CLKBUFX4: 14 CLKBUFX3: 1 
[01/24 19:39:55    652s]     Clock DAG hash after 'Improving clock tree routing': 2562518670224800193 6743437234990788644
[01/24 19:39:55    652s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[01/24 19:39:55    652s]       delay calculator: calls=6191, total_wall_time=0.281s, mean_wall_time=0.045ms
[01/24 19:39:55    652s]       legalizer: calls=401, total_wall_time=0.016s, mean_wall_time=0.039ms
[01/24 19:39:55    652s]       steiner router: calls=5528, total_wall_time=0.408s, mean_wall_time=0.074ms
[01/24 19:39:55    652s]     Primary reporting skew groups after 'Improving clock tree routing':
[01/24 19:39:55    652s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.341, max=0.356], skew [0.015 vs 0.200]
[01/24 19:39:55    652s]           min path sink: CDN_MBIT_reg_next_pc_reg[21]_MB_reg_next_pc_reg[22]_MB_reg_next_pc_reg[23]_MB_reg_next_pc_reg[24]/CK
[01/24 19:39:55    652s]           max path sink: CDN_MBIT_instr_sltu_reg_MB_instr_srai_reg_MB_instr_srli_reg_MB_instr_xori_reg/CK
[01/24 19:39:55    652s]     Skew group summary after 'Improving clock tree routing':
[01/24 19:39:55    652s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.341, max=0.356], skew [0.015 vs 0.200]
[01/24 19:39:55    652s]     Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:55    652s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:55    652s]   Reducing clock tree power 1...
[01/24 19:39:55    652s]     Clock DAG hash before 'Reducing clock tree power 1': 2562518670224800193 6743437234990788644
[01/24 19:39:55    652s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[01/24 19:39:55    652s]       delay calculator: calls=6191, total_wall_time=0.281s, mean_wall_time=0.045ms
[01/24 19:39:55    652s]       legalizer: calls=401, total_wall_time=0.016s, mean_wall_time=0.039ms
[01/24 19:39:55    652s]       steiner router: calls=5528, total_wall_time=0.408s, mean_wall_time=0.074ms
[01/24 19:39:55    652s]     Resizing gates: 
[01/24 19:39:55    652s]     Legalizer releasing space for clock trees
[01/24 19:39:55    652s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/24 19:39:55    652s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:55    652s]     100% 
[01/24 19:39:55    652s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[01/24 19:39:55    652s]       cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:55    652s]       sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:55    652s]       misc counts      : r=1, pp=0
[01/24 19:39:55    652s]       cell areas       : b=34.884um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=34.884um^2
[01/24 19:39:55    652s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:55    652s]       sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:55    652s]       wire capacitance : top=0.000pF, trunk=0.030pF, leaf=0.240pF, total=0.270pF
[01/24 19:39:55    652s]       wire lengths     : top=0.000um, trunk=444.720um, leaf=3454.920um, total=3899.640um
[01/24 19:39:55    652s]       hp wire lengths  : top=0.000um, trunk=290.730um, leaf=1451.120um, total=1741.850um
[01/24 19:39:55    652s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[01/24 19:39:55    652s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[01/24 19:39:55    652s]       Trunk : target=0.200ns count=3 avg=0.130ns sd=0.008ns min=0.125ns max=0.139ns {0 <= 0.120ns, 3 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:55    652s]       Leaf  : target=0.200ns count=13 avg=0.186ns sd=0.010ns min=0.166ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 5 <= 0.200ns}
[01/24 19:39:55    652s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[01/24 19:39:55    652s]        Bufs: CLKBUFX4: 12 CLKBUFX3: 3 
[01/24 19:39:55    652s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 14707813077090194182 402683161211030355
[01/24 19:39:55    652s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[01/24 19:39:55    652s]       delay calculator: calls=6285, total_wall_time=0.289s, mean_wall_time=0.046ms
[01/24 19:39:55    652s]       legalizer: calls=435, total_wall_time=0.016s, mean_wall_time=0.037ms
[01/24 19:39:55    652s]       steiner router: calls=5538, total_wall_time=0.410s, mean_wall_time=0.074ms
[01/24 19:39:55    652s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[01/24 19:39:55    652s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.367], skew [0.015 vs 0.200]
[01/24 19:39:55    652s]           min path sink: CDN_MBIT_reg_next_pc_reg[21]_MB_reg_next_pc_reg[22]_MB_reg_next_pc_reg[23]_MB_reg_next_pc_reg[24]/CK
[01/24 19:39:55    652s]           max path sink: CDN_MBIT_genblk1.pcpi_mul_rd_reg[56]_MB_genblk1.pcpi_mul_rd_reg[57]_MB_genblk1.pcpi_mul_rd_reg[58]_MB_genblk1.pcpi_mul_rd_reg[59]/CK
[01/24 19:39:55    652s]     Skew group summary after reducing clock tree power 1 iteration 1:
[01/24 19:39:55    652s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.367], skew [0.015 vs 0.200]
[01/24 19:39:55    652s]     Resizing gates: 
[01/24 19:39:55    652s]     Legalizer releasing space for clock trees
[01/24 19:39:55    652s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/24 19:39:55    652s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:55    652s]     100% 
[01/24 19:39:55    652s]     Clock DAG stats after 'Reducing clock tree power 1':
[01/24 19:39:55    652s]       cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:55    652s]       sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:55    652s]       misc counts      : r=1, pp=0
[01/24 19:39:55    652s]       cell areas       : b=34.884um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=34.884um^2
[01/24 19:39:55    652s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:55    652s]       sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:55    652s]       wire capacitance : top=0.000pF, trunk=0.030pF, leaf=0.240pF, total=0.270pF
[01/24 19:39:55    652s]       wire lengths     : top=0.000um, trunk=444.720um, leaf=3454.920um, total=3899.640um
[01/24 19:39:55    652s]       hp wire lengths  : top=0.000um, trunk=290.730um, leaf=1451.120um, total=1741.850um
[01/24 19:39:55    652s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[01/24 19:39:55    652s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[01/24 19:39:55    652s]       Trunk : target=0.200ns count=3 avg=0.130ns sd=0.008ns min=0.125ns max=0.139ns {0 <= 0.120ns, 3 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:55    652s]       Leaf  : target=0.200ns count=13 avg=0.186ns sd=0.010ns min=0.166ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 5 <= 0.200ns}
[01/24 19:39:55    652s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[01/24 19:39:55    652s]        Bufs: CLKBUFX4: 12 CLKBUFX3: 3 
[01/24 19:39:55    652s]     Clock DAG hash after 'Reducing clock tree power 1': 14707813077090194182 402683161211030355
[01/24 19:39:55    652s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[01/24 19:39:55    652s]       delay calculator: calls=6342, total_wall_time=0.294s, mean_wall_time=0.046ms
[01/24 19:39:55    652s]       legalizer: calls=465, total_wall_time=0.016s, mean_wall_time=0.035ms
[01/24 19:39:55    652s]       steiner router: calls=5538, total_wall_time=0.410s, mean_wall_time=0.074ms
[01/24 19:39:55    652s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[01/24 19:39:55    652s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.367], skew [0.015 vs 0.200]
[01/24 19:39:55    652s]           min path sink: CDN_MBIT_reg_next_pc_reg[21]_MB_reg_next_pc_reg[22]_MB_reg_next_pc_reg[23]_MB_reg_next_pc_reg[24]/CK
[01/24 19:39:55    652s]           max path sink: CDN_MBIT_genblk1.pcpi_mul_rd_reg[56]_MB_genblk1.pcpi_mul_rd_reg[57]_MB_genblk1.pcpi_mul_rd_reg[58]_MB_genblk1.pcpi_mul_rd_reg[59]/CK
[01/24 19:39:55    652s]     Skew group summary after 'Reducing clock tree power 1':
[01/24 19:39:55    652s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.367], skew [0.015 vs 0.200]
[01/24 19:39:55    652s]     Legalizer API calls during this step: 64 succeeded with high effort: 64 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:55    652s]   Reducing clock tree power 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/24 19:39:55    652s]   Reducing clock tree power 2...
[01/24 19:39:55    652s]     Clock DAG hash before 'Reducing clock tree power 2': 14707813077090194182 402683161211030355
[01/24 19:39:55    652s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[01/24 19:39:55    652s]       delay calculator: calls=6342, total_wall_time=0.294s, mean_wall_time=0.046ms
[01/24 19:39:55    652s]       legalizer: calls=465, total_wall_time=0.016s, mean_wall_time=0.035ms
[01/24 19:39:55    652s]       steiner router: calls=5538, total_wall_time=0.410s, mean_wall_time=0.074ms
[01/24 19:39:55    652s]     Path optimization required 0 stage delay updates 
[01/24 19:39:55    652s]     Clock DAG stats after 'Reducing clock tree power 2':
[01/24 19:39:55    652s]       cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:55    652s]       sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:55    652s]       misc counts      : r=1, pp=0
[01/24 19:39:55    652s]       cell areas       : b=34.884um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=34.884um^2
[01/24 19:39:55    652s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:55    652s]       sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:55    652s]       wire capacitance : top=0.000pF, trunk=0.030pF, leaf=0.240pF, total=0.270pF
[01/24 19:39:55    652s]       wire lengths     : top=0.000um, trunk=444.720um, leaf=3454.920um, total=3899.640um
[01/24 19:39:55    652s]       hp wire lengths  : top=0.000um, trunk=290.730um, leaf=1451.120um, total=1741.850um
[01/24 19:39:55    652s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[01/24 19:39:55    652s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[01/24 19:39:55    652s]       Trunk : target=0.200ns count=3 avg=0.130ns sd=0.008ns min=0.125ns max=0.139ns {0 <= 0.120ns, 3 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:55    652s]       Leaf  : target=0.200ns count=13 avg=0.186ns sd=0.010ns min=0.166ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 5 <= 0.200ns}
[01/24 19:39:55    652s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[01/24 19:39:55    652s]        Bufs: CLKBUFX4: 12 CLKBUFX3: 3 
[01/24 19:39:55    652s]     Clock DAG hash after 'Reducing clock tree power 2': 14707813077090194182 402683161211030355
[01/24 19:39:55    652s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[01/24 19:39:55    652s]       delay calculator: calls=6342, total_wall_time=0.294s, mean_wall_time=0.046ms
[01/24 19:39:55    652s]       legalizer: calls=465, total_wall_time=0.016s, mean_wall_time=0.035ms
[01/24 19:39:55    652s]       steiner router: calls=5538, total_wall_time=0.410s, mean_wall_time=0.074ms
[01/24 19:39:55    652s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[01/24 19:39:55    652s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.367, avg=0.361, sd=0.005], skew [0.015 vs 0.200], 100% {0.351, 0.367} (wid=0.004 ws=0.003) (gid=0.364 gs=0.014)
[01/24 19:39:55    652s]           min path sink: CDN_MBIT_reg_next_pc_reg[21]_MB_reg_next_pc_reg[22]_MB_reg_next_pc_reg[23]_MB_reg_next_pc_reg[24]/CK
[01/24 19:39:55    652s]           max path sink: CDN_MBIT_genblk1.pcpi_mul_rd_reg[56]_MB_genblk1.pcpi_mul_rd_reg[57]_MB_genblk1.pcpi_mul_rd_reg[58]_MB_genblk1.pcpi_mul_rd_reg[59]/CK
[01/24 19:39:55    652s]     Skew group summary after 'Reducing clock tree power 2':
[01/24 19:39:55    652s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.367, avg=0.361, sd=0.005], skew [0.015 vs 0.200], 100% {0.351, 0.367} (wid=0.004 ws=0.003) (gid=0.364 gs=0.014)
[01/24 19:39:55    652s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:55    652s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:55    652s]   Stage::Reducing Power done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/24 19:39:55    652s]   Stage::Balancing...
[01/24 19:39:55    652s]   Approximately balancing fragments step...
[01/24 19:39:55    652s]     Clock DAG hash before 'Approximately balancing fragments step': 14707813077090194182 402683161211030355
[01/24 19:39:55    652s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[01/24 19:39:55    652s]       delay calculator: calls=6342, total_wall_time=0.294s, mean_wall_time=0.046ms
[01/24 19:39:55    652s]       legalizer: calls=465, total_wall_time=0.016s, mean_wall_time=0.035ms
[01/24 19:39:55    652s]       steiner router: calls=5538, total_wall_time=0.410s, mean_wall_time=0.074ms
[01/24 19:39:55    652s]     Resolve constraints - Approximately balancing fragments...
[01/24 19:39:55    652s]     Resolving skew group constraints...
[01/24 19:39:55    652s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/24 19:39:55    652s]     Resolving skew group constraints done.
[01/24 19:39:55    652s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 19:39:55    652s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[01/24 19:39:55    652s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[01/24 19:39:55    652s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:55    652s]     Approximately balancing fragments...
[01/24 19:39:55    652s]       Moving gates to improve sub-tree skew...
[01/24 19:39:55    652s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 14707813077090194182 402683161211030355
[01/24 19:39:55    652s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[01/24 19:39:55    652s]           delay calculator: calls=6358, total_wall_time=0.295s, mean_wall_time=0.046ms
[01/24 19:39:55    652s]           legalizer: calls=465, total_wall_time=0.016s, mean_wall_time=0.035ms
[01/24 19:39:55    652s]           steiner router: calls=5554, total_wall_time=0.410s, mean_wall_time=0.074ms
[01/24 19:39:55    652s]         Tried: 17 Succeeded: 0
[01/24 19:39:55    652s]         Topology Tried: 0 Succeeded: 0
[01/24 19:39:55    652s]         0 Succeeded with SS ratio
[01/24 19:39:55    652s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[01/24 19:39:55    652s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[01/24 19:39:55    652s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[01/24 19:39:55    652s]           cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:55    652s]           sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:55    652s]           misc counts      : r=1, pp=0
[01/24 19:39:55    652s]           cell areas       : b=34.884um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=34.884um^2
[01/24 19:39:55    652s]           cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:55    652s]           sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:55    652s]           wire capacitance : top=0.000pF, trunk=0.030pF, leaf=0.240pF, total=0.270pF
[01/24 19:39:55    652s]           wire lengths     : top=0.000um, trunk=444.720um, leaf=3454.920um, total=3899.640um
[01/24 19:39:55    652s]           hp wire lengths  : top=0.000um, trunk=290.730um, leaf=1451.120um, total=1741.850um
[01/24 19:39:55    652s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[01/24 19:39:55    652s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[01/24 19:39:55    652s]           Trunk : target=0.200ns count=3 avg=0.130ns sd=0.008ns min=0.125ns max=0.139ns {0 <= 0.120ns, 3 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:55    652s]           Leaf  : target=0.200ns count=13 avg=0.186ns sd=0.010ns min=0.166ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 5 <= 0.200ns}
[01/24 19:39:55    652s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[01/24 19:39:55    652s]            Bufs: CLKBUFX4: 12 CLKBUFX3: 3 
[01/24 19:39:55    652s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 14707813077090194182 402683161211030355
[01/24 19:39:55    652s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[01/24 19:39:55    652s]           delay calculator: calls=6358, total_wall_time=0.295s, mean_wall_time=0.046ms
[01/24 19:39:55    652s]           legalizer: calls=465, total_wall_time=0.016s, mean_wall_time=0.035ms
[01/24 19:39:55    652s]           steiner router: calls=5554, total_wall_time=0.410s, mean_wall_time=0.074ms
[01/24 19:39:55    652s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:55    652s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:55    652s]       Approximately balancing fragments bottom up...
[01/24 19:39:55    652s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 14707813077090194182 402683161211030355
[01/24 19:39:55    652s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[01/24 19:39:55    652s]           delay calculator: calls=6358, total_wall_time=0.295s, mean_wall_time=0.046ms
[01/24 19:39:55    652s]           legalizer: calls=465, total_wall_time=0.016s, mean_wall_time=0.035ms
[01/24 19:39:55    652s]           steiner router: calls=5554, total_wall_time=0.410s, mean_wall_time=0.074ms
[01/24 19:39:55    652s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[01/24 19:39:55    652s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[01/24 19:39:55    652s]           cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:55    652s]           sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:55    652s]           misc counts      : r=1, pp=0
[01/24 19:39:55    652s]           cell areas       : b=34.884um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=34.884um^2
[01/24 19:39:55    652s]           cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:55    652s]           sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:55    652s]           wire capacitance : top=0.000pF, trunk=0.030pF, leaf=0.240pF, total=0.270pF
[01/24 19:39:55    652s]           wire lengths     : top=0.000um, trunk=444.720um, leaf=3454.920um, total=3899.640um
[01/24 19:39:55    652s]           hp wire lengths  : top=0.000um, trunk=290.730um, leaf=1451.120um, total=1741.850um
[01/24 19:39:55    652s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[01/24 19:39:55    652s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[01/24 19:39:55    652s]           Trunk : target=0.200ns count=3 avg=0.130ns sd=0.008ns min=0.125ns max=0.139ns {0 <= 0.120ns, 3 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:55    652s]           Leaf  : target=0.200ns count=13 avg=0.186ns sd=0.010ns min=0.166ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 5 <= 0.200ns}
[01/24 19:39:55    652s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[01/24 19:39:55    652s]            Bufs: CLKBUFX4: 12 CLKBUFX3: 3 
[01/24 19:39:55    652s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 14707813077090194182 402683161211030355
[01/24 19:39:55    652s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[01/24 19:39:55    652s]           delay calculator: calls=6415, total_wall_time=0.301s, mean_wall_time=0.047ms
[01/24 19:39:55    652s]           legalizer: calls=465, total_wall_time=0.016s, mean_wall_time=0.035ms
[01/24 19:39:55    652s]           steiner router: calls=5554, total_wall_time=0.410s, mean_wall_time=0.074ms
[01/24 19:39:55    652s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:55    652s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 19:39:55    652s]       Approximately balancing fragments, wire and cell delays...
[01/24 19:39:55    652s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[01/24 19:39:55    652s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[01/24 19:39:55    652s]           cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:55    652s]           sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:55    652s]           misc counts      : r=1, pp=0
[01/24 19:39:55    652s]           cell areas       : b=34.884um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=34.884um^2
[01/24 19:39:55    652s]           cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:55    652s]           sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:55    652s]           wire capacitance : top=0.000pF, trunk=0.030pF, leaf=0.240pF, total=0.270pF
[01/24 19:39:55    652s]           wire lengths     : top=0.000um, trunk=444.720um, leaf=3454.920um, total=3899.640um
[01/24 19:39:55    652s]           hp wire lengths  : top=0.000um, trunk=290.730um, leaf=1451.120um, total=1741.850um
[01/24 19:39:55    652s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[01/24 19:39:55    652s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[01/24 19:39:55    652s]           Trunk : target=0.200ns count=3 avg=0.130ns sd=0.008ns min=0.125ns max=0.139ns {0 <= 0.120ns, 3 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:55    652s]           Leaf  : target=0.200ns count=13 avg=0.186ns sd=0.010ns min=0.166ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 5 <= 0.200ns}
[01/24 19:39:55    652s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[01/24 19:39:55    652s]            Bufs: CLKBUFX4: 12 CLKBUFX3: 3 
[01/24 19:39:55    652s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 14707813077090194182 402683161211030355
[01/24 19:39:55    652s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[01/24 19:39:55    652s]           delay calculator: calls=6417, total_wall_time=0.301s, mean_wall_time=0.047ms
[01/24 19:39:55    652s]           legalizer: calls=465, total_wall_time=0.016s, mean_wall_time=0.035ms
[01/24 19:39:55    652s]           steiner router: calls=5556, total_wall_time=0.410s, mean_wall_time=0.074ms
[01/24 19:39:55    652s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[01/24 19:39:55    652s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:55    652s]     Approximately balancing fragments done.
[01/24 19:39:55    652s]     Clock DAG stats after 'Approximately balancing fragments step':
[01/24 19:39:55    652s]       cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:55    652s]       sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:55    652s]       misc counts      : r=1, pp=0
[01/24 19:39:55    652s]       cell areas       : b=34.884um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=34.884um^2
[01/24 19:39:55    652s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:55    652s]       sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:55    652s]       wire capacitance : top=0.000pF, trunk=0.030pF, leaf=0.240pF, total=0.270pF
[01/24 19:39:55    652s]       wire lengths     : top=0.000um, trunk=444.720um, leaf=3454.920um, total=3899.640um
[01/24 19:39:55    652s]       hp wire lengths  : top=0.000um, trunk=290.730um, leaf=1451.120um, total=1741.850um
[01/24 19:39:55    652s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[01/24 19:39:55    652s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[01/24 19:39:55    652s]       Trunk : target=0.200ns count=3 avg=0.130ns sd=0.008ns min=0.125ns max=0.139ns {0 <= 0.120ns, 3 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:55    652s]       Leaf  : target=0.200ns count=13 avg=0.186ns sd=0.010ns min=0.166ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 5 <= 0.200ns}
[01/24 19:39:55    652s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[01/24 19:39:55    652s]        Bufs: CLKBUFX4: 12 CLKBUFX3: 3 
[01/24 19:39:55    652s]     Clock DAG hash after 'Approximately balancing fragments step': 14707813077090194182 402683161211030355
[01/24 19:39:55    652s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[01/24 19:39:55    652s]       delay calculator: calls=6417, total_wall_time=0.301s, mean_wall_time=0.047ms
[01/24 19:39:55    652s]       legalizer: calls=465, total_wall_time=0.016s, mean_wall_time=0.035ms
[01/24 19:39:55    652s]       steiner router: calls=5556, total_wall_time=0.410s, mean_wall_time=0.074ms
[01/24 19:39:55    652s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:55    652s]   Approximately balancing fragments step done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/24 19:39:55    652s]   Clock DAG stats after Approximately balancing fragments:
[01/24 19:39:55    652s]     cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:55    652s]     sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:55    652s]     misc counts      : r=1, pp=0
[01/24 19:39:55    652s]     cell areas       : b=34.884um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=34.884um^2
[01/24 19:39:55    652s]     cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:55    652s]     sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:55    652s]     wire capacitance : top=0.000pF, trunk=0.030pF, leaf=0.240pF, total=0.270pF
[01/24 19:39:55    652s]     wire lengths     : top=0.000um, trunk=444.720um, leaf=3454.920um, total=3899.640um
[01/24 19:39:55    652s]     hp wire lengths  : top=0.000um, trunk=290.730um, leaf=1451.120um, total=1741.850um
[01/24 19:39:55    652s]   Clock DAG net violations after Approximately balancing fragments: none
[01/24 19:39:55    652s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[01/24 19:39:55    652s]     Trunk : target=0.200ns count=3 avg=0.130ns sd=0.008ns min=0.125ns max=0.139ns {0 <= 0.120ns, 3 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:55    652s]     Leaf  : target=0.200ns count=13 avg=0.186ns sd=0.010ns min=0.166ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 5 <= 0.200ns}
[01/24 19:39:55    652s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[01/24 19:39:55    652s]      Bufs: CLKBUFX4: 12 CLKBUFX3: 3 
[01/24 19:39:55    652s]   Clock DAG hash after Approximately balancing fragments: 14707813077090194182 402683161211030355
[01/24 19:39:55    652s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[01/24 19:39:55    652s]     delay calculator: calls=6417, total_wall_time=0.301s, mean_wall_time=0.047ms
[01/24 19:39:55    652s]     legalizer: calls=465, total_wall_time=0.016s, mean_wall_time=0.035ms
[01/24 19:39:55    652s]     steiner router: calls=5556, total_wall_time=0.410s, mean_wall_time=0.074ms
[01/24 19:39:55    652s]   Primary reporting skew groups after Approximately balancing fragments:
[01/24 19:39:55    652s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.367], skew [0.015 vs 0.200]
[01/24 19:39:55    652s]         min path sink: CDN_MBIT_reg_next_pc_reg[21]_MB_reg_next_pc_reg[22]_MB_reg_next_pc_reg[23]_MB_reg_next_pc_reg[24]/CK
[01/24 19:39:55    652s]         max path sink: CDN_MBIT_genblk1.pcpi_mul_rd_reg[56]_MB_genblk1.pcpi_mul_rd_reg[57]_MB_genblk1.pcpi_mul_rd_reg[58]_MB_genblk1.pcpi_mul_rd_reg[59]/CK
[01/24 19:39:55    652s]   Skew group summary after Approximately balancing fragments:
[01/24 19:39:55    652s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.367], skew [0.015 vs 0.200]
[01/24 19:39:55    652s]   Improving fragments clock skew...
[01/24 19:39:55    652s]     Clock DAG hash before 'Improving fragments clock skew': 14707813077090194182 402683161211030355
[01/24 19:39:55    652s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[01/24 19:39:55    652s]       delay calculator: calls=6417, total_wall_time=0.301s, mean_wall_time=0.047ms
[01/24 19:39:55    652s]       legalizer: calls=465, total_wall_time=0.016s, mean_wall_time=0.035ms
[01/24 19:39:55    652s]       steiner router: calls=5556, total_wall_time=0.410s, mean_wall_time=0.074ms
[01/24 19:39:55    652s]     Clock DAG stats after 'Improving fragments clock skew':
[01/24 19:39:55    652s]       cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:55    652s]       sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:55    652s]       misc counts      : r=1, pp=0
[01/24 19:39:55    652s]       cell areas       : b=34.884um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=34.884um^2
[01/24 19:39:55    652s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:55    652s]       sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:55    652s]       wire capacitance : top=0.000pF, trunk=0.030pF, leaf=0.240pF, total=0.270pF
[01/24 19:39:55    652s]       wire lengths     : top=0.000um, trunk=444.720um, leaf=3454.920um, total=3899.640um
[01/24 19:39:55    652s]       hp wire lengths  : top=0.000um, trunk=290.730um, leaf=1451.120um, total=1741.850um
[01/24 19:39:55    652s]     Clock DAG net violations after 'Improving fragments clock skew': none
[01/24 19:39:55    652s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[01/24 19:39:55    652s]       Trunk : target=0.200ns count=3 avg=0.130ns sd=0.008ns min=0.125ns max=0.139ns {0 <= 0.120ns, 3 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:55    652s]       Leaf  : target=0.200ns count=13 avg=0.186ns sd=0.010ns min=0.166ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 5 <= 0.200ns}
[01/24 19:39:55    652s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[01/24 19:39:55    652s]        Bufs: CLKBUFX4: 12 CLKBUFX3: 3 
[01/24 19:39:55    652s]     Clock DAG hash after 'Improving fragments clock skew': 14707813077090194182 402683161211030355
[01/24 19:39:55    652s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[01/24 19:39:55    652s]       delay calculator: calls=6417, total_wall_time=0.301s, mean_wall_time=0.047ms
[01/24 19:39:55    652s]       legalizer: calls=465, total_wall_time=0.016s, mean_wall_time=0.035ms
[01/24 19:39:55    652s]       steiner router: calls=5556, total_wall_time=0.410s, mean_wall_time=0.074ms
[01/24 19:39:55    652s]     Primary reporting skew groups after 'Improving fragments clock skew':
[01/24 19:39:55    652s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.367], skew [0.015 vs 0.200]
[01/24 19:39:55    652s]           min path sink: CDN_MBIT_reg_next_pc_reg[21]_MB_reg_next_pc_reg[22]_MB_reg_next_pc_reg[23]_MB_reg_next_pc_reg[24]/CK
[01/24 19:39:55    652s]           max path sink: CDN_MBIT_genblk1.pcpi_mul_rd_reg[56]_MB_genblk1.pcpi_mul_rd_reg[57]_MB_genblk1.pcpi_mul_rd_reg[58]_MB_genblk1.pcpi_mul_rd_reg[59]/CK
[01/24 19:39:55    652s]     Skew group summary after 'Improving fragments clock skew':
[01/24 19:39:55    652s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.367], skew [0.015 vs 0.200]
[01/24 19:39:55    652s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:55    652s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:55    652s]   Approximately balancing step...
[01/24 19:39:55    652s]     Clock DAG hash before 'Approximately balancing step': 14707813077090194182 402683161211030355
[01/24 19:39:55    652s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[01/24 19:39:55    652s]       delay calculator: calls=6417, total_wall_time=0.301s, mean_wall_time=0.047ms
[01/24 19:39:55    652s]       legalizer: calls=465, total_wall_time=0.016s, mean_wall_time=0.035ms
[01/24 19:39:55    652s]       steiner router: calls=5556, total_wall_time=0.410s, mean_wall_time=0.074ms
[01/24 19:39:55    652s]     Resolve constraints - Approximately balancing...
[01/24 19:39:55    652s]     Resolving skew group constraints...
[01/24 19:39:55    652s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/24 19:39:55    652s]     Resolving skew group constraints done.
[01/24 19:39:55    652s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:55    652s]     Approximately balancing...
[01/24 19:39:55    652s]       Approximately balancing, wire and cell delays...
[01/24 19:39:55    652s]       Approximately balancing, wire and cell delays, iteration 1...
[01/24 19:39:55    652s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[01/24 19:39:55    652s]           cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:55    652s]           sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:55    652s]           misc counts      : r=1, pp=0
[01/24 19:39:55    652s]           cell areas       : b=34.884um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=34.884um^2
[01/24 19:39:55    652s]           cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:55    652s]           sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:55    652s]           wire capacitance : top=0.000pF, trunk=0.030pF, leaf=0.240pF, total=0.270pF
[01/24 19:39:55    652s]           wire lengths     : top=0.000um, trunk=444.720um, leaf=3454.920um, total=3899.640um
[01/24 19:39:55    652s]           hp wire lengths  : top=0.000um, trunk=290.730um, leaf=1451.120um, total=1741.850um
[01/24 19:39:55    652s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[01/24 19:39:55    652s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[01/24 19:39:55    652s]           Trunk : target=0.200ns count=3 avg=0.130ns sd=0.008ns min=0.125ns max=0.139ns {0 <= 0.120ns, 3 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:55    652s]           Leaf  : target=0.200ns count=13 avg=0.186ns sd=0.010ns min=0.166ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 5 <= 0.200ns}
[01/24 19:39:55    652s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[01/24 19:39:55    652s]            Bufs: CLKBUFX4: 12 CLKBUFX3: 3 
[01/24 19:39:55    652s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 14707813077090194182 402683161211030355
[01/24 19:39:55    652s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[01/24 19:39:55    652s]           delay calculator: calls=6417, total_wall_time=0.301s, mean_wall_time=0.047ms
[01/24 19:39:55    652s]           legalizer: calls=465, total_wall_time=0.016s, mean_wall_time=0.035ms
[01/24 19:39:55    652s]           steiner router: calls=5556, total_wall_time=0.410s, mean_wall_time=0.074ms
[01/24 19:39:55    652s]       Approximately balancing, wire and cell delays, iteration 1 done.
[01/24 19:39:55    652s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:55    652s]     Approximately balancing done.
[01/24 19:39:55    652s]     Clock DAG stats after 'Approximately balancing step':
[01/24 19:39:55    652s]       cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:55    652s]       sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:55    652s]       misc counts      : r=1, pp=0
[01/24 19:39:55    652s]       cell areas       : b=34.884um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=34.884um^2
[01/24 19:39:55    652s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:55    652s]       sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:55    652s]       wire capacitance : top=0.000pF, trunk=0.030pF, leaf=0.240pF, total=0.270pF
[01/24 19:39:55    652s]       wire lengths     : top=0.000um, trunk=444.720um, leaf=3454.920um, total=3899.640um
[01/24 19:39:55    652s]       hp wire lengths  : top=0.000um, trunk=290.730um, leaf=1451.120um, total=1741.850um
[01/24 19:39:55    652s]     Clock DAG net violations after 'Approximately balancing step': none
[01/24 19:39:55    652s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[01/24 19:39:55    652s]       Trunk : target=0.200ns count=3 avg=0.130ns sd=0.008ns min=0.125ns max=0.139ns {0 <= 0.120ns, 3 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:55    652s]       Leaf  : target=0.200ns count=13 avg=0.186ns sd=0.010ns min=0.166ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 5 <= 0.200ns}
[01/24 19:39:55    652s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[01/24 19:39:55    652s]        Bufs: CLKBUFX4: 12 CLKBUFX3: 3 
[01/24 19:39:55    652s]     Clock DAG hash after 'Approximately balancing step': 14707813077090194182 402683161211030355
[01/24 19:39:55    652s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[01/24 19:39:55    652s]       delay calculator: calls=6417, total_wall_time=0.301s, mean_wall_time=0.047ms
[01/24 19:39:55    652s]       legalizer: calls=465, total_wall_time=0.016s, mean_wall_time=0.035ms
[01/24 19:39:55    652s]       steiner router: calls=5556, total_wall_time=0.410s, mean_wall_time=0.074ms
[01/24 19:39:55    652s]     Primary reporting skew groups after 'Approximately balancing step':
[01/24 19:39:55    652s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.367], skew [0.015 vs 0.200]
[01/24 19:39:55    652s]           min path sink: CDN_MBIT_reg_next_pc_reg[21]_MB_reg_next_pc_reg[22]_MB_reg_next_pc_reg[23]_MB_reg_next_pc_reg[24]/CK
[01/24 19:39:55    652s]           max path sink: CDN_MBIT_genblk1.pcpi_mul_rd_reg[56]_MB_genblk1.pcpi_mul_rd_reg[57]_MB_genblk1.pcpi_mul_rd_reg[58]_MB_genblk1.pcpi_mul_rd_reg[59]/CK
[01/24 19:39:55    652s]     Skew group summary after 'Approximately balancing step':
[01/24 19:39:55    652s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.367], skew [0.015 vs 0.200]
[01/24 19:39:55    652s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:55    652s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 19:39:55    652s]   Fixing clock tree overload...
[01/24 19:39:55    652s]     Clock DAG hash before 'Fixing clock tree overload': 14707813077090194182 402683161211030355
[01/24 19:39:55    652s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[01/24 19:39:55    652s]       delay calculator: calls=6417, total_wall_time=0.301s, mean_wall_time=0.047ms
[01/24 19:39:55    652s]       legalizer: calls=465, total_wall_time=0.016s, mean_wall_time=0.035ms
[01/24 19:39:55    652s]       steiner router: calls=5556, total_wall_time=0.410s, mean_wall_time=0.074ms
[01/24 19:39:55    652s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[01/24 19:39:55    652s]     Clock DAG stats after 'Fixing clock tree overload':
[01/24 19:39:55    652s]       cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:55    652s]       sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:55    652s]       misc counts      : r=1, pp=0
[01/24 19:39:55    652s]       cell areas       : b=34.884um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=34.884um^2
[01/24 19:39:55    652s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:55    652s]       sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:55    652s]       wire capacitance : top=0.000pF, trunk=0.030pF, leaf=0.240pF, total=0.270pF
[01/24 19:39:55    652s]       wire lengths     : top=0.000um, trunk=444.720um, leaf=3454.920um, total=3899.640um
[01/24 19:39:55    652s]       hp wire lengths  : top=0.000um, trunk=290.730um, leaf=1451.120um, total=1741.850um
[01/24 19:39:55    652s]     Clock DAG net violations after 'Fixing clock tree overload': none
[01/24 19:39:55    652s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[01/24 19:39:55    652s]       Trunk : target=0.200ns count=3 avg=0.130ns sd=0.008ns min=0.125ns max=0.139ns {0 <= 0.120ns, 3 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:55    652s]       Leaf  : target=0.200ns count=13 avg=0.186ns sd=0.010ns min=0.166ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 5 <= 0.200ns}
[01/24 19:39:55    652s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[01/24 19:39:55    652s]        Bufs: CLKBUFX4: 12 CLKBUFX3: 3 
[01/24 19:39:55    652s]     Clock DAG hash after 'Fixing clock tree overload': 14707813077090194182 402683161211030355
[01/24 19:39:55    652s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[01/24 19:39:55    652s]       delay calculator: calls=6417, total_wall_time=0.301s, mean_wall_time=0.047ms
[01/24 19:39:55    652s]       legalizer: calls=465, total_wall_time=0.016s, mean_wall_time=0.035ms
[01/24 19:39:55    652s]       steiner router: calls=5556, total_wall_time=0.410s, mean_wall_time=0.074ms
[01/24 19:39:55    652s]     Primary reporting skew groups after 'Fixing clock tree overload':
[01/24 19:39:55    652s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.367], skew [0.015 vs 0.200]
[01/24 19:39:55    652s]           min path sink: CDN_MBIT_reg_next_pc_reg[21]_MB_reg_next_pc_reg[22]_MB_reg_next_pc_reg[23]_MB_reg_next_pc_reg[24]/CK
[01/24 19:39:55    652s]           max path sink: CDN_MBIT_genblk1.pcpi_mul_rd_reg[56]_MB_genblk1.pcpi_mul_rd_reg[57]_MB_genblk1.pcpi_mul_rd_reg[58]_MB_genblk1.pcpi_mul_rd_reg[59]/CK
[01/24 19:39:55    652s]     Skew group summary after 'Fixing clock tree overload':
[01/24 19:39:55    652s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.367], skew [0.015 vs 0.200]
[01/24 19:39:55    652s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:55    652s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:55    652s]   Approximately balancing paths...
[01/24 19:39:55    652s]     Clock DAG hash before 'Approximately balancing paths': 14707813077090194182 402683161211030355
[01/24 19:39:55    652s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[01/24 19:39:55    652s]       delay calculator: calls=6417, total_wall_time=0.301s, mean_wall_time=0.047ms
[01/24 19:39:55    652s]       legalizer: calls=465, total_wall_time=0.016s, mean_wall_time=0.035ms
[01/24 19:39:55    652s]       steiner router: calls=5556, total_wall_time=0.410s, mean_wall_time=0.074ms
[01/24 19:39:55    652s]     Added 0 buffers.
[01/24 19:39:55    652s]     Clock DAG stats after 'Approximately balancing paths':
[01/24 19:39:55    652s]       cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:55    652s]       sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:55    652s]       misc counts      : r=1, pp=0
[01/24 19:39:55    652s]       cell areas       : b=34.884um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=34.884um^2
[01/24 19:39:55    652s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:55    652s]       sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:55    652s]       wire capacitance : top=0.000pF, trunk=0.030pF, leaf=0.240pF, total=0.270pF
[01/24 19:39:56    652s]       wire lengths     : top=0.000um, trunk=444.720um, leaf=3454.920um, total=3899.640um
[01/24 19:39:56    652s]       hp wire lengths  : top=0.000um, trunk=290.730um, leaf=1451.120um, total=1741.850um
[01/24 19:39:56    652s]     Clock DAG net violations after 'Approximately balancing paths': none
[01/24 19:39:56    652s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[01/24 19:39:56    652s]       Trunk : target=0.200ns count=3 avg=0.130ns sd=0.008ns min=0.125ns max=0.139ns {0 <= 0.120ns, 3 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:56    652s]       Leaf  : target=0.200ns count=13 avg=0.186ns sd=0.010ns min=0.166ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 5 <= 0.200ns}
[01/24 19:39:56    652s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[01/24 19:39:56    652s]        Bufs: CLKBUFX4: 12 CLKBUFX3: 3 
[01/24 19:39:56    652s]     Clock DAG hash after 'Approximately balancing paths': 14707813077090194182 402683161211030355
[01/24 19:39:56    652s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[01/24 19:39:56    652s]       delay calculator: calls=6417, total_wall_time=0.301s, mean_wall_time=0.047ms
[01/24 19:39:56    652s]       legalizer: calls=465, total_wall_time=0.016s, mean_wall_time=0.035ms
[01/24 19:39:56    652s]       steiner router: calls=5556, total_wall_time=0.410s, mean_wall_time=0.074ms
[01/24 19:39:56    652s]     Primary reporting skew groups after 'Approximately balancing paths':
[01/24 19:39:56    652s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.367, avg=0.361, sd=0.005], skew [0.015 vs 0.200], 100% {0.351, 0.367} (wid=0.004 ws=0.003) (gid=0.364 gs=0.014)
[01/24 19:39:56    652s]           min path sink: CDN_MBIT_reg_next_pc_reg[21]_MB_reg_next_pc_reg[22]_MB_reg_next_pc_reg[23]_MB_reg_next_pc_reg[24]/CK
[01/24 19:39:56    652s]           max path sink: CDN_MBIT_genblk1.pcpi_mul_rd_reg[56]_MB_genblk1.pcpi_mul_rd_reg[57]_MB_genblk1.pcpi_mul_rd_reg[58]_MB_genblk1.pcpi_mul_rd_reg[59]/CK
[01/24 19:39:56    652s]     Skew group summary after 'Approximately balancing paths':
[01/24 19:39:56    652s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.367, avg=0.361, sd=0.005], skew [0.015 vs 0.200], 100% {0.351, 0.367} (wid=0.004 ws=0.003) (gid=0.364 gs=0.014)
[01/24 19:39:56    652s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:56    652s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:56    652s]   Stage::Balancing done. (took cpu=0:00:00.4 real=0:00:00.4)
[01/24 19:39:56    652s]   Stage::Polishing...
[01/24 19:39:56    652s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/24 19:39:56    652s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:56    652s]   Clock DAG stats before polishing:
[01/24 19:39:56    652s]     cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:56    652s]     sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:56    652s]     misc counts      : r=1, pp=0
[01/24 19:39:56    652s]     cell areas       : b=34.884um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=34.884um^2
[01/24 19:39:56    652s]     cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:56    652s]     sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:56    652s]     wire capacitance : top=0.000pF, trunk=0.030pF, leaf=0.240pF, total=0.270pF
[01/24 19:39:56    652s]     wire lengths     : top=0.000um, trunk=444.720um, leaf=3454.920um, total=3899.640um
[01/24 19:39:56    652s]     hp wire lengths  : top=0.000um, trunk=290.730um, leaf=1451.120um, total=1741.850um
[01/24 19:39:56    652s]   Clock DAG net violations before polishing: none
[01/24 19:39:56    652s]   Clock DAG primary half-corner transition distribution before polishing:
[01/24 19:39:56    652s]     Trunk : target=0.200ns count=3 avg=0.130ns sd=0.008ns min=0.125ns max=0.139ns {0 <= 0.120ns, 3 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:56    652s]     Leaf  : target=0.200ns count=13 avg=0.186ns sd=0.010ns min=0.166ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 5 <= 0.200ns}
[01/24 19:39:56    652s]   Clock DAG library cell distribution before polishing {count}:
[01/24 19:39:56    652s]      Bufs: CLKBUFX4: 12 CLKBUFX3: 3 
[01/24 19:39:56    652s]   Clock DAG hash before polishing: 14707813077090194182 402683161211030355
[01/24 19:39:56    652s]   CTS services accumulated run-time stats before polishing:
[01/24 19:39:56    652s]     delay calculator: calls=6433, total_wall_time=0.303s, mean_wall_time=0.047ms
[01/24 19:39:56    652s]     legalizer: calls=465, total_wall_time=0.016s, mean_wall_time=0.035ms
[01/24 19:39:56    652s]     steiner router: calls=5572, total_wall_time=0.424s, mean_wall_time=0.076ms
[01/24 19:39:56    653s]   Primary reporting skew groups before polishing:
[01/24 19:39:56    653s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.367], skew [0.015 vs 0.200]
[01/24 19:39:56    653s]         min path sink: CDN_MBIT_reg_next_pc_reg[21]_MB_reg_next_pc_reg[22]_MB_reg_next_pc_reg[23]_MB_reg_next_pc_reg[24]/CK
[01/24 19:39:56    653s]         max path sink: CDN_MBIT_genblk1.pcpi_mul_rd_reg[56]_MB_genblk1.pcpi_mul_rd_reg[57]_MB_genblk1.pcpi_mul_rd_reg[58]_MB_genblk1.pcpi_mul_rd_reg[59]/CK
[01/24 19:39:56    653s]   Skew group summary before polishing:
[01/24 19:39:56    653s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.367], skew [0.015 vs 0.200]
[01/24 19:39:56    653s]   Merging balancing drivers for power...
[01/24 19:39:56    653s]     Clock DAG hash before 'Merging balancing drivers for power': 14707813077090194182 402683161211030355
[01/24 19:39:56    653s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[01/24 19:39:56    653s]       delay calculator: calls=6433, total_wall_time=0.303s, mean_wall_time=0.047ms
[01/24 19:39:56    653s]       legalizer: calls=465, total_wall_time=0.016s, mean_wall_time=0.035ms
[01/24 19:39:56    653s]       steiner router: calls=5572, total_wall_time=0.424s, mean_wall_time=0.076ms
[01/24 19:39:56    653s]     Tried: 17 Succeeded: 0
[01/24 19:39:56    653s]     Clock DAG stats after 'Merging balancing drivers for power':
[01/24 19:39:56    653s]       cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:56    653s]       sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:56    653s]       misc counts      : r=1, pp=0
[01/24 19:39:56    653s]       cell areas       : b=34.884um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=34.884um^2
[01/24 19:39:56    653s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:56    653s]       sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:56    653s]       wire capacitance : top=0.000pF, trunk=0.030pF, leaf=0.240pF, total=0.270pF
[01/24 19:39:56    653s]       wire lengths     : top=0.000um, trunk=444.720um, leaf=3454.920um, total=3899.640um
[01/24 19:39:56    653s]       hp wire lengths  : top=0.000um, trunk=290.730um, leaf=1451.120um, total=1741.850um
[01/24 19:39:56    653s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[01/24 19:39:56    653s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[01/24 19:39:56    653s]       Trunk : target=0.200ns count=3 avg=0.130ns sd=0.008ns min=0.125ns max=0.139ns {0 <= 0.120ns, 3 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:56    653s]       Leaf  : target=0.200ns count=13 avg=0.186ns sd=0.010ns min=0.166ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 5 <= 0.200ns}
[01/24 19:39:56    653s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[01/24 19:39:56    653s]        Bufs: CLKBUFX4: 12 CLKBUFX3: 3 
[01/24 19:39:56    653s]     Clock DAG hash after 'Merging balancing drivers for power': 14707813077090194182 402683161211030355
[01/24 19:39:56    653s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[01/24 19:39:56    653s]       delay calculator: calls=6433, total_wall_time=0.303s, mean_wall_time=0.047ms
[01/24 19:39:56    653s]       legalizer: calls=465, total_wall_time=0.016s, mean_wall_time=0.035ms
[01/24 19:39:56    653s]       steiner router: calls=5572, total_wall_time=0.424s, mean_wall_time=0.076ms
[01/24 19:39:56    653s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[01/24 19:39:56    653s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.367], skew [0.015 vs 0.200]
[01/24 19:39:56    653s]           min path sink: CDN_MBIT_reg_next_pc_reg[21]_MB_reg_next_pc_reg[22]_MB_reg_next_pc_reg[23]_MB_reg_next_pc_reg[24]/CK
[01/24 19:39:56    653s]           max path sink: CDN_MBIT_genblk1.pcpi_mul_rd_reg[56]_MB_genblk1.pcpi_mul_rd_reg[57]_MB_genblk1.pcpi_mul_rd_reg[58]_MB_genblk1.pcpi_mul_rd_reg[59]/CK
[01/24 19:39:56    653s]     Skew group summary after 'Merging balancing drivers for power':
[01/24 19:39:56    653s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.367], skew [0.015 vs 0.200]
[01/24 19:39:56    653s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:56    653s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:56    653s]   Improving clock skew...
[01/24 19:39:56    653s]     Clock DAG hash before 'Improving clock skew': 14707813077090194182 402683161211030355
[01/24 19:39:56    653s]     CTS services accumulated run-time stats before 'Improving clock skew':
[01/24 19:39:56    653s]       delay calculator: calls=6433, total_wall_time=0.303s, mean_wall_time=0.047ms
[01/24 19:39:56    653s]       legalizer: calls=465, total_wall_time=0.016s, mean_wall_time=0.035ms
[01/24 19:39:56    653s]       steiner router: calls=5572, total_wall_time=0.424s, mean_wall_time=0.076ms
[01/24 19:39:56    653s]     Clock DAG stats after 'Improving clock skew':
[01/24 19:39:56    653s]       cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:56    653s]       sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:56    653s]       misc counts      : r=1, pp=0
[01/24 19:39:56    653s]       cell areas       : b=34.884um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=34.884um^2
[01/24 19:39:56    653s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:56    653s]       sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:56    653s]       wire capacitance : top=0.000pF, trunk=0.030pF, leaf=0.240pF, total=0.270pF
[01/24 19:39:56    653s]       wire lengths     : top=0.000um, trunk=444.720um, leaf=3454.920um, total=3899.640um
[01/24 19:39:56    653s]       hp wire lengths  : top=0.000um, trunk=290.730um, leaf=1451.120um, total=1741.850um
[01/24 19:39:56    653s]     Clock DAG net violations after 'Improving clock skew': none
[01/24 19:39:56    653s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[01/24 19:39:56    653s]       Trunk : target=0.200ns count=3 avg=0.130ns sd=0.008ns min=0.125ns max=0.139ns {0 <= 0.120ns, 3 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:56    653s]       Leaf  : target=0.200ns count=13 avg=0.186ns sd=0.010ns min=0.166ns max=0.199ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 5 <= 0.200ns}
[01/24 19:39:56    653s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[01/24 19:39:56    653s]        Bufs: CLKBUFX4: 12 CLKBUFX3: 3 
[01/24 19:39:56    653s]     Clock DAG hash after 'Improving clock skew': 14707813077090194182 402683161211030355
[01/24 19:39:56    653s]     CTS services accumulated run-time stats after 'Improving clock skew':
[01/24 19:39:56    653s]       delay calculator: calls=6433, total_wall_time=0.303s, mean_wall_time=0.047ms
[01/24 19:39:56    653s]       legalizer: calls=465, total_wall_time=0.016s, mean_wall_time=0.035ms
[01/24 19:39:56    653s]       steiner router: calls=5572, total_wall_time=0.424s, mean_wall_time=0.076ms
[01/24 19:39:56    653s]     Primary reporting skew groups after 'Improving clock skew':
[01/24 19:39:56    653s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.367, avg=0.361, sd=0.004], skew [0.015 vs 0.200], 100% {0.351, 0.367} (wid=0.004 ws=0.003) (gid=0.363 gs=0.014)
[01/24 19:39:56    653s]           min path sink: CDN_MBIT_reg_next_pc_reg[21]_MB_reg_next_pc_reg[22]_MB_reg_next_pc_reg[23]_MB_reg_next_pc_reg[24]/CK
[01/24 19:39:56    653s]           max path sink: CDN_MBIT_genblk1.pcpi_mul_rd_reg[56]_MB_genblk1.pcpi_mul_rd_reg[57]_MB_genblk1.pcpi_mul_rd_reg[58]_MB_genblk1.pcpi_mul_rd_reg[59]/CK
[01/24 19:39:56    653s]     Skew group summary after 'Improving clock skew':
[01/24 19:39:56    653s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.351, max=0.367, avg=0.361, sd=0.004], skew [0.015 vs 0.200], 100% {0.351, 0.367} (wid=0.004 ws=0.003) (gid=0.363 gs=0.014)
[01/24 19:39:56    653s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:56    653s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:56    653s]   Moving gates to reduce wire capacitance...
[01/24 19:39:56    653s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 14707813077090194182 402683161211030355
[01/24 19:39:56    653s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[01/24 19:39:56    653s]       delay calculator: calls=6433, total_wall_time=0.303s, mean_wall_time=0.047ms
[01/24 19:39:56    653s]       legalizer: calls=465, total_wall_time=0.016s, mean_wall_time=0.035ms
[01/24 19:39:56    653s]       steiner router: calls=5572, total_wall_time=0.424s, mean_wall_time=0.076ms
[01/24 19:39:56    653s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[01/24 19:39:56    653s]     Iteration 1...
[01/24 19:39:56    653s]       Artificially removing short and long paths...
[01/24 19:39:56    653s]         Clock DAG hash before 'Artificially removing short and long paths': 14707813077090194182 402683161211030355
[01/24 19:39:56    653s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[01/24 19:39:56    653s]           delay calculator: calls=6433, total_wall_time=0.303s, mean_wall_time=0.047ms
[01/24 19:39:56    653s]           legalizer: calls=465, total_wall_time=0.016s, mean_wall_time=0.035ms
[01/24 19:39:56    653s]           steiner router: calls=5572, total_wall_time=0.424s, mean_wall_time=0.076ms
[01/24 19:39:56    653s]         For skew_group clk/default_emulate_constraint_mode target band (0.351, 0.367)
[01/24 19:39:56    653s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:56    653s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:56    653s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[01/24 19:39:56    653s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 14707813077090194182 402683161211030355
[01/24 19:39:56    653s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[01/24 19:39:56    653s]           delay calculator: calls=6433, total_wall_time=0.303s, mean_wall_time=0.047ms
[01/24 19:39:56    653s]           legalizer: calls=465, total_wall_time=0.016s, mean_wall_time=0.035ms
[01/24 19:39:56    653s]           steiner router: calls=5572, total_wall_time=0.424s, mean_wall_time=0.076ms
[01/24 19:39:56    653s]         Legalizer releasing space for clock trees
[01/24 19:39:56    653s]         Legalizing clock trees...
[01/24 19:39:56    653s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:56    653s]         Legalizer API calls during this step: 115 succeeded with high effort: 115 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:56    653s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 19:39:56    653s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[01/24 19:39:56    653s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 14707813077090194182 402683161211030355
[01/24 19:39:56    653s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[01/24 19:39:56    653s]           delay calculator: calls=6450, total_wall_time=0.304s, mean_wall_time=0.047ms
[01/24 19:39:56    653s]           legalizer: calls=580, total_wall_time=0.018s, mean_wall_time=0.031ms
[01/24 19:39:56    653s]           steiner router: calls=5592, total_wall_time=0.433s, mean_wall_time=0.077ms
[01/24 19:39:56    653s]         Moving gates: 
[01/24 19:39:56    653s]         Legalizer releasing space for clock trees
[01/24 19:39:56    653s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/24 19:39:57    654s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:57    654s]         100% 
[01/24 19:39:57    654s]         Legalizer API calls during this step: 210 succeeded with high effort: 210 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:57    654s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:01.1 real=0:00:01.1)
[01/24 19:39:57    654s]     Iteration 1 done.
[01/24 19:39:57    654s]     Iteration 2...
[01/24 19:39:57    654s]       Artificially removing short and long paths...
[01/24 19:39:57    654s]         Clock DAG hash before 'Artificially removing short and long paths': 249074557869384951 17174507794343816378
[01/24 19:39:57    654s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[01/24 19:39:57    654s]           delay calculator: calls=6914, total_wall_time=0.350s, mean_wall_time=0.051ms
[01/24 19:39:57    654s]           legalizer: calls=790, total_wall_time=0.025s, mean_wall_time=0.032ms
[01/24 19:39:57    654s]           steiner router: calls=5904, total_wall_time=0.603s, mean_wall_time=0.102ms
[01/24 19:39:57    654s]         For skew_group clk/default_emulate_constraint_mode target band (0.344, 0.358)
[01/24 19:39:57    654s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:57    654s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:57    654s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[01/24 19:39:57    654s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 249074557869384951 17174507794343816378
[01/24 19:39:57    654s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[01/24 19:39:57    654s]           delay calculator: calls=6916, total_wall_time=0.350s, mean_wall_time=0.051ms
[01/24 19:39:57    654s]           legalizer: calls=790, total_wall_time=0.025s, mean_wall_time=0.032ms
[01/24 19:39:57    654s]           steiner router: calls=5906, total_wall_time=0.604s, mean_wall_time=0.102ms
[01/24 19:39:57    654s]         Legalizer releasing space for clock trees
[01/24 19:39:57    654s]         Legalizing clock trees...
[01/24 19:39:57    654s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:57    654s]         Legalizer API calls during this step: 85 succeeded with high effort: 85 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:57    654s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 19:39:57    654s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[01/24 19:39:57    654s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 574967710150141259 3417279202677420462
[01/24 19:39:57    654s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[01/24 19:39:57    654s]           delay calculator: calls=6950, total_wall_time=0.353s, mean_wall_time=0.051ms
[01/24 19:39:57    654s]           legalizer: calls=875, total_wall_time=0.027s, mean_wall_time=0.031ms
[01/24 19:39:57    654s]           steiner router: calls=5980, total_wall_time=0.640s, mean_wall_time=0.107ms
[01/24 19:39:57    654s]         Moving gates: 
[01/24 19:39:57    654s]         Legalizer releasing space for clock trees
[01/24 19:39:57    654s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/24 19:39:57    654s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:57    654s]         100% 
[01/24 19:39:57    654s]         Legalizer API calls during this step: 210 succeeded with high effort: 210 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:57    654s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.5 real=0:00:00.5)
[01/24 19:39:57    654s]     Iteration 2 done.
[01/24 19:39:57    654s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[01/24 19:39:57    654s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[01/24 19:39:57    654s]       cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:57    654s]       sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:57    654s]       misc counts      : r=1, pp=0
[01/24 19:39:57    654s]       cell areas       : b=34.884um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=34.884um^2
[01/24 19:39:57    654s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:57    654s]       sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:57    654s]       wire capacitance : top=0.000pF, trunk=0.027pF, leaf=0.240pF, total=0.268pF
[01/24 19:39:57    654s]       wire lengths     : top=0.000um, trunk=403.220um, leaf=3465.437um, total=3868.657um
[01/24 19:39:57    654s]       hp wire lengths  : top=0.000um, trunk=271.330um, leaf=1478.125um, total=1749.455um
[01/24 19:39:57    654s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[01/24 19:39:57    654s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[01/24 19:39:57    654s]       Trunk : target=0.200ns count=3 avg=0.121ns sd=0.010ns min=0.111ns max=0.131ns {1 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:57    654s]       Leaf  : target=0.200ns count=13 avg=0.187ns sd=0.011ns min=0.165ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 5 <= 0.200ns}
[01/24 19:39:57    654s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[01/24 19:39:57    654s]        Bufs: CLKBUFX4: 12 CLKBUFX3: 3 
[01/24 19:39:57    654s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 8185163957916091771 14173891820668290366
[01/24 19:39:57    654s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[01/24 19:39:57    654s]       delay calculator: calls=7156, total_wall_time=0.370s, mean_wall_time=0.052ms
[01/24 19:39:57    654s]       legalizer: calls=1085, total_wall_time=0.032s, mean_wall_time=0.029ms
[01/24 19:39:57    654s]       steiner router: calls=6310, total_wall_time=0.768s, mean_wall_time=0.122ms
[01/24 19:39:57    654s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[01/24 19:39:57    654s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.344, max=0.359, avg=0.351, sd=0.004], skew [0.014 vs 0.200], 100% {0.344, 0.359} (wid=0.005 ws=0.003) (gid=0.355 gs=0.013)
[01/24 19:39:57    654s]           min path sink: CDN_MBIT_reg_pc_reg[25]_MB_reg_pc_reg[26]_MB_reg_pc_reg[27]_MB_reg_pc_reg[28]/CK
[01/24 19:39:57    654s]           max path sink: CDN_MBIT_genblk1.pcpi_mul_rd_reg[56]_MB_genblk1.pcpi_mul_rd_reg[57]_MB_genblk1.pcpi_mul_rd_reg[58]_MB_genblk1.pcpi_mul_rd_reg[59]/CK
[01/24 19:39:57    654s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[01/24 19:39:57    654s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.344, max=0.359, avg=0.351, sd=0.004], skew [0.014 vs 0.200], 100% {0.344, 0.359} (wid=0.005 ws=0.003) (gid=0.355 gs=0.013)
[01/24 19:39:57    654s]     Legalizer API calls during this step: 620 succeeded with high effort: 620 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:57    654s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:01.8 real=0:00:01.9)
[01/24 19:39:57    654s]   Reducing clock tree power 3...
[01/24 19:39:57    654s]     Clock DAG hash before 'Reducing clock tree power 3': 8185163957916091771 14173891820668290366
[01/24 19:39:57    654s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[01/24 19:39:57    654s]       delay calculator: calls=7156, total_wall_time=0.370s, mean_wall_time=0.052ms
[01/24 19:39:57    654s]       legalizer: calls=1085, total_wall_time=0.032s, mean_wall_time=0.029ms
[01/24 19:39:57    654s]       steiner router: calls=6310, total_wall_time=0.768s, mean_wall_time=0.122ms
[01/24 19:39:57    654s]     Artificially removing short and long paths...
[01/24 19:39:57    654s]       Clock DAG hash before 'Artificially removing short and long paths': 8185163957916091771 14173891820668290366
[01/24 19:39:57    654s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[01/24 19:39:57    654s]         delay calculator: calls=7156, total_wall_time=0.370s, mean_wall_time=0.052ms
[01/24 19:39:57    654s]         legalizer: calls=1085, total_wall_time=0.032s, mean_wall_time=0.029ms
[01/24 19:39:57    654s]         steiner router: calls=6310, total_wall_time=0.768s, mean_wall_time=0.122ms
[01/24 19:39:58    654s]       For skew_group clk/default_emulate_constraint_mode target band (0.344, 0.359)
[01/24 19:39:58    654s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:58    654s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:58    654s]     Initial gate capacitance is (rise=0.110pF fall=0.097pF).
[01/24 19:39:58    654s]     Resizing gates: 
[01/24 19:39:58    654s]     Legalizer releasing space for clock trees
[01/24 19:39:58    654s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/24 19:39:58    654s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:58    654s]     100% 
[01/24 19:39:58    654s]     Clock DAG stats after 'Reducing clock tree power 3':
[01/24 19:39:58    654s]       cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:58    654s]       sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:58    654s]       misc counts      : r=1, pp=0
[01/24 19:39:58    654s]       cell areas       : b=34.884um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=34.884um^2
[01/24 19:39:58    654s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:58    654s]       sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:58    654s]       wire capacitance : top=0.000pF, trunk=0.027pF, leaf=0.240pF, total=0.268pF
[01/24 19:39:58    654s]       wire lengths     : top=0.000um, trunk=403.220um, leaf=3465.437um, total=3868.657um
[01/24 19:39:58    654s]       hp wire lengths  : top=0.000um, trunk=271.330um, leaf=1478.125um, total=1749.455um
[01/24 19:39:58    654s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[01/24 19:39:58    654s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[01/24 19:39:58    654s]       Trunk : target=0.200ns count=3 avg=0.121ns sd=0.010ns min=0.111ns max=0.131ns {1 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:58    654s]       Leaf  : target=0.200ns count=13 avg=0.187ns sd=0.011ns min=0.165ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 5 <= 0.200ns}
[01/24 19:39:58    654s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[01/24 19:39:58    654s]        Bufs: CLKBUFX4: 12 CLKBUFX3: 3 
[01/24 19:39:58    654s]     Clock DAG hash after 'Reducing clock tree power 3': 8185163957916091771 14173891820668290366
[01/24 19:39:58    654s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[01/24 19:39:58    654s]       delay calculator: calls=7234, total_wall_time=0.375s, mean_wall_time=0.052ms
[01/24 19:39:58    654s]       legalizer: calls=1117, total_wall_time=0.032s, mean_wall_time=0.029ms
[01/24 19:39:58    654s]       steiner router: calls=6317, total_wall_time=0.769s, mean_wall_time=0.122ms
[01/24 19:39:58    654s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[01/24 19:39:58    654s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.344, max=0.359, avg=0.351, sd=0.004], skew [0.014 vs 0.200], 100% {0.344, 0.359} (wid=0.005 ws=0.003) (gid=0.355 gs=0.013)
[01/24 19:39:58    654s]           min path sink: CDN_MBIT_reg_pc_reg[25]_MB_reg_pc_reg[26]_MB_reg_pc_reg[27]_MB_reg_pc_reg[28]/CK
[01/24 19:39:58    654s]           max path sink: CDN_MBIT_genblk1.pcpi_mul_rd_reg[56]_MB_genblk1.pcpi_mul_rd_reg[57]_MB_genblk1.pcpi_mul_rd_reg[58]_MB_genblk1.pcpi_mul_rd_reg[59]/CK
[01/24 19:39:58    654s]     Skew group summary after 'Reducing clock tree power 3':
[01/24 19:39:58    654s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.344, max=0.359, avg=0.351, sd=0.004], skew [0.014 vs 0.200], 100% {0.344, 0.359} (wid=0.005 ws=0.003) (gid=0.355 gs=0.013)
[01/24 19:39:58    654s]     Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:58    654s]   Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 19:39:58    654s]   Improving insertion delay...
[01/24 19:39:58    654s]     Clock DAG hash before 'Improving insertion delay': 8185163957916091771 14173891820668290366
[01/24 19:39:58    654s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[01/24 19:39:58    654s]       delay calculator: calls=7234, total_wall_time=0.375s, mean_wall_time=0.052ms
[01/24 19:39:58    654s]       legalizer: calls=1117, total_wall_time=0.032s, mean_wall_time=0.029ms
[01/24 19:39:58    654s]       steiner router: calls=6317, total_wall_time=0.769s, mean_wall_time=0.122ms
[01/24 19:39:58    654s]     Clock DAG stats after 'Improving insertion delay':
[01/24 19:39:58    654s]       cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:58    654s]       sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:58    654s]       misc counts      : r=1, pp=0
[01/24 19:39:58    654s]       cell areas       : b=34.884um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=34.884um^2
[01/24 19:39:58    654s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:58    654s]       sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:58    654s]       wire capacitance : top=0.000pF, trunk=0.027pF, leaf=0.240pF, total=0.268pF
[01/24 19:39:58    654s]       wire lengths     : top=0.000um, trunk=403.220um, leaf=3465.437um, total=3868.657um
[01/24 19:39:58    654s]       hp wire lengths  : top=0.000um, trunk=271.330um, leaf=1478.125um, total=1749.455um
[01/24 19:39:58    654s]     Clock DAG net violations after 'Improving insertion delay': none
[01/24 19:39:58    654s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[01/24 19:39:58    654s]       Trunk : target=0.200ns count=3 avg=0.121ns sd=0.010ns min=0.111ns max=0.131ns {1 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:58    654s]       Leaf  : target=0.200ns count=13 avg=0.187ns sd=0.011ns min=0.165ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 5 <= 0.200ns}
[01/24 19:39:58    654s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[01/24 19:39:58    654s]        Bufs: CLKBUFX4: 12 CLKBUFX3: 3 
[01/24 19:39:58    654s]     Clock DAG hash after 'Improving insertion delay': 8185163957916091771 14173891820668290366
[01/24 19:39:58    654s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[01/24 19:39:58    654s]       delay calculator: calls=7234, total_wall_time=0.375s, mean_wall_time=0.052ms
[01/24 19:39:58    654s]       legalizer: calls=1117, total_wall_time=0.032s, mean_wall_time=0.029ms
[01/24 19:39:58    654s]       steiner router: calls=6317, total_wall_time=0.769s, mean_wall_time=0.122ms
[01/24 19:39:58    654s]     Primary reporting skew groups after 'Improving insertion delay':
[01/24 19:39:58    654s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.344, max=0.359, avg=0.351, sd=0.004], skew [0.014 vs 0.200], 100% {0.344, 0.359} (wid=0.005 ws=0.003) (gid=0.355 gs=0.013)
[01/24 19:39:58    654s]           min path sink: CDN_MBIT_reg_pc_reg[25]_MB_reg_pc_reg[26]_MB_reg_pc_reg[27]_MB_reg_pc_reg[28]/CK
[01/24 19:39:58    654s]           max path sink: CDN_MBIT_genblk1.pcpi_mul_rd_reg[56]_MB_genblk1.pcpi_mul_rd_reg[57]_MB_genblk1.pcpi_mul_rd_reg[58]_MB_genblk1.pcpi_mul_rd_reg[59]/CK
[01/24 19:39:58    654s]     Skew group summary after 'Improving insertion delay':
[01/24 19:39:58    654s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.344, max=0.359, avg=0.351, sd=0.004], skew [0.014 vs 0.200], 100% {0.344, 0.359} (wid=0.005 ws=0.003) (gid=0.355 gs=0.013)
[01/24 19:39:58    654s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:58    654s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:58    654s]   Wire Opt OverFix...
[01/24 19:39:58    654s]     Clock DAG hash before 'Wire Opt OverFix': 8185163957916091771 14173891820668290366
[01/24 19:39:58    654s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[01/24 19:39:58    654s]       delay calculator: calls=7234, total_wall_time=0.375s, mean_wall_time=0.052ms
[01/24 19:39:58    654s]       legalizer: calls=1117, total_wall_time=0.032s, mean_wall_time=0.029ms
[01/24 19:39:58    654s]       steiner router: calls=6317, total_wall_time=0.769s, mean_wall_time=0.122ms
[01/24 19:39:58    654s]     Wire Reduction extra effort...
[01/24 19:39:58    654s]       Clock DAG hash before 'Wire Reduction extra effort': 8185163957916091771 14173891820668290366
[01/24 19:39:58    654s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[01/24 19:39:58    654s]         delay calculator: calls=7234, total_wall_time=0.375s, mean_wall_time=0.052ms
[01/24 19:39:58    654s]         legalizer: calls=1117, total_wall_time=0.032s, mean_wall_time=0.029ms
[01/24 19:39:58    654s]         steiner router: calls=6317, total_wall_time=0.769s, mean_wall_time=0.122ms
[01/24 19:39:58    654s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[01/24 19:39:58    654s]       Artificially removing short and long paths...
[01/24 19:39:58    654s]         Clock DAG hash before 'Artificially removing short and long paths': 8185163957916091771 14173891820668290366
[01/24 19:39:58    654s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[01/24 19:39:58    654s]           delay calculator: calls=7234, total_wall_time=0.375s, mean_wall_time=0.052ms
[01/24 19:39:58    654s]           legalizer: calls=1117, total_wall_time=0.032s, mean_wall_time=0.029ms
[01/24 19:39:58    654s]           steiner router: calls=6317, total_wall_time=0.769s, mean_wall_time=0.122ms
[01/24 19:39:58    655s]         For skew_group clk/default_emulate_constraint_mode target band (0.344, 0.359)
[01/24 19:39:58    655s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:58    655s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:58    655s]       Global shorten wires A0...
[01/24 19:39:58    655s]         Clock DAG hash before 'Global shorten wires A0': 8185163957916091771 14173891820668290366
[01/24 19:39:58    655s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[01/24 19:39:58    655s]           delay calculator: calls=7234, total_wall_time=0.375s, mean_wall_time=0.052ms
[01/24 19:39:58    655s]           legalizer: calls=1117, total_wall_time=0.032s, mean_wall_time=0.029ms
[01/24 19:39:58    655s]           steiner router: calls=6317, total_wall_time=0.769s, mean_wall_time=0.122ms
[01/24 19:39:58    655s]         Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:58    655s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:58    655s]       Move For Wirelength - core...
[01/24 19:39:58    655s]         Clock DAG hash before 'Move For Wirelength - core': 8185163957916091771 14173891820668290366
[01/24 19:39:58    655s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[01/24 19:39:58    655s]           delay calculator: calls=7234, total_wall_time=0.375s, mean_wall_time=0.052ms
[01/24 19:39:58    655s]           legalizer: calls=1129, total_wall_time=0.032s, mean_wall_time=0.029ms
[01/24 19:39:58    655s]           steiner router: calls=6317, total_wall_time=0.769s, mean_wall_time=0.122ms
[01/24 19:39:58    655s]         Move for wirelength. considered=16, filtered=16, permitted=15, cannotCompute=2, computed=13, moveTooSmall=19, resolved=0, predictFail=6, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=57, accepted=0
[01/24 19:39:58    655s]         Max accepted move=0.000um, total accepted move=0.000um
[01/24 19:39:58    655s]         Legalizer API calls during this step: 63 succeeded with high effort: 63 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:58    655s]       Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 19:39:58    655s]       Global shorten wires A1...
[01/24 19:39:58    655s]         Clock DAG hash before 'Global shorten wires A1': 8185163957916091771 14173891820668290366
[01/24 19:39:58    655s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[01/24 19:39:58    655s]           delay calculator: calls=7313, total_wall_time=0.380s, mean_wall_time=0.052ms
[01/24 19:39:58    655s]           legalizer: calls=1192, total_wall_time=0.034s, mean_wall_time=0.028ms
[01/24 19:39:58    655s]           steiner router: calls=6455, total_wall_time=0.817s, mean_wall_time=0.127ms
[01/24 19:39:58    655s]         Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:58    655s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:58    655s]       Move For Wirelength - core...
[01/24 19:39:58    655s]         Clock DAG hash before 'Move For Wirelength - core': 8185163957916091771 14173891820668290366
[01/24 19:39:58    655s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[01/24 19:39:58    655s]           delay calculator: calls=7315, total_wall_time=0.380s, mean_wall_time=0.052ms
[01/24 19:39:58    655s]           legalizer: calls=1204, total_wall_time=0.034s, mean_wall_time=0.028ms
[01/24 19:39:58    655s]           steiner router: calls=6457, total_wall_time=0.817s, mean_wall_time=0.127ms
[01/24 19:39:58    655s]         Move for wirelength. considered=16, filtered=16, permitted=15, cannotCompute=14, computed=1, moveTooSmall=15, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=1, accepted=0
[01/24 19:39:58    655s]         Max accepted move=0.000um, total accepted move=0.000um
[01/24 19:39:58    655s]         Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:58    655s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:58    655s]       Global shorten wires B...
[01/24 19:39:58    655s]         Clock DAG hash before 'Global shorten wires B': 8185163957916091771 14173891820668290366
[01/24 19:39:58    655s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[01/24 19:39:58    655s]           delay calculator: calls=7315, total_wall_time=0.380s, mean_wall_time=0.052ms
[01/24 19:39:58    655s]           legalizer: calls=1206, total_wall_time=0.034s, mean_wall_time=0.028ms
[01/24 19:39:58    655s]           steiner router: calls=6459, total_wall_time=0.818s, mean_wall_time=0.127ms
[01/24 19:39:58    655s]         Legalizer API calls during this step: 75 succeeded with high effort: 75 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:58    655s]       Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 19:39:58    655s]       Move For Wirelength - branch...
[01/24 19:39:58    655s]         Clock DAG hash before 'Move For Wirelength - branch': 8185163957916091771 14173891820668290366
[01/24 19:39:58    655s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[01/24 19:39:58    655s]           delay calculator: calls=7342, total_wall_time=0.381s, mean_wall_time=0.052ms
[01/24 19:39:58    655s]           legalizer: calls=1281, total_wall_time=0.035s, mean_wall_time=0.027ms
[01/24 19:39:58    655s]           steiner router: calls=6511, total_wall_time=0.832s, mean_wall_time=0.128ms
[01/24 19:39:58    655s]         Move for wirelength. considered=16, filtered=16, permitted=15, cannotCompute=0, computed=15, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=15, accepted=1
[01/24 19:39:58    655s]         Max accepted move=1.600um, total accepted move=1.600um, average move=1.600um
[01/24 19:39:58    655s]         Move for wirelength. considered=16, filtered=16, permitted=15, cannotCompute=14, computed=1, moveTooSmall=0, resolved=0, predictFail=14, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
[01/24 19:39:58    655s]         Max accepted move=0.000um, total accepted move=0.000um
[01/24 19:39:58    655s]         Legalizer API calls during this step: 19 succeeded with high effort: 19 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:58    655s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:58    655s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[01/24 19:39:58    655s]       Clock DAG stats after 'Wire Reduction extra effort':
[01/24 19:39:58    655s]         cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:58    655s]         sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:58    655s]         misc counts      : r=1, pp=0
[01/24 19:39:58    655s]         cell areas       : b=34.884um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=34.884um^2
[01/24 19:39:58    655s]         cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:58    655s]         sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:58    655s]         wire capacitance : top=0.000pF, trunk=0.027pF, leaf=0.240pF, total=0.268pF
[01/24 19:39:58    655s]         wire lengths     : top=0.000um, trunk=403.220um, leaf=3464.577um, total=3867.797um
[01/24 19:39:58    655s]         hp wire lengths  : top=0.000um, trunk=271.330um, leaf=1478.025um, total=1749.355um
[01/24 19:39:58    655s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[01/24 19:39:58    655s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[01/24 19:39:58    655s]         Trunk : target=0.200ns count=3 avg=0.121ns sd=0.010ns min=0.111ns max=0.131ns {1 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:58    655s]         Leaf  : target=0.200ns count=13 avg=0.187ns sd=0.011ns min=0.165ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 5 <= 0.200ns}
[01/24 19:39:58    655s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[01/24 19:39:58    655s]          Bufs: CLKBUFX4: 12 CLKBUFX3: 3 
[01/24 19:39:58    655s]       Clock DAG hash after 'Wire Reduction extra effort': 3978430293246745567 4792936366776701882
[01/24 19:39:58    655s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[01/24 19:39:58    655s]         delay calculator: calls=7355, total_wall_time=0.382s, mean_wall_time=0.052ms
[01/24 19:39:58    655s]         legalizer: calls=1300, total_wall_time=0.035s, mean_wall_time=0.027ms
[01/24 19:39:58    655s]         steiner router: calls=6525, total_wall_time=0.836s, mean_wall_time=0.128ms
[01/24 19:39:58    655s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[01/24 19:39:58    655s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.344, max=0.359, avg=0.351, sd=0.004], skew [0.014 vs 0.200], 100% {0.344, 0.359} (wid=0.005 ws=0.003) (gid=0.355 gs=0.013)
[01/24 19:39:58    655s]             min path sink: CDN_MBIT_reg_pc_reg[25]_MB_reg_pc_reg[26]_MB_reg_pc_reg[27]_MB_reg_pc_reg[28]/CK
[01/24 19:39:58    655s]             max path sink: CDN_MBIT_genblk1.pcpi_mul_rd_reg[56]_MB_genblk1.pcpi_mul_rd_reg[57]_MB_genblk1.pcpi_mul_rd_reg[58]_MB_genblk1.pcpi_mul_rd_reg[59]/CK
[01/24 19:39:58    655s]       Skew group summary after 'Wire Reduction extra effort':
[01/24 19:39:58    655s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.344, max=0.359, avg=0.351, sd=0.004], skew [0.014 vs 0.200], 100% {0.344, 0.359} (wid=0.005 ws=0.003) (gid=0.355 gs=0.013)
[01/24 19:39:58    655s]       Legalizer API calls during this step: 183 succeeded with high effort: 183 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:58    655s]     Wire Reduction extra effort done. (took cpu=0:00:00.3 real=0:00:00.3)
[01/24 19:39:58    655s]     Optimizing orientation...
[01/24 19:39:58    655s]     FlipOpt...
[01/24 19:39:58    655s]     Disconnecting clock tree from netlist...
[01/24 19:39:58    655s]     Disconnecting clock tree from netlist done.
[01/24 19:39:58    655s]     Performing Single Threaded FlipOpt
[01/24 19:39:58    655s]     Optimizing orientation on clock cells...
[01/24 19:39:58    655s]       Orientation Wirelength Optimization: Attempted = 17 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 15 , Other = 0
[01/24 19:39:58    655s]     Optimizing orientation on clock cells done.
[01/24 19:39:58    655s]     Resynthesising clock tree into netlist...
[01/24 19:39:58    655s]       Reset timing graph...
[01/24 19:39:58    655s] Ignoring AAE DB Resetting ...
[01/24 19:39:58    655s]       Reset timing graph done.
[01/24 19:39:58    655s]     Resynthesising clock tree into netlist done.
[01/24 19:39:58    655s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:58    655s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:58    655s] End AAE Lib Interpolated Model. (MEM=2237.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:39:58    655s]     Clock DAG stats after 'Wire Opt OverFix':
[01/24 19:39:58    655s]       cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:58    655s]       sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:58    655s]       misc counts      : r=1, pp=0
[01/24 19:39:58    655s]       cell areas       : b=34.884um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=34.884um^2
[01/24 19:39:58    655s]       cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:58    655s]       sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:58    655s]       wire capacitance : top=0.000pF, trunk=0.027pF, leaf=0.240pF, total=0.268pF
[01/24 19:39:58    655s]       wire lengths     : top=0.000um, trunk=403.220um, leaf=3464.577um, total=3867.797um
[01/24 19:39:58    655s]       hp wire lengths  : top=0.000um, trunk=271.330um, leaf=1478.025um, total=1749.355um
[01/24 19:39:58    655s]     Clock DAG net violations after 'Wire Opt OverFix': none
[01/24 19:39:58    655s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[01/24 19:39:58    655s]       Trunk : target=0.200ns count=3 avg=0.121ns sd=0.010ns min=0.111ns max=0.131ns {1 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:58    655s]       Leaf  : target=0.200ns count=13 avg=0.187ns sd=0.011ns min=0.165ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 5 <= 0.200ns}
[01/24 19:39:58    655s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[01/24 19:39:58    655s]        Bufs: CLKBUFX4: 12 CLKBUFX3: 3 
[01/24 19:39:58    655s]     Clock DAG hash after 'Wire Opt OverFix': 3978430293246745567 4792936366776701882
[01/24 19:39:58    655s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[01/24 19:39:58    655s]       delay calculator: calls=7371, total_wall_time=0.383s, mean_wall_time=0.052ms
[01/24 19:39:58    655s]       legalizer: calls=1300, total_wall_time=0.035s, mean_wall_time=0.027ms
[01/24 19:39:58    655s]       steiner router: calls=6541, total_wall_time=0.845s, mean_wall_time=0.129ms
[01/24 19:39:58    655s]     Primary reporting skew groups after 'Wire Opt OverFix':
[01/24 19:39:58    655s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.344, max=0.359, avg=0.351, sd=0.004], skew [0.014 vs 0.200], 100% {0.344, 0.359} (wid=0.005 ws=0.003) (gid=0.355 gs=0.013)
[01/24 19:39:58    655s]           min path sink: CDN_MBIT_reg_pc_reg[25]_MB_reg_pc_reg[26]_MB_reg_pc_reg[27]_MB_reg_pc_reg[28]/CK
[01/24 19:39:58    655s]           max path sink: CDN_MBIT_genblk1.pcpi_mul_rd_reg[56]_MB_genblk1.pcpi_mul_rd_reg[57]_MB_genblk1.pcpi_mul_rd_reg[58]_MB_genblk1.pcpi_mul_rd_reg[59]/CK
[01/24 19:39:58    655s]     Skew group summary after 'Wire Opt OverFix':
[01/24 19:39:58    655s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.344, max=0.359, avg=0.351, sd=0.004], skew [0.014 vs 0.200], 100% {0.344, 0.359} (wid=0.005 ws=0.003) (gid=0.355 gs=0.013)
[01/24 19:39:58    655s]     Legalizer API calls during this step: 183 succeeded with high effort: 183 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:58    655s]   Wire Opt OverFix done. (took cpu=0:00:00.3 real=0:00:00.3)
[01/24 19:39:58    655s]   Total capacitance is (rise=0.378pF fall=0.365pF), of which (rise=0.268pF fall=0.268pF) is wire, and (rise=0.110pF fall=0.097pF) is gate.
[01/24 19:39:58    655s]   Stage::Polishing done. (took cpu=0:00:02.4 real=0:00:02.4)
[01/24 19:39:58    655s]   Stage::Updating netlist...
[01/24 19:39:58    655s]   Reset timing graph...
[01/24 19:39:58    655s] Ignoring AAE DB Resetting ...
[01/24 19:39:58    655s]   Reset timing graph done.
[01/24 19:39:58    655s]   Setting non-default rules before calling refine place.
[01/24 19:39:58    655s]   Leaving CCOpt scope - Cleaning up placement interface...
[01/24 19:39:58    655s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2237.4M, EPOCH TIME: 1706117998.430939
[01/24 19:39:58    655s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:494).
[01/24 19:39:58    655s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:58    655s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:58    655s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:58    655s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.049, MEM:2191.4M, EPOCH TIME: 1706117998.480132
[01/24 19:39:58    655s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:58    655s]   Leaving CCOpt scope - ClockRefiner...
[01/24 19:39:58    655s]   Assigned high priority to 15 instances.
[01/24 19:39:58    655s]   Soft fixed 15 clock instances.
[01/24 19:39:58    655s]   Performing Clock Only Refine Place.
[01/24 19:39:58    655s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[01/24 19:39:58    655s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2191.4M, EPOCH TIME: 1706117998.500865
[01/24 19:39:58    655s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2191.4M, EPOCH TIME: 1706117998.501044
[01/24 19:39:58    655s] Processing tracks to init pin-track alignment.
[01/24 19:39:58    655s] z: 2, totalTracks: 1
[01/24 19:39:58    655s] z: 4, totalTracks: 1
[01/24 19:39:58    655s] z: 6, totalTracks: 1
[01/24 19:39:58    655s] z: 8, totalTracks: 1
[01/24 19:39:58    655s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:39:58    655s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2191.4M, EPOCH TIME: 1706117998.513072
[01/24 19:39:58    655s] Info: 15 insts are soft-fixed.
[01/24 19:39:58    655s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:58    655s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:58    655s] 
[01/24 19:39:58    655s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:39:58    655s] OPERPROF:       Starting CMU at level 4, MEM:2191.4M, EPOCH TIME: 1706117998.563146
[01/24 19:39:58    655s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2191.4M, EPOCH TIME: 1706117998.564614
[01/24 19:39:58    655s] 
[01/24 19:39:58    655s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:39:58    655s] Info: 15 insts are soft-fixed.
[01/24 19:39:58    655s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.054, MEM:2191.4M, EPOCH TIME: 1706117998.566610
[01/24 19:39:58    655s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2191.4M, EPOCH TIME: 1706117998.566696
[01/24 19:39:58    655s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2191.4M, EPOCH TIME: 1706117998.566774
[01/24 19:39:58    655s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2191.4MB).
[01/24 19:39:58    655s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.068, MEM:2191.4M, EPOCH TIME: 1706117998.568990
[01/24 19:39:58    655s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.068, MEM:2191.4M, EPOCH TIME: 1706117998.569063
[01/24 19:39:58    655s] TDRefine: refinePlace mode is spiral
[01/24 19:39:58    655s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.82999.11
[01/24 19:39:58    655s] OPERPROF: Starting RefinePlace at level 1, MEM:2191.4M, EPOCH TIME: 1706117998.569182
[01/24 19:39:58    655s] *** Starting refinePlace (0:10:55 mem=2191.4M) ***
[01/24 19:39:58    655s] Total net bbox length = 1.902e+05 (1.002e+05 9.001e+04) (ext = 1.286e+04)
[01/24 19:39:58    655s] 
[01/24 19:39:58    655s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:39:58    655s] Info: 15 insts are soft-fixed.
[01/24 19:39:58    655s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 19:39:58    655s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 19:39:58    655s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 19:39:58    655s] (I)      Default pattern map key = picorv32_default.
[01/24 19:39:58    655s] (I)      Default pattern map key = picorv32_default.
[01/24 19:39:58    655s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2191.4M, EPOCH TIME: 1706117998.593844
[01/24 19:39:58    655s] Starting refinePlace ...
[01/24 19:39:58    655s] (I)      Default pattern map key = picorv32_default.
[01/24 19:39:58    655s] One DDP V2 for no tweak run.
[01/24 19:39:58    655s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 19:39:58    655s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2191.4MB
[01/24 19:39:58    655s] Statistics of distance of Instance movement in refine placement:
[01/24 19:39:58    655s]   maximum (X+Y) =         0.00 um
[01/24 19:39:58    655s]   mean    (X+Y) =         0.00 um
[01/24 19:39:58    655s] Summary Report:
[01/24 19:39:58    655s] Instances move: 0 (out of 9362 movable)
[01/24 19:39:58    655s] Instances flipped: 0
[01/24 19:39:58    655s] Mean displacement: 0.00 um
[01/24 19:39:58    655s] Max displacement: 0.00 um 
[01/24 19:39:58    655s] Total instances moved : 0
[01/24 19:39:58    655s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.010, MEM:2191.4M, EPOCH TIME: 1706117998.603606
[01/24 19:39:58    655s] Total net bbox length = 1.902e+05 (1.002e+05 9.001e+04) (ext = 1.286e+04)
[01/24 19:39:58    655s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2191.4MB
[01/24 19:39:58    655s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2191.4MB) @(0:10:55 - 0:10:56).
[01/24 19:39:58    655s] *** Finished refinePlace (0:10:56 mem=2191.4M) ***
[01/24 19:39:58    655s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.82999.11
[01/24 19:39:58    655s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.041, MEM:2191.4M, EPOCH TIME: 1706117998.610101
[01/24 19:39:58    655s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2191.4M, EPOCH TIME: 1706117998.610194
[01/24 19:39:58    655s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15).
[01/24 19:39:58    655s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:58    655s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:58    655s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:58    655s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.045, MEM:2191.4M, EPOCH TIME: 1706117998.654899
[01/24 19:39:58    655s]   ClockRefiner summary
[01/24 19:39:58    655s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 509).
[01/24 19:39:58    655s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 15).
[01/24 19:39:58    655s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 494).
[01/24 19:39:58    655s]   Restoring pStatusCts on 15 clock instances.
[01/24 19:39:58    655s]   Revert refine place priority changes on 0 instances.
[01/24 19:39:58    655s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/24 19:39:58    655s]   Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/24 19:39:58    655s]   CCOpt::Phase::Implementation done. (took cpu=0:00:03.3 real=0:00:03.3)
[01/24 19:39:58    655s]   CCOpt::Phase::eGRPC...
[01/24 19:39:58    655s]   eGR Post Conditioning loop iteration 0...
[01/24 19:39:58    655s]     Clock implementation routing...
[01/24 19:39:58    655s]       Leaving CCOpt scope - Routing Tools...
[01/24 19:39:58    655s] Net route status summary:
[01/24 19:39:58    655s]   Clock:        16 (unrouted=16, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 19:39:58    655s]   Non-clock: 13860 (unrouted=2073, trialRouted=11787, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2072, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 19:39:58    655s]       Routing using eGR only...
[01/24 19:39:58    655s]         Early Global Route - eGR only step...
[01/24 19:39:58    655s] (ccopt eGR): There are 16 nets to be routed. 0 nets have skip routing designation.
[01/24 19:39:58    655s] (ccopt eGR): There are 16 nets for routing of which 16 have one or more fixed wires.
[01/24 19:39:58    655s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/24 19:39:58    655s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/24 19:39:58    655s] (ccopt eGR): Start to route 16 all nets
[01/24 19:39:58    655s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2191.38 MB )
[01/24 19:39:58    655s] (I)      ==================== Layers =====================
[01/24 19:39:58    655s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:39:58    655s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 19:39:58    655s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:39:58    655s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 19:39:58    655s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 19:39:58    655s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 19:39:58    655s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 19:39:58    655s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 19:39:58    655s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 19:39:58    655s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 19:39:58    655s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 19:39:58    655s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 19:39:58    655s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 19:39:58    655s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 19:39:58    655s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 19:39:58    655s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 19:39:58    655s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 19:39:58    655s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 19:39:58    655s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 19:39:58    655s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 19:39:58    655s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 19:39:58    655s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 19:39:58    655s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 19:39:58    655s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 19:39:58    655s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 19:39:58    655s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:39:58    655s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 19:39:58    655s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 19:39:58    655s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 19:39:58    655s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 19:39:58    655s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 19:39:58    655s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 19:39:58    655s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 19:39:58    655s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 19:39:58    655s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 19:39:58    655s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 19:39:58    655s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 19:39:58    655s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 19:39:58    655s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 19:39:58    655s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 19:39:58    655s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:39:58    655s] (I)      Started Import and model ( Curr Mem: 2191.38 MB )
[01/24 19:39:58    655s] (I)      Default pattern map key = picorv32_default.
[01/24 19:39:58    655s] (I)      == Non-default Options ==
[01/24 19:39:58    655s] (I)      Clean congestion better                            : true
[01/24 19:39:58    655s] (I)      Estimate vias on DPT layer                         : true
[01/24 19:39:58    655s] (I)      Clean congestion layer assignment rounds           : 3
[01/24 19:39:58    655s] (I)      Layer constraints as soft constraints              : true
[01/24 19:39:58    655s] (I)      Soft top layer                                     : true
[01/24 19:39:58    655s] (I)      Skip prospective layer relax nets                  : true
[01/24 19:39:58    655s] (I)      Better NDR handling                                : true
[01/24 19:39:58    655s] (I)      Improved NDR modeling in LA                        : true
[01/24 19:39:58    655s] (I)      Routing cost fix for NDR handling                  : true
[01/24 19:39:58    655s] (I)      Block tracks for preroutes                         : true
[01/24 19:39:58    655s] (I)      Assign IRoute by net group key                     : true
[01/24 19:39:58    655s] (I)      Block unroutable channels                          : true
[01/24 19:39:58    655s] (I)      Block unroutable channels 3D                       : true
[01/24 19:39:58    655s] (I)      Bound layer relaxed segment wl                     : true
[01/24 19:39:58    655s] (I)      Blocked pin reach length threshold                 : 2
[01/24 19:39:58    655s] (I)      Check blockage within NDR space in TA              : true
[01/24 19:39:58    655s] (I)      Skip must join for term with via pillar            : true
[01/24 19:39:58    655s] (I)      Model find APA for IO pin                          : true
[01/24 19:39:58    655s] (I)      On pin location for off pin term                   : true
[01/24 19:39:58    655s] (I)      Handle EOL spacing                                 : true
[01/24 19:39:58    655s] (I)      Merge PG vias by gap                               : true
[01/24 19:39:58    655s] (I)      Maximum routing layer                              : 11
[01/24 19:39:58    655s] (I)      Route selected nets only                           : true
[01/24 19:39:58    655s] (I)      Refine MST                                         : true
[01/24 19:39:58    655s] (I)      Honor PRL                                          : true
[01/24 19:39:58    655s] (I)      Strong congestion aware                            : true
[01/24 19:39:58    655s] (I)      Improved initial location for IRoutes              : true
[01/24 19:39:58    655s] (I)      Multi panel TA                                     : true
[01/24 19:39:58    655s] (I)      Penalize wire overlap                              : true
[01/24 19:39:58    655s] (I)      Expand small instance blockage                     : true
[01/24 19:39:58    655s] (I)      Reduce via in TA                                   : true
[01/24 19:39:58    655s] (I)      SS-aware routing                                   : true
[01/24 19:39:58    655s] (I)      Improve tree edge sharing                          : true
[01/24 19:39:58    655s] (I)      Improve 2D via estimation                          : true
[01/24 19:39:58    655s] (I)      Refine Steiner tree                                : true
[01/24 19:39:58    655s] (I)      Build spine tree                                   : true
[01/24 19:39:58    655s] (I)      Model pass through capacity                        : true
[01/24 19:39:58    655s] (I)      Extend blockages by a half GCell                   : true
[01/24 19:39:58    655s] (I)      Consider pin shapes                                : true
[01/24 19:39:58    655s] (I)      Consider pin shapes for all nodes                  : true
[01/24 19:39:58    655s] (I)      Consider NR APA                                    : true
[01/24 19:39:58    655s] (I)      Consider IO pin shape                              : true
[01/24 19:39:58    655s] (I)      Fix pin connection bug                             : true
[01/24 19:39:58    655s] (I)      Consider layer RC for local wires                  : true
[01/24 19:39:58    655s] (I)      Route to clock mesh pin                            : true
[01/24 19:39:58    655s] (I)      LA-aware pin escape length                         : 2
[01/24 19:39:58    655s] (I)      Connect multiple ports                             : true
[01/24 19:39:58    655s] (I)      Split for must join                                : true
[01/24 19:39:58    655s] (I)      Number of threads                                  : 1
[01/24 19:39:58    655s] (I)      Routing effort level                               : 10000
[01/24 19:39:58    655s] (I)      Prefer layer length threshold                      : 8
[01/24 19:39:58    655s] (I)      Overflow penalty cost                              : 10
[01/24 19:39:58    655s] (I)      A-star cost                                        : 0.300000
[01/24 19:39:58    655s] (I)      Misalignment cost                                  : 10.000000
[01/24 19:39:58    655s] (I)      Threshold for short IRoute                         : 6
[01/24 19:39:58    655s] (I)      Via cost during post routing                       : 1.000000
[01/24 19:39:58    655s] (I)      Layer congestion ratios                            : { { 1.0 } }
[01/24 19:39:58    655s] (I)      Source-to-sink ratio                               : 0.300000
[01/24 19:39:58    655s] (I)      Scenic ratio bound                                 : 3.000000
[01/24 19:39:58    655s] (I)      Segment layer relax scenic ratio                   : 1.250000
[01/24 19:39:58    655s] (I)      Source-sink aware LA ratio                         : 0.500000
[01/24 19:39:58    655s] (I)      PG-aware similar topology routing                  : true
[01/24 19:39:58    655s] (I)      Maze routing via cost fix                          : true
[01/24 19:39:58    655s] (I)      Apply PRL on PG terms                              : true
[01/24 19:39:58    655s] (I)      Apply PRL on obs objects                           : true
[01/24 19:39:58    655s] (I)      Handle range-type spacing rules                    : true
[01/24 19:39:58    655s] (I)      PG gap threshold multiplier                        : 10.000000
[01/24 19:39:58    655s] (I)      Parallel spacing query fix                         : true
[01/24 19:39:58    655s] (I)      Force source to root IR                            : true
[01/24 19:39:58    655s] (I)      Layer Weights                                      : L2:4 L3:2.5
[01/24 19:39:58    655s] (I)      Do not relax to DPT layer                          : true
[01/24 19:39:58    655s] (I)      No DPT in post routing                             : true
[01/24 19:39:58    655s] (I)      Modeling PG via merging fix                        : true
[01/24 19:39:58    655s] (I)      Shield aware TA                                    : true
[01/24 19:39:58    655s] (I)      Strong shield aware TA                             : true
[01/24 19:39:58    655s] (I)      Overflow calculation fix in LA                     : true
[01/24 19:39:58    655s] (I)      Post routing fix                                   : true
[01/24 19:39:58    655s] (I)      Strong post routing                                : true
[01/24 19:39:58    655s] (I)      Access via pillar from top                         : true
[01/24 19:39:58    655s] (I)      NDR via pillar fix                                 : true
[01/24 19:39:58    655s] (I)      Violation on path threshold                        : 1
[01/24 19:39:58    655s] (I)      Pass through capacity modeling                     : true
[01/24 19:39:58    655s] (I)      Select the non-relaxed segments in post routing stage : true
[01/24 19:39:58    655s] (I)      Select term pin box for io pin                     : true
[01/24 19:39:58    655s] (I)      Penalize NDR sharing                               : true
[01/24 19:39:58    655s] (I)      Enable special modeling                            : false
[01/24 19:39:58    655s] (I)      Keep fixed segments                                : true
[01/24 19:39:58    655s] (I)      Reorder net groups by key                          : true
[01/24 19:39:58    655s] (I)      Increase net scenic ratio                          : true
[01/24 19:39:58    655s] (I)      Method to set GCell size                           : row
[01/24 19:39:58    655s] (I)      Connect multiple ports and must join fix           : true
[01/24 19:39:58    655s] (I)      Avoid high resistance layers                       : true
[01/24 19:39:58    655s] (I)      Model find APA for IO pin fix                      : true
[01/24 19:39:58    655s] (I)      Avoid connecting non-metal layers                  : true
[01/24 19:39:58    655s] (I)      Use track pitch for NDR                            : true
[01/24 19:39:58    655s] (I)      Enable layer relax to lower layer                  : true
[01/24 19:39:58    655s] (I)      Enable layer relax to upper layer                  : true
[01/24 19:39:58    655s] (I)      Top layer relaxation fix                           : true
[01/24 19:39:58    655s] (I)      Handle non-default track width                     : false
[01/24 19:39:58    655s] (I)      Counted 2617 PG shapes. We will not process PG shapes layer by layer.
[01/24 19:39:58    655s] (I)      Use row-based GCell size
[01/24 19:39:58    655s] (I)      Use row-based GCell align
[01/24 19:39:58    655s] (I)      layer 0 area = 80000
[01/24 19:39:58    655s] (I)      layer 1 area = 80000
[01/24 19:39:58    655s] (I)      layer 2 area = 80000
[01/24 19:39:58    655s] (I)      layer 3 area = 80000
[01/24 19:39:58    655s] (I)      layer 4 area = 80000
[01/24 19:39:58    655s] (I)      layer 5 area = 80000
[01/24 19:39:58    655s] (I)      layer 6 area = 80000
[01/24 19:39:58    655s] (I)      layer 7 area = 80000
[01/24 19:39:58    655s] (I)      layer 8 area = 80000
[01/24 19:39:58    655s] (I)      layer 9 area = 400000
[01/24 19:39:58    655s] (I)      layer 10 area = 400000
[01/24 19:39:58    655s] (I)      GCell unit size   : 3420
[01/24 19:39:58    655s] (I)      GCell multiplier  : 1
[01/24 19:39:58    655s] (I)      GCell row height  : 3420
[01/24 19:39:58    655s] (I)      Actual row height : 3420
[01/24 19:39:58    655s] (I)      GCell align ref   : 30000 30020
[01/24 19:39:58    655s] [NR-eGR] Track table information for default rule: 
[01/24 19:39:58    655s] [NR-eGR] Metal1 has single uniform track structure
[01/24 19:39:58    655s] [NR-eGR] Metal2 has single uniform track structure
[01/24 19:39:58    655s] [NR-eGR] Metal3 has single uniform track structure
[01/24 19:39:58    655s] [NR-eGR] Metal4 has single uniform track structure
[01/24 19:39:58    655s] [NR-eGR] Metal5 has single uniform track structure
[01/24 19:39:58    655s] [NR-eGR] Metal6 has single uniform track structure
[01/24 19:39:58    655s] [NR-eGR] Metal7 has single uniform track structure
[01/24 19:39:58    655s] [NR-eGR] Metal8 has single uniform track structure
[01/24 19:39:58    655s] [NR-eGR] Metal9 has single uniform track structure
[01/24 19:39:58    655s] [NR-eGR] Metal10 has single uniform track structure
[01/24 19:39:58    655s] [NR-eGR] Metal11 has single uniform track structure
[01/24 19:39:58    655s] (I)      ==================== Default via =====================
[01/24 19:39:58    655s] (I)      +----+------------------+----------------------------+
[01/24 19:39:58    655s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 19:39:58    655s] (I)      +----+------------------+----------------------------+
[01/24 19:39:58    655s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 19:39:58    655s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 19:39:58    655s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 19:39:58    655s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 19:39:58    655s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 19:39:58    655s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 19:39:58    655s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 19:39:58    655s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 19:39:58    655s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 19:39:58    655s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 19:39:58    655s] (I)      +----+------------------+----------------------------+
[01/24 19:39:58    655s] [NR-eGR] Read 6034 PG shapes
[01/24 19:39:58    655s] [NR-eGR] Read 0 clock shapes
[01/24 19:39:58    655s] [NR-eGR] Read 0 other shapes
[01/24 19:39:58    655s] [NR-eGR] #Routing Blockages  : 0
[01/24 19:39:58    655s] [NR-eGR] #Instance Blockages : 0
[01/24 19:39:58    655s] [NR-eGR] #PG Blockages       : 6034
[01/24 19:39:58    655s] [NR-eGR] #Halo Blockages     : 0
[01/24 19:39:58    655s] [NR-eGR] #Boundary Blockages : 0
[01/24 19:39:58    655s] [NR-eGR] #Clock Blockages    : 0
[01/24 19:39:58    655s] [NR-eGR] #Other Blockages    : 0
[01/24 19:39:58    655s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 19:39:58    655s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 19:39:58    655s] [NR-eGR] Read 11803 nets ( ignored 11787 )
[01/24 19:39:58    655s] [NR-eGR] Connected 0 must-join pins/ports
[01/24 19:39:58    655s] (I)      early_global_route_priority property id does not exist.
[01/24 19:39:58    655s] (I)      Read Num Blocks=8276  Num Prerouted Wires=0  Num CS=0
[01/24 19:39:58    655s] (I)      Layer 1 (V) : #blockages 246 : #preroutes 0
[01/24 19:39:58    655s] (I)      Layer 2 (H) : #blockages 1230 : #preroutes 0
[01/24 19:39:58    655s] (I)      Layer 3 (V) : #blockages 246 : #preroutes 0
[01/24 19:39:58    655s] (I)      Layer 4 (H) : #blockages 1230 : #preroutes 0
[01/24 19:39:58    655s] (I)      Layer 5 (V) : #blockages 246 : #preroutes 0
[01/24 19:39:58    655s] (I)      Layer 6 (H) : #blockages 1230 : #preroutes 0
[01/24 19:39:58    655s] (I)      Layer 7 (V) : #blockages 246 : #preroutes 0
[01/24 19:39:58    655s] (I)      Layer 8 (H) : #blockages 1476 : #preroutes 0
[01/24 19:39:58    655s] (I)      Layer 9 (V) : #blockages 636 : #preroutes 0
[01/24 19:39:58    655s] (I)      Layer 10 (H) : #blockages 1490 : #preroutes 0
[01/24 19:39:58    655s] (I)      Moved 1 terms for better access 
[01/24 19:39:58    655s] (I)      Number of ignored nets                =      0
[01/24 19:39:58    655s] (I)      Number of connected nets              =      0
[01/24 19:39:58    655s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 19:39:58    655s] (I)      Number of clock nets                  =     16.  Ignored: No
[01/24 19:39:58    655s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 19:39:58    655s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 19:39:58    655s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 19:39:58    655s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 19:39:58    655s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 19:39:58    655s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 19:39:58    655s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 19:39:58    655s] [NR-eGR] There are 16 clock nets ( 3 with NDR ).
[01/24 19:39:58    655s] (I)      Ndr track 0 does not exist
[01/24 19:39:58    655s] (I)      Ndr track 0 does not exist
[01/24 19:39:58    655s] (I)      ---------------------Grid Graph Info--------------------
[01/24 19:39:58    655s] (I)      Routing area        : (0, 0) - (484800, 477280)
[01/24 19:39:58    655s] (I)      Core area           : (30000, 30020) - (454800, 447260)
[01/24 19:39:58    655s] (I)      Site width          :   400  (dbu)
[01/24 19:39:58    655s] (I)      Row height          :  3420  (dbu)
[01/24 19:39:58    655s] (I)      GCell row height    :  3420  (dbu)
[01/24 19:39:58    655s] (I)      GCell width         :  3420  (dbu)
[01/24 19:39:58    655s] (I)      GCell height        :  3420  (dbu)
[01/24 19:39:58    655s] (I)      Grid                :   141   139    11
[01/24 19:39:58    655s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 19:39:58    655s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 19:39:58    655s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 19:39:58    655s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 19:39:58    655s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 19:39:58    655s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 19:39:58    655s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/24 19:39:58    655s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 19:39:58    655s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 19:39:58    655s] (I)      Total num of tracks :  1256  1212  1256  1212  1256  1212  1256  1212  1256   484   502
[01/24 19:39:58    655s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 19:39:58    655s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 19:39:58    655s] (I)      --------------------------------------------------------
[01/24 19:39:58    655s] 
[01/24 19:39:58    655s] [NR-eGR] ============ Routing rule table ============
[01/24 19:39:58    655s] [NR-eGR] Rule id: 0  Rule name: NDR_13  Nets: 3
[01/24 19:39:58    655s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[01/24 19:39:58    655s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/24 19:39:58    655s] (I)                    Pitch  400  380  400  380  400  380  400  380  3000  2850 
[01/24 19:39:58    655s] (I)             #Used tracks    1    1    1    1    1    1    1    1     3     3 
[01/24 19:39:58    655s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     3     3 
[01/24 19:39:58    655s] [NR-eGR] Rule id: 1  Nets: 13
[01/24 19:39:58    655s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 19:39:58    655s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/24 19:39:58    655s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/24 19:39:58    655s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 19:39:58    655s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 19:39:58    655s] [NR-eGR] ========================================
[01/24 19:39:58    655s] [NR-eGR] 
[01/24 19:39:58    655s] (I)      =============== Blocked Tracks ===============
[01/24 19:39:58    655s] (I)      +-------+---------+----------+---------------+
[01/24 19:39:58    655s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 19:39:58    655s] (I)      +-------+---------+----------+---------------+
[01/24 19:39:58    655s] (I)      |     1 |       0 |        0 |         0.00% |
[01/24 19:39:58    655s] (I)      |     2 |  168468 |     8364 |         4.96% |
[01/24 19:39:58    655s] (I)      |     3 |  177096 |     1476 |         0.83% |
[01/24 19:39:58    655s] (I)      |     4 |  168468 |     8364 |         4.96% |
[01/24 19:39:58    655s] (I)      |     5 |  177096 |     1476 |         0.83% |
[01/24 19:39:58    655s] (I)      |     6 |  168468 |     8364 |         4.96% |
[01/24 19:39:58    655s] (I)      |     7 |  177096 |     1476 |         0.83% |
[01/24 19:39:58    655s] (I)      |     8 |  168468 |     8364 |         4.96% |
[01/24 19:39:58    655s] (I)      |     9 |  177096 |     2952 |         1.67% |
[01/24 19:39:58    655s] (I)      |    10 |   67276 |     4702 |         6.99% |
[01/24 19:39:58    655s] (I)      |    11 |   70782 |    12796 |        18.08% |
[01/24 19:39:58    655s] (I)      +-------+---------+----------+---------------+
[01/24 19:39:58    655s] (I)      Finished Import and model ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2195.51 MB )
[01/24 19:39:58    655s] (I)      Reset routing kernel
[01/24 19:39:58    655s] (I)      Started Global Routing ( Curr Mem: 2195.51 MB )
[01/24 19:39:58    655s] (I)      totalPins=525  totalGlobalPin=525 (100.00%)
[01/24 19:39:58    655s] (I)      total 2D Cap : 515526 = (351486 H, 164040 V)
[01/24 19:39:58    655s] [NR-eGR] Layer group 1: route 3 net(s) in layer range [5, 7]
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1a Route ============
[01/24 19:39:58    655s] (I)      Usage: 234 = (119 H, 115 V) = (0.03% H, 0.07% V) = (2.035e+02um H, 1.967e+02um V)
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1b Route ============
[01/24 19:39:58    655s] (I)      Usage: 234 = (119 H, 115 V) = (0.03% H, 0.07% V) = (2.035e+02um H, 1.967e+02um V)
[01/24 19:39:58    655s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.001400e+02um
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1c Route ============
[01/24 19:39:58    655s] (I)      Usage: 234 = (119 H, 115 V) = (0.03% H, 0.07% V) = (2.035e+02um H, 1.967e+02um V)
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1d Route ============
[01/24 19:39:58    655s] (I)      Usage: 234 = (119 H, 115 V) = (0.03% H, 0.07% V) = (2.035e+02um H, 1.967e+02um V)
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1e Route ============
[01/24 19:39:58    655s] (I)      Usage: 234 = (119 H, 115 V) = (0.03% H, 0.07% V) = (2.035e+02um H, 1.967e+02um V)
[01/24 19:39:58    655s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.001400e+02um
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1f Route ============
[01/24 19:39:58    655s] (I)      Usage: 234 = (119 H, 115 V) = (0.03% H, 0.07% V) = (2.035e+02um H, 1.967e+02um V)
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1g Route ============
[01/24 19:39:58    655s] (I)      Usage: 211 = (103 H, 108 V) = (0.03% H, 0.07% V) = (1.761e+02um H, 1.847e+02um V)
[01/24 19:39:58    655s] (I)      #Nets         : 3
[01/24 19:39:58    655s] (I)      #Relaxed nets : 1
[01/24 19:39:58    655s] (I)      Wire length   : 150
[01/24 19:39:58    655s] [NR-eGR] Create a new net group with 1 nets and layer range [5, 9]
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1h Route ============
[01/24 19:39:58    655s] (I)      Usage: 211 = (103 H, 108 V) = (0.03% H, 0.07% V) = (1.761e+02um H, 1.847e+02um V)
[01/24 19:39:58    655s] (I)      total 2D Cap : 515526 = (351486 H, 164040 V)
[01/24 19:39:58    655s] [NR-eGR] Layer group 2: route 13 net(s) in layer range [5, 7]
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1a Route ============
[01/24 19:39:58    655s] (I)      Usage: 2229 = (972 H, 1257 V) = (0.28% H, 0.77% V) = (1.662e+03um H, 2.149e+03um V)
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1b Route ============
[01/24 19:39:58    655s] (I)      Usage: 2229 = (972 H, 1257 V) = (0.28% H, 0.77% V) = (1.662e+03um H, 2.149e+03um V)
[01/24 19:39:58    655s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.811590e+03um
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1c Route ============
[01/24 19:39:58    655s] (I)      Usage: 2229 = (972 H, 1257 V) = (0.28% H, 0.77% V) = (1.662e+03um H, 2.149e+03um V)
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1d Route ============
[01/24 19:39:58    655s] (I)      Usage: 2229 = (972 H, 1257 V) = (0.28% H, 0.77% V) = (1.662e+03um H, 2.149e+03um V)
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1e Route ============
[01/24 19:39:58    655s] (I)      Usage: 2229 = (972 H, 1257 V) = (0.28% H, 0.77% V) = (1.662e+03um H, 2.149e+03um V)
[01/24 19:39:58    655s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.811590e+03um
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1f Route ============
[01/24 19:39:58    655s] (I)      Usage: 2229 = (972 H, 1257 V) = (0.28% H, 0.77% V) = (1.662e+03um H, 2.149e+03um V)
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1g Route ============
[01/24 19:39:58    655s] (I)      Usage: 2226 = (975 H, 1251 V) = (0.28% H, 0.76% V) = (1.667e+03um H, 2.139e+03um V)
[01/24 19:39:58    655s] (I)      #Nets         : 13
[01/24 19:39:58    655s] (I)      #Relaxed nets : 0
[01/24 19:39:58    655s] (I)      Wire length   : 2015
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1h Route ============
[01/24 19:39:58    655s] (I)      Usage: 2236 = (988 H, 1248 V) = (0.28% H, 0.76% V) = (1.689e+03um H, 2.134e+03um V)
[01/24 19:39:58    655s] (I)      total 2D Cap : 854940 = (526122 H, 328818 V)
[01/24 19:39:58    655s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [5, 9]
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1a Route ============
[01/24 19:39:58    655s] (I)      Usage: 2320 = (1034 H, 1286 V) = (0.20% H, 0.39% V) = (1.768e+03um H, 2.199e+03um V)
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1b Route ============
[01/24 19:39:58    655s] (I)      Usage: 2320 = (1034 H, 1286 V) = (0.20% H, 0.39% V) = (1.768e+03um H, 2.199e+03um V)
[01/24 19:39:58    655s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.967200e+03um
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1c Route ============
[01/24 19:39:58    655s] (I)      Usage: 2320 = (1034 H, 1286 V) = (0.20% H, 0.39% V) = (1.768e+03um H, 2.199e+03um V)
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1d Route ============
[01/24 19:39:58    655s] (I)      Usage: 2320 = (1034 H, 1286 V) = (0.20% H, 0.39% V) = (1.768e+03um H, 2.199e+03um V)
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1e Route ============
[01/24 19:39:58    655s] (I)      Usage: 2320 = (1034 H, 1286 V) = (0.20% H, 0.39% V) = (1.768e+03um H, 2.199e+03um V)
[01/24 19:39:58    655s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.967200e+03um
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1f Route ============
[01/24 19:39:58    655s] (I)      Usage: 2320 = (1034 H, 1286 V) = (0.20% H, 0.39% V) = (1.768e+03um H, 2.199e+03um V)
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1g Route ============
[01/24 19:39:58    655s] (I)      Usage: 2297 = (1018 H, 1279 V) = (0.19% H, 0.39% V) = (1.741e+03um H, 2.187e+03um V)
[01/24 19:39:58    655s] (I)      #Nets         : 1
[01/24 19:39:58    655s] (I)      #Relaxed nets : 1
[01/24 19:39:58    655s] (I)      Wire length   : 0
[01/24 19:39:58    655s] [NR-eGR] Create a new net group with 1 nets and layer range [5, 11]
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1h Route ============
[01/24 19:39:58    655s] (I)      Usage: 2297 = (1018 H, 1279 V) = (0.19% H, 0.39% V) = (1.741e+03um H, 2.187e+03um V)
[01/24 19:39:58    655s] (I)      total 2D Cap : 975029 = (583749 H, 391280 V)
[01/24 19:39:58    655s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [5, 11]
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1a Route ============
[01/24 19:39:58    655s] (I)      Usage: 2381 = (1064 H, 1317 V) = (0.18% H, 0.34% V) = (1.819e+03um H, 2.252e+03um V)
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1b Route ============
[01/24 19:39:58    655s] (I)      Usage: 2381 = (1064 H, 1317 V) = (0.18% H, 0.34% V) = (1.819e+03um H, 2.252e+03um V)
[01/24 19:39:58    655s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.071510e+03um
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1c Route ============
[01/24 19:39:58    655s] (I)      Usage: 2381 = (1064 H, 1317 V) = (0.18% H, 0.34% V) = (1.819e+03um H, 2.252e+03um V)
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1d Route ============
[01/24 19:39:58    655s] (I)      Usage: 2381 = (1064 H, 1317 V) = (0.18% H, 0.34% V) = (1.819e+03um H, 2.252e+03um V)
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1e Route ============
[01/24 19:39:58    655s] (I)      Usage: 2381 = (1064 H, 1317 V) = (0.18% H, 0.34% V) = (1.819e+03um H, 2.252e+03um V)
[01/24 19:39:58    655s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.071510e+03um
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1f Route ============
[01/24 19:39:58    655s] (I)      Usage: 2381 = (1064 H, 1317 V) = (0.18% H, 0.34% V) = (1.819e+03um H, 2.252e+03um V)
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1g Route ============
[01/24 19:39:58    655s] (I)      Usage: 2358 = (1048 H, 1310 V) = (0.18% H, 0.33% V) = (1.792e+03um H, 2.240e+03um V)
[01/24 19:39:58    655s] (I)      #Nets         : 1
[01/24 19:39:58    655s] (I)      #Relaxed nets : 1
[01/24 19:39:58    655s] (I)      Wire length   : 0
[01/24 19:39:58    655s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 11]
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1h Route ============
[01/24 19:39:58    655s] (I)      Usage: 2358 = (1048 H, 1310 V) = (0.18% H, 0.33% V) = (1.792e+03um H, 2.240e+03um V)
[01/24 19:39:58    655s] (I)      total 2D Cap : 1315181 = (759615 H, 555566 V)
[01/24 19:39:58    655s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 11]
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1a Route ============
[01/24 19:39:58    655s] (I)      Usage: 2517 = (1124 H, 1393 V) = (0.15% H, 0.25% V) = (1.922e+03um H, 2.382e+03um V)
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1b Route ============
[01/24 19:39:58    655s] (I)      Usage: 2517 = (1124 H, 1393 V) = (0.15% H, 0.25% V) = (1.922e+03um H, 2.382e+03um V)
[01/24 19:39:58    655s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.304070e+03um
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1c Route ============
[01/24 19:39:58    655s] (I)      Usage: 2517 = (1124 H, 1393 V) = (0.15% H, 0.25% V) = (1.922e+03um H, 2.382e+03um V)
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1d Route ============
[01/24 19:39:58    655s] (I)      Usage: 2517 = (1124 H, 1393 V) = (0.15% H, 0.25% V) = (1.922e+03um H, 2.382e+03um V)
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1e Route ============
[01/24 19:39:58    655s] (I)      Usage: 2517 = (1124 H, 1393 V) = (0.15% H, 0.25% V) = (1.922e+03um H, 2.382e+03um V)
[01/24 19:39:58    655s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.304070e+03um
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1f Route ============
[01/24 19:39:58    655s] (I)      Usage: 2517 = (1124 H, 1393 V) = (0.15% H, 0.25% V) = (1.922e+03um H, 2.382e+03um V)
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1g Route ============
[01/24 19:39:58    655s] (I)      Usage: 2490 = (1111 H, 1379 V) = (0.15% H, 0.25% V) = (1.900e+03um H, 2.358e+03um V)
[01/24 19:39:58    655s] (I)      #Nets         : 1
[01/24 19:39:58    655s] (I)      #Relaxed nets : 1
[01/24 19:39:58    655s] (I)      Wire length   : 0
[01/24 19:39:58    655s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1h Route ============
[01/24 19:39:58    655s] (I)      Usage: 2490 = (1111 H, 1379 V) = (0.15% H, 0.25% V) = (1.900e+03um H, 2.358e+03um V)
[01/24 19:39:58    655s] (I)      total 2D Cap : 1479713 = (759615 H, 720098 V)
[01/24 19:39:58    655s] [NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 11]
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1a Route ============
[01/24 19:39:58    655s] (I)      Usage: 2649 = (1187 H, 1462 V) = (0.16% H, 0.20% V) = (2.030e+03um H, 2.500e+03um V)
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1b Route ============
[01/24 19:39:58    655s] (I)      Usage: 2649 = (1187 H, 1462 V) = (0.16% H, 0.20% V) = (2.030e+03um H, 2.500e+03um V)
[01/24 19:39:58    655s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 4.529790e+03um
[01/24 19:39:58    655s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 19:39:58    655s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1c Route ============
[01/24 19:39:58    655s] (I)      Usage: 2649 = (1187 H, 1462 V) = (0.16% H, 0.20% V) = (2.030e+03um H, 2.500e+03um V)
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1d Route ============
[01/24 19:39:58    655s] (I)      Usage: 2649 = (1187 H, 1462 V) = (0.16% H, 0.20% V) = (2.030e+03um H, 2.500e+03um V)
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1e Route ============
[01/24 19:39:58    655s] (I)      Usage: 2649 = (1187 H, 1462 V) = (0.16% H, 0.20% V) = (2.030e+03um H, 2.500e+03um V)
[01/24 19:39:58    655s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 4.529790e+03um
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1f Route ============
[01/24 19:39:58    655s] (I)      Usage: 2649 = (1187 H, 1462 V) = (0.16% H, 0.20% V) = (2.030e+03um H, 2.500e+03um V)
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1g Route ============
[01/24 19:39:58    655s] (I)      Usage: 2645 = (1190 H, 1455 V) = (0.16% H, 0.20% V) = (2.035e+03um H, 2.488e+03um V)
[01/24 19:39:58    655s] (I)      
[01/24 19:39:58    655s] (I)      ============  Phase 1h Route ============
[01/24 19:39:58    655s] (I)      Usage: 2645 = (1190 H, 1455 V) = (0.16% H, 0.20% V) = (2.035e+03um H, 2.488e+03um V)
[01/24 19:39:59    655s] (I)      
[01/24 19:39:59    655s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 19:39:59    655s] [NR-eGR]                        OverCon            
[01/24 19:39:59    655s] [NR-eGR]                         #Gcell     %Gcell
[01/24 19:39:59    655s] [NR-eGR]        Layer             (1-0)    OverCon
[01/24 19:39:59    655s] [NR-eGR] ----------------------------------------------
[01/24 19:39:59    655s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:59    655s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:59    655s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:59    655s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:59    655s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:59    655s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:59    655s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:59    655s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:59    655s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:59    655s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:59    655s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/24 19:39:59    655s] [NR-eGR] ----------------------------------------------
[01/24 19:39:59    655s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/24 19:39:59    655s] [NR-eGR] 
[01/24 19:39:59    655s] (I)      Finished Global Routing ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 2195.51 MB )
[01/24 19:39:59    655s] (I)      total 2D Cap : 1487875 = (760509 H, 727366 V)
[01/24 19:39:59    655s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 19:39:59    655s] (I)      ============= Track Assignment ============
[01/24 19:39:59    655s] (I)      Started Track Assignment (1T) ( Curr Mem: 2195.51 MB )
[01/24 19:39:59    655s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/24 19:39:59    655s] (I)      Run Multi-thread track assignment
[01/24 19:39:59    655s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2195.51 MB )
[01/24 19:39:59    655s] (I)      Started Export ( Curr Mem: 2195.51 MB )
[01/24 19:39:59    655s] [NR-eGR]                  Length (um)   Vias 
[01/24 19:39:59    655s] [NR-eGR] ------------------------------------
[01/24 19:39:59    655s] [NR-eGR]  Metal1   (1H)         15785  41449 
[01/24 19:39:59    655s] [NR-eGR]  Metal2   (2V)         70657  28570 
[01/24 19:39:59    655s] [NR-eGR]  Metal3   (3H)         78128   5534 
[01/24 19:39:59    655s] [NR-eGR]  Metal4   (4V)         35693   2603 
[01/24 19:39:59    655s] [NR-eGR]  Metal5   (5H)         24108    555 
[01/24 19:39:59    655s] [NR-eGR]  Metal6   (6V)          2556     58 
[01/24 19:39:59    655s] [NR-eGR]  Metal7   (7H)          1129     23 
[01/24 19:39:59    655s] [NR-eGR]  Metal8   (8V)           183     17 
[01/24 19:39:59    655s] [NR-eGR]  Metal9   (9H)            76      4 
[01/24 19:39:59    655s] [NR-eGR]  Metal10  (10V)            0      2 
[01/24 19:39:59    655s] [NR-eGR]  Metal11  (11H)            2      0 
[01/24 19:39:59    655s] [NR-eGR] ------------------------------------
[01/24 19:39:59    655s] [NR-eGR]           Total       228316  78815 
[01/24 19:39:59    655s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:39:59    655s] [NR-eGR] Total half perimeter of net bounding box: 190241um
[01/24 19:39:59    655s] [NR-eGR] Total length: 228316um, number of vias: 78815
[01/24 19:39:59    655s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:39:59    655s] [NR-eGR] Total eGR-routed clock nets wire length: 3914um, number of vias: 2277
[01/24 19:39:59    655s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:39:59    655s] [NR-eGR] Report for selected net(s) only.
[01/24 19:39:59    655s] [NR-eGR]                  Length (um)  Vias 
[01/24 19:39:59    655s] [NR-eGR] -----------------------------------
[01/24 19:39:59    655s] [NR-eGR]  Metal1   (1H)             0   524 
[01/24 19:39:59    655s] [NR-eGR]  Metal2   (2V)           311   552 
[01/24 19:39:59    655s] [NR-eGR]  Metal3   (3H)           322   443 
[01/24 19:39:59    655s] [NR-eGR]  Metal4   (4V)           508   390 
[01/24 19:39:59    655s] [NR-eGR]  Metal5   (5H)          1431   368 
[01/24 19:39:59    655s] [NR-eGR]  Metal6   (6V)          1342     0 
[01/24 19:39:59    655s] [NR-eGR]  Metal7   (7H)             0     0 
[01/24 19:39:59    655s] [NR-eGR]  Metal8   (8V)             0     0 
[01/24 19:39:59    655s] [NR-eGR]  Metal9   (9H)             0     0 
[01/24 19:39:59    655s] [NR-eGR]  Metal10  (10V)            0     0 
[01/24 19:39:59    655s] [NR-eGR]  Metal11  (11H)            0     0 
[01/24 19:39:59    655s] [NR-eGR] -----------------------------------
[01/24 19:39:59    655s] [NR-eGR]           Total         3914  2277 
[01/24 19:39:59    655s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:39:59    655s] [NR-eGR] Total half perimeter of net bounding box: 1870um
[01/24 19:39:59    655s] [NR-eGR] Total length: 3914um, number of vias: 2277
[01/24 19:39:59    655s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:39:59    655s] [NR-eGR] Total routed clock nets wire length: 3914um, number of vias: 2277
[01/24 19:39:59    655s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:39:59    656s] (I)      Finished Export ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2195.51 MB )
[01/24 19:39:59    656s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.41 sec, Real: 0.41 sec, Curr Mem: 2191.51 MB )
[01/24 19:39:59    656s] (I)      ======================================= Runtime Summary =======================================
[01/24 19:39:59    656s] (I)       Step                                          %        Start       Finish      Real       CPU 
[01/24 19:39:59    656s] (I)      -----------------------------------------------------------------------------------------------
[01/24 19:39:59    656s] (I)       Early Global Route kernel               100.00%  1123.29 sec  1123.70 sec  0.41 sec  0.41 sec 
[01/24 19:39:59    656s] (I)       +-Import and model                       36.07%  1123.30 sec  1123.44 sec  0.15 sec  0.15 sec 
[01/24 19:39:59    656s] (I)       | +-Create place DB                      13.70%  1123.30 sec  1123.35 sec  0.06 sec  0.05 sec 
[01/24 19:39:59    656s] (I)       | | +-Import place data                  13.66%  1123.30 sec  1123.35 sec  0.06 sec  0.05 sec 
[01/24 19:39:59    656s] (I)       | | | +-Read instances and placement      3.26%  1123.30 sec  1123.31 sec  0.01 sec  0.01 sec 
[01/24 19:39:59    656s] (I)       | | | +-Read nets                        10.29%  1123.31 sec  1123.35 sec  0.04 sec  0.04 sec 
[01/24 19:39:59    656s] (I)       | +-Create route DB                      19.32%  1123.35 sec  1123.43 sec  0.08 sec  0.08 sec 
[01/24 19:39:59    656s] (I)       | | +-Import route data (1T)             18.84%  1123.35 sec  1123.43 sec  0.08 sec  0.08 sec 
[01/24 19:39:59    656s] (I)       | | | +-Read blockages ( Layer 2-11 )     2.27%  1123.36 sec  1123.37 sec  0.01 sec  0.01 sec 
[01/24 19:39:59    656s] (I)       | | | | +-Read routing blockages          0.00%  1123.36 sec  1123.36 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | | +-Read instance blockages         1.19%  1123.36 sec  1123.37 sec  0.00 sec  0.01 sec 
[01/24 19:39:59    656s] (I)       | | | | +-Read PG blockages               0.52%  1123.37 sec  1123.37 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | | +-Read clock blockages            0.03%  1123.37 sec  1123.37 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | | +-Read other blockages            0.03%  1123.37 sec  1123.37 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | | +-Read halo blockages             0.02%  1123.37 sec  1123.37 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | | +-Read boundary cut boxes         0.00%  1123.37 sec  1123.37 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | +-Read blackboxes                   0.01%  1123.37 sec  1123.37 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | +-Read prerouted                    2.16%  1123.37 sec  1123.38 sec  0.01 sec  0.01 sec 
[01/24 19:39:59    656s] (I)       | | | +-Read unlegalized nets             0.79%  1123.38 sec  1123.38 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | +-Read nets                         0.07%  1123.38 sec  1123.38 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | +-Set up via pillars                0.00%  1123.38 sec  1123.38 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | +-Initialize 3D grid graph          0.40%  1123.38 sec  1123.39 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | +-Model blockage capacity          10.89%  1123.39 sec  1123.43 sec  0.04 sec  0.04 sec 
[01/24 19:39:59    656s] (I)       | | | | +-Initialize 3D capacity         10.30%  1123.39 sec  1123.43 sec  0.04 sec  0.04 sec 
[01/24 19:39:59    656s] (I)       | | | +-Move terms for access (1T)        0.07%  1123.43 sec  1123.43 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | +-Read aux data                         0.00%  1123.43 sec  1123.43 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | +-Others data preparation               0.05%  1123.43 sec  1123.43 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | +-Create route kernel                   2.31%  1123.43 sec  1123.44 sec  0.01 sec  0.01 sec 
[01/24 19:39:59    656s] (I)       +-Global Routing                         28.36%  1123.44 sec  1123.56 sec  0.12 sec  0.11 sec 
[01/24 19:39:59    656s] (I)       | +-Initialization                        0.04%  1123.44 sec  1123.45 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | +-Net group 1                           3.42%  1123.45 sec  1123.46 sec  0.01 sec  0.01 sec 
[01/24 19:39:59    656s] (I)       | | +-Generate topology                   0.03%  1123.45 sec  1123.45 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1a                            0.22%  1123.45 sec  1123.45 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | +-Pattern routing (1T)              0.15%  1123.45 sec  1123.45 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1b                            0.04%  1123.45 sec  1123.45 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1c                            0.01%  1123.45 sec  1123.45 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1d                            0.01%  1123.45 sec  1123.45 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1e                            0.14%  1123.45 sec  1123.45 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | +-Route legalization                0.04%  1123.45 sec  1123.45 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | | +-Legalize Blockage Violations    0.00%  1123.45 sec  1123.45 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1f                            0.01%  1123.45 sec  1123.45 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1g                            0.21%  1123.45 sec  1123.45 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | +-Post Routing                      0.15%  1123.45 sec  1123.45 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1h                            0.10%  1123.45 sec  1123.45 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | +-Post Routing                      0.05%  1123.45 sec  1123.45 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Layer assignment (1T)               1.12%  1123.45 sec  1123.46 sec  0.00 sec  0.01 sec 
[01/24 19:39:59    656s] (I)       | +-Net group 2                           7.06%  1123.46 sec  1123.49 sec  0.03 sec  0.03 sec 
[01/24 19:39:59    656s] (I)       | | +-Generate topology                   1.09%  1123.46 sec  1123.46 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1a                            0.31%  1123.47 sec  1123.47 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | +-Pattern routing (1T)              0.18%  1123.47 sec  1123.47 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1b                            0.11%  1123.47 sec  1123.47 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1c                            0.01%  1123.47 sec  1123.47 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1d                            0.01%  1123.47 sec  1123.47 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1e                            0.15%  1123.47 sec  1123.47 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | +-Route legalization                0.06%  1123.47 sec  1123.47 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | | +-Legalize Blockage Violations    0.01%  1123.47 sec  1123.47 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1f                            0.01%  1123.47 sec  1123.47 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1g                            1.43%  1123.47 sec  1123.48 sec  0.01 sec  0.01 sec 
[01/24 19:39:59    656s] (I)       | | | +-Post Routing                      1.38%  1123.47 sec  1123.48 sec  0.01 sec  0.01 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1h                            0.73%  1123.48 sec  1123.48 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | +-Post Routing                      0.67%  1123.48 sec  1123.48 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Layer assignment (1T)               1.38%  1123.48 sec  1123.49 sec  0.01 sec  0.01 sec 
[01/24 19:39:59    656s] (I)       | +-Net group 3                           3.14%  1123.49 sec  1123.50 sec  0.01 sec  0.01 sec 
[01/24 19:39:59    656s] (I)       | | +-Generate topology                   0.02%  1123.49 sec  1123.49 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1a                            0.20%  1123.50 sec  1123.50 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | +-Pattern routing (1T)              0.15%  1123.50 sec  1123.50 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1b                            0.03%  1123.50 sec  1123.50 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1c                            0.01%  1123.50 sec  1123.50 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1d                            0.01%  1123.50 sec  1123.50 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1e                            0.13%  1123.50 sec  1123.50 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | +-Route legalization                0.04%  1123.50 sec  1123.50 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | | +-Legalize Blockage Violations    0.00%  1123.50 sec  1123.50 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1f                            0.01%  1123.50 sec  1123.50 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1g                            0.19%  1123.50 sec  1123.50 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | +-Post Routing                      0.14%  1123.50 sec  1123.50 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1h                            0.09%  1123.50 sec  1123.50 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | +-Post Routing                      0.04%  1123.50 sec  1123.50 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | +-Net group 4                           3.06%  1123.50 sec  1123.51 sec  0.01 sec  0.01 sec 
[01/24 19:39:59    656s] (I)       | | +-Generate topology                   0.02%  1123.50 sec  1123.50 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1a                            0.19%  1123.51 sec  1123.51 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | +-Pattern routing (1T)              0.14%  1123.51 sec  1123.51 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1b                            0.04%  1123.51 sec  1123.51 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1c                            0.01%  1123.51 sec  1123.51 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1d                            0.01%  1123.51 sec  1123.51 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1e                            0.14%  1123.51 sec  1123.51 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | +-Route legalization                0.04%  1123.51 sec  1123.51 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | | +-Legalize Blockage Violations    0.00%  1123.51 sec  1123.51 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1f                            0.01%  1123.51 sec  1123.51 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1g                            0.19%  1123.51 sec  1123.51 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | +-Post Routing                      0.14%  1123.51 sec  1123.51 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1h                            0.09%  1123.51 sec  1123.51 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | +-Post Routing                      0.05%  1123.51 sec  1123.51 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | +-Net group 5                           3.63%  1123.51 sec  1123.53 sec  0.01 sec  0.02 sec 
[01/24 19:39:59    656s] (I)       | | +-Generate topology                   0.00%  1123.52 sec  1123.52 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1a                            0.20%  1123.52 sec  1123.52 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | +-Pattern routing (1T)              0.15%  1123.52 sec  1123.52 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1b                            0.03%  1123.53 sec  1123.53 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1c                            0.01%  1123.53 sec  1123.53 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1d                            0.01%  1123.53 sec  1123.53 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1e                            0.14%  1123.53 sec  1123.53 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | +-Route legalization                0.04%  1123.53 sec  1123.53 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | | +-Legalize Blockage Violations    0.00%  1123.53 sec  1123.53 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1f                            0.01%  1123.53 sec  1123.53 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1g                            0.10%  1123.53 sec  1123.53 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | +-Post Routing                      0.05%  1123.53 sec  1123.53 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1h                            0.09%  1123.53 sec  1123.53 sec  0.00 sec  0.01 sec 
[01/24 19:39:59    656s] (I)       | | | +-Post Routing                      0.04%  1123.53 sec  1123.53 sec  0.00 sec  0.01 sec 
[01/24 19:39:59    656s] (I)       | +-Net group 6                           6.05%  1123.53 sec  1123.55 sec  0.02 sec  0.02 sec 
[01/24 19:39:59    656s] (I)       | | +-Generate topology                   0.00%  1123.53 sec  1123.53 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1a                            0.37%  1123.54 sec  1123.54 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | +-Pattern routing (1T)              0.18%  1123.54 sec  1123.54 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | +-Add via demand to 2D              0.06%  1123.54 sec  1123.54 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1b                            0.05%  1123.54 sec  1123.54 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1c                            0.01%  1123.54 sec  1123.54 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1d                            0.01%  1123.54 sec  1123.54 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1e                            0.17%  1123.54 sec  1123.54 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | +-Route legalization                0.06%  1123.54 sec  1123.54 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | | +-Legalize Blockage Violations    0.00%  1123.54 sec  1123.54 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1f                            0.01%  1123.54 sec  1123.54 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1g                            0.15%  1123.55 sec  1123.55 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | +-Post Routing                      0.09%  1123.55 sec  1123.55 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Phase 1h                            0.10%  1123.55 sec  1123.55 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | | +-Post Routing                      0.05%  1123.55 sec  1123.55 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Layer assignment (1T)               0.16%  1123.55 sec  1123.55 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       +-Export 3D cong map                      2.62%  1123.56 sec  1123.57 sec  0.01 sec  0.01 sec 
[01/24 19:39:59    656s] (I)       | +-Export 2D cong map                    0.19%  1123.57 sec  1123.57 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       +-Extract Global 3D Wires                 0.05%  1123.57 sec  1123.57 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       +-Track Assignment (1T)                   4.74%  1123.57 sec  1123.59 sec  0.02 sec  0.02 sec 
[01/24 19:39:59    656s] (I)       | +-Initialization                        0.01%  1123.57 sec  1123.57 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | +-Track Assignment Kernel               4.56%  1123.57 sec  1123.59 sec  0.02 sec  0.02 sec 
[01/24 19:39:59    656s] (I)       | +-Free Memory                           0.00%  1123.59 sec  1123.59 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       +-Export                                 25.15%  1123.59 sec  1123.70 sec  0.10 sec  0.10 sec 
[01/24 19:39:59    656s] (I)       | +-Export DB wires                       0.45%  1123.59 sec  1123.60 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Export all nets                     0.30%  1123.59 sec  1123.59 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | | +-Set wire vias                       0.04%  1123.60 sec  1123.60 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       | +-Report wirelength                    12.37%  1123.60 sec  1123.65 sec  0.05 sec  0.05 sec 
[01/24 19:39:59    656s] (I)       | +-Update net boxes                     12.10%  1123.65 sec  1123.70 sec  0.05 sec  0.05 sec 
[01/24 19:39:59    656s] (I)       | +-Update timing                         0.00%  1123.70 sec  1123.70 sec  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)       +-Postprocess design                      0.46%  1123.70 sec  1123.70 sec  0.00 sec  0.01 sec 
[01/24 19:39:59    656s] (I)      ===================== Summary by functions =====================
[01/24 19:39:59    656s] (I)       Lv  Step                                 %      Real       CPU 
[01/24 19:39:59    656s] (I)      ----------------------------------------------------------------
[01/24 19:39:59    656s] (I)        0  Early Global Route kernel      100.00%  0.41 sec  0.41 sec 
[01/24 19:39:59    656s] (I)        1  Import and model                36.07%  0.15 sec  0.15 sec 
[01/24 19:39:59    656s] (I)        1  Global Routing                  28.36%  0.12 sec  0.11 sec 
[01/24 19:39:59    656s] (I)        1  Export                          25.15%  0.10 sec  0.10 sec 
[01/24 19:39:59    656s] (I)        1  Track Assignment (1T)            4.74%  0.02 sec  0.02 sec 
[01/24 19:39:59    656s] (I)        1  Export 3D cong map               2.62%  0.01 sec  0.01 sec 
[01/24 19:39:59    656s] (I)        1  Postprocess design               0.46%  0.00 sec  0.01 sec 
[01/24 19:39:59    656s] (I)        1  Extract Global 3D Wires          0.05%  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)        2  Create route DB                 19.32%  0.08 sec  0.08 sec 
[01/24 19:39:59    656s] (I)        2  Create place DB                 13.70%  0.06 sec  0.05 sec 
[01/24 19:39:59    656s] (I)        2  Report wirelength               12.37%  0.05 sec  0.05 sec 
[01/24 19:39:59    656s] (I)        2  Update net boxes                12.10%  0.05 sec  0.05 sec 
[01/24 19:39:59    656s] (I)        2  Net group 2                      7.06%  0.03 sec  0.03 sec 
[01/24 19:39:59    656s] (I)        2  Net group 6                      6.05%  0.02 sec  0.02 sec 
[01/24 19:39:59    656s] (I)        2  Track Assignment Kernel          4.56%  0.02 sec  0.02 sec 
[01/24 19:39:59    656s] (I)        2  Net group 5                      3.63%  0.01 sec  0.02 sec 
[01/24 19:39:59    656s] (I)        2  Net group 1                      3.42%  0.01 sec  0.01 sec 
[01/24 19:39:59    656s] (I)        2  Net group 3                      3.14%  0.01 sec  0.01 sec 
[01/24 19:39:59    656s] (I)        2  Net group 4                      3.06%  0.01 sec  0.01 sec 
[01/24 19:39:59    656s] (I)        2  Create route kernel              2.31%  0.01 sec  0.01 sec 
[01/24 19:39:59    656s] (I)        2  Export DB wires                  0.45%  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)        2  Export 2D cong map               0.19%  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)        2  Initialization                   0.05%  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)        2  Others data preparation          0.05%  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)        3  Import route data (1T)          18.84%  0.08 sec  0.08 sec 
[01/24 19:39:59    656s] (I)        3  Import place data               13.66%  0.06 sec  0.05 sec 
[01/24 19:39:59    656s] (I)        3  Layer assignment (1T)            2.66%  0.01 sec  0.02 sec 
[01/24 19:39:59    656s] (I)        3  Phase 1g                         2.26%  0.01 sec  0.01 sec 
[01/24 19:39:59    656s] (I)        3  Phase 1a                         1.49%  0.01 sec  0.00 sec 
[01/24 19:39:59    656s] (I)        3  Phase 1h                         1.20%  0.00 sec  0.01 sec 
[01/24 19:39:59    656s] (I)        3  Generate topology                1.17%  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)        3  Phase 1e                         0.88%  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)        3  Export all nets                  0.30%  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)        3  Phase 1b                         0.30%  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)        3  Set wire vias                    0.04%  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)        3  Phase 1d                         0.04%  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)        3  Phase 1f                         0.04%  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)        3  Phase 1c                         0.04%  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)        4  Model blockage capacity         10.89%  0.04 sec  0.04 sec 
[01/24 19:39:59    656s] (I)        4  Read nets                       10.36%  0.04 sec  0.04 sec 
[01/24 19:39:59    656s] (I)        4  Read instances and placement     3.26%  0.01 sec  0.01 sec 
[01/24 19:39:59    656s] (I)        4  Post Routing                     2.84%  0.01 sec  0.02 sec 
[01/24 19:39:59    656s] (I)        4  Read blockages ( Layer 2-11 )    2.27%  0.01 sec  0.01 sec 
[01/24 19:39:59    656s] (I)        4  Read prerouted                   2.16%  0.01 sec  0.01 sec 
[01/24 19:39:59    656s] (I)        4  Pattern routing (1T)             0.95%  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)        4  Read unlegalized nets            0.79%  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)        4  Initialize 3D grid graph         0.40%  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)        4  Route legalization               0.28%  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)        4  Move terms for access (1T)       0.07%  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)        4  Add via demand to 2D             0.06%  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)        5  Initialize 3D capacity          10.30%  0.04 sec  0.04 sec 
[01/24 19:39:59    656s] (I)        5  Read instance blockages          1.19%  0.00 sec  0.01 sec 
[01/24 19:39:59    656s] (I)        5  Read PG blockages                0.52%  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)        5  Read clock blockages             0.03%  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)        5  Read other blockages             0.03%  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)        5  Legalize Blockage Violations     0.02%  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/24 19:39:59    656s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/24 19:39:59    656s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/24 19:39:59    656s]         Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.5)
[01/24 19:39:59    656s]       Routing using eGR only done.
[01/24 19:39:59    656s] Net route status summary:
[01/24 19:39:59    656s]   Clock:        16 (unrouted=0, trialRouted=0, noStatus=0, routed=16, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 19:39:59    656s]   Non-clock: 13860 (unrouted=2073, trialRouted=11787, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2072, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 19:39:59    656s] 
[01/24 19:39:59    656s] CCOPT: Done with clock implementation routing.
[01/24 19:39:59    656s] 
[01/24 19:39:59    656s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.5)
[01/24 19:39:59    656s]     Clock implementation routing done.
[01/24 19:39:59    656s]     Leaving CCOpt scope - extractRC...
[01/24 19:39:59    656s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[01/24 19:39:59    656s] Extraction called for design 'picorv32' of instances=9362 and nets=13876 using extraction engine 'preRoute' .
[01/24 19:39:59    656s] PreRoute RC Extraction called for design picorv32.
[01/24 19:39:59    656s] RC Extraction called in multi-corner(1) mode.
[01/24 19:39:59    656s] RCMode: PreRoute
[01/24 19:39:59    656s]       RC Corner Indexes            0   
[01/24 19:39:59    656s] Capacitance Scaling Factor   : 1.00000 
[01/24 19:39:59    656s] Resistance Scaling Factor    : 1.00000 
[01/24 19:39:59    656s] Clock Cap. Scaling Factor    : 1.00000 
[01/24 19:39:59    656s] Clock Res. Scaling Factor    : 1.00000 
[01/24 19:39:59    656s] Shrink Factor                : 1.00000
[01/24 19:39:59    656s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/24 19:39:59    656s] Using Quantus QRC technology file ...
[01/24 19:39:59    656s] 
[01/24 19:39:59    656s] Trim Metal Layers:
[01/24 19:39:59    656s] LayerId::1 widthSet size::2
[01/24 19:39:59    656s] LayerId::2 widthSet size::2
[01/24 19:39:59    656s] LayerId::3 widthSet size::2
[01/24 19:39:59    656s] LayerId::4 widthSet size::2
[01/24 19:39:59    656s] LayerId::5 widthSet size::2
[01/24 19:39:59    656s] LayerId::6 widthSet size::2
[01/24 19:39:59    656s] LayerId::7 widthSet size::2
[01/24 19:39:59    656s] LayerId::8 widthSet size::2
[01/24 19:39:59    656s] LayerId::9 widthSet size::2
[01/24 19:39:59    656s] LayerId::10 widthSet size::2
[01/24 19:39:59    656s] LayerId::11 widthSet size::2
[01/24 19:39:59    656s] Updating RC grid for preRoute extraction ...
[01/24 19:39:59    656s] eee: pegSigSF::1.070000
[01/24 19:39:59    656s] Initializing multi-corner resistance tables ...
[01/24 19:39:59    656s] eee: l::1 avDens::0.146306 usedTrk::2580.833159 availTrk::17640.000000 sigTrk::2580.833159
[01/24 19:39:59    656s] eee: l::2 avDens::0.265831 usedTrk::4136.598835 availTrk::15561.000000 sigTrk::4136.598835
[01/24 19:39:59    656s] eee: l::3 avDens::0.275543 usedTrk::4587.782801 availTrk::16650.000000 sigTrk::4587.782801
[01/24 19:39:59    656s] eee: l::4 avDens::0.140973 usedTrk::2109.309936 availTrk::14962.500000 sigTrk::2109.309936
[01/24 19:39:59    656s] eee: l::5 avDens::0.095434 usedTrk::1425.785115 availTrk::14940.000000 sigTrk::1425.785115
[01/24 19:39:59    656s] eee: l::6 avDens::0.014027 usedTrk::161.910760 availTrk::11542.500000 sigTrk::161.910760
[01/24 19:39:59    656s] eee: l::7 avDens::0.016176 usedTrk::68.424094 availTrk::4230.000000 sigTrk::68.424094
[01/24 19:39:59    656s] eee: l::8 avDens::0.016423 usedTrk::22.466930 availTrk::1368.000000 sigTrk::22.466930
[01/24 19:39:59    656s] eee: l::9 avDens::0.006648 usedTrk::5.384795 availTrk::810.000000 sigTrk::5.384795
[01/24 19:39:59    656s] eee: l::10 avDens::0.085726 usedTrk::123.136518 availTrk::1436.400000 sigTrk::123.136518
[01/24 19:39:59    656s] eee: l::11 avDens::0.054090 usedTrk::163.569531 availTrk::3024.000000 sigTrk::163.569531
[01/24 19:39:59    656s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:39:59    656s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.259906 uaWl=1.000000 uaWlH=0.269451 aWlH=0.000000 lMod=0 pMax=0.823200 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 19:39:59    656s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2191.508M)
[01/24 19:39:59    656s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[01/24 19:39:59    656s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[01/24 19:39:59    656s]     Leaving CCOpt scope - Initializing placement interface...
[01/24 19:39:59    656s] OPERPROF: Starting DPlace-Init at level 1, MEM:2191.5M, EPOCH TIME: 1706117999.483348
[01/24 19:39:59    656s] Processing tracks to init pin-track alignment.
[01/24 19:39:59    656s] z: 2, totalTracks: 1
[01/24 19:39:59    656s] z: 4, totalTracks: 1
[01/24 19:39:59    656s] z: 6, totalTracks: 1
[01/24 19:39:59    656s] z: 8, totalTracks: 1
[01/24 19:39:59    656s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:39:59    656s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2191.5M, EPOCH TIME: 1706117999.496839
[01/24 19:39:59    656s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:59    656s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:39:59    656s] 
[01/24 19:39:59    656s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:39:59    656s] OPERPROF:     Starting CMU at level 3, MEM:2191.5M, EPOCH TIME: 1706117999.549742
[01/24 19:39:59    656s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2191.5M, EPOCH TIME: 1706117999.551328
[01/24 19:39:59    656s] 
[01/24 19:39:59    656s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:39:59    656s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.056, MEM:2191.5M, EPOCH TIME: 1706117999.552967
[01/24 19:39:59    656s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2191.5M, EPOCH TIME: 1706117999.553054
[01/24 19:39:59    656s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2191.5M, EPOCH TIME: 1706117999.553148
[01/24 19:39:59    656s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2191.5MB).
[01/24 19:39:59    656s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.072, MEM:2191.5M, EPOCH TIME: 1706117999.555361
[01/24 19:39:59    656s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 19:39:59    656s]     Legalizer reserving space for clock trees
[01/24 19:39:59    656s]     Calling post conditioning for eGRPC...
[01/24 19:39:59    656s]       eGRPC...
[01/24 19:39:59    656s]         eGRPC active optimizations:
[01/24 19:39:59    656s]          - Move Down
[01/24 19:39:59    656s]          - Downsizing before DRV sizing
[01/24 19:39:59    656s]          - DRV fixing with sizing
[01/24 19:39:59    656s]          - Move to fanout
[01/24 19:39:59    656s]          - Cloning
[01/24 19:39:59    656s]         
[01/24 19:39:59    656s]         Currently running CTS, using active skew data
[01/24 19:39:59    656s]         Reset bufferability constraints...
[01/24 19:39:59    656s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[01/24 19:39:59    656s]         Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/24 19:39:59    656s] End AAE Lib Interpolated Model. (MEM=2191.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:39:59    656s]         Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:59    656s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:59    656s]         Clock DAG stats eGRPC initial state:
[01/24 19:39:59    656s]           cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:59    656s]           sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:59    656s]           misc counts      : r=1, pp=0
[01/24 19:39:59    656s]           cell areas       : b=34.884um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=34.884um^2
[01/24 19:39:59    656s]           cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:59    656s]           sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:59    656s]           wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.269pF, total=0.301pF
[01/24 19:39:59    656s]           wire lengths     : top=0.000um, trunk=404.125um, leaf=3509.390um, total=3913.515um
[01/24 19:39:59    656s]           hp wire lengths  : top=0.000um, trunk=271.330um, leaf=1478.025um, total=1749.355um
[01/24 19:39:59    656s]         Clock DAG net violations eGRPC initial state:
[01/24 19:39:59    656s]           Remaining Transition : {count=8, worst=[0.017ns, 0.016ns, 0.011ns, 0.006ns, 0.004ns, 0.004ns, 0.004ns, 0.002ns]} avg=0.008ns sd=0.006ns sum=0.064ns
[01/24 19:39:59    656s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[01/24 19:39:59    656s]           Trunk : target=0.200ns count=3 avg=0.136ns sd=0.006ns min=0.129ns max=0.140ns {0 <= 0.120ns, 3 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:59    656s]           Leaf  : target=0.200ns count=13 avg=0.201ns sd=0.012ns min=0.174ns max=0.217ns {0 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 3 <= 0.200ns} {5 <= 0.210ns, 3 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 19:39:59    656s]         Clock DAG library cell distribution eGRPC initial state {count}:
[01/24 19:39:59    656s]            Bufs: CLKBUFX4: 12 CLKBUFX3: 3 
[01/24 19:39:59    656s]         Clock DAG hash eGRPC initial state: 3978430293246745567 4792936366776701882
[01/24 19:39:59    656s]         CTS services accumulated run-time stats eGRPC initial state:
[01/24 19:39:59    656s]           delay calculator: calls=7387, total_wall_time=0.384s, mean_wall_time=0.052ms
[01/24 19:39:59    656s]           legalizer: calls=1315, total_wall_time=0.035s, mean_wall_time=0.027ms
[01/24 19:39:59    656s]           steiner router: calls=6557, total_wall_time=0.857s, mean_wall_time=0.131ms
[01/24 19:39:59    656s]         Primary reporting skew groups eGRPC initial state:
[01/24 19:39:59    656s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.361, max=0.381, avg=0.374, sd=0.005], skew [0.019 vs 0.200], 100% {0.361, 0.381} (wid=0.004 ws=0.003) (gid=0.378 gs=0.018)
[01/24 19:39:59    656s]               min path sink: CDN_MBIT_genblk2.pcpi_div_divisor_reg[24]_MB_genblk2.pcpi_div_divisor_reg[25]_MB_genblk2.pcpi_div_divisor_reg[26]_MB_genblk2.pcpi_div_divisor_reg[27]/CK
[01/24 19:39:59    656s]               max path sink: CDN_MBIT_reg_op1_reg[2]_MB_reg_op1_reg[3]_MB_reg_op1_reg[4]_MB_reg_op1_reg[6]/CK
[01/24 19:39:59    656s]         Skew group summary eGRPC initial state:
[01/24 19:39:59    656s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.361, max=0.381, avg=0.374, sd=0.005], skew [0.019 vs 0.200], 100% {0.361, 0.381} (wid=0.004 ws=0.003) (gid=0.378 gs=0.018)
[01/24 19:39:59    656s]         eGRPC Moving buffers...
[01/24 19:39:59    656s]           Clock DAG hash before 'eGRPC Moving buffers': 3978430293246745567 4792936366776701882
[01/24 19:39:59    656s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[01/24 19:39:59    656s]             delay calculator: calls=7387, total_wall_time=0.384s, mean_wall_time=0.052ms
[01/24 19:39:59    656s]             legalizer: calls=1315, total_wall_time=0.035s, mean_wall_time=0.027ms
[01/24 19:39:59    656s]             steiner router: calls=6557, total_wall_time=0.857s, mean_wall_time=0.131ms
[01/24 19:39:59    656s]           Violation analysis...
[01/24 19:39:59    656s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:59    656s]           Clock DAG stats after 'eGRPC Moving buffers':
[01/24 19:39:59    656s]             cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:59    656s]             sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:59    656s]             misc counts      : r=1, pp=0
[01/24 19:39:59    656s]             cell areas       : b=34.884um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=34.884um^2
[01/24 19:39:59    656s]             cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:59    656s]             sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:59    656s]             wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.269pF, total=0.301pF
[01/24 19:39:59    656s]             wire lengths     : top=0.000um, trunk=404.125um, leaf=3509.390um, total=3913.515um
[01/24 19:39:59    656s]             hp wire lengths  : top=0.000um, trunk=271.330um, leaf=1478.025um, total=1749.355um
[01/24 19:39:59    656s]           Clock DAG net violations after 'eGRPC Moving buffers':
[01/24 19:39:59    656s]             Remaining Transition : {count=8, worst=[0.017ns, 0.016ns, 0.011ns, 0.006ns, 0.004ns, 0.004ns, 0.004ns, 0.002ns]} avg=0.008ns sd=0.006ns sum=0.064ns
[01/24 19:39:59    656s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[01/24 19:39:59    656s]             Trunk : target=0.200ns count=3 avg=0.136ns sd=0.006ns min=0.129ns max=0.140ns {0 <= 0.120ns, 3 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:59    656s]             Leaf  : target=0.200ns count=13 avg=0.201ns sd=0.012ns min=0.174ns max=0.217ns {0 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 3 <= 0.200ns} {5 <= 0.210ns, 3 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 19:39:59    656s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[01/24 19:39:59    656s]              Bufs: CLKBUFX4: 12 CLKBUFX3: 3 
[01/24 19:39:59    656s]           Clock DAG hash after 'eGRPC Moving buffers': 3978430293246745567 4792936366776701882
[01/24 19:39:59    656s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[01/24 19:39:59    656s]             delay calculator: calls=7387, total_wall_time=0.384s, mean_wall_time=0.052ms
[01/24 19:39:59    656s]             legalizer: calls=1315, total_wall_time=0.035s, mean_wall_time=0.027ms
[01/24 19:39:59    656s]             steiner router: calls=6557, total_wall_time=0.857s, mean_wall_time=0.131ms
[01/24 19:39:59    656s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[01/24 19:39:59    656s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.361, max=0.381], skew [0.019 vs 0.200]
[01/24 19:39:59    656s]                 min path sink: CDN_MBIT_genblk2.pcpi_div_divisor_reg[24]_MB_genblk2.pcpi_div_divisor_reg[25]_MB_genblk2.pcpi_div_divisor_reg[26]_MB_genblk2.pcpi_div_divisor_reg[27]/CK
[01/24 19:39:59    656s]                 max path sink: CDN_MBIT_reg_op1_reg[2]_MB_reg_op1_reg[3]_MB_reg_op1_reg[4]_MB_reg_op1_reg[6]/CK
[01/24 19:39:59    656s]           Skew group summary after 'eGRPC Moving buffers':
[01/24 19:39:59    656s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.361, max=0.381], skew [0.019 vs 0.200]
[01/24 19:39:59    656s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:59    656s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:59    656s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[01/24 19:39:59    656s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 3978430293246745567 4792936366776701882
[01/24 19:39:59    656s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/24 19:39:59    656s]             delay calculator: calls=7387, total_wall_time=0.384s, mean_wall_time=0.052ms
[01/24 19:39:59    656s]             legalizer: calls=1315, total_wall_time=0.035s, mean_wall_time=0.027ms
[01/24 19:39:59    656s]             steiner router: calls=6557, total_wall_time=0.857s, mean_wall_time=0.131ms
[01/24 19:39:59    656s]           Artificially removing long paths...
[01/24 19:39:59    656s]             Clock DAG hash before 'Artificially removing long paths': 3978430293246745567 4792936366776701882
[01/24 19:39:59    656s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[01/24 19:39:59    656s]               delay calculator: calls=7387, total_wall_time=0.384s, mean_wall_time=0.052ms
[01/24 19:39:59    656s]               legalizer: calls=1315, total_wall_time=0.035s, mean_wall_time=0.027ms
[01/24 19:39:59    656s]               steiner router: calls=6557, total_wall_time=0.857s, mean_wall_time=0.131ms
[01/24 19:39:59    656s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:59    656s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:59    656s]           Modifying slew-target multiplier from 1 to 0.9
[01/24 19:39:59    656s]           Downsizing prefiltering...
[01/24 19:39:59    656s]           Downsizing prefiltering done.
[01/24 19:39:59    656s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[01/24 19:39:59    656s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 13, numSkippedDueToCloseToSkewTarget = 3
[01/24 19:39:59    656s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[01/24 19:39:59    656s]           Reverting slew-target multiplier from 0.9 to 1
[01/24 19:39:59    656s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/24 19:39:59    656s]             cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:59    656s]             sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:59    656s]             misc counts      : r=1, pp=0
[01/24 19:39:59    656s]             cell areas       : b=34.884um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=34.884um^2
[01/24 19:39:59    656s]             cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:59    656s]             sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:59    656s]             wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.269pF, total=0.301pF
[01/24 19:39:59    656s]             wire lengths     : top=0.000um, trunk=404.125um, leaf=3509.390um, total=3913.515um
[01/24 19:39:59    656s]             hp wire lengths  : top=0.000um, trunk=271.330um, leaf=1478.025um, total=1749.355um
[01/24 19:39:59    656s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/24 19:39:59    656s]             Remaining Transition : {count=8, worst=[0.017ns, 0.016ns, 0.011ns, 0.006ns, 0.004ns, 0.004ns, 0.004ns, 0.002ns]} avg=0.008ns sd=0.006ns sum=0.064ns
[01/24 19:39:59    656s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/24 19:39:59    656s]             Trunk : target=0.200ns count=3 avg=0.136ns sd=0.006ns min=0.129ns max=0.140ns {0 <= 0.120ns, 3 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:59    656s]             Leaf  : target=0.200ns count=13 avg=0.201ns sd=0.012ns min=0.174ns max=0.217ns {0 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 3 <= 0.200ns} {5 <= 0.210ns, 3 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 19:39:59    656s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[01/24 19:39:59    656s]              Bufs: CLKBUFX4: 12 CLKBUFX3: 3 
[01/24 19:39:59    656s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 3978430293246745567 4792936366776701882
[01/24 19:39:59    656s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/24 19:39:59    656s]             delay calculator: calls=7387, total_wall_time=0.384s, mean_wall_time=0.052ms
[01/24 19:39:59    656s]             legalizer: calls=1315, total_wall_time=0.035s, mean_wall_time=0.027ms
[01/24 19:39:59    656s]             steiner router: calls=6557, total_wall_time=0.857s, mean_wall_time=0.131ms
[01/24 19:39:59    656s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/24 19:39:59    656s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.361, max=0.381], skew [0.019 vs 0.200]
[01/24 19:39:59    656s]                 min path sink: CDN_MBIT_genblk2.pcpi_div_divisor_reg[24]_MB_genblk2.pcpi_div_divisor_reg[25]_MB_genblk2.pcpi_div_divisor_reg[26]_MB_genblk2.pcpi_div_divisor_reg[27]/CK
[01/24 19:39:59    656s]                 max path sink: CDN_MBIT_reg_op1_reg[2]_MB_reg_op1_reg[3]_MB_reg_op1_reg[4]_MB_reg_op1_reg[6]/CK
[01/24 19:39:59    656s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/24 19:39:59    656s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.361, max=0.381], skew [0.019 vs 0.200]
[01/24 19:39:59    656s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:59    656s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:59    656s]         eGRPC Fixing DRVs...
[01/24 19:39:59    656s]           Clock DAG hash before 'eGRPC Fixing DRVs': 3978430293246745567 4792936366776701882
[01/24 19:39:59    656s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[01/24 19:39:59    656s]             delay calculator: calls=7387, total_wall_time=0.384s, mean_wall_time=0.052ms
[01/24 19:39:59    656s]             legalizer: calls=1315, total_wall_time=0.035s, mean_wall_time=0.027ms
[01/24 19:39:59    656s]             steiner router: calls=6557, total_wall_time=0.857s, mean_wall_time=0.131ms
[01/24 19:39:59    656s]           Fixing clock tree DRVs: ...20% ..Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 0 of 4 cells
[01/24 19:39:59    656s]           Original list had 4 cells:
[01/24 19:39:59    656s]           CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
[01/24 19:39:59    656s]           Library trimming was not able to trim any cells:
[01/24 19:39:59    656s]           CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
[01/24 19:39:59    656s]           .40% ...60% ...80% ...100% 
[01/24 19:39:59    656s]           CCOpt-eGRPC: considered: 16, tested: 16, violation detected: 8, violation ignored (due to small violation): 0, cannot run: 0, attempted: 8, unsuccessful: 0, sized: 0
[01/24 19:39:59    656s]           
[01/24 19:39:59    656s]           Statistics: Fix DRVs (cell sizing):
[01/24 19:39:59    656s]           ===================================
[01/24 19:39:59    656s]           
[01/24 19:39:59    656s]           Cell changes by Net Type:
[01/24 19:39:59    656s]           
[01/24 19:39:59    656s]           -------------------------------------------------------------------------------------------------------------------
[01/24 19:39:59    656s]           Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[01/24 19:39:59    656s]           -------------------------------------------------------------------------------------------------------------------
[01/24 19:39:59    656s]           top                0                    0           0            0                    0                  0
[01/24 19:39:59    656s]           trunk              0                    0           0            0                    0                  0
[01/24 19:39:59    656s]           leaf               8 [100.0%]           0           0            0                    0 (0.0%)           8 (100.0%)
[01/24 19:39:59    656s]           -------------------------------------------------------------------------------------------------------------------
[01/24 19:39:59    656s]           Total              8 [100.0%]           0           0            0                    0 (0.0%)           8 (100.0%)
[01/24 19:39:59    656s]           -------------------------------------------------------------------------------------------------------------------
[01/24 19:39:59    656s]           
[01/24 19:39:59    656s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 8, Area change: 0.000um^2 (0.000%)
[01/24 19:39:59    656s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[01/24 19:39:59    656s]           
[01/24 19:39:59    656s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[01/24 19:39:59    656s]             cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
[01/24 19:39:59    656s]             sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:39:59    656s]             misc counts      : r=1, pp=0
[01/24 19:39:59    656s]             cell areas       : b=34.884um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=34.884um^2
[01/24 19:39:59    656s]             cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
[01/24 19:39:59    656s]             sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:39:59    656s]             wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.269pF, total=0.301pF
[01/24 19:39:59    656s]             wire lengths     : top=0.000um, trunk=404.125um, leaf=3509.390um, total=3913.515um
[01/24 19:39:59    656s]             hp wire lengths  : top=0.000um, trunk=271.330um, leaf=1478.025um, total=1749.355um
[01/24 19:39:59    656s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[01/24 19:39:59    656s]             Remaining Transition : {count=8, worst=[0.017ns, 0.016ns, 0.011ns, 0.006ns, 0.004ns, 0.004ns, 0.004ns, 0.002ns]} avg=0.008ns sd=0.006ns sum=0.064ns
[01/24 19:39:59    656s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[01/24 19:39:59    656s]             Trunk : target=0.200ns count=3 avg=0.136ns sd=0.006ns min=0.129ns max=0.140ns {0 <= 0.120ns, 3 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:39:59    656s]             Leaf  : target=0.200ns count=13 avg=0.201ns sd=0.012ns min=0.174ns max=0.217ns {0 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 3 <= 0.200ns} {5 <= 0.210ns, 3 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 19:39:59    656s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[01/24 19:39:59    656s]              Bufs: CLKBUFX4: 12 CLKBUFX3: 3 
[01/24 19:39:59    656s]           Clock DAG hash after 'eGRPC Fixing DRVs': 3978430293246745567 4792936366776701882
[01/24 19:39:59    656s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[01/24 19:39:59    656s]             delay calculator: calls=7495, total_wall_time=0.388s, mean_wall_time=0.052ms
[01/24 19:39:59    656s]             legalizer: calls=1323, total_wall_time=0.036s, mean_wall_time=0.027ms
[01/24 19:39:59    656s]             steiner router: calls=6657, total_wall_time=0.858s, mean_wall_time=0.129ms
[01/24 19:39:59    656s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[01/24 19:39:59    656s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.361, max=0.381], skew [0.019 vs 0.200]
[01/24 19:39:59    656s]                 min path sink: CDN_MBIT_genblk2.pcpi_div_divisor_reg[24]_MB_genblk2.pcpi_div_divisor_reg[25]_MB_genblk2.pcpi_div_divisor_reg[26]_MB_genblk2.pcpi_div_divisor_reg[27]/CK
[01/24 19:39:59    656s]                 max path sink: CDN_MBIT_reg_op1_reg[2]_MB_reg_op1_reg[3]_MB_reg_op1_reg[4]_MB_reg_op1_reg[6]/CK
[01/24 19:39:59    656s]           Skew group summary after 'eGRPC Fixing DRVs':
[01/24 19:39:59    656s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.361, max=0.381], skew [0.019 vs 0.200]
[01/24 19:39:59    656s]           Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:39:59    656s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 19:39:59    656s]         
[01/24 19:39:59    656s]         Slew Diagnostics: After DRV fixing
[01/24 19:39:59    656s]         ==================================
[01/24 19:39:59    656s]         
[01/24 19:39:59    656s]         Global Causes:
[01/24 19:39:59    656s]         
[01/24 19:39:59    656s]         -------------------------------------
[01/24 19:39:59    656s]         Cause
[01/24 19:39:59    656s]         -------------------------------------
[01/24 19:39:59    656s]         DRV fixing with buffering is disabled
[01/24 19:39:59    656s]         -------------------------------------
[01/24 19:39:59    656s]         
[01/24 19:39:59    656s]         Top 5 overslews:
[01/24 19:39:59    656s]         
[01/24 19:39:59    656s]         ----------------------------------------------------------------------------
[01/24 19:39:59    656s]         Overslew    Causes                                     Driving Pin
[01/24 19:39:59    656s]         ----------------------------------------------------------------------------
[01/24 19:39:59    656s]         0.017ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00012/Y
[01/24 19:39:59    656s]         0.016ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00010/Y
[01/24 19:39:59    656s]         0.011ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00004/Y
[01/24 19:39:59    656s]         0.006ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00013/Y
[01/24 19:39:59    656s]         0.004ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00003/Y
[01/24 19:39:59    656s]         ----------------------------------------------------------------------------
[01/24 19:39:59    656s]         
[01/24 19:39:59    656s]         Slew diagnostics counts from the 8 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[01/24 19:39:59    656s]         
[01/24 19:39:59    656s]         ------------------------------------------
[01/24 19:39:59    656s]         Cause                           Occurences
[01/24 19:39:59    656s]         ------------------------------------------
[01/24 19:39:59    656s]         Inst already optimally sized        8
[01/24 19:39:59    656s]         ------------------------------------------
[01/24 19:39:59    656s]         
[01/24 19:39:59    656s]         Violation diagnostics counts from the 8 nodes that have violations:
[01/24 19:39:59    656s]         
[01/24 19:39:59    656s]         ------------------------------------------
[01/24 19:39:59    656s]         Cause                           Occurences
[01/24 19:39:59    656s]         ------------------------------------------
[01/24 19:39:59    656s]         Inst already optimally sized        8
[01/24 19:39:59    656s]         ------------------------------------------
[01/24 19:39:59    656s]         
[01/24 19:39:59    656s]         Reconnecting optimized routes...
[01/24 19:39:59    656s]         Reset timing graph...
[01/24 19:39:59    656s] Ignoring AAE DB Resetting ...
[01/24 19:39:59    656s]         Reset timing graph done.
[01/24 19:39:59    656s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:59    656s]         Violation analysis...
[01/24 19:39:59    656s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:39:59    656s]         Moving clock insts towards fanout...
[01/24 19:39:59    656s] End AAE Lib Interpolated Model. (MEM=2229.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:40:00    657s]         Move to sink centre: considered=8, unsuccessful=0, alreadyClose=0, noImprovementFound=5, degradedSlew=0, degradedSkew=0, insufficientImprovement=3, accepted=0
[01/24 19:40:00    657s]         Moving clock insts towards fanout done. (took cpu=0:00:00.7 real=0:00:00.7)
[01/24 19:40:00    657s]         Clock instances to consider for cloning: 3
[01/24 19:40:00    657s]         Cloning clock nodes to reduce slew violations....
[01/24 19:40:00    657s]         Cloning results : Attempted = 3 , succeeded = 3 , unsuccessful = 0 , skipped = 0 , ignored = 0
[01/24 19:40:00    657s]         Fanout results : attempted = 126 ,succeeded = 126 ,unsuccessful = 0 ,skipped = 0
[01/24 19:40:00    657s]         Cloning attempts on buffers = 3, inverters = 0, gates = 0, logic = 0, other = 0
[01/24 19:40:00    657s]         Cloning successes on buffers = 3, inverters = 0, gates = 0, logic = 0, other = 0
[01/24 19:40:00    657s]         Cloning clock nodes to reduce slew violations. done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:40:00    657s]         Reset timing graph...
[01/24 19:40:00    657s] Ignoring AAE DB Resetting ...
[01/24 19:40:00    657s]         Reset timing graph done.
[01/24 19:40:00    657s]         Set dirty flag on 0 instances, 0 nets
[01/24 19:40:00    657s] End AAE Lib Interpolated Model. (MEM=2232.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:40:00    657s]         Clock DAG stats before routing clock trees:
[01/24 19:40:00    657s]           cell counts      : b=18, i=0, icg=0, dcg=0, l=0, total=18
[01/24 19:40:00    657s]           sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:40:00    657s]           misc counts      : r=1, pp=0
[01/24 19:40:00    657s]           cell areas       : b=42.066um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=42.066um^2
[01/24 19:40:00    657s]           cell capacitance : b=0.007pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.007pF
[01/24 19:40:00    657s]           sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:40:00    657s]           wire capacitance : top=0.000pF, trunk=0.028pF, leaf=0.261pF, total=0.289pF
[01/24 19:40:00    657s]           wire lengths     : top=0.000um, trunk=406.970um, leaf=3531.994um, total=3938.964um
[01/24 19:40:00    657s]           hp wire lengths  : top=0.000um, trunk=271.330um, leaf=1635.515um, total=1906.845um
[01/24 19:40:00    657s]         Clock DAG net violations before routing clock trees:
[01/24 19:40:00    657s]           Remaining Transition : {count=5, worst=[0.006ns, 0.004ns, 0.004ns, 0.003ns, 0.002ns]} avg=0.004ns sd=0.001ns sum=0.018ns
[01/24 19:40:00    657s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[01/24 19:40:00    657s]           Trunk : target=0.200ns count=3 avg=0.125ns sd=0.005ns min=0.119ns max=0.129ns {1 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:40:00    657s]           Leaf  : target=0.200ns count=16 avg=0.164ns sd=0.045ns min=0.099ns max=0.206ns {5 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 3 <= 0.200ns} {5 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 19:40:00    657s]         Clock DAG library cell distribution before routing clock trees {count}:
[01/24 19:40:00    657s]            Bufs: CLKBUFX4: 15 CLKBUFX3: 3 
[01/24 19:40:00    657s]         Clock DAG hash before routing clock trees: 17086447804981426598 16669885656259219705
[01/24 19:40:00    657s]         CTS services accumulated run-time stats before routing clock trees:
[01/24 19:40:00    657s]           delay calculator: calls=7950, total_wall_time=0.423s, mean_wall_time=0.053ms
[01/24 19:40:00    657s]           legalizer: calls=1372, total_wall_time=0.040s, mean_wall_time=0.029ms
[01/24 19:40:00    657s]           steiner router: calls=6767, total_wall_time=0.920s, mean_wall_time=0.136ms
[01/24 19:40:00    657s]         Primary reporting skew groups before routing clock trees:
[01/24 19:40:00    657s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.313, max=0.368, avg=0.351, sd=0.018], skew [0.055 vs 0.200], 100% {0.313, 0.368} (wid=0.004 ws=0.003) (gid=0.364 gs=0.053)
[01/24 19:40:00    657s]               min path sink: CDN_MBIT_cpuregs_reg[18][28]_MB_cpuregs_reg[18][29]_MB_cpuregs_reg[18][30]_MB_cpuregs_reg[18][31]/CK
[01/24 19:40:00    657s]               max path sink: CDN_MBIT_is_alu_reg_imm_reg_MB_instr_addi_reg_MB_instr_andi_reg_MB_instr_bgeu_reg/CK
[01/24 19:40:00    657s]         Skew group summary before routing clock trees:
[01/24 19:40:00    657s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.313, max=0.368, avg=0.351, sd=0.018], skew [0.055 vs 0.200], 100% {0.313, 0.368} (wid=0.004 ws=0.003) (gid=0.364 gs=0.053)
[01/24 19:40:00    657s]       eGRPC done.
[01/24 19:40:00    657s]     Calling post conditioning for eGRPC done.
[01/24 19:40:00    657s]   eGR Post Conditioning loop iteration 0 done.
[01/24 19:40:00    657s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[01/24 19:40:00    657s]   Leaving CCOpt scope - Cleaning up placement interface...
[01/24 19:40:00    657s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2242.3M, EPOCH TIME: 1706118000.529790
[01/24 19:40:00    657s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:00    657s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:00    657s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:00    657s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:00    657s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.051, MEM:2239.3M, EPOCH TIME: 1706118000.581137
[01/24 19:40:00    657s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 19:40:00    657s]   Leaving CCOpt scope - ClockRefiner...
[01/24 19:40:00    657s]   Assigned high priority to 3 instances.
[01/24 19:40:00    657s]   Soft fixed 18 clock instances.
[01/24 19:40:00    657s]   Performing Single Pass Refine Place.
[01/24 19:40:00    657s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[01/24 19:40:00    657s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2229.7M, EPOCH TIME: 1706118000.602245
[01/24 19:40:00    657s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2229.7M, EPOCH TIME: 1706118000.602507
[01/24 19:40:00    657s] Processing tracks to init pin-track alignment.
[01/24 19:40:00    657s] z: 2, totalTracks: 1
[01/24 19:40:00    657s] z: 4, totalTracks: 1
[01/24 19:40:00    657s] z: 6, totalTracks: 1
[01/24 19:40:00    657s] z: 8, totalTracks: 1
[01/24 19:40:00    657s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:40:00    657s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2229.7M, EPOCH TIME: 1706118000.614911
[01/24 19:40:00    657s] Info: 18 insts are soft-fixed.
[01/24 19:40:00    657s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:00    657s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:00    657s] 
[01/24 19:40:00    657s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:40:00    657s] OPERPROF:       Starting CMU at level 4, MEM:2229.7M, EPOCH TIME: 1706118000.665185
[01/24 19:40:00    657s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.002, MEM:2229.7M, EPOCH TIME: 1706118000.666749
[01/24 19:40:00    657s] 
[01/24 19:40:00    657s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:40:00    657s] Info: 18 insts are soft-fixed.
[01/24 19:40:00    657s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.054, MEM:2229.7M, EPOCH TIME: 1706118000.668765
[01/24 19:40:00    657s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2229.7M, EPOCH TIME: 1706118000.668851
[01/24 19:40:00    657s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2229.7M, EPOCH TIME: 1706118000.668933
[01/24 19:40:00    657s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2229.7MB).
[01/24 19:40:00    657s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.069, MEM:2229.7M, EPOCH TIME: 1706118000.671269
[01/24 19:40:00    657s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.069, MEM:2229.7M, EPOCH TIME: 1706118000.671345
[01/24 19:40:00    657s] TDRefine: refinePlace mode is spiral
[01/24 19:40:00    657s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.82999.12
[01/24 19:40:00    657s] OPERPROF: Starting RefinePlace at level 1, MEM:2229.7M, EPOCH TIME: 1706118000.671461
[01/24 19:40:00    657s] *** Starting refinePlace (0:10:58 mem=2229.7M) ***
[01/24 19:40:00    657s] Total net bbox length = 1.904e+05 (1.003e+05 9.012e+04) (ext = 1.286e+04)
[01/24 19:40:00    657s] 
[01/24 19:40:00    657s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:40:00    657s] Info: 18 insts are soft-fixed.
[01/24 19:40:00    657s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 19:40:00    657s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 19:40:00    657s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 19:40:00    657s] (I)      Default pattern map key = picorv32_default.
[01/24 19:40:00    657s] (I)      Default pattern map key = picorv32_default.
[01/24 19:40:00    657s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2229.7M, EPOCH TIME: 1706118000.697294
[01/24 19:40:00    657s] Starting refinePlace ...
[01/24 19:40:00    657s] (I)      Default pattern map key = picorv32_default.
[01/24 19:40:00    657s] One DDP V2 for no tweak run.
[01/24 19:40:00    657s] (I)      Default pattern map key = picorv32_default.
[01/24 19:40:00    657s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2229.7M, EPOCH TIME: 1706118000.732075
[01/24 19:40:00    657s] DDP initSite1 nrRow 122 nrJob 122
[01/24 19:40:00    657s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2229.7M, EPOCH TIME: 1706118000.732209
[01/24 19:40:00    657s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2229.7M, EPOCH TIME: 1706118000.732511
[01/24 19:40:00    657s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2229.7M, EPOCH TIME: 1706118000.732592
[01/24 19:40:00    657s] DDP markSite nrRow 122 nrJob 122
[01/24 19:40:00    657s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2229.7M, EPOCH TIME: 1706118000.733061
[01/24 19:40:00    657s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2229.7M, EPOCH TIME: 1706118000.733137
[01/24 19:40:00    657s]   Spread Effort: high, standalone mode, useDDP on.
[01/24 19:40:00    657s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2229.7MB) @(0:10:58 - 0:10:58).
[01/24 19:40:00    657s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 19:40:00    657s] wireLenOptFixPriorityInst 494 inst fixed
[01/24 19:40:00    657s] 
[01/24 19:40:00    657s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/24 19:40:01    657s] Move report: legalization moves 33 insts, mean move: 1.69 um, max move: 5.62 um spiral
[01/24 19:40:01    657s] 	Max move on inst (FE_OFC148_decoded_imm_15): (141.80, 129.58) --> (139.60, 133.00)
[01/24 19:40:01    657s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:01.0)
[01/24 19:40:01    657s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 19:40:01    657s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=2229.7MB) @(0:10:58 - 0:10:58).
[01/24 19:40:01    657s] Move report: Detail placement moves 33 insts, mean move: 1.69 um, max move: 5.62 um 
[01/24 19:40:01    657s] 	Max move on inst (FE_OFC148_decoded_imm_15): (141.80, 129.58) --> (139.60, 133.00)
[01/24 19:40:01    657s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2229.7MB
[01/24 19:40:01    657s] Statistics of distance of Instance movement in refine placement:
[01/24 19:40:01    657s]   maximum (X+Y) =         5.62 um
[01/24 19:40:01    657s]   inst (FE_OFC148_decoded_imm_15) with max move: (141.8, 129.58) -> (139.6, 133)
[01/24 19:40:01    657s]   mean    (X+Y) =         1.69 um
[01/24 19:40:01    657s] Summary Report:
[01/24 19:40:01    657s] Instances move: 33 (out of 9365 movable)
[01/24 19:40:01    657s] Instances flipped: 0
[01/24 19:40:01    657s] Mean displacement: 1.69 um
[01/24 19:40:01    657s] Max displacement: 5.62 um (Instance: FE_OFC148_decoded_imm_15) (141.8, 129.58) -> (139.6, 133)
[01/24 19:40:01    657s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/24 19:40:01    657s] 	Violation at original loc: Placement Blockage Violation
[01/24 19:40:01    657s] Total instances moved : 33
[01/24 19:40:01    657s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.400, REAL:0.398, MEM:2229.7M, EPOCH TIME: 1706118001.095616
[01/24 19:40:01    658s] Total net bbox length = 1.904e+05 (1.003e+05 9.014e+04) (ext = 1.286e+04)
[01/24 19:40:01    658s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2229.7MB
[01/24 19:40:01    658s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=2229.7MB) @(0:10:58 - 0:10:58).
[01/24 19:40:01    658s] *** Finished refinePlace (0:10:58 mem=2229.7M) ***
[01/24 19:40:01    658s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.82999.12
[01/24 19:40:01    658s] OPERPROF: Finished RefinePlace at level 1, CPU:0.440, REAL:0.431, MEM:2229.7M, EPOCH TIME: 1706118001.101986
[01/24 19:40:01    658s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2229.7M, EPOCH TIME: 1706118001.102081
[01/24 19:40:01    658s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9365).
[01/24 19:40:01    658s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:01    658s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:01    658s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:01    658s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.051, MEM:2191.7M, EPOCH TIME: 1706118001.153190
[01/24 19:40:01    658s]   ClockRefiner summary
[01/24 19:40:01    658s]   All clock instances: Moved 2, flipped 1 and cell swapped 0 (out of a total of 512).
[01/24 19:40:01    658s]   The largest move was 1.71 um for CDN_MBIT_genblk2.pcpi_div_pcpi_rd_reg[4]_MB_genblk2.pcpi_div_pcpi_rd_reg[5]_MB_genblk2.pcpi_div_pcpi_rd_reg[6]_MB_genblk2.pcpi_div_pcpi_rd_reg[7].
[01/24 19:40:01    658s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 18).
[01/24 19:40:01    658s]   Clock sinks: Moved 2, flipped 1 and cell swapped 0 (out of a total of 494).
[01/24 19:40:01    658s]   The largest move was 1.71 um for CDN_MBIT_genblk2.pcpi_div_pcpi_rd_reg[4]_MB_genblk2.pcpi_div_pcpi_rd_reg[5]_MB_genblk2.pcpi_div_pcpi_rd_reg[6]_MB_genblk2.pcpi_div_pcpi_rd_reg[7].
[01/24 19:40:01    658s]   Restoring pStatusCts on 18 clock instances.
[01/24 19:40:01    658s]   Revert refine place priority changes on 0 instances.
[01/24 19:40:01    658s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.6)
[01/24 19:40:01    658s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:02.5 real=0:00:02.5)
[01/24 19:40:01    658s]   CCOpt::Phase::Routing...
[01/24 19:40:01    658s]   Clock implementation routing...
[01/24 19:40:01    658s]     Leaving CCOpt scope - Routing Tools...
[01/24 19:40:01    658s] Net route status summary:
[01/24 19:40:01    658s]   Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=19, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 19:40:01    658s]   Non-clock: 13860 (unrouted=2073, trialRouted=11787, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2072, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 19:40:01    658s]     Routing using eGR in eGR->NR Step...
[01/24 19:40:01    658s]       Early Global Route - eGR->Nr High Frequency step...
[01/24 19:40:01    658s] (ccopt eGR): There are 19 nets to be routed. 0 nets have skip routing designation.
[01/24 19:40:01    658s] (ccopt eGR): There are 19 nets for routing of which 19 have one or more fixed wires.
[01/24 19:40:01    658s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/24 19:40:01    658s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/24 19:40:01    658s] (ccopt eGR): Start to route 19 all nets
[01/24 19:40:01    658s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2191.72 MB )
[01/24 19:40:01    658s] (I)      ==================== Layers =====================
[01/24 19:40:01    658s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:40:01    658s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 19:40:01    658s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:40:01    658s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 19:40:01    658s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 19:40:01    658s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 19:40:01    658s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 19:40:01    658s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 19:40:01    658s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 19:40:01    658s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 19:40:01    658s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 19:40:01    658s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 19:40:01    658s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 19:40:01    658s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 19:40:01    658s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 19:40:01    658s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 19:40:01    658s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 19:40:01    658s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 19:40:01    658s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 19:40:01    658s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 19:40:01    658s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 19:40:01    658s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 19:40:01    658s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 19:40:01    658s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 19:40:01    658s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 19:40:01    658s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:40:01    658s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 19:40:01    658s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 19:40:01    658s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 19:40:01    658s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 19:40:01    658s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 19:40:01    658s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 19:40:01    658s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 19:40:01    658s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 19:40:01    658s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 19:40:01    658s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 19:40:01    658s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 19:40:01    658s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 19:40:01    658s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 19:40:01    658s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 19:40:01    658s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:40:01    658s] (I)      Started Import and model ( Curr Mem: 2191.72 MB )
[01/24 19:40:01    658s] (I)      Default pattern map key = picorv32_default.
[01/24 19:40:01    658s] (I)      == Non-default Options ==
[01/24 19:40:01    658s] (I)      Clean congestion better                            : true
[01/24 19:40:01    658s] (I)      Estimate vias on DPT layer                         : true
[01/24 19:40:01    658s] (I)      Clean congestion layer assignment rounds           : 3
[01/24 19:40:01    658s] (I)      Layer constraints as soft constraints              : true
[01/24 19:40:01    658s] (I)      Soft top layer                                     : true
[01/24 19:40:01    658s] (I)      Skip prospective layer relax nets                  : true
[01/24 19:40:01    658s] (I)      Better NDR handling                                : true
[01/24 19:40:01    658s] (I)      Improved NDR modeling in LA                        : true
[01/24 19:40:01    658s] (I)      Routing cost fix for NDR handling                  : true
[01/24 19:40:01    658s] (I)      Block tracks for preroutes                         : true
[01/24 19:40:01    658s] (I)      Assign IRoute by net group key                     : true
[01/24 19:40:01    658s] (I)      Block unroutable channels                          : true
[01/24 19:40:01    658s] (I)      Block unroutable channels 3D                       : true
[01/24 19:40:01    658s] (I)      Bound layer relaxed segment wl                     : true
[01/24 19:40:01    658s] (I)      Blocked pin reach length threshold                 : 2
[01/24 19:40:01    658s] (I)      Check blockage within NDR space in TA              : true
[01/24 19:40:01    658s] (I)      Skip must join for term with via pillar            : true
[01/24 19:40:01    658s] (I)      Model find APA for IO pin                          : true
[01/24 19:40:01    658s] (I)      On pin location for off pin term                   : true
[01/24 19:40:01    658s] (I)      Handle EOL spacing                                 : true
[01/24 19:40:01    658s] (I)      Merge PG vias by gap                               : true
[01/24 19:40:01    658s] (I)      Maximum routing layer                              : 11
[01/24 19:40:01    658s] (I)      Route selected nets only                           : true
[01/24 19:40:01    658s] (I)      Refine MST                                         : true
[01/24 19:40:01    658s] (I)      Honor PRL                                          : true
[01/24 19:40:01    658s] (I)      Strong congestion aware                            : true
[01/24 19:40:01    658s] (I)      Improved initial location for IRoutes              : true
[01/24 19:40:01    658s] (I)      Multi panel TA                                     : true
[01/24 19:40:01    658s] (I)      Penalize wire overlap                              : true
[01/24 19:40:01    658s] (I)      Expand small instance blockage                     : true
[01/24 19:40:01    658s] (I)      Reduce via in TA                                   : true
[01/24 19:40:01    658s] (I)      SS-aware routing                                   : true
[01/24 19:40:01    658s] (I)      Improve tree edge sharing                          : true
[01/24 19:40:01    658s] (I)      Improve 2D via estimation                          : true
[01/24 19:40:01    658s] (I)      Refine Steiner tree                                : true
[01/24 19:40:01    658s] (I)      Build spine tree                                   : true
[01/24 19:40:01    658s] (I)      Model pass through capacity                        : true
[01/24 19:40:01    658s] (I)      Extend blockages by a half GCell                   : true
[01/24 19:40:01    658s] (I)      Consider pin shapes                                : true
[01/24 19:40:01    658s] (I)      Consider pin shapes for all nodes                  : true
[01/24 19:40:01    658s] (I)      Consider NR APA                                    : true
[01/24 19:40:01    658s] (I)      Consider IO pin shape                              : true
[01/24 19:40:01    658s] (I)      Fix pin connection bug                             : true
[01/24 19:40:01    658s] (I)      Consider layer RC for local wires                  : true
[01/24 19:40:01    658s] (I)      Route to clock mesh pin                            : true
[01/24 19:40:01    658s] (I)      LA-aware pin escape length                         : 2
[01/24 19:40:01    658s] (I)      Connect multiple ports                             : true
[01/24 19:40:01    658s] (I)      Split for must join                                : true
[01/24 19:40:01    658s] (I)      Number of threads                                  : 1
[01/24 19:40:01    658s] (I)      Routing effort level                               : 10000
[01/24 19:40:01    658s] (I)      Prefer layer length threshold                      : 8
[01/24 19:40:01    658s] (I)      Overflow penalty cost                              : 10
[01/24 19:40:01    658s] (I)      A-star cost                                        : 0.300000
[01/24 19:40:01    658s] (I)      Misalignment cost                                  : 10.000000
[01/24 19:40:01    658s] (I)      Threshold for short IRoute                         : 6
[01/24 19:40:01    658s] (I)      Via cost during post routing                       : 1.000000
[01/24 19:40:01    658s] (I)      Layer congestion ratios                            : { { 1.0 } }
[01/24 19:40:01    658s] (I)      Source-to-sink ratio                               : 0.300000
[01/24 19:40:01    658s] (I)      Scenic ratio bound                                 : 3.000000
[01/24 19:40:01    658s] (I)      Segment layer relax scenic ratio                   : 1.250000
[01/24 19:40:01    658s] (I)      Source-sink aware LA ratio                         : 0.500000
[01/24 19:40:01    658s] (I)      PG-aware similar topology routing                  : true
[01/24 19:40:01    658s] (I)      Maze routing via cost fix                          : true
[01/24 19:40:01    658s] (I)      Apply PRL on PG terms                              : true
[01/24 19:40:01    658s] (I)      Apply PRL on obs objects                           : true
[01/24 19:40:01    658s] (I)      Handle range-type spacing rules                    : true
[01/24 19:40:01    658s] (I)      PG gap threshold multiplier                        : 10.000000
[01/24 19:40:01    658s] (I)      Parallel spacing query fix                         : true
[01/24 19:40:01    658s] (I)      Force source to root IR                            : true
[01/24 19:40:01    658s] (I)      Layer Weights                                      : L2:4 L3:2.5
[01/24 19:40:01    658s] (I)      Do not relax to DPT layer                          : true
[01/24 19:40:01    658s] (I)      No DPT in post routing                             : true
[01/24 19:40:01    658s] (I)      Modeling PG via merging fix                        : true
[01/24 19:40:01    658s] (I)      Shield aware TA                                    : true
[01/24 19:40:01    658s] (I)      Strong shield aware TA                             : true
[01/24 19:40:01    658s] (I)      Overflow calculation fix in LA                     : true
[01/24 19:40:01    658s] (I)      Post routing fix                                   : true
[01/24 19:40:01    658s] (I)      Strong post routing                                : true
[01/24 19:40:01    658s] (I)      Access via pillar from top                         : true
[01/24 19:40:01    658s] (I)      NDR via pillar fix                                 : true
[01/24 19:40:01    658s] (I)      Violation on path threshold                        : 1
[01/24 19:40:01    658s] (I)      Pass through capacity modeling                     : true
[01/24 19:40:01    658s] (I)      Select the non-relaxed segments in post routing stage : true
[01/24 19:40:01    658s] (I)      Select term pin box for io pin                     : true
[01/24 19:40:01    658s] (I)      Penalize NDR sharing                               : true
[01/24 19:40:01    658s] (I)      Enable special modeling                            : false
[01/24 19:40:01    658s] (I)      Keep fixed segments                                : true
[01/24 19:40:01    658s] (I)      Reorder net groups by key                          : true
[01/24 19:40:01    658s] (I)      Increase net scenic ratio                          : true
[01/24 19:40:01    658s] (I)      Method to set GCell size                           : row
[01/24 19:40:01    658s] (I)      Connect multiple ports and must join fix           : true
[01/24 19:40:01    658s] (I)      Avoid high resistance layers                       : true
[01/24 19:40:01    658s] (I)      Model find APA for IO pin fix                      : true
[01/24 19:40:01    658s] (I)      Avoid connecting non-metal layers                  : true
[01/24 19:40:01    658s] (I)      Use track pitch for NDR                            : true
[01/24 19:40:01    658s] (I)      Enable layer relax to lower layer                  : true
[01/24 19:40:01    658s] (I)      Enable layer relax to upper layer                  : true
[01/24 19:40:01    658s] (I)      Top layer relaxation fix                           : true
[01/24 19:40:01    658s] (I)      Handle non-default track width                     : false
[01/24 19:40:01    658s] (I)      Counted 2617 PG shapes. We will not process PG shapes layer by layer.
[01/24 19:40:01    658s] (I)      Use row-based GCell size
[01/24 19:40:01    658s] (I)      Use row-based GCell align
[01/24 19:40:01    658s] (I)      layer 0 area = 80000
[01/24 19:40:01    658s] (I)      layer 1 area = 80000
[01/24 19:40:01    658s] (I)      layer 2 area = 80000
[01/24 19:40:01    658s] (I)      layer 3 area = 80000
[01/24 19:40:01    658s] (I)      layer 4 area = 80000
[01/24 19:40:01    658s] (I)      layer 5 area = 80000
[01/24 19:40:01    658s] (I)      layer 6 area = 80000
[01/24 19:40:01    658s] (I)      layer 7 area = 80000
[01/24 19:40:01    658s] (I)      layer 8 area = 80000
[01/24 19:40:01    658s] (I)      layer 9 area = 400000
[01/24 19:40:01    658s] (I)      layer 10 area = 400000
[01/24 19:40:01    658s] (I)      GCell unit size   : 3420
[01/24 19:40:01    658s] (I)      GCell multiplier  : 1
[01/24 19:40:01    658s] (I)      GCell row height  : 3420
[01/24 19:40:01    658s] (I)      Actual row height : 3420
[01/24 19:40:01    658s] (I)      GCell align ref   : 30000 30020
[01/24 19:40:01    658s] [NR-eGR] Track table information for default rule: 
[01/24 19:40:01    658s] [NR-eGR] Metal1 has single uniform track structure
[01/24 19:40:01    658s] [NR-eGR] Metal2 has single uniform track structure
[01/24 19:40:01    658s] [NR-eGR] Metal3 has single uniform track structure
[01/24 19:40:01    658s] [NR-eGR] Metal4 has single uniform track structure
[01/24 19:40:01    658s] [NR-eGR] Metal5 has single uniform track structure
[01/24 19:40:01    658s] [NR-eGR] Metal6 has single uniform track structure
[01/24 19:40:01    658s] [NR-eGR] Metal7 has single uniform track structure
[01/24 19:40:01    658s] [NR-eGR] Metal8 has single uniform track structure
[01/24 19:40:01    658s] [NR-eGR] Metal9 has single uniform track structure
[01/24 19:40:01    658s] [NR-eGR] Metal10 has single uniform track structure
[01/24 19:40:01    658s] [NR-eGR] Metal11 has single uniform track structure
[01/24 19:40:01    658s] (I)      ==================== Default via =====================
[01/24 19:40:01    658s] (I)      +----+------------------+----------------------------+
[01/24 19:40:01    658s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/24 19:40:01    658s] (I)      +----+------------------+----------------------------+
[01/24 19:40:01    658s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/24 19:40:01    658s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/24 19:40:01    658s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/24 19:40:01    658s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/24 19:40:01    658s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/24 19:40:01    658s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/24 19:40:01    658s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/24 19:40:01    658s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/24 19:40:01    658s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/24 19:40:01    658s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/24 19:40:01    658s] (I)      +----+------------------+----------------------------+
[01/24 19:40:01    658s] [NR-eGR] Read 6034 PG shapes
[01/24 19:40:01    658s] [NR-eGR] Read 0 clock shapes
[01/24 19:40:01    658s] [NR-eGR] Read 0 other shapes
[01/24 19:40:01    658s] [NR-eGR] #Routing Blockages  : 0
[01/24 19:40:01    658s] [NR-eGR] #Instance Blockages : 0
[01/24 19:40:01    658s] [NR-eGR] #PG Blockages       : 6034
[01/24 19:40:01    658s] [NR-eGR] #Halo Blockages     : 0
[01/24 19:40:01    658s] [NR-eGR] #Boundary Blockages : 0
[01/24 19:40:01    658s] [NR-eGR] #Clock Blockages    : 0
[01/24 19:40:01    658s] [NR-eGR] #Other Blockages    : 0
[01/24 19:40:01    658s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 19:40:01    658s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/24 19:40:01    658s] [NR-eGR] Read 11806 nets ( ignored 11787 )
[01/24 19:40:01    658s] [NR-eGR] Connected 0 must-join pins/ports
[01/24 19:40:01    658s] (I)      early_global_route_priority property id does not exist.
[01/24 19:40:01    658s] (I)      Read Num Blocks=8276  Num Prerouted Wires=0  Num CS=0
[01/24 19:40:01    658s] (I)      Layer 1 (V) : #blockages 246 : #preroutes 0
[01/24 19:40:01    658s] (I)      Layer 2 (H) : #blockages 1230 : #preroutes 0
[01/24 19:40:01    658s] (I)      Layer 3 (V) : #blockages 246 : #preroutes 0
[01/24 19:40:01    658s] (I)      Layer 4 (H) : #blockages 1230 : #preroutes 0
[01/24 19:40:01    658s] (I)      Layer 5 (V) : #blockages 246 : #preroutes 0
[01/24 19:40:01    658s] (I)      Layer 6 (H) : #blockages 1230 : #preroutes 0
[01/24 19:40:01    658s] (I)      Layer 7 (V) : #blockages 246 : #preroutes 0
[01/24 19:40:01    658s] (I)      Layer 8 (H) : #blockages 1476 : #preroutes 0
[01/24 19:40:01    658s] (I)      Layer 9 (V) : #blockages 636 : #preroutes 0
[01/24 19:40:01    658s] (I)      Layer 10 (H) : #blockages 1490 : #preroutes 0
[01/24 19:40:01    658s] (I)      Moved 1 terms for better access 
[01/24 19:40:01    658s] (I)      Number of ignored nets                =      0
[01/24 19:40:01    658s] (I)      Number of connected nets              =      0
[01/24 19:40:01    658s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/24 19:40:01    658s] (I)      Number of clock nets                  =     19.  Ignored: No
[01/24 19:40:01    658s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 19:40:01    658s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 19:40:01    658s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 19:40:01    658s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 19:40:01    658s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 19:40:01    658s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 19:40:01    658s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 19:40:01    658s] [NR-eGR] There are 19 clock nets ( 3 with NDR ).
[01/24 19:40:01    658s] (I)      Ndr track 0 does not exist
[01/24 19:40:01    658s] (I)      Ndr track 0 does not exist
[01/24 19:40:01    658s] (I)      ---------------------Grid Graph Info--------------------
[01/24 19:40:01    658s] (I)      Routing area        : (0, 0) - (484800, 477280)
[01/24 19:40:01    658s] (I)      Core area           : (30000, 30020) - (454800, 447260)
[01/24 19:40:01    658s] (I)      Site width          :   400  (dbu)
[01/24 19:40:01    658s] (I)      Row height          :  3420  (dbu)
[01/24 19:40:01    658s] (I)      GCell row height    :  3420  (dbu)
[01/24 19:40:01    658s] (I)      GCell width         :  3420  (dbu)
[01/24 19:40:01    658s] (I)      GCell height        :  3420  (dbu)
[01/24 19:40:01    658s] (I)      Grid                :   141   139    11
[01/24 19:40:01    658s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 19:40:01    658s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 19:40:01    658s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 19:40:01    658s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 19:40:01    658s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 19:40:01    658s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 19:40:01    658s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/24 19:40:01    658s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 19:40:01    658s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 19:40:01    658s] (I)      Total num of tracks :  1256  1212  1256  1212  1256  1212  1256  1212  1256   484   502
[01/24 19:40:01    658s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 19:40:01    658s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 19:40:01    658s] (I)      --------------------------------------------------------
[01/24 19:40:01    658s] 
[01/24 19:40:01    658s] [NR-eGR] ============ Routing rule table ============
[01/24 19:40:01    658s] [NR-eGR] Rule id: 0  Nets: 16
[01/24 19:40:01    658s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 19:40:01    658s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/24 19:40:01    658s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/24 19:40:01    658s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 19:40:01    658s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/24 19:40:01    658s] [NR-eGR] Rule id: 1  Rule name: NDR_13  Nets: 3
[01/24 19:40:01    658s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[01/24 19:40:01    658s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/24 19:40:01    658s] (I)                    Pitch  400  380  400  380  400  380  400  380  3000  2850 
[01/24 19:40:01    658s] (I)             #Used tracks    1    1    1    1    1    1    1    1     3     3 
[01/24 19:40:01    658s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     3     3 
[01/24 19:40:01    658s] [NR-eGR] ========================================
[01/24 19:40:01    658s] [NR-eGR] 
[01/24 19:40:01    658s] (I)      =============== Blocked Tracks ===============
[01/24 19:40:01    658s] (I)      +-------+---------+----------+---------------+
[01/24 19:40:01    658s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 19:40:01    658s] (I)      +-------+---------+----------+---------------+
[01/24 19:40:01    658s] (I)      |     1 |       0 |        0 |         0.00% |
[01/24 19:40:01    658s] (I)      |     2 |  168468 |     8364 |         4.96% |
[01/24 19:40:01    658s] (I)      |     3 |  177096 |     1476 |         0.83% |
[01/24 19:40:01    658s] (I)      |     4 |  168468 |     8364 |         4.96% |
[01/24 19:40:01    658s] (I)      |     5 |  177096 |     1476 |         0.83% |
[01/24 19:40:01    658s] (I)      |     6 |  168468 |     8364 |         4.96% |
[01/24 19:40:01    658s] (I)      |     7 |  177096 |     1476 |         0.83% |
[01/24 19:40:01    658s] (I)      |     8 |  168468 |     8364 |         4.96% |
[01/24 19:40:01    658s] (I)      |     9 |  177096 |     2952 |         1.67% |
[01/24 19:40:01    658s] (I)      |    10 |   67276 |     4702 |         6.99% |
[01/24 19:40:01    658s] (I)      |    11 |   70782 |    12796 |        18.08% |
[01/24 19:40:01    658s] (I)      +-------+---------+----------+---------------+
[01/24 19:40:01    658s] (I)      Finished Import and model ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2195.84 MB )
[01/24 19:40:01    658s] (I)      Reset routing kernel
[01/24 19:40:01    658s] (I)      Started Global Routing ( Curr Mem: 2195.84 MB )
[01/24 19:40:01    658s] (I)      totalPins=531  totalGlobalPin=531 (100.00%)
[01/24 19:40:01    658s] (I)      total 2D Cap : 515526 = (351486 H, 164040 V)
[01/24 19:40:01    658s] [NR-eGR] Layer group 1: route 3 net(s) in layer range [5, 7]
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1a Route ============
[01/24 19:40:01    658s] (I)      Usage: 237 = (122 H, 115 V) = (0.03% H, 0.07% V) = (2.086e+02um H, 1.967e+02um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1b Route ============
[01/24 19:40:01    658s] (I)      Usage: 237 = (122 H, 115 V) = (0.03% H, 0.07% V) = (2.086e+02um H, 1.967e+02um V)
[01/24 19:40:01    658s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.052700e+02um
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1c Route ============
[01/24 19:40:01    658s] (I)      Usage: 237 = (122 H, 115 V) = (0.03% H, 0.07% V) = (2.086e+02um H, 1.967e+02um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1d Route ============
[01/24 19:40:01    658s] (I)      Usage: 237 = (122 H, 115 V) = (0.03% H, 0.07% V) = (2.086e+02um H, 1.967e+02um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1e Route ============
[01/24 19:40:01    658s] (I)      Usage: 237 = (122 H, 115 V) = (0.03% H, 0.07% V) = (2.086e+02um H, 1.967e+02um V)
[01/24 19:40:01    658s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.052700e+02um
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1f Route ============
[01/24 19:40:01    658s] (I)      Usage: 237 = (122 H, 115 V) = (0.03% H, 0.07% V) = (2.086e+02um H, 1.967e+02um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1g Route ============
[01/24 19:40:01    658s] (I)      Usage: 213 = (105 H, 108 V) = (0.03% H, 0.07% V) = (1.796e+02um H, 1.847e+02um V)
[01/24 19:40:01    658s] (I)      #Nets         : 3
[01/24 19:40:01    658s] (I)      #Relaxed nets : 1
[01/24 19:40:01    658s] (I)      Wire length   : 151
[01/24 19:40:01    658s] [NR-eGR] Create a new net group with 1 nets and layer range [5, 9]
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1h Route ============
[01/24 19:40:01    658s] (I)      Usage: 213 = (105 H, 108 V) = (0.03% H, 0.07% V) = (1.796e+02um H, 1.847e+02um V)
[01/24 19:40:01    658s] (I)      total 2D Cap : 515526 = (351486 H, 164040 V)
[01/24 19:40:01    658s] [NR-eGR] Layer group 2: route 16 net(s) in layer range [5, 7]
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1a Route ============
[01/24 19:40:01    658s] (I)      Usage: 2253 = (985 H, 1268 V) = (0.28% H, 0.77% V) = (1.684e+03um H, 2.168e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1b Route ============
[01/24 19:40:01    658s] (I)      Usage: 2253 = (985 H, 1268 V) = (0.28% H, 0.77% V) = (1.684e+03um H, 2.168e+03um V)
[01/24 19:40:01    658s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.852630e+03um
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1c Route ============
[01/24 19:40:01    658s] (I)      Usage: 2253 = (985 H, 1268 V) = (0.28% H, 0.77% V) = (1.684e+03um H, 2.168e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1d Route ============
[01/24 19:40:01    658s] (I)      Usage: 2253 = (985 H, 1268 V) = (0.28% H, 0.77% V) = (1.684e+03um H, 2.168e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1e Route ============
[01/24 19:40:01    658s] (I)      Usage: 2253 = (985 H, 1268 V) = (0.28% H, 0.77% V) = (1.684e+03um H, 2.168e+03um V)
[01/24 19:40:01    658s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.852630e+03um
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1f Route ============
[01/24 19:40:01    658s] (I)      Usage: 2253 = (985 H, 1268 V) = (0.28% H, 0.77% V) = (1.684e+03um H, 2.168e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1g Route ============
[01/24 19:40:01    658s] (I)      Usage: 2213 = (966 H, 1247 V) = (0.27% H, 0.76% V) = (1.652e+03um H, 2.132e+03um V)
[01/24 19:40:01    658s] (I)      #Nets         : 16
[01/24 19:40:01    658s] (I)      #Relaxed nets : 2
[01/24 19:40:01    658s] (I)      Wire length   : 1796
[01/24 19:40:01    658s] [NR-eGR] Create a new net group with 2 nets and layer range [5, 9]
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1h Route ============
[01/24 19:40:01    658s] (I)      Usage: 2225 = (985 H, 1240 V) = (0.28% H, 0.76% V) = (1.684e+03um H, 2.120e+03um V)
[01/24 19:40:01    658s] (I)      total 2D Cap : 854940 = (526122 H, 328818 V)
[01/24 19:40:01    658s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [5, 9]
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1a Route ============
[01/24 19:40:01    658s] (I)      Usage: 2310 = (1032 H, 1278 V) = (0.20% H, 0.39% V) = (1.765e+03um H, 2.185e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1b Route ============
[01/24 19:40:01    658s] (I)      Usage: 2310 = (1032 H, 1278 V) = (0.20% H, 0.39% V) = (1.765e+03um H, 2.185e+03um V)
[01/24 19:40:01    658s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.950100e+03um
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1c Route ============
[01/24 19:40:01    658s] (I)      Usage: 2310 = (1032 H, 1278 V) = (0.20% H, 0.39% V) = (1.765e+03um H, 2.185e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1d Route ============
[01/24 19:40:01    658s] (I)      Usage: 2310 = (1032 H, 1278 V) = (0.20% H, 0.39% V) = (1.765e+03um H, 2.185e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1e Route ============
[01/24 19:40:01    658s] (I)      Usage: 2310 = (1032 H, 1278 V) = (0.20% H, 0.39% V) = (1.765e+03um H, 2.185e+03um V)
[01/24 19:40:01    658s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.950100e+03um
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1f Route ============
[01/24 19:40:01    658s] (I)      Usage: 2310 = (1032 H, 1278 V) = (0.20% H, 0.39% V) = (1.765e+03um H, 2.185e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1g Route ============
[01/24 19:40:01    658s] (I)      Usage: 2287 = (1016 H, 1271 V) = (0.19% H, 0.39% V) = (1.737e+03um H, 2.173e+03um V)
[01/24 19:40:01    658s] (I)      #Nets         : 1
[01/24 19:40:01    658s] (I)      #Relaxed nets : 1
[01/24 19:40:01    658s] (I)      Wire length   : 0
[01/24 19:40:01    658s] [NR-eGR] Create a new net group with 1 nets and layer range [5, 11]
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1h Route ============
[01/24 19:40:01    658s] (I)      Usage: 2287 = (1016 H, 1271 V) = (0.19% H, 0.39% V) = (1.737e+03um H, 2.173e+03um V)
[01/24 19:40:01    658s] (I)      total 2D Cap : 854940 = (526122 H, 328818 V)
[01/24 19:40:01    658s] [NR-eGR] Layer group 4: route 2 net(s) in layer range [5, 9]
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1a Route ============
[01/24 19:40:01    658s] (I)      Usage: 2527 = (1150 H, 1377 V) = (0.22% H, 0.42% V) = (1.966e+03um H, 2.355e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1b Route ============
[01/24 19:40:01    658s] (I)      Usage: 2527 = (1150 H, 1377 V) = (0.22% H, 0.42% V) = (1.966e+03um H, 2.355e+03um V)
[01/24 19:40:01    658s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.321170e+03um
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1c Route ============
[01/24 19:40:01    658s] (I)      Usage: 2527 = (1150 H, 1377 V) = (0.22% H, 0.42% V) = (1.966e+03um H, 2.355e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1d Route ============
[01/24 19:40:01    658s] (I)      Usage: 2527 = (1150 H, 1377 V) = (0.22% H, 0.42% V) = (1.966e+03um H, 2.355e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1e Route ============
[01/24 19:40:01    658s] (I)      Usage: 2527 = (1150 H, 1377 V) = (0.22% H, 0.42% V) = (1.966e+03um H, 2.355e+03um V)
[01/24 19:40:01    658s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.321170e+03um
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1f Route ============
[01/24 19:40:01    658s] (I)      Usage: 2527 = (1150 H, 1377 V) = (0.22% H, 0.42% V) = (1.966e+03um H, 2.355e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1g Route ============
[01/24 19:40:01    658s] (I)      Usage: 2491 = (1128 H, 1363 V) = (0.21% H, 0.41% V) = (1.929e+03um H, 2.331e+03um V)
[01/24 19:40:01    658s] (I)      #Nets         : 2
[01/24 19:40:01    658s] (I)      #Relaxed nets : 2
[01/24 19:40:01    658s] (I)      Wire length   : 0
[01/24 19:40:01    658s] [NR-eGR] Create a new net group with 2 nets and layer range [5, 11]
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1h Route ============
[01/24 19:40:01    658s] (I)      Usage: 2491 = (1128 H, 1363 V) = (0.21% H, 0.41% V) = (1.929e+03um H, 2.331e+03um V)
[01/24 19:40:01    658s] (I)      total 2D Cap : 975029 = (583749 H, 391280 V)
[01/24 19:40:01    658s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [5, 11]
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1a Route ============
[01/24 19:40:01    658s] (I)      Usage: 2576 = (1175 H, 1401 V) = (0.20% H, 0.36% V) = (2.009e+03um H, 2.396e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1b Route ============
[01/24 19:40:01    658s] (I)      Usage: 2576 = (1175 H, 1401 V) = (0.20% H, 0.36% V) = (2.009e+03um H, 2.396e+03um V)
[01/24 19:40:01    658s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.404960e+03um
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1c Route ============
[01/24 19:40:01    658s] (I)      Usage: 2576 = (1175 H, 1401 V) = (0.20% H, 0.36% V) = (2.009e+03um H, 2.396e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1d Route ============
[01/24 19:40:01    658s] (I)      Usage: 2576 = (1175 H, 1401 V) = (0.20% H, 0.36% V) = (2.009e+03um H, 2.396e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1e Route ============
[01/24 19:40:01    658s] (I)      Usage: 2576 = (1175 H, 1401 V) = (0.20% H, 0.36% V) = (2.009e+03um H, 2.396e+03um V)
[01/24 19:40:01    658s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.404960e+03um
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1f Route ============
[01/24 19:40:01    658s] (I)      Usage: 2576 = (1175 H, 1401 V) = (0.20% H, 0.36% V) = (2.009e+03um H, 2.396e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1g Route ============
[01/24 19:40:01    658s] (I)      Usage: 2553 = (1159 H, 1394 V) = (0.20% H, 0.36% V) = (1.982e+03um H, 2.384e+03um V)
[01/24 19:40:01    658s] (I)      #Nets         : 1
[01/24 19:40:01    658s] (I)      #Relaxed nets : 1
[01/24 19:40:01    658s] (I)      Wire length   : 0
[01/24 19:40:01    658s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 11]
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1h Route ============
[01/24 19:40:01    658s] (I)      Usage: 2553 = (1159 H, 1394 V) = (0.20% H, 0.36% V) = (1.982e+03um H, 2.384e+03um V)
[01/24 19:40:01    658s] (I)      total 2D Cap : 975557 = (584147 H, 391410 V)
[01/24 19:40:01    658s] [NR-eGR] Layer group 6: route 2 net(s) in layer range [5, 11]
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1a Route ============
[01/24 19:40:01    658s] (I)      Usage: 2793 = (1293 H, 1500 V) = (0.22% H, 0.38% V) = (2.211e+03um H, 2.565e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1b Route ============
[01/24 19:40:01    658s] (I)      Usage: 2793 = (1293 H, 1500 V) = (0.22% H, 0.38% V) = (2.211e+03um H, 2.565e+03um V)
[01/24 19:40:01    658s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 4.776030e+03um
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1c Route ============
[01/24 19:40:01    658s] (I)      Usage: 2793 = (1293 H, 1500 V) = (0.22% H, 0.38% V) = (2.211e+03um H, 2.565e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1d Route ============
[01/24 19:40:01    658s] (I)      Usage: 2793 = (1293 H, 1500 V) = (0.22% H, 0.38% V) = (2.211e+03um H, 2.565e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1e Route ============
[01/24 19:40:01    658s] (I)      Usage: 2793 = (1293 H, 1500 V) = (0.22% H, 0.38% V) = (2.211e+03um H, 2.565e+03um V)
[01/24 19:40:01    658s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 4.776030e+03um
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1f Route ============
[01/24 19:40:01    658s] (I)      Usage: 2793 = (1293 H, 1500 V) = (0.22% H, 0.38% V) = (2.211e+03um H, 2.565e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1g Route ============
[01/24 19:40:01    658s] (I)      Usage: 2757 = (1271 H, 1486 V) = (0.22% H, 0.38% V) = (2.173e+03um H, 2.541e+03um V)
[01/24 19:40:01    658s] (I)      #Nets         : 2
[01/24 19:40:01    658s] (I)      #Relaxed nets : 2
[01/24 19:40:01    658s] (I)      Wire length   : 0
[01/24 19:40:01    658s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 11]
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1h Route ============
[01/24 19:40:01    658s] (I)      Usage: 2757 = (1271 H, 1486 V) = (0.22% H, 0.38% V) = (2.173e+03um H, 2.541e+03um V)
[01/24 19:40:01    658s] (I)      total 2D Cap : 1315181 = (759615 H, 555566 V)
[01/24 19:40:01    658s] [NR-eGR] Layer group 7: route 1 net(s) in layer range [3, 11]
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1a Route ============
[01/24 19:40:01    658s] (I)      Usage: 2918 = (1349 H, 1569 V) = (0.18% H, 0.28% V) = (2.307e+03um H, 2.683e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1b Route ============
[01/24 19:40:01    658s] (I)      Usage: 2918 = (1349 H, 1569 V) = (0.18% H, 0.28% V) = (2.307e+03um H, 2.683e+03um V)
[01/24 19:40:01    658s] (I)      Overflow of layer group 7: 0.00% H + 0.00% V. EstWL: 4.989780e+03um
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1c Route ============
[01/24 19:40:01    658s] (I)      Usage: 2918 = (1349 H, 1569 V) = (0.18% H, 0.28% V) = (2.307e+03um H, 2.683e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1d Route ============
[01/24 19:40:01    658s] (I)      Usage: 2918 = (1349 H, 1569 V) = (0.18% H, 0.28% V) = (2.307e+03um H, 2.683e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1e Route ============
[01/24 19:40:01    658s] (I)      Usage: 2918 = (1349 H, 1569 V) = (0.18% H, 0.28% V) = (2.307e+03um H, 2.683e+03um V)
[01/24 19:40:01    658s] [NR-eGR] Early Global Route overflow of layer group 7: 0.00% H + 0.00% V. EstWL: 4.989780e+03um
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1f Route ============
[01/24 19:40:01    658s] (I)      Usage: 2918 = (1349 H, 1569 V) = (0.18% H, 0.28% V) = (2.307e+03um H, 2.683e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1g Route ============
[01/24 19:40:01    658s] (I)      Usage: 2891 = (1336 H, 1555 V) = (0.18% H, 0.28% V) = (2.285e+03um H, 2.659e+03um V)
[01/24 19:40:01    658s] (I)      #Nets         : 1
[01/24 19:40:01    658s] (I)      #Relaxed nets : 1
[01/24 19:40:01    658s] (I)      Wire length   : 0
[01/24 19:40:01    658s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1h Route ============
[01/24 19:40:01    658s] (I)      Usage: 2891 = (1336 H, 1555 V) = (0.18% H, 0.28% V) = (2.285e+03um H, 2.659e+03um V)
[01/24 19:40:01    658s] (I)      total 2D Cap : 1315709 = (760013 H, 555696 V)
[01/24 19:40:01    658s] [NR-eGR] Layer group 8: route 2 net(s) in layer range [3, 11]
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1a Route ============
[01/24 19:40:01    658s] (I)      Usage: 3358 = (1593 H, 1765 V) = (0.21% H, 0.32% V) = (2.724e+03um H, 3.018e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1b Route ============
[01/24 19:40:01    658s] (I)      Usage: 3358 = (1593 H, 1765 V) = (0.21% H, 0.32% V) = (2.724e+03um H, 3.018e+03um V)
[01/24 19:40:01    658s] (I)      Overflow of layer group 8: 0.00% H + 0.00% V. EstWL: 5.742180e+03um
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1c Route ============
[01/24 19:40:01    658s] (I)      Usage: 3358 = (1593 H, 1765 V) = (0.21% H, 0.32% V) = (2.724e+03um H, 3.018e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1d Route ============
[01/24 19:40:01    658s] (I)      Usage: 3358 = (1593 H, 1765 V) = (0.21% H, 0.32% V) = (2.724e+03um H, 3.018e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1e Route ============
[01/24 19:40:01    658s] (I)      Usage: 3358 = (1593 H, 1765 V) = (0.21% H, 0.32% V) = (2.724e+03um H, 3.018e+03um V)
[01/24 19:40:01    658s] [NR-eGR] Early Global Route overflow of layer group 8: 0.00% H + 0.00% V. EstWL: 5.742180e+03um
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1f Route ============
[01/24 19:40:01    658s] (I)      Usage: 3358 = (1593 H, 1765 V) = (0.21% H, 0.32% V) = (2.724e+03um H, 3.018e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1g Route ============
[01/24 19:40:01    658s] (I)      Usage: 3358 = (1593 H, 1765 V) = (0.21% H, 0.32% V) = (2.724e+03um H, 3.018e+03um V)
[01/24 19:40:01    658s] (I)      #Nets         : 2
[01/24 19:40:01    658s] (I)      #Relaxed nets : 0
[01/24 19:40:01    658s] (I)      Wire length   : 239
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1h Route ============
[01/24 19:40:01    658s] (I)      Usage: 3355 = (1588 H, 1767 V) = (0.21% H, 0.32% V) = (2.715e+03um H, 3.022e+03um V)
[01/24 19:40:01    658s] (I)      total 2D Cap : 1479713 = (759615 H, 720098 V)
[01/24 19:40:01    658s] [NR-eGR] Layer group 9: route 1 net(s) in layer range [2, 11]
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1a Route ============
[01/24 19:40:01    658s] (I)      Usage: 3516 = (1666 H, 1850 V) = (0.22% H, 0.26% V) = (2.849e+03um H, 3.164e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1b Route ============
[01/24 19:40:01    658s] (I)      Usage: 3516 = (1666 H, 1850 V) = (0.22% H, 0.26% V) = (2.849e+03um H, 3.164e+03um V)
[01/24 19:40:01    658s] (I)      Overflow of layer group 9: 0.00% H + 0.00% V. EstWL: 6.012360e+03um
[01/24 19:40:01    658s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 19:40:01    658s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1c Route ============
[01/24 19:40:01    658s] (I)      Usage: 3516 = (1666 H, 1850 V) = (0.22% H, 0.26% V) = (2.849e+03um H, 3.164e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1d Route ============
[01/24 19:40:01    658s] (I)      Usage: 3516 = (1666 H, 1850 V) = (0.22% H, 0.26% V) = (2.849e+03um H, 3.164e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1e Route ============
[01/24 19:40:01    658s] (I)      Usage: 3516 = (1666 H, 1850 V) = (0.22% H, 0.26% V) = (2.849e+03um H, 3.164e+03um V)
[01/24 19:40:01    658s] [NR-eGR] Early Global Route overflow of layer group 9: 0.00% H + 0.00% V. EstWL: 6.012360e+03um
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1f Route ============
[01/24 19:40:01    658s] (I)      Usage: 3516 = (1666 H, 1850 V) = (0.22% H, 0.26% V) = (2.849e+03um H, 3.164e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1g Route ============
[01/24 19:40:01    658s] (I)      Usage: 3512 = (1669 H, 1843 V) = (0.22% H, 0.26% V) = (2.854e+03um H, 3.152e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] (I)      ============  Phase 1h Route ============
[01/24 19:40:01    658s] (I)      Usage: 3512 = (1669 H, 1843 V) = (0.22% H, 0.26% V) = (2.854e+03um H, 3.152e+03um V)
[01/24 19:40:01    658s] (I)      
[01/24 19:40:01    658s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 19:40:01    658s] [NR-eGR]                        OverCon            
[01/24 19:40:01    658s] [NR-eGR]                         #Gcell     %Gcell
[01/24 19:40:01    658s] [NR-eGR]        Layer             (1-0)    OverCon
[01/24 19:40:01    658s] [NR-eGR] ----------------------------------------------
[01/24 19:40:01    658s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/24 19:40:01    658s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/24 19:40:01    658s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/24 19:40:01    658s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/24 19:40:01    658s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/24 19:40:01    658s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/24 19:40:01    658s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/24 19:40:01    658s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/24 19:40:01    658s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/24 19:40:01    658s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/24 19:40:01    658s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/24 19:40:01    658s] [NR-eGR] ----------------------------------------------
[01/24 19:40:01    658s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/24 19:40:01    658s] [NR-eGR] 
[01/24 19:40:01    658s] (I)      Finished Global Routing ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 2195.84 MB )
[01/24 19:40:01    658s] (I)      total 2D Cap : 1487875 = (760509 H, 727366 V)
[01/24 19:40:01    658s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 19:40:01    658s] (I)      ============= Track Assignment ============
[01/24 19:40:01    658s] (I)      Started Track Assignment (1T) ( Curr Mem: 2195.84 MB )
[01/24 19:40:01    658s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/24 19:40:01    658s] (I)      Run Multi-thread track assignment
[01/24 19:40:01    658s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2195.84 MB )
[01/24 19:40:01    658s] (I)      Started Export ( Curr Mem: 2195.84 MB )
[01/24 19:40:01    658s] [NR-eGR]                  Length (um)   Vias 
[01/24 19:40:01    658s] [NR-eGR] ------------------------------------
[01/24 19:40:01    658s] [NR-eGR]  Metal1   (1H)         15785  41455 
[01/24 19:40:01    658s] [NR-eGR]  Metal2   (2V)         70690  28581 
[01/24 19:40:01    658s] [NR-eGR]  Metal3   (3H)         78147   5529 
[01/24 19:40:01    658s] [NR-eGR]  Metal4   (4V)         35676   2597 
[01/24 19:40:01    658s] [NR-eGR]  Metal5   (5H)         24097    553 
[01/24 19:40:01    658s] [NR-eGR]  Metal6   (6V)          2549     58 
[01/24 19:40:01    658s] [NR-eGR]  Metal7   (7H)          1129     23 
[01/24 19:40:01    658s] [NR-eGR]  Metal8   (8V)           183     17 
[01/24 19:40:01    658s] [NR-eGR]  Metal9   (9H)            76      4 
[01/24 19:40:01    658s] [NR-eGR]  Metal10  (10V)            0      2 
[01/24 19:40:01    658s] [NR-eGR]  Metal11  (11H)            2      0 
[01/24 19:40:01    658s] [NR-eGR] ------------------------------------
[01/24 19:40:01    658s] [NR-eGR]           Total       228335  78819 
[01/24 19:40:01    658s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:40:01    658s] [NR-eGR] Total half perimeter of net bounding box: 190433um
[01/24 19:40:01    658s] [NR-eGR] Total length: 228335um, number of vias: 78819
[01/24 19:40:01    658s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:40:01    658s] [NR-eGR] Total eGR-routed clock nets wire length: 3932um, number of vias: 2281
[01/24 19:40:01    658s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:40:01    658s] [NR-eGR] Report for selected net(s) only.
[01/24 19:40:01    658s] [NR-eGR]                  Length (um)  Vias 
[01/24 19:40:01    658s] [NR-eGR] -----------------------------------
[01/24 19:40:01    658s] [NR-eGR]  Metal1   (1H)             0   530 
[01/24 19:40:01    658s] [NR-eGR]  Metal2   (2V)           344   563 
[01/24 19:40:01    658s] [NR-eGR]  Metal3   (3H)           342   438 
[01/24 19:40:01    658s] [NR-eGR]  Metal4   (4V)           491   384 
[01/24 19:40:01    658s] [NR-eGR]  Metal5   (5H)          1420   366 
[01/24 19:40:01    658s] [NR-eGR]  Metal6   (6V)          1335     0 
[01/24 19:40:01    658s] [NR-eGR]  Metal7   (7H)             0     0 
[01/24 19:40:01    658s] [NR-eGR]  Metal8   (8V)             0     0 
[01/24 19:40:01    658s] [NR-eGR]  Metal9   (9H)             0     0 
[01/24 19:40:01    658s] [NR-eGR]  Metal10  (10V)            0     0 
[01/24 19:40:01    658s] [NR-eGR]  Metal11  (11H)            0     0 
[01/24 19:40:01    658s] [NR-eGR] -----------------------------------
[01/24 19:40:01    658s] [NR-eGR]           Total         3932  2281 
[01/24 19:40:01    658s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:40:01    658s] [NR-eGR] Total half perimeter of net bounding box: 2026um
[01/24 19:40:01    658s] [NR-eGR] Total length: 3932um, number of vias: 2281
[01/24 19:40:01    658s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:40:01    658s] [NR-eGR] Total routed clock nets wire length: 3932um, number of vias: 2281
[01/24 19:40:01    658s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:40:01    658s] (I)      Finished Export ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 2195.84 MB )
[01/24 19:40:01    658s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.44 sec, Real: 0.44 sec, Curr Mem: 2191.84 MB )
[01/24 19:40:01    658s] (I)      ======================================= Runtime Summary =======================================
[01/24 19:40:01    658s] (I)       Step                                          %        Start       Finish      Real       CPU 
[01/24 19:40:01    658s] (I)      -----------------------------------------------------------------------------------------------
[01/24 19:40:01    658s] (I)       Early Global Route kernel               100.00%  1125.80 sec  1126.24 sec  0.44 sec  0.44 sec 
[01/24 19:40:01    658s] (I)       +-Import and model                       33.81%  1125.81 sec  1125.96 sec  0.15 sec  0.15 sec 
[01/24 19:40:01    658s] (I)       | +-Create place DB                      13.60%  1125.81 sec  1125.87 sec  0.06 sec  0.06 sec 
[01/24 19:40:01    658s] (I)       | | +-Import place data                  13.55%  1125.81 sec  1125.87 sec  0.06 sec  0.06 sec 
[01/24 19:40:01    658s] (I)       | | | +-Read instances and placement      3.05%  1125.81 sec  1125.82 sec  0.01 sec  0.02 sec 
[01/24 19:40:01    658s] (I)       | | | +-Read nets                        10.38%  1125.82 sec  1125.87 sec  0.05 sec  0.04 sec 
[01/24 19:40:01    658s] (I)       | +-Create route DB                      17.24%  1125.87 sec  1125.95 sec  0.08 sec  0.08 sec 
[01/24 19:40:01    658s] (I)       | | +-Import route data (1T)             16.79%  1125.87 sec  1125.95 sec  0.07 sec  0.07 sec 
[01/24 19:40:01    658s] (I)       | | | +-Read blockages ( Layer 2-11 )     1.96%  1125.88 sec  1125.89 sec  0.01 sec  0.01 sec 
[01/24 19:40:01    658s] (I)       | | | | +-Read routing blockages          0.00%  1125.88 sec  1125.88 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | | +-Read instance blockages         1.02%  1125.88 sec  1125.88 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | | +-Read PG blockages               0.46%  1125.88 sec  1125.89 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | | +-Read clock blockages            0.03%  1125.89 sec  1125.89 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | | +-Read other blockages            0.02%  1125.89 sec  1125.89 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | | +-Read halo blockages             0.02%  1125.89 sec  1125.89 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | | +-Read boundary cut boxes         0.00%  1125.89 sec  1125.89 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Read blackboxes                   0.01%  1125.89 sec  1125.89 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Read prerouted                    1.73%  1125.89 sec  1125.90 sec  0.01 sec  0.01 sec 
[01/24 19:40:01    658s] (I)       | | | +-Read unlegalized nets             0.49%  1125.90 sec  1125.90 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Read nets                         0.06%  1125.90 sec  1125.90 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Set up via pillars                0.00%  1125.90 sec  1125.90 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Initialize 3D grid graph          0.38%  1125.90 sec  1125.90 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Model blockage capacity          10.22%  1125.90 sec  1125.95 sec  0.04 sec  0.04 sec 
[01/24 19:40:01    658s] (I)       | | | | +-Initialize 3D capacity          9.64%  1125.90 sec  1125.94 sec  0.04 sec  0.04 sec 
[01/24 19:40:01    658s] (I)       | | | +-Move terms for access (1T)        0.10%  1125.95 sec  1125.95 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | +-Read aux data                         0.00%  1125.95 sec  1125.95 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | +-Others data preparation               0.07%  1125.95 sec  1125.95 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | +-Create route kernel                   1.82%  1125.95 sec  1125.96 sec  0.01 sec  0.01 sec 
[01/24 19:40:01    658s] (I)       +-Global Routing                         36.70%  1125.96 sec  1126.12 sec  0.16 sec  0.15 sec 
[01/24 19:40:01    658s] (I)       | +-Initialization                        0.05%  1125.96 sec  1125.96 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | +-Net group 1                           2.38%  1125.96 sec  1125.97 sec  0.01 sec  0.02 sec 
[01/24 19:40:01    658s] (I)       | | +-Generate topology                   0.04%  1125.96 sec  1125.96 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1a                            0.19%  1125.96 sec  1125.96 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Pattern routing (1T)              0.13%  1125.96 sec  1125.96 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1b                            0.04%  1125.97 sec  1125.97 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1c                            0.01%  1125.97 sec  1125.97 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1d                            0.01%  1125.97 sec  1125.97 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1e                            0.12%  1125.97 sec  1125.97 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Route legalization                0.04%  1125.97 sec  1125.97 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | | +-Legalize Blockage Violations    0.00%  1125.97 sec  1125.97 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1f                            0.01%  1125.97 sec  1125.97 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1g                            0.19%  1125.97 sec  1125.97 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Post Routing                      0.14%  1125.97 sec  1125.97 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1h                            0.09%  1125.97 sec  1125.97 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Post Routing                      0.05%  1125.97 sec  1125.97 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Layer assignment (1T)               0.23%  1125.97 sec  1125.97 sec  0.00 sec  0.01 sec 
[01/24 19:40:01    658s] (I)       | +-Net group 2                           6.21%  1125.97 sec  1126.00 sec  0.03 sec  0.02 sec 
[01/24 19:40:01    658s] (I)       | | +-Generate topology                   0.99%  1125.97 sec  1125.97 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1a                            0.29%  1125.98 sec  1125.98 sec  0.00 sec  0.01 sec 
[01/24 19:40:01    658s] (I)       | | | +-Pattern routing (1T)              0.16%  1125.98 sec  1125.98 sec  0.00 sec  0.01 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1b                            0.12%  1125.98 sec  1125.98 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1c                            0.01%  1125.98 sec  1125.98 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1d                            0.01%  1125.98 sec  1125.98 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1e                            0.14%  1125.98 sec  1125.98 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Route legalization                0.05%  1125.98 sec  1125.98 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | | +-Legalize Blockage Violations    0.01%  1125.98 sec  1125.98 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1f                            0.01%  1125.98 sec  1125.98 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1g                            1.43%  1125.98 sec  1125.99 sec  0.01 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Post Routing                      1.36%  1125.98 sec  1125.99 sec  0.01 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1h                            0.63%  1125.99 sec  1125.99 sec  0.00 sec  0.01 sec 
[01/24 19:40:01    658s] (I)       | | | +-Post Routing                      0.57%  1125.99 sec  1125.99 sec  0.00 sec  0.01 sec 
[01/24 19:40:01    658s] (I)       | | +-Layer assignment (1T)               0.90%  1125.99 sec  1126.00 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | +-Net group 3                           3.44%  1126.00 sec  1126.01 sec  0.02 sec  0.02 sec 
[01/24 19:40:01    658s] (I)       | | +-Generate topology                   0.03%  1126.00 sec  1126.00 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1a                            0.27%  1126.00 sec  1126.01 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Pattern routing (1T)              0.18%  1126.00 sec  1126.01 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1b                            0.05%  1126.01 sec  1126.01 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1c                            0.01%  1126.01 sec  1126.01 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1d                            0.01%  1126.01 sec  1126.01 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1e                            0.55%  1126.01 sec  1126.01 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Route legalization                0.04%  1126.01 sec  1126.01 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | | +-Legalize Blockage Violations    0.00%  1126.01 sec  1126.01 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1f                            0.01%  1126.01 sec  1126.01 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1g                            0.19%  1126.01 sec  1126.01 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Post Routing                      0.13%  1126.01 sec  1126.01 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1h                            0.14%  1126.01 sec  1126.01 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Post Routing                      0.07%  1126.01 sec  1126.01 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | +-Net group 4                           2.55%  1126.01 sec  1126.02 sec  0.01 sec  0.01 sec 
[01/24 19:40:01    658s] (I)       | | +-Generate topology                   0.12%  1126.01 sec  1126.01 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1a                            0.22%  1126.02 sec  1126.02 sec  0.00 sec  0.01 sec 
[01/24 19:40:01    658s] (I)       | | | +-Pattern routing (1T)              0.15%  1126.02 sec  1126.02 sec  0.00 sec  0.01 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1b                            0.04%  1126.02 sec  1126.02 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1c                            0.01%  1126.02 sec  1126.02 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1d                            0.01%  1126.02 sec  1126.02 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1e                            0.13%  1126.02 sec  1126.02 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Route legalization                0.04%  1126.02 sec  1126.02 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | | +-Legalize Blockage Violations    0.00%  1126.02 sec  1126.02 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1f                            0.01%  1126.02 sec  1126.02 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1g                            0.28%  1126.02 sec  1126.02 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Post Routing                      0.23%  1126.02 sec  1126.02 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1h                            0.08%  1126.02 sec  1126.02 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Post Routing                      0.04%  1126.02 sec  1126.02 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | +-Net group 5                           3.37%  1126.02 sec  1126.04 sec  0.01 sec  0.01 sec 
[01/24 19:40:01    658s] (I)       | | +-Generate topology                   0.02%  1126.03 sec  1126.03 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1a                            0.19%  1126.03 sec  1126.03 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Pattern routing (1T)              0.13%  1126.03 sec  1126.03 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1b                            0.03%  1126.03 sec  1126.03 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1c                            0.01%  1126.03 sec  1126.03 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1d                            0.01%  1126.03 sec  1126.03 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1e                            0.55%  1126.03 sec  1126.04 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Route legalization                0.47%  1126.03 sec  1126.04 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | | +-Legalize Blockage Violations    0.00%  1126.03 sec  1126.03 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1f                            0.01%  1126.04 sec  1126.04 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1g                            0.19%  1126.04 sec  1126.04 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Post Routing                      0.14%  1126.04 sec  1126.04 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1h                            0.08%  1126.04 sec  1126.04 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Post Routing                      0.04%  1126.04 sec  1126.04 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | +-Net group 6                           2.42%  1126.04 sec  1126.05 sec  0.01 sec  0.01 sec 
[01/24 19:40:01    658s] (I)       | | +-Generate topology                   0.14%  1126.04 sec  1126.04 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1a                            0.20%  1126.05 sec  1126.05 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Pattern routing (1T)              0.14%  1126.05 sec  1126.05 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1b                            0.04%  1126.05 sec  1126.05 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1c                            0.01%  1126.05 sec  1126.05 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1d                            0.01%  1126.05 sec  1126.05 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1e                            0.14%  1126.05 sec  1126.05 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Route legalization                0.05%  1126.05 sec  1126.05 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | | +-Legalize Blockage Violations    0.00%  1126.05 sec  1126.05 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1f                            0.01%  1126.05 sec  1126.05 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1g                            0.25%  1126.05 sec  1126.05 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Post Routing                      0.20%  1126.05 sec  1126.05 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1h                            0.09%  1126.05 sec  1126.05 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Post Routing                      0.04%  1126.05 sec  1126.05 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | +-Net group 7                           3.48%  1126.05 sec  1126.07 sec  0.02 sec  0.02 sec 
[01/24 19:40:01    658s] (I)       | | +-Generate topology                   0.00%  1126.05 sec  1126.05 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1a                            0.18%  1126.06 sec  1126.06 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Pattern routing (1T)              0.13%  1126.06 sec  1126.06 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1b                            0.04%  1126.06 sec  1126.06 sec  0.00 sec  0.01 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1c                            0.01%  1126.06 sec  1126.06 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1d                            0.01%  1126.06 sec  1126.06 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1e                            0.63%  1126.06 sec  1126.06 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Route legalization                0.04%  1126.06 sec  1126.06 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | | +-Legalize Blockage Violations    0.00%  1126.06 sec  1126.06 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1f                            0.01%  1126.06 sec  1126.06 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1g                            0.10%  1126.06 sec  1126.06 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Post Routing                      0.05%  1126.06 sec  1126.06 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1h                            0.11%  1126.06 sec  1126.06 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Post Routing                      0.05%  1126.06 sec  1126.06 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | +-Net group 8                           2.50%  1126.07 sec  1126.08 sec  0.01 sec  0.01 sec 
[01/24 19:40:01    658s] (I)       | | +-Generate topology                   0.00%  1126.07 sec  1126.07 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1a                            0.19%  1126.07 sec  1126.07 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Pattern routing (1T)              0.14%  1126.07 sec  1126.07 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1b                            0.04%  1126.07 sec  1126.07 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1c                            0.01%  1126.07 sec  1126.07 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1d                            0.01%  1126.07 sec  1126.07 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1e                            0.14%  1126.07 sec  1126.07 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Route legalization                0.04%  1126.07 sec  1126.07 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | | +-Legalize Blockage Violations    0.00%  1126.07 sec  1126.07 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1f                            0.01%  1126.07 sec  1126.07 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1g                            0.09%  1126.07 sec  1126.07 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Post Routing                      0.04%  1126.07 sec  1126.07 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1h                            0.09%  1126.08 sec  1126.08 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Post Routing                      0.05%  1126.08 sec  1126.08 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Layer assignment (1T)               0.19%  1126.08 sec  1126.08 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | +-Net group 9                           7.35%  1126.08 sec  1126.11 sec  0.03 sec  0.02 sec 
[01/24 19:40:01    658s] (I)       | | +-Generate topology                   0.00%  1126.08 sec  1126.08 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1a                            0.35%  1126.09 sec  1126.09 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Pattern routing (1T)              0.14%  1126.09 sec  1126.09 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Add via demand to 2D              0.07%  1126.09 sec  1126.09 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1b                            0.06%  1126.09 sec  1126.09 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1c                            0.01%  1126.09 sec  1126.09 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1d                            0.01%  1126.09 sec  1126.09 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1e                            0.19%  1126.09 sec  1126.09 sec  0.00 sec  0.01 sec 
[01/24 19:40:01    658s] (I)       | | | +-Route legalization                0.06%  1126.09 sec  1126.09 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | | +-Legalize Blockage Violations    0.00%  1126.09 sec  1126.09 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1f                            0.01%  1126.09 sec  1126.09 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1g                            0.17%  1126.09 sec  1126.09 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Post Routing                      0.11%  1126.09 sec  1126.09 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Phase 1h                            0.15%  1126.09 sec  1126.09 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | | +-Post Routing                      0.06%  1126.09 sec  1126.09 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Layer assignment (1T)               1.76%  1126.10 sec  1126.11 sec  0.01 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       +-Export 3D cong map                      2.60%  1126.12 sec  1126.13 sec  0.01 sec  0.02 sec 
[01/24 19:40:01    658s] (I)       | +-Export 2D cong map                    0.20%  1126.13 sec  1126.13 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       +-Extract Global 3D Wires                 0.02%  1126.13 sec  1126.13 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       +-Track Assignment (1T)                   4.93%  1126.13 sec  1126.15 sec  0.02 sec  0.02 sec 
[01/24 19:40:01    658s] (I)       | +-Initialization                        0.02%  1126.13 sec  1126.13 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | +-Track Assignment Kernel               4.74%  1126.13 sec  1126.15 sec  0.02 sec  0.02 sec 
[01/24 19:40:01    658s] (I)       | +-Free Memory                           0.00%  1126.15 sec  1126.15 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       +-Export                                 19.13%  1126.15 sec  1126.24 sec  0.08 sec  0.09 sec 
[01/24 19:40:01    658s] (I)       | +-Export DB wires                       0.42%  1126.15 sec  1126.16 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Export all nets                     0.27%  1126.15 sec  1126.16 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | | +-Set wire vias                       0.04%  1126.16 sec  1126.16 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       | +-Report wirelength                     9.32%  1126.16 sec  1126.20 sec  0.04 sec  0.05 sec 
[01/24 19:40:01    658s] (I)       | +-Update net boxes                      9.18%  1126.20 sec  1126.24 sec  0.04 sec  0.04 sec 
[01/24 19:40:01    658s] (I)       | +-Update timing                         0.00%  1126.24 sec  1126.24 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)       +-Postprocess design                      0.37%  1126.24 sec  1126.24 sec  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)      ===================== Summary by functions =====================
[01/24 19:40:01    658s] (I)       Lv  Step                                 %      Real       CPU 
[01/24 19:40:01    658s] (I)      ----------------------------------------------------------------
[01/24 19:40:01    658s] (I)        0  Early Global Route kernel      100.00%  0.44 sec  0.44 sec 
[01/24 19:40:01    658s] (I)        1  Global Routing                  36.70%  0.16 sec  0.15 sec 
[01/24 19:40:01    658s] (I)        1  Import and model                33.81%  0.15 sec  0.15 sec 
[01/24 19:40:01    658s] (I)        1  Export                          19.13%  0.08 sec  0.09 sec 
[01/24 19:40:01    658s] (I)        1  Track Assignment (1T)            4.93%  0.02 sec  0.02 sec 
[01/24 19:40:01    658s] (I)        1  Export 3D cong map               2.60%  0.01 sec  0.02 sec 
[01/24 19:40:01    658s] (I)        1  Postprocess design               0.37%  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)        1  Extract Global 3D Wires          0.02%  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)        2  Create route DB                 17.24%  0.08 sec  0.08 sec 
[01/24 19:40:01    658s] (I)        2  Create place DB                 13.60%  0.06 sec  0.06 sec 
[01/24 19:40:01    658s] (I)        2  Report wirelength                9.32%  0.04 sec  0.05 sec 
[01/24 19:40:01    658s] (I)        2  Update net boxes                 9.18%  0.04 sec  0.04 sec 
[01/24 19:40:01    658s] (I)        2  Net group 9                      7.35%  0.03 sec  0.02 sec 
[01/24 19:40:01    658s] (I)        2  Net group 2                      6.21%  0.03 sec  0.02 sec 
[01/24 19:40:01    658s] (I)        2  Track Assignment Kernel          4.74%  0.02 sec  0.02 sec 
[01/24 19:40:01    658s] (I)        2  Net group 7                      3.48%  0.02 sec  0.02 sec 
[01/24 19:40:01    658s] (I)        2  Net group 3                      3.44%  0.02 sec  0.02 sec 
[01/24 19:40:01    658s] (I)        2  Net group 5                      3.37%  0.01 sec  0.01 sec 
[01/24 19:40:01    658s] (I)        2  Net group 4                      2.55%  0.01 sec  0.01 sec 
[01/24 19:40:01    658s] (I)        2  Net group 8                      2.50%  0.01 sec  0.01 sec 
[01/24 19:40:01    658s] (I)        2  Net group 6                      2.42%  0.01 sec  0.01 sec 
[01/24 19:40:01    658s] (I)        2  Net group 1                      2.38%  0.01 sec  0.02 sec 
[01/24 19:40:01    658s] (I)        2  Create route kernel              1.82%  0.01 sec  0.01 sec 
[01/24 19:40:01    658s] (I)        2  Export DB wires                  0.42%  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)        2  Export 2D cong map               0.20%  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)        2  Others data preparation          0.07%  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)        2  Initialization                   0.07%  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)        3  Import route data (1T)          16.79%  0.07 sec  0.07 sec 
[01/24 19:40:01    658s] (I)        3  Import place data               13.55%  0.06 sec  0.06 sec 
[01/24 19:40:01    658s] (I)        3  Layer assignment (1T)            3.08%  0.01 sec  0.01 sec 
[01/24 19:40:01    658s] (I)        3  Phase 1g                         2.89%  0.01 sec  0.00 sec 
[01/24 19:40:01    658s] (I)        3  Phase 1e                         2.58%  0.01 sec  0.01 sec 
[01/24 19:40:01    658s] (I)        3  Phase 1a                         2.09%  0.01 sec  0.02 sec 
[01/24 19:40:01    658s] (I)        3  Phase 1h                         1.47%  0.01 sec  0.01 sec 
[01/24 19:40:01    658s] (I)        3  Generate topology                1.34%  0.01 sec  0.00 sec 
[01/24 19:40:01    658s] (I)        3  Phase 1b                         0.45%  0.00 sec  0.01 sec 
[01/24 19:40:01    658s] (I)        3  Export all nets                  0.27%  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)        3  Phase 1c                         0.06%  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)        3  Phase 1d                         0.06%  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)        3  Phase 1f                         0.06%  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)        3  Set wire vias                    0.04%  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)        4  Read nets                       10.44%  0.05 sec  0.04 sec 
[01/24 19:40:01    658s] (I)        4  Model blockage capacity         10.22%  0.04 sec  0.04 sec 
[01/24 19:40:01    658s] (I)        4  Post Routing                     3.35%  0.01 sec  0.01 sec 
[01/24 19:40:01    658s] (I)        4  Read instances and placement     3.05%  0.01 sec  0.02 sec 
[01/24 19:40:01    658s] (I)        4  Read blockages ( Layer 2-11 )    1.96%  0.01 sec  0.01 sec 
[01/24 19:40:01    658s] (I)        4  Read prerouted                   1.73%  0.01 sec  0.01 sec 
[01/24 19:40:01    658s] (I)        4  Pattern routing (1T)             1.31%  0.01 sec  0.02 sec 
[01/24 19:40:01    658s] (I)        4  Route legalization               0.83%  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)        4  Read unlegalized nets            0.49%  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)        4  Initialize 3D grid graph         0.38%  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)        4  Move terms for access (1T)       0.10%  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)        4  Add via demand to 2D             0.07%  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)        5  Initialize 3D capacity           9.64%  0.04 sec  0.04 sec 
[01/24 19:40:01    658s] (I)        5  Read instance blockages          1.02%  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)        5  Read PG blockages                0.46%  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)        5  Legalize Blockage Violations     0.03%  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)        5  Read clock blockages             0.03%  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/24 19:40:01    658s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/24 19:40:01    658s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/24 19:40:01    658s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.5 real=0:00:00.5)
[01/24 19:40:01    658s]     Routing using eGR in eGR->NR Step done.
[01/24 19:40:01    658s]     Routing using NR in eGR->NR Step...
[01/24 19:40:01    658s] 
[01/24 19:40:01    658s] CCOPT: Preparing to route 19 clock nets with NanoRoute.
[01/24 19:40:01    658s]   16 nets are default rule and 3 are NDR_13.
[01/24 19:40:01    658s]   Preferred NanoRoute mode settings: Current
[01/24 19:40:01    658s] -droutePostRouteSpreadWire auto
[01/24 19:40:01    658s] -droutePostRouteWidenWireRule ""
[01/24 19:40:01    658s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[01/24 19:40:01    658s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[01/24 19:40:01    658s] To increase the message display limit, refer to the product command reference manual.
[01/24 19:40:01    658s]       Clock detailed routing...
[01/24 19:40:01    658s]         NanoRoute...
[01/24 19:40:01    658s] % Begin globalDetailRoute (date=01/24 19:40:01, mem=1678.0M)
[01/24 19:40:01    658s] 
[01/24 19:40:01    658s] globalDetailRoute
[01/24 19:40:01    658s] 
[01/24 19:40:01    658s] #Start globalDetailRoute on Wed Jan 24 19:40:01 2024
[01/24 19:40:01    658s] #
[01/24 19:40:01    658s] ### Time Record (globalDetailRoute) is installed.
[01/24 19:40:01    658s] ### Time Record (Pre Callback) is installed.
[01/24 19:40:01    658s] ### Time Record (Pre Callback) is uninstalled.
[01/24 19:40:01    658s] ### Time Record (DB Import) is installed.
[01/24 19:40:01    658s] ### Time Record (Timing Data Generation) is installed.
[01/24 19:40:01    658s] ### Time Record (Timing Data Generation) is uninstalled.
[01/24 19:40:01    658s] ### info: trigger incremental rule import ( 1 new NDR ).
[01/24 19:40:01    658s] ### info: trigger incremental reloading library data ( #rule = 1 ).
[01/24 19:40:01    658s] ### Net info: total nets: 13879
[01/24 19:40:01    658s] ### Net info: dirty nets: 0
[01/24 19:40:01    658s] ### Net info: marked as disconnected nets: 0
[01/24 19:40:01    658s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=19)
[01/24 19:40:02    658s] #num needed restored net=0
[01/24 19:40:02    658s] #need_extraction net=0 (total=13879)
[01/24 19:40:02    658s] ### Net info: fully routed nets: 19
[01/24 19:40:02    658s] ### Net info: trivial (< 2 pins) nets: 2072
[01/24 19:40:02    658s] ### Net info: unrouted nets: 11788
[01/24 19:40:02    658s] ### Net info: re-extraction nets: 0
[01/24 19:40:02    658s] ### Net info: selected nets: 19
[01/24 19:40:02    658s] ### Net info: ignored nets: 0
[01/24 19:40:02    658s] ### Net info: skip routing nets: 0
[01/24 19:40:02    659s] ### import design signature (4): route=1694243004 fixed_route=1627515065 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=861745886 dirty_area=0 del_dirty_area=0 cell=1117221640 placement=1142820600 pin_access=1 inst_pattern=1
[01/24 19:40:02    659s] ### Time Record (DB Import) is uninstalled.
[01/24 19:40:02    659s] #NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
[01/24 19:40:02    659s] #
[01/24 19:40:02    659s] #Wire/Via statistics before line assignment ...
[01/24 19:40:02    659s] #Total number of nets with non-default rule or having extra spacing = 3
[01/24 19:40:02    659s] #Total wire length = 3932 um.
[01/24 19:40:02    659s] #Total half perimeter of net bounding box = 2038 um.
[01/24 19:40:02    659s] #Total wire length on LAYER Metal1 = 0 um.
[01/24 19:40:02    659s] #Total wire length on LAYER Metal2 = 344 um.
[01/24 19:40:02    659s] #Total wire length on LAYER Metal3 = 342 um.
[01/24 19:40:02    659s] #Total wire length on LAYER Metal4 = 491 um.
[01/24 19:40:02    659s] #Total wire length on LAYER Metal5 = 1420 um.
[01/24 19:40:02    659s] #Total wire length on LAYER Metal6 = 1335 um.
[01/24 19:40:02    659s] #Total wire length on LAYER Metal7 = 0 um.
[01/24 19:40:02    659s] #Total wire length on LAYER Metal8 = 0 um.
[01/24 19:40:02    659s] #Total wire length on LAYER Metal9 = 0 um.
[01/24 19:40:02    659s] #Total wire length on LAYER Metal10 = 0 um.
[01/24 19:40:02    659s] #Total wire length on LAYER Metal11 = 0 um.
[01/24 19:40:02    659s] #Total number of vias = 2281
[01/24 19:40:02    659s] #Up-Via Summary (total 2281):
[01/24 19:40:02    659s] #           
[01/24 19:40:02    659s] #-----------------------
[01/24 19:40:02    659s] # Metal1            530
[01/24 19:40:02    659s] # Metal2            563
[01/24 19:40:02    659s] # Metal3            438
[01/24 19:40:02    659s] # Metal4            384
[01/24 19:40:02    659s] # Metal5            366
[01/24 19:40:02    659s] #-----------------------
[01/24 19:40:02    659s] #                  2281 
[01/24 19:40:02    659s] #
[01/24 19:40:02    659s] ### Time Record (Data Preparation) is installed.
[01/24 19:40:02    659s] #Start routing data preparation on Wed Jan 24 19:40:02 2024
[01/24 19:40:02    659s] #
[01/24 19:40:02    659s] #Minimum voltage of a net in the design = 0.000.
[01/24 19:40:02    659s] #Maximum voltage of a net in the design = 0.900.
[01/24 19:40:02    659s] #Voltage range [0.000 - 0.900] has 13804 nets.
[01/24 19:40:02    659s] #Voltage range [0.000 - 0.000] has 74 nets.
[01/24 19:40:02    659s] #Voltage range [0.900 - 0.900] has 1 net.
[01/24 19:40:02    659s] #Build and mark too close pins for the same net.
[01/24 19:40:02    659s] ### Time Record (Cell Pin Access) is installed.
[01/24 19:40:02    659s] #Rebuild pin access data for design.
[01/24 19:40:02    659s] #Initial pin access analysis.
[01/24 19:40:06    663s] #Detail pin access analysis.
[01/24 19:40:06    663s] ### Time Record (Cell Pin Access) is uninstalled.
[01/24 19:40:06    663s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/24 19:40:06    663s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 19:40:06    663s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 19:40:06    663s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 19:40:06    663s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 19:40:06    663s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 19:40:06    663s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 19:40:06    663s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 19:40:06    663s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 19:40:06    663s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/24 19:40:06    663s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/24 19:40:06    663s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1689.80 (MB), peak = 1814.39 (MB)
[01/24 19:40:07    663s] #Regenerating Ggrids automatically.
[01/24 19:40:07    663s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/24 19:40:07    663s] #Using automatically generated G-grids.
[01/24 19:40:07    663s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/24 19:40:08    665s] #Done routing data preparation.
[01/24 19:40:08    665s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1756.41 (MB), peak = 1814.39 (MB)
[01/24 19:40:08    665s] ### Time Record (Data Preparation) is uninstalled.
[01/24 19:40:08    665s] #
[01/24 19:40:08    665s] #Connectivity extraction summary:
[01/24 19:40:08    665s] #19 routed net(s) are imported.
[01/24 19:40:08    665s] #2072 nets are fixed|skipped|trivial (not extracted).
[01/24 19:40:08    665s] #Total number of nets = 2091.
[01/24 19:40:08    665s] ### Total number of dirty nets = 21.
[01/24 19:40:08    665s] #
[01/24 19:40:08    665s] #Data initialization: cpu:00:00:06, real:00:00:06, mem:1.7 GB, peak:1.8 GB
[01/24 19:40:08    665s] 
[01/24 19:40:08    665s] Trim Metal Layers:
[01/24 19:40:08    665s] LayerId::1 widthSet size::2
[01/24 19:40:08    665s] LayerId::2 widthSet size::2
[01/24 19:40:08    665s] LayerId::3 widthSet size::2
[01/24 19:40:08    665s] LayerId::4 widthSet size::2
[01/24 19:40:08    665s] LayerId::5 widthSet size::2
[01/24 19:40:08    665s] LayerId::6 widthSet size::2
[01/24 19:40:08    665s] LayerId::7 widthSet size::2
[01/24 19:40:08    665s] LayerId::8 widthSet size::2
[01/24 19:40:08    665s] LayerId::9 widthSet size::2
[01/24 19:40:08    665s] LayerId::10 widthSet size::2
[01/24 19:40:08    665s] LayerId::11 widthSet size::2
[01/24 19:40:08    665s] Updating RC grid for preRoute extraction ...
[01/24 19:40:08    665s] eee: pegSigSF::1.070000
[01/24 19:40:08    665s] Initializing multi-corner resistance tables ...
[01/24 19:40:08    665s] eee: l::1 avDens::0.093963 usedTrk::1657.500732 availTrk::17640.000000 sigTrk::1657.500732
[01/24 19:40:08    665s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 19:40:08    665s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 19:40:08    665s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 19:40:08    665s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 19:40:08    665s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 19:40:08    665s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 19:40:08    665s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 19:40:08    665s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/24 19:40:08    665s] eee: l::10 avDens::0.085682 usedTrk::123.073185 availTrk::1436.400000 sigTrk::123.073185
[01/24 19:40:08    665s] eee: l::11 avDens::0.054061 usedTrk::163.481812 availTrk::3024.000000 sigTrk::163.481812
[01/24 19:40:08    665s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:40:08    665s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.823200 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 19:40:08    665s] #Successfully loaded pre-route RC model
[01/24 19:40:08    665s] #Enabled timing driven Line Assignment.
[01/24 19:40:08    665s] ### Time Record (Line Assignment) is installed.
[01/24 19:40:08    665s] #
[01/24 19:40:08    665s] #Begin Line Assignment ...
[01/24 19:40:08    665s] #
[01/24 19:40:08    665s] #Begin build data ...
[01/24 19:40:08    665s] #
[01/24 19:40:08    665s] #Distribution of nets:
[01/24 19:40:08    665s] #     7700 ( 2         pin),   1634 ( 3         pin),   1463 ( 4         pin),
[01/24 19:40:08    665s] #      297 ( 5         pin),    118 ( 6         pin),    110 ( 7         pin),
[01/24 19:40:08    665s] #       46 ( 8         pin),     34 ( 9         pin),    146 (10-19      pin),
[01/24 19:40:08    665s] #       70 (20-29      pin),    172 (30-39      pin),      9 (40-49      pin),
[01/24 19:40:08    665s] #        1 (50-59      pin),      6 (60-69      pin),      1 (70-79      pin),
[01/24 19:40:08    665s] #        0 (>=2000     pin).
[01/24 19:40:08    665s] #Total: 13879 nets, 11807 non-trivial nets, 19 fully global routed, 19 clocks,
[01/24 19:40:08    665s] #       1 tie-net, 3 nets have nondefault rule, 19 nets have layer range,
[01/24 19:40:08    665s] #       19 nets have weight, 19 nets have avoid detour, 19 nets have priority.
[01/24 19:40:08    665s] #
[01/24 19:40:08    665s] #  Rule           #net     #shield    Pref.Layer
[01/24 19:40:08    665s] #-----------------------------------------------
[01/24 19:40:08    665s] #  NDR_13            3           0      [ 5,  7]
[01/24 19:40:08    665s] #
[01/24 19:40:08    665s] #Nets in 1 layer range:
[01/24 19:40:08    665s] #   (Metal5, Metal7) :       19 ( 0.2%)
[01/24 19:40:08    665s] #
[01/24 19:40:08    665s] #19 nets selected.
[01/24 19:40:08    665s] #
[01/24 19:40:08    665s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[01/24 19:40:08    665s] ### 
[01/24 19:40:08    665s] ### Net length summary before Line Assignment:
[01/24 19:40:08    665s] ### Layer     H-Len   V-Len         Total       #Up-Via
[01/24 19:40:08    665s] ### ---------------------------------------------------
[01/24 19:40:08    665s] ### Metal1        0       0       0(  0%)     530( 23%)
[01/24 19:40:08    665s] ### Metal2        0     341     341(  9%)     575( 25%)
[01/24 19:40:08    665s] ### Metal3      343       0     343(  9%)     438( 19%)
[01/24 19:40:08    665s] ### Metal4        0     491     491( 12%)     384( 17%)
[01/24 19:40:08    665s] ### Metal5     1419       0    1419( 36%)     366( 16%)
[01/24 19:40:08    665s] ### Metal6        0    1335    1335( 34%)       0(  0%)
[01/24 19:40:08    665s] ### Metal7        0       0       0(  0%)       0(  0%)
[01/24 19:40:08    665s] ### Metal8        0       0       0(  0%)       0(  0%)
[01/24 19:40:08    665s] ### Metal9        0       0       0(  0%)       0(  0%)
[01/24 19:40:08    665s] ### Metal10       0       0       0(  0%)       0(  0%)
[01/24 19:40:08    665s] ### Metal11       0       0       0(  0%)       0(  0%)
[01/24 19:40:08    665s] ### ---------------------------------------------------
[01/24 19:40:08    665s] ###            1763    2168    3932          2293      
[01/24 19:40:09    666s] ### 
[01/24 19:40:09    666s] ### Net length and overlap summary after Line Assignment:
[01/24 19:40:09    666s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[01/24 19:40:09    666s] ### ----------------------------------------------------------------------------
[01/24 19:40:09    666s] ### Metal1        0       0       0(  0%)     530( 24%)    0(  0%)     0(  0.0%)
[01/24 19:40:09    666s] ### Metal2        0     349     349(  9%)     552( 25%)    0(  0%)     0(  0.0%)
[01/24 19:40:09    666s] ### Metal3      362       0     362(  9%)     429( 20%)    0(  0%)     0(  0.0%)
[01/24 19:40:09    666s] ### Metal4        0     499     499( 13%)     364( 17%)    0(  0%)     0(  0.0%)
[01/24 19:40:09    666s] ### Metal5     1413       0    1413( 36%)     313( 14%)    0(  0%)     0(  0.0%)
[01/24 19:40:09    666s] ### Metal6        0    1310    1310( 33%)       0(  0%)    0(  0%)     0(  0.0%)
[01/24 19:40:09    666s] ### Metal7        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/24 19:40:09    666s] ### Metal8        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/24 19:40:09    666s] ### Metal9        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/24 19:40:09    666s] ### Metal10       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/24 19:40:09    666s] ### Metal11       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/24 19:40:09    666s] ### ----------------------------------------------------------------------------
[01/24 19:40:09    666s] ###            1776    2160    3936          2188          0           0        
[01/24 19:40:09    666s] #
[01/24 19:40:09    666s] #Line Assignment statistics:
[01/24 19:40:09    666s] #Cpu time = 00:00:01
[01/24 19:40:09    666s] #Elapsed time = 00:00:01
[01/24 19:40:09    666s] #Increased memory = 8.63 (MB)
[01/24 19:40:09    666s] #Total memory = 1773.14 (MB)
[01/24 19:40:09    666s] #Peak memory = 1814.39 (MB)
[01/24 19:40:09    666s] #End Line Assignment: cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:1.8 GB
[01/24 19:40:09    666s] #
[01/24 19:40:09    666s] #Begin assignment summary ...
[01/24 19:40:09    666s] #
[01/24 19:40:09    666s] #  Total number of segments             = 1682
[01/24 19:40:09    666s] #  Total number of overlap segments     =    1 (  0.1%)
[01/24 19:40:09    666s] #  Total number of assigned segments    = 1174 ( 69.8%)
[01/24 19:40:09    666s] #  Total number of shifted segments     =   10 (  0.6%)
[01/24 19:40:09    666s] #  Average movement of shifted segments =    5.30 tracks
[01/24 19:40:09    666s] #
[01/24 19:40:09    666s] #  Total number of overlaps             =    0
[01/24 19:40:09    666s] #  Total length of overlaps             =    0 um
[01/24 19:40:09    666s] #
[01/24 19:40:09    666s] #End assignment summary.
[01/24 19:40:09    666s] ### Time Record (Line Assignment) is uninstalled.
[01/24 19:40:09    666s] #
[01/24 19:40:09    666s] #Wire/Via statistics after line assignment ...
[01/24 19:40:09    666s] #Total number of nets with non-default rule or having extra spacing = 3
[01/24 19:40:09    666s] #Total wire length = 3936 um.
[01/24 19:40:09    666s] #Total half perimeter of net bounding box = 2038 um.
[01/24 19:40:09    666s] #Total wire length on LAYER Metal1 = 1 um.
[01/24 19:40:09    666s] #Total wire length on LAYER Metal2 = 350 um.
[01/24 19:40:09    666s] #Total wire length on LAYER Metal3 = 363 um.
[01/24 19:40:09    666s] #Total wire length on LAYER Metal4 = 500 um.
[01/24 19:40:09    666s] #Total wire length on LAYER Metal5 = 1413 um.
[01/24 19:40:09    666s] #Total wire length on LAYER Metal6 = 1311 um.
[01/24 19:40:09    666s] #Total wire length on LAYER Metal7 = 0 um.
[01/24 19:40:09    666s] #Total wire length on LAYER Metal8 = 0 um.
[01/24 19:40:09    666s] #Total wire length on LAYER Metal9 = 0 um.
[01/24 19:40:09    666s] #Total wire length on LAYER Metal10 = 0 um.
[01/24 19:40:09    666s] #Total wire length on LAYER Metal11 = 0 um.
[01/24 19:40:09    666s] #Total number of vias = 2188
[01/24 19:40:09    666s] #Up-Via Summary (total 2188):
[01/24 19:40:09    666s] #           
[01/24 19:40:09    666s] #-----------------------
[01/24 19:40:09    666s] # Metal1            530
[01/24 19:40:09    666s] # Metal2            552
[01/24 19:40:09    666s] # Metal3            429
[01/24 19:40:09    666s] # Metal4            364
[01/24 19:40:09    666s] # Metal5            313
[01/24 19:40:09    666s] #-----------------------
[01/24 19:40:09    666s] #                  2188 
[01/24 19:40:09    666s] #
[01/24 19:40:09    666s] #Routing data preparation, pin analysis, line assignment statistics:
[01/24 19:40:09    666s] #Cpu time = 00:00:07
[01/24 19:40:09    666s] #Elapsed time = 00:00:07
[01/24 19:40:09    666s] #Increased memory = 91.36 (MB)
[01/24 19:40:09    666s] #Total memory = 1770.69 (MB)
[01/24 19:40:09    666s] #Peak memory = 1814.39 (MB)
[01/24 19:40:09    666s] #RTESIG:78da95934f4fc32018c63dfb29de743bd4c44d5e68577af062324f46cdfc735db0654d23
[01/24 19:40:09    666s] #       85a550cdbebd54bdcc4cd83801f9f1f03e0f2f93e9eb720509c539cb6716315b23dcaf28
[01/24 19:40:09    666s] #       2525d2192524bba2b8c67cf672939c4fa60f8fcf141210d6b68d5e77a696d79532d53bb8
[01/24 19:40:09    666s] #       b66b75f3b38309a4d6f57e7d0983953d58e99c5f5dfc0a14e0fa4142fa668c3a4860c660
[01/24 19:40:09    666s] #       23940d319471a004d2563bd9c8fe3053f27d9d7aa745d75650cb8d1894fb8333b6885596
[01/24 19:40:09    666s] #       736fdf99ad51a6d98132def267dbcbb0e182f8431863382477cbdba7adac5aa156667072
[01/24 19:40:09    666s] #       9c874f21f1d2b1a41029dff3154e01c7f44fc1737212ced127e879ef4ceaa13b5cf2f8ba
[01/24 19:40:09    666s] #       b126c9172564382fc83820dd2823dc61b2281824df31052f2d7c6998875b0a79eeb53e58
[01/24 19:40:09    666s] #       e45df8d827d6095d8bbe0e5ecab9d7d346074ba3882c9607c5228bff1a9fc511105f1c03
[01/24 19:40:09    666s] #       95718852efeedfaccebe0065fe63fd
[01/24 19:40:09    666s] #
[01/24 19:40:09    666s] #Skip comparing routing design signature in db-snapshot flow
[01/24 19:40:09    666s] ### Time Record (Detail Routing) is installed.
[01/24 19:40:09    666s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/24 19:40:09    666s] #
[01/24 19:40:09    666s] #Start Detail Routing..
[01/24 19:40:09    666s] #start initial detail routing ...
[01/24 19:40:09    666s] ### Design has 21 dirty nets
[01/24 19:40:15    672s] ### Routing stats: routing = 69.65% drc-check-only = 4.13%
[01/24 19:40:15    672s] #   number of violations = 0
[01/24 19:40:15    672s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1776.51 (MB), peak = 1816.27 (MB)
[01/24 19:40:15    672s] #Complete Detail Routing.
[01/24 19:40:15    672s] #Total number of nets with non-default rule or having extra spacing = 3
[01/24 19:40:15    672s] #Total wire length = 4032 um.
[01/24 19:40:15    672s] #Total half perimeter of net bounding box = 2038 um.
[01/24 19:40:15    672s] #Total wire length on LAYER Metal1 = 1 um.
[01/24 19:40:15    672s] #Total wire length on LAYER Metal2 = 374 um.
[01/24 19:40:15    672s] #Total wire length on LAYER Metal3 = 372 um.
[01/24 19:40:15    672s] #Total wire length on LAYER Metal4 = 522 um.
[01/24 19:40:15    672s] #Total wire length on LAYER Metal5 = 1422 um.
[01/24 19:40:15    672s] #Total wire length on LAYER Metal6 = 1342 um.
[01/24 19:40:15    672s] #Total wire length on LAYER Metal7 = 0 um.
[01/24 19:40:15    672s] #Total wire length on LAYER Metal8 = 0 um.
[01/24 19:40:15    672s] #Total wire length on LAYER Metal9 = 0 um.
[01/24 19:40:15    672s] #Total wire length on LAYER Metal10 = 0 um.
[01/24 19:40:15    672s] #Total wire length on LAYER Metal11 = 0 um.
[01/24 19:40:15    672s] #Total number of vias = 2129
[01/24 19:40:15    672s] #Up-Via Summary (total 2129):
[01/24 19:40:15    672s] #           
[01/24 19:40:15    672s] #-----------------------
[01/24 19:40:15    672s] # Metal1            530
[01/24 19:40:15    672s] # Metal2            521
[01/24 19:40:15    672s] # Metal3            427
[01/24 19:40:15    672s] # Metal4            350
[01/24 19:40:15    672s] # Metal5            301
[01/24 19:40:15    672s] #-----------------------
[01/24 19:40:15    672s] #                  2129 
[01/24 19:40:15    672s] #
[01/24 19:40:15    672s] #Total number of DRC violations = 0
[01/24 19:40:15    672s] ### Time Record (Detail Routing) is uninstalled.
[01/24 19:40:15    672s] #Cpu time = 00:00:06
[01/24 19:40:15    672s] #Elapsed time = 00:00:06
[01/24 19:40:15    672s] #Increased memory = 5.85 (MB)
[01/24 19:40:15    672s] #Total memory = 1776.54 (MB)
[01/24 19:40:15    672s] #Peak memory = 1816.27 (MB)
[01/24 19:40:15    672s] #Skip updating routing design signature in db-snapshot flow
[01/24 19:40:15    672s] #detailRoute Statistics:
[01/24 19:40:15    672s] #Cpu time = 00:00:06
[01/24 19:40:15    672s] #Elapsed time = 00:00:06
[01/24 19:40:15    672s] #Increased memory = 5.86 (MB)
[01/24 19:40:15    672s] #Total memory = 1776.55 (MB)
[01/24 19:40:15    672s] #Peak memory = 1816.27 (MB)
[01/24 19:40:15    672s] ### Time Record (DB Export) is installed.
[01/24 19:40:15    672s] ### export design design signature (9): route=966839569 fixed_route=1627515065 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1839372797 dirty_area=0 del_dirty_area=0 cell=1117221640 placement=1142820600 pin_access=2034188343 inst_pattern=1
[01/24 19:40:15    672s] #	no debugging net set
[01/24 19:40:15    672s] ### Time Record (DB Export) is uninstalled.
[01/24 19:40:15    672s] ### Time Record (Post Callback) is installed.
[01/24 19:40:15    672s] ### Time Record (Post Callback) is uninstalled.
[01/24 19:40:15    672s] #
[01/24 19:40:15    672s] #globalDetailRoute statistics:
[01/24 19:40:15    672s] #Cpu time = 00:00:14
[01/24 19:40:15    672s] #Elapsed time = 00:00:14
[01/24 19:40:15    672s] #Increased memory = 53.54 (MB)
[01/24 19:40:15    672s] #Total memory = 1731.66 (MB)
[01/24 19:40:15    672s] #Peak memory = 1816.27 (MB)
[01/24 19:40:15    672s] #Number of warnings = 0
[01/24 19:40:15    672s] #Total number of warnings = 0
[01/24 19:40:15    672s] #Number of fails = 0
[01/24 19:40:15    672s] #Total number of fails = 0
[01/24 19:40:15    672s] #Complete globalDetailRoute on Wed Jan 24 19:40:15 2024
[01/24 19:40:15    672s] #
[01/24 19:40:15    672s] ### import design signature (10): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2034188343 inst_pattern=1
[01/24 19:40:15    672s] ### Time Record (globalDetailRoute) is uninstalled.
[01/24 19:40:15    672s] ### 
[01/24 19:40:15    672s] ###   Scalability Statistics
[01/24 19:40:15    672s] ### 
[01/24 19:40:15    672s] ### --------------------------------+----------------+----------------+----------------+
[01/24 19:40:15    672s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[01/24 19:40:15    672s] ### --------------------------------+----------------+----------------+----------------+
[01/24 19:40:15    672s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/24 19:40:15    672s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/24 19:40:15    672s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[01/24 19:40:15    672s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[01/24 19:40:15    672s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[01/24 19:40:15    672s] ###   Cell Pin Access               |        00:00:04|        00:00:04|             1.0|
[01/24 19:40:15    672s] ###   Data Preparation              |        00:00:03|        00:00:03|             1.0|
[01/24 19:40:15    672s] ###   Detail Routing                |        00:00:06|        00:00:06|             1.0|
[01/24 19:40:15    672s] ###   Line Assignment               |        00:00:01|        00:00:01|             1.0|
[01/24 19:40:15    672s] ###   Entire Command                |        00:00:14|        00:00:14|             1.0|
[01/24 19:40:15    672s] ### --------------------------------+----------------+----------------+----------------+
[01/24 19:40:15    672s] ### 
[01/24 19:40:15    672s] % End globalDetailRoute (date=01/24 19:40:15, total cpu=0:00:14.0, real=0:00:14.0, peak res=1816.3M, current mem=1731.6M)
[01/24 19:40:15    672s]         NanoRoute done. (took cpu=0:00:14.0 real=0:00:13.9)
[01/24 19:40:15    672s]       Clock detailed routing done.
[01/24 19:40:15    672s] Skipping check of guided vs. routed net lengths.
[01/24 19:40:15    672s] Set FIXED routing status on 19 net(s)
[01/24 19:40:15    672s] Set FIXED placed status on 18 instance(s)
[01/24 19:40:15    672s]       Route Remaining Unrouted Nets...
[01/24 19:40:15    672s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[01/24 19:40:15    672s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2221.4M, EPOCH TIME: 1706118015.706537
[01/24 19:40:15    672s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:15    672s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:15    672s] All LLGs are deleted
[01/24 19:40:15    672s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:15    672s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:15    672s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2221.4M, EPOCH TIME: 1706118015.706732
[01/24 19:40:15    672s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2221.4M, EPOCH TIME: 1706118015.706809
[01/24 19:40:15    672s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2221.4M, EPOCH TIME: 1706118015.707014
[01/24 19:40:15    672s] ### Creating LA Mngr. totSessionCpu=0:11:13 mem=2221.4M
[01/24 19:40:15    672s] ### Creating LA Mngr, finished. totSessionCpu=0:11:13 mem=2221.4M
[01/24 19:40:15    672s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2221.41 MB )
[01/24 19:40:15    672s] (I)      ==================== Layers =====================
[01/24 19:40:15    672s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:40:15    672s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 19:40:15    672s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:40:15    672s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 19:40:15    672s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 19:40:15    672s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 19:40:15    672s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 19:40:15    672s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 19:40:15    672s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 19:40:15    672s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 19:40:15    672s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 19:40:15    672s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 19:40:15    672s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 19:40:15    672s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 19:40:15    672s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 19:40:15    672s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 19:40:15    672s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 19:40:15    672s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 19:40:15    672s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 19:40:15    672s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 19:40:15    672s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 19:40:15    672s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 19:40:15    672s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 19:40:15    672s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 19:40:15    672s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 19:40:15    672s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:40:15    672s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 19:40:15    672s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 19:40:15    672s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 19:40:15    672s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 19:40:15    672s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 19:40:15    672s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 19:40:15    672s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 19:40:15    672s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 19:40:15    672s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 19:40:15    672s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 19:40:15    672s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 19:40:15    672s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 19:40:15    672s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 19:40:15    672s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 19:40:15    672s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:40:15    672s] (I)      Started Import and model ( Curr Mem: 2221.41 MB )
[01/24 19:40:15    672s] (I)      Default pattern map key = picorv32_default.
[01/24 19:40:15    672s] (I)      == Non-default Options ==
[01/24 19:40:15    672s] (I)      Maximum routing layer                              : 11
[01/24 19:40:15    672s] (I)      Minimum routing layer                              : 1
[01/24 19:40:15    672s] (I)      Number of threads                                  : 1
[01/24 19:40:15    672s] (I)      Method to set GCell size                           : row
[01/24 19:40:15    672s] (I)      Counted 2617 PG shapes. We will not process PG shapes layer by layer.
[01/24 19:40:15    672s] (I)      Use row-based GCell size
[01/24 19:40:15    672s] (I)      Use row-based GCell align
[01/24 19:40:15    672s] (I)      layer 0 area = 80000
[01/24 19:40:15    672s] (I)      layer 1 area = 80000
[01/24 19:40:15    672s] (I)      layer 2 area = 80000
[01/24 19:40:15    672s] (I)      layer 3 area = 80000
[01/24 19:40:15    672s] (I)      layer 4 area = 80000
[01/24 19:40:15    672s] (I)      layer 5 area = 80000
[01/24 19:40:15    672s] (I)      layer 6 area = 80000
[01/24 19:40:15    672s] (I)      layer 7 area = 80000
[01/24 19:40:15    672s] (I)      layer 8 area = 80000
[01/24 19:40:15    672s] (I)      layer 9 area = 400000
[01/24 19:40:15    672s] (I)      layer 10 area = 400000
[01/24 19:40:15    672s] (I)      GCell unit size   : 3420
[01/24 19:40:15    672s] (I)      GCell multiplier  : 1
[01/24 19:40:15    672s] (I)      GCell row height  : 3420
[01/24 19:40:15    672s] (I)      Actual row height : 3420
[01/24 19:40:15    672s] (I)      GCell align ref   : 30000 30020
[01/24 19:40:15    672s] [NR-eGR] Track table information for default rule: 
[01/24 19:40:15    672s] [NR-eGR] Metal1 has single uniform track structure
[01/24 19:40:15    672s] [NR-eGR] Metal2 has single uniform track structure
[01/24 19:40:15    672s] [NR-eGR] Metal3 has single uniform track structure
[01/24 19:40:15    672s] [NR-eGR] Metal4 has single uniform track structure
[01/24 19:40:15    672s] [NR-eGR] Metal5 has single uniform track structure
[01/24 19:40:15    672s] [NR-eGR] Metal6 has single uniform track structure
[01/24 19:40:15    672s] [NR-eGR] Metal7 has single uniform track structure
[01/24 19:40:15    672s] [NR-eGR] Metal8 has single uniform track structure
[01/24 19:40:15    672s] [NR-eGR] Metal9 has single uniform track structure
[01/24 19:40:15    672s] [NR-eGR] Metal10 has single uniform track structure
[01/24 19:40:15    672s] [NR-eGR] Metal11 has single uniform track structure
[01/24 19:40:15    672s] (I)      ================== Default via ===================
[01/24 19:40:15    672s] (I)      +----+------------------+------------------------+
[01/24 19:40:15    672s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[01/24 19:40:15    672s] (I)      +----+------------------+------------------------+
[01/24 19:40:15    672s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[01/24 19:40:15    672s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[01/24 19:40:15    672s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[01/24 19:40:15    672s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[01/24 19:40:15    672s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[01/24 19:40:15    672s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[01/24 19:40:15    672s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[01/24 19:40:15    672s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[01/24 19:40:15    672s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[01/24 19:40:15    672s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[01/24 19:40:15    672s] (I)      +----+------------------+------------------------+
[01/24 19:40:15    672s] [NR-eGR] Read 4851 PG shapes
[01/24 19:40:15    672s] [NR-eGR] Read 0 clock shapes
[01/24 19:40:15    672s] [NR-eGR] Read 0 other shapes
[01/24 19:40:15    672s] [NR-eGR] #Routing Blockages  : 0
[01/24 19:40:15    672s] [NR-eGR] #Instance Blockages : 386510
[01/24 19:40:15    672s] [NR-eGR] #PG Blockages       : 4851
[01/24 19:40:15    672s] [NR-eGR] #Halo Blockages     : 0
[01/24 19:40:15    672s] [NR-eGR] #Boundary Blockages : 0
[01/24 19:40:15    672s] [NR-eGR] #Clock Blockages    : 0
[01/24 19:40:15    672s] [NR-eGR] #Other Blockages    : 0
[01/24 19:40:15    672s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 19:40:15    672s] [NR-eGR] Num Prerouted Nets = 19  Num Prerouted Wires = 3050
[01/24 19:40:15    673s] [NR-eGR] Read 11806 nets ( ignored 19 )
[01/24 19:40:15    673s] (I)      early_global_route_priority property id does not exist.
[01/24 19:40:15    673s] (I)      Read Num Blocks=391361  Num Prerouted Wires=3050  Num CS=0
[01/24 19:40:16    673s] (I)      Layer 0 (H) : #blockages 387125 : #preroutes 514
[01/24 19:40:16    673s] (I)      Layer 1 (V) : #blockages 492 : #preroutes 649
[01/24 19:40:16    673s] (I)      Layer 2 (H) : #blockages 492 : #preroutes 698
[01/24 19:40:16    673s] (I)      Layer 3 (V) : #blockages 492 : #preroutes 553
[01/24 19:40:16    673s] (I)      Layer 4 (H) : #blockages 492 : #preroutes 561
[01/24 19:40:16    673s] (I)      Layer 5 (V) : #blockages 492 : #preroutes 75
[01/24 19:40:16    673s] (I)      Layer 6 (H) : #blockages 492 : #preroutes 0
[01/24 19:40:16    673s] (I)      Layer 7 (V) : #blockages 492 : #preroutes 0
[01/24 19:40:16    673s] (I)      Layer 8 (H) : #blockages 492 : #preroutes 0
[01/24 19:40:16    673s] (I)      Layer 9 (V) : #blockages 270 : #preroutes 0
[01/24 19:40:16    673s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 19:40:16    673s] (I)      Number of ignored nets                =     19
[01/24 19:40:16    673s] (I)      Number of connected nets              =      0
[01/24 19:40:16    673s] (I)      Number of fixed nets                  =     19.  Ignored: Yes
[01/24 19:40:16    673s] (I)      Number of clock nets                  =     19.  Ignored: No
[01/24 19:40:16    673s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 19:40:16    673s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 19:40:16    673s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 19:40:16    673s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 19:40:16    673s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 19:40:16    673s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 19:40:16    673s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 19:40:16    673s] (I)      Ndr track 0 does not exist
[01/24 19:40:16    673s] (I)      ---------------------Grid Graph Info--------------------
[01/24 19:40:16    673s] (I)      Routing area        : (0, 0) - (484800, 477280)
[01/24 19:40:16    673s] (I)      Core area           : (30000, 30020) - (454800, 447260)
[01/24 19:40:16    673s] (I)      Site width          :   400  (dbu)
[01/24 19:40:16    673s] (I)      Row height          :  3420  (dbu)
[01/24 19:40:16    673s] (I)      GCell row height    :  3420  (dbu)
[01/24 19:40:16    673s] (I)      GCell width         :  3420  (dbu)
[01/24 19:40:16    673s] (I)      GCell height        :  3420  (dbu)
[01/24 19:40:16    673s] (I)      Grid                :   141   139    11
[01/24 19:40:16    673s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 19:40:16    673s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 19:40:16    673s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 19:40:16    673s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 19:40:16    673s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 19:40:16    673s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 19:40:16    673s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/24 19:40:16    673s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 19:40:16    673s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 19:40:16    673s] (I)      Total num of tracks :  1256  1212  1256  1212  1256  1212  1256  1212  1256   484   502
[01/24 19:40:16    673s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 19:40:16    673s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 19:40:16    673s] (I)      --------------------------------------------------------
[01/24 19:40:16    673s] 
[01/24 19:40:16    673s] [NR-eGR] ============ Routing rule table ============
[01/24 19:40:16    673s] [NR-eGR] Rule id: 0  Nets: 11787
[01/24 19:40:16    673s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 19:40:16    673s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/24 19:40:16    673s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/24 19:40:16    673s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/24 19:40:16    673s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/24 19:40:16    673s] [NR-eGR] ========================================
[01/24 19:40:16    673s] [NR-eGR] 
[01/24 19:40:16    673s] (I)      =============== Blocked Tracks ===============
[01/24 19:40:16    673s] (I)      +-------+---------+----------+---------------+
[01/24 19:40:16    673s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 19:40:16    673s] (I)      +-------+---------+----------+---------------+
[01/24 19:40:16    673s] (I)      |     1 |  177096 |   131680 |        74.36% |
[01/24 19:40:16    673s] (I)      |     2 |  168468 |     8364 |         4.96% |
[01/24 19:40:16    673s] (I)      |     3 |  177096 |     1476 |         0.83% |
[01/24 19:40:16    673s] (I)      |     4 |  168468 |     8364 |         4.96% |
[01/24 19:40:16    673s] (I)      |     5 |  177096 |     1476 |         0.83% |
[01/24 19:40:16    673s] (I)      |     6 |  168468 |     8364 |         4.96% |
[01/24 19:40:16    673s] (I)      |     7 |  177096 |     1476 |         0.83% |
[01/24 19:40:16    673s] (I)      |     8 |  168468 |     8364 |         4.96% |
[01/24 19:40:16    673s] (I)      |     9 |  177096 |     2952 |         1.67% |
[01/24 19:40:16    673s] (I)      |    10 |   67276 |     4288 |         6.37% |
[01/24 19:40:16    673s] (I)      |    11 |   70782 |    11968 |        16.91% |
[01/24 19:40:16    673s] (I)      +-------+---------+----------+---------------+
[01/24 19:40:16    673s] (I)      Finished Import and model ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 2243.03 MB )
[01/24 19:40:16    673s] (I)      Reset routing kernel
[01/24 19:40:16    673s] (I)      Started Global Routing ( Curr Mem: 2243.03 MB )
[01/24 19:40:16    673s] (I)      totalPins=39831  totalGlobalPin=38837 (97.50%)
[01/24 19:40:16    673s] (I)      total 2D Cap : 1534800 = (807762 H, 727038 V)
[01/24 19:40:16    673s] [NR-eGR] Layer group 1: route 11787 net(s) in layer range [1, 11]
[01/24 19:40:16    673s] (I)      
[01/24 19:40:16    673s] (I)      ============  Phase 1a Route ============
[01/24 19:40:16    673s] (I)      Usage: 125932 = (65530 H, 60402 V) = (8.11% H, 8.31% V) = (1.121e+05um H, 1.033e+05um V)
[01/24 19:40:16    673s] (I)      
[01/24 19:40:16    673s] (I)      ============  Phase 1b Route ============
[01/24 19:40:16    673s] (I)      Usage: 125932 = (65530 H, 60402 V) = (8.11% H, 8.31% V) = (1.121e+05um H, 1.033e+05um V)
[01/24 19:40:16    673s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.153437e+05um
[01/24 19:40:16    673s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 19:40:16    673s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 19:40:16    673s] (I)      
[01/24 19:40:16    673s] (I)      ============  Phase 1c Route ============
[01/24 19:40:16    673s] (I)      Usage: 125932 = (65530 H, 60402 V) = (8.11% H, 8.31% V) = (1.121e+05um H, 1.033e+05um V)
[01/24 19:40:16    673s] (I)      
[01/24 19:40:16    673s] (I)      ============  Phase 1d Route ============
[01/24 19:40:16    673s] (I)      Usage: 125932 = (65530 H, 60402 V) = (8.11% H, 8.31% V) = (1.121e+05um H, 1.033e+05um V)
[01/24 19:40:16    673s] (I)      
[01/24 19:40:16    673s] (I)      ============  Phase 1e Route ============
[01/24 19:40:16    673s] (I)      Usage: 125932 = (65530 H, 60402 V) = (8.11% H, 8.31% V) = (1.121e+05um H, 1.033e+05um V)
[01/24 19:40:16    673s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.153437e+05um
[01/24 19:40:16    673s] (I)      
[01/24 19:40:16    673s] (I)      ============  Phase 1l Route ============
[01/24 19:40:16    673s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/24 19:40:16    673s] (I)      Layer  1:      45781       144        38      117288       57852    (66.97%) 
[01/24 19:40:16    673s] (I)      Layer  2:     164998     49155         4           0      166366    ( 0.00%) 
[01/24 19:40:16    673s] (I)      Layer  3:     174664     47435         4           0      175140    ( 0.00%) 
[01/24 19:40:16    673s] (I)      Layer  4:     164998     21371         0           0      166366    ( 0.00%) 
[01/24 19:40:16    673s] (I)      Layer  5:     174664     14219         0           0      175140    ( 0.00%) 
[01/24 19:40:16    673s] (I)      Layer  6:     164998      1469         0           0      166366    ( 0.00%) 
[01/24 19:40:16    673s] (I)      Layer  7:     174664       489         0           0      175140    ( 0.00%) 
[01/24 19:40:16    673s] (I)      Layer  8:     164998        90         0           0      166366    ( 0.00%) 
[01/24 19:40:16    673s] (I)      Layer  9:     173722        38         0           0      175140    ( 0.00%) 
[01/24 19:40:16    673s] (I)      Layer 10:      62527         2         0        3174       63373    ( 4.77%) 
[01/24 19:40:16    673s] (I)      Layer 11:      58358         0         0        8273       61783    (11.81%) 
[01/24 19:40:16    673s] (I)      Total:       1524372    134412        46      128733     1549027    ( 7.67%) 
[01/24 19:40:16    673s] (I)      
[01/24 19:40:16    673s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 19:40:16    673s] [NR-eGR]                        OverCon           OverCon            
[01/24 19:40:16    673s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/24 19:40:16    673s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/24 19:40:16    673s] [NR-eGR] ---------------------------------------------------------------
[01/24 19:40:16    673s] [NR-eGR]  Metal1 ( 1)        38( 0.59%)         0( 0.00%)   ( 0.59%) 
[01/24 19:40:16    673s] [NR-eGR]  Metal2 ( 2)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/24 19:40:16    673s] [NR-eGR]  Metal3 ( 3)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/24 19:40:16    673s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:40:16    673s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:40:16    673s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:40:16    673s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:40:16    673s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:40:16    673s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:40:16    673s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:40:16    673s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:40:16    673s] [NR-eGR] ---------------------------------------------------------------
[01/24 19:40:16    673s] [NR-eGR]        Total        46( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/24 19:40:16    673s] [NR-eGR] 
[01/24 19:40:16    673s] (I)      Finished Global Routing ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 2243.03 MB )
[01/24 19:40:16    673s] (I)      total 2D Cap : 1536235 = (808455 H, 727780 V)
[01/24 19:40:16    673s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 19:40:16    673s] (I)      ============= Track Assignment ============
[01/24 19:40:16    673s] (I)      Started Track Assignment (1T) ( Curr Mem: 2243.03 MB )
[01/24 19:40:16    673s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/24 19:40:16    673s] (I)      Run Multi-thread track assignment
[01/24 19:40:16    673s] (I)      Finished Track Assignment (1T) ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2243.03 MB )
[01/24 19:40:16    673s] (I)      Started Export ( Curr Mem: 2243.03 MB )
[01/24 19:40:16    673s] [NR-eGR]                  Length (um)   Vias 
[01/24 19:40:16    673s] [NR-eGR] ------------------------------------
[01/24 19:40:16    673s] [NR-eGR]  Metal1   (1H)         15779  41492 
[01/24 19:40:16    673s] [NR-eGR]  Metal2   (2V)         70915  28500 
[01/24 19:40:16    673s] [NR-eGR]  Metal3   (3H)         78053   5507 
[01/24 19:40:16    673s] [NR-eGR]  Metal4   (4V)         35632   2560 
[01/24 19:40:16    673s] [NR-eGR]  Metal5   (5H)         24468    475 
[01/24 19:40:16    673s] [NR-eGR]  Metal6   (6V)          2491     58 
[01/24 19:40:16    673s] [NR-eGR]  Metal7   (7H)           892     23 
[01/24 19:40:16    673s] [NR-eGR]  Metal8   (8V)           144     17 
[01/24 19:40:16    673s] [NR-eGR]  Metal9   (9H)            76      4 
[01/24 19:40:16    673s] [NR-eGR]  Metal10  (10V)            0      2 
[01/24 19:40:16    673s] [NR-eGR]  Metal11  (11H)            2      0 
[01/24 19:40:16    673s] [NR-eGR] ------------------------------------
[01/24 19:40:16    673s] [NR-eGR]           Total       228451  78638 
[01/24 19:40:16    673s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:40:16    673s] [NR-eGR] Total half perimeter of net bounding box: 190433um
[01/24 19:40:16    673s] [NR-eGR] Total length: 228451um, number of vias: 78638
[01/24 19:40:16    673s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:40:16    673s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/24 19:40:16    673s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:40:16    673s] (I)      Finished Export ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2243.03 MB )
[01/24 19:40:16    673s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.03 sec, Real: 1.03 sec, Curr Mem: 2227.03 MB )
[01/24 19:40:16    673s] (I)      ====================================== Runtime Summary =======================================
[01/24 19:40:16    673s] (I)       Step                                         %        Start       Finish      Real       CPU 
[01/24 19:40:16    673s] (I)      ----------------------------------------------------------------------------------------------
[01/24 19:40:16    673s] (I)       Early Global Route kernel              100.00%  1140.28 sec  1141.31 sec  1.03 sec  1.03 sec 
[01/24 19:40:16    673s] (I)       +-Import and model                      31.26%  1140.28 sec  1140.60 sec  0.32 sec  0.32 sec 
[01/24 19:40:16    673s] (I)       | +-Create place DB                      5.18%  1140.28 sec  1140.33 sec  0.05 sec  0.05 sec 
[01/24 19:40:16    673s] (I)       | | +-Import place data                  5.16%  1140.28 sec  1140.33 sec  0.05 sec  0.05 sec 
[01/24 19:40:16    673s] (I)       | | | +-Read instances and placement     1.05%  1140.28 sec  1140.29 sec  0.01 sec  0.01 sec 
[01/24 19:40:16    673s] (I)       | | | +-Read nets                        4.06%  1140.29 sec  1140.33 sec  0.04 sec  0.04 sec 
[01/24 19:40:16    673s] (I)       | +-Create route DB                     25.21%  1140.33 sec  1140.59 sec  0.26 sec  0.26 sec 
[01/24 19:40:16    673s] (I)       | | +-Import route data (1T)            25.16%  1140.33 sec  1140.59 sec  0.26 sec  0.26 sec 
[01/24 19:40:16    673s] (I)       | | | +-Read blockages ( Layer 1-11 )   17.33%  1140.34 sec  1140.52 sec  0.18 sec  0.18 sec 
[01/24 19:40:16    673s] (I)       | | | | +-Read routing blockages         0.00%  1140.34 sec  1140.34 sec  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)       | | | | +-Read instance blockages       17.07%  1140.34 sec  1140.52 sec  0.18 sec  0.17 sec 
[01/24 19:40:16    673s] (I)       | | | | +-Read PG blockages              0.10%  1140.52 sec  1140.52 sec  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)       | | | | +-Read clock blockages           0.00%  1140.52 sec  1140.52 sec  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)       | | | | +-Read other blockages           0.01%  1140.52 sec  1140.52 sec  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)       | | | | +-Read halo blockages            0.02%  1140.52 sec  1140.52 sec  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)       | | | | +-Read boundary cut boxes        0.00%  1140.52 sec  1140.52 sec  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)       | | | +-Read blackboxes                  0.00%  1140.52 sec  1140.52 sec  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)       | | | +-Read prerouted                   0.21%  1140.52 sec  1140.52 sec  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)       | | | +-Read unlegalized nets            0.34%  1140.52 sec  1140.52 sec  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)       | | | +-Read nets                        0.60%  1140.52 sec  1140.53 sec  0.01 sec  0.01 sec 
[01/24 19:40:16    673s] (I)       | | | +-Set up via pillars               0.00%  1140.53 sec  1140.53 sec  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)       | | | +-Initialize 3D grid graph         0.06%  1140.53 sec  1140.53 sec  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)       | | | +-Model blockage capacity          5.64%  1140.53 sec  1140.59 sec  0.06 sec  0.06 sec 
[01/24 19:40:16    673s] (I)       | | | | +-Initialize 3D capacity         5.41%  1140.53 sec  1140.59 sec  0.06 sec  0.06 sec 
[01/24 19:40:16    673s] (I)       | +-Read aux data                        0.00%  1140.59 sec  1140.59 sec  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)       | +-Others data preparation              0.09%  1140.59 sec  1140.60 sec  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)       | +-Create route kernel                  0.55%  1140.60 sec  1140.60 sec  0.01 sec  0.01 sec 
[01/24 19:40:16    673s] (I)       +-Global Routing                        27.77%  1140.60 sec  1140.89 sec  0.29 sec  0.29 sec 
[01/24 19:40:16    673s] (I)       | +-Initialization                       0.50%  1140.60 sec  1140.61 sec  0.01 sec  0.01 sec 
[01/24 19:40:16    673s] (I)       | +-Net group 1                         25.92%  1140.61 sec  1140.88 sec  0.27 sec  0.26 sec 
[01/24 19:40:16    673s] (I)       | | +-Generate topology                  1.43%  1140.61 sec  1140.62 sec  0.01 sec  0.01 sec 
[01/24 19:40:16    673s] (I)       | | +-Phase 1a                           4.74%  1140.63 sec  1140.68 sec  0.05 sec  0.05 sec 
[01/24 19:40:16    673s] (I)       | | | +-Pattern routing (1T)             4.17%  1140.63 sec  1140.67 sec  0.04 sec  0.05 sec 
[01/24 19:40:16    673s] (I)       | | | +-Add via demand to 2D             0.49%  1140.67 sec  1140.68 sec  0.01 sec  0.00 sec 
[01/24 19:40:16    673s] (I)       | | +-Phase 1b                           0.02%  1140.68 sec  1140.68 sec  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)       | | +-Phase 1c                           0.00%  1140.68 sec  1140.68 sec  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)       | | +-Phase 1d                           0.00%  1140.68 sec  1140.68 sec  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)       | | +-Phase 1e                           0.03%  1140.68 sec  1140.68 sec  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)       | | | +-Route legalization               0.00%  1140.68 sec  1140.68 sec  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)       | | +-Phase 1l                          19.20%  1140.68 sec  1140.88 sec  0.20 sec  0.20 sec 
[01/24 19:40:16    673s] (I)       | | | +-Layer assignment (1T)           18.93%  1140.68 sec  1140.88 sec  0.20 sec  0.19 sec 
[01/24 19:40:16    673s] (I)       | +-Clean cong LA                        0.00%  1140.88 sec  1140.88 sec  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)       +-Export 3D cong map                     0.87%  1140.89 sec  1140.90 sec  0.01 sec  0.01 sec 
[01/24 19:40:16    673s] (I)       | +-Export 2D cong map                   0.06%  1140.90 sec  1140.90 sec  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)       +-Extract Global 3D Wires                0.69%  1140.90 sec  1140.91 sec  0.01 sec  0.00 sec 
[01/24 19:40:16    673s] (I)       +-Track Assignment (1T)                 21.98%  1140.91 sec  1141.13 sec  0.23 sec  0.23 sec 
[01/24 19:40:16    673s] (I)       | +-Initialization                       0.09%  1140.91 sec  1140.91 sec  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)       | +-Track Assignment Kernel             21.44%  1140.91 sec  1141.13 sec  0.22 sec  0.22 sec 
[01/24 19:40:16    673s] (I)       | +-Free Memory                          0.01%  1141.13 sec  1141.13 sec  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)       +-Export                                16.15%  1141.13 sec  1141.30 sec  0.17 sec  0.17 sec 
[01/24 19:40:16    673s] (I)       | +-Export DB wires                      8.47%  1141.13 sec  1141.22 sec  0.09 sec  0.09 sec 
[01/24 19:40:16    673s] (I)       | | +-Export all nets                    6.16%  1141.14 sec  1141.20 sec  0.06 sec  0.06 sec 
[01/24 19:40:16    673s] (I)       | | +-Set wire vias                      1.52%  1141.21 sec  1141.22 sec  0.02 sec  0.02 sec 
[01/24 19:40:16    673s] (I)       | +-Report wirelength                    3.28%  1141.22 sec  1141.26 sec  0.03 sec  0.03 sec 
[01/24 19:40:16    673s] (I)       | +-Update net boxes                     4.12%  1141.26 sec  1141.30 sec  0.04 sec  0.05 sec 
[01/24 19:40:16    673s] (I)       | +-Update timing                        0.00%  1141.30 sec  1141.30 sec  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)       +-Postprocess design                     0.28%  1141.30 sec  1141.30 sec  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)      ===================== Summary by functions =====================
[01/24 19:40:16    673s] (I)       Lv  Step                                 %      Real       CPU 
[01/24 19:40:16    673s] (I)      ----------------------------------------------------------------
[01/24 19:40:16    673s] (I)        0  Early Global Route kernel      100.00%  1.03 sec  1.03 sec 
[01/24 19:40:16    673s] (I)        1  Import and model                31.26%  0.32 sec  0.32 sec 
[01/24 19:40:16    673s] (I)        1  Global Routing                  27.77%  0.29 sec  0.29 sec 
[01/24 19:40:16    673s] (I)        1  Track Assignment (1T)           21.98%  0.23 sec  0.23 sec 
[01/24 19:40:16    673s] (I)        1  Export                          16.15%  0.17 sec  0.17 sec 
[01/24 19:40:16    673s] (I)        1  Export 3D cong map               0.87%  0.01 sec  0.01 sec 
[01/24 19:40:16    673s] (I)        1  Extract Global 3D Wires          0.69%  0.01 sec  0.00 sec 
[01/24 19:40:16    673s] (I)        1  Postprocess design               0.28%  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)        2  Net group 1                     25.92%  0.27 sec  0.26 sec 
[01/24 19:40:16    673s] (I)        2  Create route DB                 25.21%  0.26 sec  0.26 sec 
[01/24 19:40:16    673s] (I)        2  Track Assignment Kernel         21.44%  0.22 sec  0.22 sec 
[01/24 19:40:16    673s] (I)        2  Export DB wires                  8.47%  0.09 sec  0.09 sec 
[01/24 19:40:16    673s] (I)        2  Create place DB                  5.18%  0.05 sec  0.05 sec 
[01/24 19:40:16    673s] (I)        2  Update net boxes                 4.12%  0.04 sec  0.05 sec 
[01/24 19:40:16    673s] (I)        2  Report wirelength                3.28%  0.03 sec  0.03 sec 
[01/24 19:40:16    673s] (I)        2  Initialization                   0.59%  0.01 sec  0.01 sec 
[01/24 19:40:16    673s] (I)        2  Create route kernel              0.55%  0.01 sec  0.01 sec 
[01/24 19:40:16    673s] (I)        2  Others data preparation          0.09%  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)        2  Export 2D cong map               0.06%  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)        3  Import route data (1T)          25.16%  0.26 sec  0.26 sec 
[01/24 19:40:16    673s] (I)        3  Phase 1l                        19.20%  0.20 sec  0.20 sec 
[01/24 19:40:16    673s] (I)        3  Export all nets                  6.16%  0.06 sec  0.06 sec 
[01/24 19:40:16    673s] (I)        3  Import place data                5.16%  0.05 sec  0.05 sec 
[01/24 19:40:16    673s] (I)        3  Phase 1a                         4.74%  0.05 sec  0.05 sec 
[01/24 19:40:16    673s] (I)        3  Set wire vias                    1.52%  0.02 sec  0.02 sec 
[01/24 19:40:16    673s] (I)        3  Generate topology                1.43%  0.01 sec  0.01 sec 
[01/24 19:40:16    673s] (I)        3  Phase 1e                         0.03%  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)        3  Phase 1b                         0.02%  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)        4  Layer assignment (1T)           18.93%  0.20 sec  0.19 sec 
[01/24 19:40:16    673s] (I)        4  Read blockages ( Layer 1-11 )   17.33%  0.18 sec  0.18 sec 
[01/24 19:40:16    673s] (I)        4  Model blockage capacity          5.64%  0.06 sec  0.06 sec 
[01/24 19:40:16    673s] (I)        4  Read nets                        4.65%  0.05 sec  0.05 sec 
[01/24 19:40:16    673s] (I)        4  Pattern routing (1T)             4.17%  0.04 sec  0.05 sec 
[01/24 19:40:16    673s] (I)        4  Read instances and placement     1.05%  0.01 sec  0.01 sec 
[01/24 19:40:16    673s] (I)        4  Add via demand to 2D             0.49%  0.01 sec  0.00 sec 
[01/24 19:40:16    673s] (I)        4  Read unlegalized nets            0.34%  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)        4  Read prerouted                   0.21%  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)        4  Initialize 3D grid graph         0.06%  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)        5  Read instance blockages         17.07%  0.18 sec  0.17 sec 
[01/24 19:40:16    673s] (I)        5  Initialize 3D capacity           5.41%  0.06 sec  0.06 sec 
[01/24 19:40:16    673s] (I)        5  Read PG blockages                0.10%  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/24 19:40:16    673s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/24 19:40:16    673s]       Route Remaining Unrouted Nets done. (took cpu=0:00:01.1 real=0:00:01.1)
[01/24 19:40:16    673s]     Routing using NR in eGR->NR Step done.
[01/24 19:40:16    673s] Net route status summary:
[01/24 19:40:16    673s]   Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=19, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 19:40:16    673s]   Non-clock: 13860 (unrouted=2073, trialRouted=11787, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2072, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 19:40:16    673s] 
[01/24 19:40:16    673s] CCOPT: Done with clock implementation routing.
[01/24 19:40:16    673s] 
[01/24 19:40:16    673s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:15.7 real=0:00:15.6)
[01/24 19:40:16    673s]   Clock implementation routing done.
[01/24 19:40:16    673s]   Leaving CCOpt scope - extractRC...
[01/24 19:40:16    673s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[01/24 19:40:16    673s] Extraction called for design 'picorv32' of instances=9365 and nets=13879 using extraction engine 'preRoute' .
[01/24 19:40:16    673s] PreRoute RC Extraction called for design picorv32.
[01/24 19:40:16    673s] RC Extraction called in multi-corner(1) mode.
[01/24 19:40:16    673s] RCMode: PreRoute
[01/24 19:40:16    673s]       RC Corner Indexes            0   
[01/24 19:40:16    673s] Capacitance Scaling Factor   : 1.00000 
[01/24 19:40:16    673s] Resistance Scaling Factor    : 1.00000 
[01/24 19:40:16    673s] Clock Cap. Scaling Factor    : 1.00000 
[01/24 19:40:16    673s] Clock Res. Scaling Factor    : 1.00000 
[01/24 19:40:16    673s] Shrink Factor                : 1.00000
[01/24 19:40:16    673s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/24 19:40:16    673s] Using Quantus QRC technology file ...
[01/24 19:40:16    673s] 
[01/24 19:40:16    673s] Trim Metal Layers:
[01/24 19:40:16    673s] LayerId::1 widthSet size::2
[01/24 19:40:16    673s] LayerId::2 widthSet size::2
[01/24 19:40:16    673s] LayerId::3 widthSet size::2
[01/24 19:40:16    673s] LayerId::4 widthSet size::2
[01/24 19:40:16    673s] LayerId::5 widthSet size::2
[01/24 19:40:16    673s] LayerId::6 widthSet size::2
[01/24 19:40:16    673s] LayerId::7 widthSet size::2
[01/24 19:40:16    673s] LayerId::8 widthSet size::2
[01/24 19:40:16    673s] LayerId::9 widthSet size::2
[01/24 19:40:16    673s] LayerId::10 widthSet size::2
[01/24 19:40:16    673s] LayerId::11 widthSet size::2
[01/24 19:40:16    673s] Updating RC grid for preRoute extraction ...
[01/24 19:40:16    673s] eee: pegSigSF::1.070000
[01/24 19:40:16    673s] Initializing multi-corner resistance tables ...
[01/24 19:40:16    673s] eee: l::1 avDens::0.146285 usedTrk::2580.474908 availTrk::17640.000000 sigTrk::2580.474908
[01/24 19:40:16    673s] eee: l::2 avDens::0.265475 usedTrk::4153.754742 availTrk::15646.500000 sigTrk::4153.754742
[01/24 19:40:16    673s] eee: l::3 avDens::0.276729 usedTrk::4582.628747 availTrk::16560.000000 sigTrk::4582.628747
[01/24 19:40:16    673s] eee: l::4 avDens::0.141540 usedTrk::2105.693768 availTrk::14877.000000 sigTrk::2105.693768
[01/24 19:40:16    673s] eee: l::5 avDens::0.097525 usedTrk::1448.250698 availTrk::14850.000000 sigTrk::1448.250698
[01/24 19:40:16    673s] eee: l::6 avDens::0.015420 usedTrk::168.756344 availTrk::10944.000000 sigTrk::168.756344
[01/24 19:40:16    673s] eee: l::7 avDens::0.018741 usedTrk::53.975263 availTrk::2880.000000 sigTrk::53.975263
[01/24 19:40:16    673s] eee: l::8 avDens::0.008418 usedTrk::9.356930 availTrk::1111.500000 sigTrk::9.356930
[01/24 19:40:16    673s] eee: l::9 avDens::0.006648 usedTrk::5.384795 availTrk::810.000000 sigTrk::5.384795
[01/24 19:40:16    673s] eee: l::10 avDens::0.085726 usedTrk::123.136518 availTrk::1436.400000 sigTrk::123.136518
[01/24 19:40:16    673s] eee: l::11 avDens::0.054090 usedTrk::163.569531 availTrk::3024.000000 sigTrk::163.569531
[01/24 19:40:16    673s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:40:16    673s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.257813 uaWl=1.000000 uaWlH=0.269222 aWlH=0.000000 lMod=0 pMax=0.823100 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 19:40:16    674s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2222.031M)
[01/24 19:40:16    674s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[01/24 19:40:16    674s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/24 19:40:16    674s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/24 19:40:16    674s] End AAE Lib Interpolated Model. (MEM=2222.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:40:17    674s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:40:17    674s]   Clock DAG stats after routing clock trees:
[01/24 19:40:17    674s]     cell counts      : b=18, i=0, icg=0, dcg=0, l=0, total=18
[01/24 19:40:17    674s]     sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:40:17    674s]     misc counts      : r=1, pp=0
[01/24 19:40:17    674s]     cell areas       : b=42.066um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=42.066um^2
[01/24 19:40:17    674s]     cell capacitance : b=0.007pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.007pF
[01/24 19:40:17    674s]     sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:40:17    674s]     wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.270pF, total=0.304pF
[01/24 19:40:17    674s]     wire lengths     : top=0.000um, trunk=413.220um, leaf=3618.550um, total=4031.770um
[01/24 19:40:17    674s]     hp wire lengths  : top=0.000um, trunk=271.330um, leaf=1635.515um, total=1906.845um
[01/24 19:40:17    674s]   Clock DAG net violations after routing clock trees:
[01/24 19:40:17    674s]     Remaining Transition : {count=5, worst=[0.006ns, 0.006ns, 0.002ns, 0.002ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.016ns
[01/24 19:40:17    674s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[01/24 19:40:17    674s]     Trunk : target=0.200ns count=3 avg=0.146ns sd=0.012ns min=0.132ns max=0.154ns {0 <= 0.120ns, 3 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:40:17    674s]     Leaf  : target=0.200ns count=16 avg=0.168ns sd=0.039ns min=0.108ns max=0.206ns {3 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 3 <= 0.200ns} {5 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 19:40:17    674s]   Clock DAG library cell distribution after routing clock trees {count}:
[01/24 19:40:17    674s]      Bufs: CLKBUFX4: 15 CLKBUFX3: 3 
[01/24 19:40:17    674s]   Clock DAG hash after routing clock trees: 10996532361891883883 998898427451550740
[01/24 19:40:17    674s]   CTS services accumulated run-time stats after routing clock trees:
[01/24 19:40:17    674s]     delay calculator: calls=7969, total_wall_time=0.424s, mean_wall_time=0.053ms
[01/24 19:40:17    674s]     legalizer: calls=1372, total_wall_time=0.040s, mean_wall_time=0.029ms
[01/24 19:40:17    674s]     steiner router: calls=6786, total_wall_time=0.932s, mean_wall_time=0.137ms
[01/24 19:40:17    674s]   Primary reporting skew groups after routing clock trees:
[01/24 19:40:17    674s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.343, max=0.391, avg=0.376, sd=0.016], skew [0.048 vs 0.200], 100% {0.343, 0.391} (wid=0.004 ws=0.003) (gid=0.388 gs=0.047)
[01/24 19:40:17    674s]         min path sink: CDN_MBIT_genblk2.pcpi_div_dividend_reg[24]_MB_genblk2.pcpi_div_dividend_reg[25]_MB_genblk2.pcpi_div_dividend_reg[26]_MB_genblk2.pcpi_div_dividend_reg[27]/CK
[01/24 19:40:17    674s]         max path sink: CDN_MBIT_cpuregs_reg[19][8]_MB_cpuregs_reg[19][9]_MB_cpuregs_reg[19][10]_MB_cpuregs_reg[19][11]/CK
[01/24 19:40:17    674s]   Skew group summary after routing clock trees:
[01/24 19:40:17    674s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.343, max=0.391, avg=0.376, sd=0.016], skew [0.048 vs 0.200], 100% {0.343, 0.391} (wid=0.004 ws=0.003) (gid=0.388 gs=0.047)
[01/24 19:40:17    674s]   CCOpt::Phase::Routing done. (took cpu=0:00:16.0 real=0:00:15.9)
[01/24 19:40:17    674s]   CCOpt::Phase::PostConditioning...
[01/24 19:40:17    674s]   Leaving CCOpt scope - Initializing placement interface...
[01/24 19:40:17    674s] OPERPROF: Starting DPlace-Init at level 1, MEM:2269.8M, EPOCH TIME: 1706118017.071073
[01/24 19:40:17    674s] Processing tracks to init pin-track alignment.
[01/24 19:40:17    674s] z: 2, totalTracks: 1
[01/24 19:40:17    674s] z: 4, totalTracks: 1
[01/24 19:40:17    674s] z: 6, totalTracks: 1
[01/24 19:40:17    674s] z: 8, totalTracks: 1
[01/24 19:40:17    674s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:40:17    674s] All LLGs are deleted
[01/24 19:40:17    674s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:17    674s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:17    674s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2269.8M, EPOCH TIME: 1706118017.078716
[01/24 19:40:17    674s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2269.8M, EPOCH TIME: 1706118017.079033
[01/24 19:40:17    674s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2269.8M, EPOCH TIME: 1706118017.081459
[01/24 19:40:17    674s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:17    674s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:17    674s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2269.8M, EPOCH TIME: 1706118017.083276
[01/24 19:40:17    674s] Max number of tech site patterns supported in site array is 256.
[01/24 19:40:17    674s] Core basic site is CoreSite
[01/24 19:40:17    674s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2269.8M, EPOCH TIME: 1706118017.119246
[01/24 19:40:17    674s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 19:40:17    674s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 19:40:17    674s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:2269.8M, EPOCH TIME: 1706118017.121753
[01/24 19:40:17    674s] Fast DP-INIT is on for default
[01/24 19:40:17    674s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 19:40:17    674s] Atter site array init, number of instance map data is 0.
[01/24 19:40:17    674s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.042, MEM:2269.8M, EPOCH TIME: 1706118017.125483
[01/24 19:40:17    674s] 
[01/24 19:40:17    674s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:40:17    674s] OPERPROF:     Starting CMU at level 3, MEM:2269.8M, EPOCH TIME: 1706118017.128215
[01/24 19:40:17    674s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2269.8M, EPOCH TIME: 1706118017.129295
[01/24 19:40:17    674s] 
[01/24 19:40:17    674s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:40:17    674s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.049, MEM:2269.8M, EPOCH TIME: 1706118017.130573
[01/24 19:40:17    674s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2269.8M, EPOCH TIME: 1706118017.130636
[01/24 19:40:17    674s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2269.8M, EPOCH TIME: 1706118017.130708
[01/24 19:40:17    674s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2269.8MB).
[01/24 19:40:17    674s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.061, MEM:2269.8M, EPOCH TIME: 1706118017.132339
[01/24 19:40:17    674s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 19:40:17    674s]   Removing CTS place status from clock tree and sinks.
[01/24 19:40:17    674s]   Removed CTS place status from 18 clock cells (out of 20 ) and 0 clock sinks (out of 0 ).
[01/24 19:40:17    674s]   Legalizer reserving space for clock trees
[01/24 19:40:17    674s]   PostConditioning...
[01/24 19:40:17    674s]     PostConditioning active optimizations:
[01/24 19:40:17    674s]      - DRV fixing with initial upsizing, sizing and buffering
[01/24 19:40:17    674s]      - Skew fixing with sizing
[01/24 19:40:17    674s]     
[01/24 19:40:17    674s]     Currently running CTS, using active skew data
[01/24 19:40:17    674s]     Reset bufferability constraints...
[01/24 19:40:17    674s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[01/24 19:40:17    674s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:40:17    674s]     PostConditioning Upsizing To Fix DRVs...
[01/24 19:40:17    674s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 10996532361891883883 998898427451550740
[01/24 19:40:17    674s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[01/24 19:40:17    674s]         delay calculator: calls=7969, total_wall_time=0.424s, mean_wall_time=0.053ms
[01/24 19:40:17    674s]         legalizer: calls=1390, total_wall_time=0.040s, mean_wall_time=0.029ms
[01/24 19:40:17    674s]         steiner router: calls=6786, total_wall_time=0.932s, mean_wall_time=0.137ms
[01/24 19:40:17    674s]       Fixing clock tree DRVs with upsizing: ...20% ...End AAE Lib Interpolated Model. (MEM=2260.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:40:17    674s] 40% ...60% ...80% ...100% 
[01/24 19:40:17    674s]       CCOpt-PostConditioning: considered: 19, tested: 19, violation detected: 5, violation ignored (due to small violation): 0, cannot run: 0, attempted: 5, unsuccessful: 0, sized: 1
[01/24 19:40:17    674s]       
[01/24 19:40:17    674s]       Statistics: Fix DRVs (initial upsizing):
[01/24 19:40:17    674s]       ========================================
[01/24 19:40:17    674s]       
[01/24 19:40:17    674s]       Cell changes by Net Type:
[01/24 19:40:17    674s]       
[01/24 19:40:17    674s]       ---------------------------------------------------------------------------------------------------------------------------
[01/24 19:40:17    674s]       Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
[01/24 19:40:17    674s]       ---------------------------------------------------------------------------------------------------------------------------
[01/24 19:40:17    674s]       top                0                    0                   0            0                    0                   0
[01/24 19:40:17    674s]       trunk              0                    0                   0            0                    0                   0
[01/24 19:40:17    674s]       leaf               5 [100.0%]           1 (20.0%)           0            0                    1 (20.0%)           4 (80.0%)
[01/24 19:40:17    674s]       ---------------------------------------------------------------------------------------------------------------------------
[01/24 19:40:17    674s]       Total              5 [100.0%]           1 (20.0%)           0            0                    1 (20.0%)           4 (80.0%)
[01/24 19:40:17    674s]       ---------------------------------------------------------------------------------------------------------------------------
[01/24 19:40:17    674s]       
[01/24 19:40:17    674s]       Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 0.342um^2 (0.813%)
[01/24 19:40:17    674s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[01/24 19:40:17    674s]       
[01/24 19:40:17    674s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[01/24 19:40:17    674s]         cell counts      : b=18, i=0, icg=0, dcg=0, l=0, total=18
[01/24 19:40:17    674s]         sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:40:17    674s]         misc counts      : r=1, pp=0
[01/24 19:40:17    674s]         cell areas       : b=42.408um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=42.408um^2
[01/24 19:40:17    674s]         cell capacitance : b=0.007pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.007pF
[01/24 19:40:17    674s]         sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:40:17    674s]         wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.270pF, total=0.304pF
[01/24 19:40:17    674s]         wire lengths     : top=0.000um, trunk=413.220um, leaf=3618.550um, total=4031.770um
[01/24 19:40:17    674s]         hp wire lengths  : top=0.000um, trunk=271.330um, leaf=1635.515um, total=1906.845um
[01/24 19:40:17    674s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[01/24 19:40:17    674s]         Remaining Transition : {count=4, worst=[0.006ns, 0.006ns, 0.002ns, 0.001ns]} avg=0.003ns sd=0.003ns sum=0.014ns
[01/24 19:40:17    674s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[01/24 19:40:17    674s]         Trunk : target=0.200ns count=3 avg=0.146ns sd=0.012ns min=0.132ns max=0.154ns {0 <= 0.120ns, 3 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:40:17    674s]         Leaf  : target=0.200ns count=16 avg=0.165ns sd=0.038ns min=0.108ns max=0.206ns {3 <= 0.120ns, 3 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 3 <= 0.200ns} {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 19:40:17    674s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[01/24 19:40:17    674s]          Bufs: CLKBUFX4: 16 CLKBUFX3: 2 
[01/24 19:40:17    674s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 2264194037495954856 9271849647149985663
[01/24 19:40:17    674s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[01/24 19:40:17    674s]         delay calculator: calls=7986, total_wall_time=0.425s, mean_wall_time=0.053ms
[01/24 19:40:17    674s]         legalizer: calls=1396, total_wall_time=0.041s, mean_wall_time=0.029ms
[01/24 19:40:17    674s]         steiner router: calls=6794, total_wall_time=0.932s, mean_wall_time=0.137ms
[01/24 19:40:17    674s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[01/24 19:40:17    674s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.343, max=0.391], skew [0.048 vs 0.200]
[01/24 19:40:17    674s]             min path sink: CDN_MBIT_genblk2.pcpi_div_dividend_reg[24]_MB_genblk2.pcpi_div_dividend_reg[25]_MB_genblk2.pcpi_div_dividend_reg[26]_MB_genblk2.pcpi_div_dividend_reg[27]/CK
[01/24 19:40:17    674s]             max path sink: CDN_MBIT_cpuregs_reg[19][8]_MB_cpuregs_reg[19][9]_MB_cpuregs_reg[19][10]_MB_cpuregs_reg[19][11]/CK
[01/24 19:40:17    674s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[01/24 19:40:17    674s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.343, max=0.391], skew [0.048 vs 0.200]
[01/24 19:40:17    674s]       Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:40:17    674s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 19:40:17    674s]     Recomputing CTS skew targets...
[01/24 19:40:17    674s]     Resolving skew group constraints...
[01/24 19:40:17    674s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/24 19:40:17    674s]     Resolving skew group constraints done.
[01/24 19:40:17    674s]     Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 19:40:17    674s]     PostConditioning Fixing DRVs...
[01/24 19:40:17    674s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 2264194037495954856 9271849647149985663
[01/24 19:40:17    674s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[01/24 19:40:17    674s]         delay calculator: calls=7986, total_wall_time=0.425s, mean_wall_time=0.053ms
[01/24 19:40:17    674s]         legalizer: calls=1396, total_wall_time=0.041s, mean_wall_time=0.029ms
[01/24 19:40:17    674s]         steiner router: calls=6794, total_wall_time=0.932s, mean_wall_time=0.137ms
[01/24 19:40:17    674s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[01/24 19:40:17    674s]       CCOpt-PostConditioning: considered: 19, tested: 19, violation detected: 4, violation ignored (due to small violation): 0, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 0
[01/24 19:40:17    674s]       
[01/24 19:40:17    674s]       Statistics: Fix DRVs (cell sizing):
[01/24 19:40:17    674s]       ===================================
[01/24 19:40:17    674s]       
[01/24 19:40:17    674s]       Cell changes by Net Type:
[01/24 19:40:17    674s]       
[01/24 19:40:17    674s]       -------------------------------------------------------------------------------------------------------------------
[01/24 19:40:17    674s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[01/24 19:40:17    674s]       -------------------------------------------------------------------------------------------------------------------
[01/24 19:40:17    674s]       top                0                    0           0            0                    0                  0
[01/24 19:40:17    674s]       trunk              0                    0           0            0                    0                  0
[01/24 19:40:17    674s]       leaf               4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
[01/24 19:40:17    674s]       -------------------------------------------------------------------------------------------------------------------
[01/24 19:40:17    674s]       Total              4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
[01/24 19:40:17    674s]       -------------------------------------------------------------------------------------------------------------------
[01/24 19:40:17    674s]       
[01/24 19:40:17    674s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 0.000um^2 (0.000%)
[01/24 19:40:17    674s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[01/24 19:40:17    674s]       
[01/24 19:40:17    674s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[01/24 19:40:17    674s]         cell counts      : b=18, i=0, icg=0, dcg=0, l=0, total=18
[01/24 19:40:17    674s]         sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:40:17    674s]         misc counts      : r=1, pp=0
[01/24 19:40:17    674s]         cell areas       : b=42.408um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=42.408um^2
[01/24 19:40:17    674s]         cell capacitance : b=0.007pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.007pF
[01/24 19:40:17    674s]         sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:40:17    674s]         wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.270pF, total=0.304pF
[01/24 19:40:17    674s]         wire lengths     : top=0.000um, trunk=413.220um, leaf=3618.550um, total=4031.770um
[01/24 19:40:17    674s]         hp wire lengths  : top=0.000um, trunk=271.330um, leaf=1635.515um, total=1906.845um
[01/24 19:40:17    674s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[01/24 19:40:17    674s]         Remaining Transition : {count=4, worst=[0.006ns, 0.006ns, 0.002ns, 0.001ns]} avg=0.003ns sd=0.003ns sum=0.014ns
[01/24 19:40:17    674s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[01/24 19:40:17    674s]         Trunk : target=0.200ns count=3 avg=0.146ns sd=0.012ns min=0.132ns max=0.154ns {0 <= 0.120ns, 3 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:40:17    674s]         Leaf  : target=0.200ns count=16 avg=0.165ns sd=0.038ns min=0.108ns max=0.206ns {3 <= 0.120ns, 3 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 3 <= 0.200ns} {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 19:40:17    674s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[01/24 19:40:17    674s]          Bufs: CLKBUFX4: 16 CLKBUFX3: 2 
[01/24 19:40:17    674s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 2264194037495954856 9271849647149985663
[01/24 19:40:17    674s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[01/24 19:40:17    674s]         delay calculator: calls=8041, total_wall_time=0.429s, mean_wall_time=0.053ms
[01/24 19:40:17    674s]         legalizer: calls=1406, total_wall_time=0.044s, mean_wall_time=0.031ms
[01/24 19:40:17    674s]         steiner router: calls=6794, total_wall_time=0.932s, mean_wall_time=0.137ms
[01/24 19:40:17    674s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[01/24 19:40:17    674s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.343, max=0.391], skew [0.048 vs 0.200]
[01/24 19:40:17    674s]             min path sink: CDN_MBIT_genblk2.pcpi_div_dividend_reg[24]_MB_genblk2.pcpi_div_dividend_reg[25]_MB_genblk2.pcpi_div_dividend_reg[26]_MB_genblk2.pcpi_div_dividend_reg[27]/CK
[01/24 19:40:17    674s]             max path sink: CDN_MBIT_cpuregs_reg[19][8]_MB_cpuregs_reg[19][9]_MB_cpuregs_reg[19][10]_MB_cpuregs_reg[19][11]/CK
[01/24 19:40:17    674s]       Skew group summary after 'PostConditioning Fixing DRVs':
[01/24 19:40:17    674s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.343, max=0.391], skew [0.048 vs 0.200]
[01/24 19:40:17    674s]       Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:40:17    674s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 19:40:17    674s]     Buffering to fix DRVs...
[01/24 19:40:17    674s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[01/24 19:40:17    674s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[01/24 19:40:17    674s]     Inserted 0 buffers and inverters.
[01/24 19:40:17    674s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[01/24 19:40:17    674s]     CCOpt-PostConditioning: nets considered: 19, nets tested: 19, nets violation detected: 4, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 4, nets unsuccessful: 4, buffered: 0
[01/24 19:40:17    674s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[01/24 19:40:17    674s]       cell counts      : b=18, i=0, icg=0, dcg=0, l=0, total=18
[01/24 19:40:17    674s]       sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:40:17    674s]       misc counts      : r=1, pp=0
[01/24 19:40:17    674s]       cell areas       : b=42.408um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=42.408um^2
[01/24 19:40:17    674s]       cell capacitance : b=0.007pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.007pF
[01/24 19:40:17    674s]       sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:40:17    674s]       wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.270pF, total=0.304pF
[01/24 19:40:17    674s]       wire lengths     : top=0.000um, trunk=413.220um, leaf=3618.550um, total=4031.770um
[01/24 19:40:17    674s]       hp wire lengths  : top=0.000um, trunk=271.330um, leaf=1635.515um, total=1906.845um
[01/24 19:40:17    674s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[01/24 19:40:17    674s]       Remaining Transition : {count=4, worst=[0.006ns, 0.006ns, 0.002ns, 0.001ns]} avg=0.003ns sd=0.003ns sum=0.014ns
[01/24 19:40:17    674s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[01/24 19:40:17    674s]       Trunk : target=0.200ns count=3 avg=0.146ns sd=0.012ns min=0.132ns max=0.154ns {0 <= 0.120ns, 3 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:40:17    674s]       Leaf  : target=0.200ns count=16 avg=0.165ns sd=0.038ns min=0.108ns max=0.206ns {3 <= 0.120ns, 3 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 3 <= 0.200ns} {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 19:40:17    674s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[01/24 19:40:17    674s]        Bufs: CLKBUFX4: 16 CLKBUFX3: 2 
[01/24 19:40:17    674s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 2264194037495954856 9271849647149985663
[01/24 19:40:17    674s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[01/24 19:40:17    674s]       delay calculator: calls=8682, total_wall_time=0.455s, mean_wall_time=0.052ms
[01/24 19:40:17    674s]       legalizer: calls=1440, total_wall_time=0.048s, mean_wall_time=0.033ms
[01/24 19:40:17    674s]       steiner router: calls=7224, total_wall_time=0.941s, mean_wall_time=0.130ms
[01/24 19:40:17    674s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[01/24 19:40:17    674s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.343, max=0.391, avg=0.375, sd=0.016], skew [0.048 vs 0.200], 100% {0.343, 0.391} (wid=0.004 ws=0.003) (gid=0.388 gs=0.047)
[01/24 19:40:17    674s]           min path sink: CDN_MBIT_genblk2.pcpi_div_dividend_reg[24]_MB_genblk2.pcpi_div_dividend_reg[25]_MB_genblk2.pcpi_div_dividend_reg[26]_MB_genblk2.pcpi_div_dividend_reg[27]/CK
[01/24 19:40:17    674s]           max path sink: CDN_MBIT_cpuregs_reg[19][8]_MB_cpuregs_reg[19][9]_MB_cpuregs_reg[19][10]_MB_cpuregs_reg[19][11]/CK
[01/24 19:40:17    674s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[01/24 19:40:17    674s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.343, max=0.391, avg=0.375, sd=0.016], skew [0.048 vs 0.200], 100% {0.343, 0.391} (wid=0.004 ws=0.003) (gid=0.388 gs=0.047)
[01/24 19:40:17    674s]     Buffering to fix DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
[01/24 19:40:17    674s]     
[01/24 19:40:17    674s]     Slew Diagnostics: After DRV fixing
[01/24 19:40:17    674s]     ==================================
[01/24 19:40:17    674s]     
[01/24 19:40:17    674s]     Global Causes:
[01/24 19:40:17    674s]     
[01/24 19:40:17    674s]     -----
[01/24 19:40:17    674s]     Cause
[01/24 19:40:17    674s]     -----
[01/24 19:40:17    674s]       (empty table)
[01/24 19:40:17    674s]     -----
[01/24 19:40:17    674s]     
[01/24 19:40:17    674s]     Top 5 overslews:
[01/24 19:40:17    674s]     
[01/24 19:40:17    674s]     -------------------------------------------------------------------------------
[01/24 19:40:17    674s]     Overslew    Causes                                        Driving Pin
[01/24 19:40:17    674s]     -------------------------------------------------------------------------------
[01/24 19:40:17    674s]     0.006ns     1. Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00011/Y
[01/24 19:40:17    674s]        -        2. Skew would be damaged                                -
[01/24 19:40:17    674s]     0.006ns     1. Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00003/Y
[01/24 19:40:17    674s]        -        2. Skew would be damaged                                -
[01/24 19:40:17    674s]     0.002ns     1. Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00013/Y
[01/24 19:40:17    674s]        -        2. Skew would be damaged                                -
[01/24 19:40:17    674s]     0.001ns     1. Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00008/Y
[01/24 19:40:17    674s]        -        2. Skew would be damaged                                -
[01/24 19:40:17    674s]     -------------------------------------------------------------------------------
[01/24 19:40:17    674s]     
[01/24 19:40:17    674s]     Slew diagnostics counts from the 4 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[01/24 19:40:17    674s]     
[01/24 19:40:17    674s]     ------------------------------------------
[01/24 19:40:17    674s]     Cause                           Occurences
[01/24 19:40:17    674s]     ------------------------------------------
[01/24 19:40:17    674s]     Inst already optimally sized        4
[01/24 19:40:17    674s]     Skew would be damaged               4
[01/24 19:40:17    674s]     ------------------------------------------
[01/24 19:40:17    674s]     
[01/24 19:40:17    674s]     Violation diagnostics counts from the 4 nodes that have violations:
[01/24 19:40:17    674s]     
[01/24 19:40:17    674s]     ------------------------------------------
[01/24 19:40:17    674s]     Cause                           Occurences
[01/24 19:40:17    674s]     ------------------------------------------
[01/24 19:40:17    674s]     Inst already optimally sized        4
[01/24 19:40:17    674s]     Skew would be damaged               4
[01/24 19:40:17    674s]     ------------------------------------------
[01/24 19:40:17    674s]     
[01/24 19:40:17    674s]     PostConditioning Fixing Skew by cell sizing...
[01/24 19:40:17    674s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 2264194037495954856 9271849647149985663
[01/24 19:40:17    674s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[01/24 19:40:17    674s]         delay calculator: calls=8682, total_wall_time=0.455s, mean_wall_time=0.052ms
[01/24 19:40:17    674s]         legalizer: calls=1440, total_wall_time=0.048s, mean_wall_time=0.033ms
[01/24 19:40:17    674s]         steiner router: calls=7224, total_wall_time=0.941s, mean_wall_time=0.130ms
[01/24 19:40:17    674s]       Path optimization required 0 stage delay updates 
[01/24 19:40:17    674s]       Resized 0 clock insts to decrease delay.
[01/24 19:40:17    674s]       Fixing short paths with downsize only
[01/24 19:40:17    674s]       Path optimization required 0 stage delay updates 
[01/24 19:40:17    674s]       Resized 0 clock insts to increase delay.
[01/24 19:40:17    674s]       
[01/24 19:40:17    674s]       Statistics: Fix Skew (cell sizing):
[01/24 19:40:17    674s]       ===================================
[01/24 19:40:17    674s]       
[01/24 19:40:17    674s]       Cell changes by Net Type:
[01/24 19:40:17    674s]       
[01/24 19:40:17    674s]       -------------------------------------------------------------------------------------------------
[01/24 19:40:17    674s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[01/24 19:40:17    674s]       -------------------------------------------------------------------------------------------------
[01/24 19:40:17    674s]       top                0            0           0            0                    0                0
[01/24 19:40:17    674s]       trunk              0            0           0            0                    0                0
[01/24 19:40:17    674s]       leaf               0            0           0            0                    0                0
[01/24 19:40:17    674s]       -------------------------------------------------------------------------------------------------
[01/24 19:40:17    674s]       Total              0            0           0            0                    0                0
[01/24 19:40:17    674s]       -------------------------------------------------------------------------------------------------
[01/24 19:40:17    674s]       
[01/24 19:40:17    674s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[01/24 19:40:17    674s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[01/24 19:40:17    674s]       
[01/24 19:40:17    674s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[01/24 19:40:17    674s]         cell counts      : b=18, i=0, icg=0, dcg=0, l=0, total=18
[01/24 19:40:17    674s]         sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:40:17    674s]         misc counts      : r=1, pp=0
[01/24 19:40:17    674s]         cell areas       : b=42.408um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=42.408um^2
[01/24 19:40:17    674s]         cell capacitance : b=0.007pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.007pF
[01/24 19:40:17    674s]         sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:40:17    674s]         wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.270pF, total=0.304pF
[01/24 19:40:17    674s]         wire lengths     : top=0.000um, trunk=413.220um, leaf=3618.550um, total=4031.770um
[01/24 19:40:17    674s]         hp wire lengths  : top=0.000um, trunk=271.330um, leaf=1635.515um, total=1906.845um
[01/24 19:40:17    674s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[01/24 19:40:17    674s]         Remaining Transition : {count=4, worst=[0.006ns, 0.006ns, 0.002ns, 0.001ns]} avg=0.003ns sd=0.003ns sum=0.014ns
[01/24 19:40:17    674s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[01/24 19:40:17    674s]         Trunk : target=0.200ns count=3 avg=0.146ns sd=0.012ns min=0.132ns max=0.154ns {0 <= 0.120ns, 3 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:40:17    674s]         Leaf  : target=0.200ns count=16 avg=0.165ns sd=0.038ns min=0.108ns max=0.206ns {3 <= 0.120ns, 3 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 3 <= 0.200ns} {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 19:40:17    674s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[01/24 19:40:17    674s]          Bufs: CLKBUFX4: 16 CLKBUFX3: 2 
[01/24 19:40:17    674s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 2264194037495954856 9271849647149985663
[01/24 19:40:17    674s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[01/24 19:40:17    674s]         delay calculator: calls=8682, total_wall_time=0.455s, mean_wall_time=0.052ms
[01/24 19:40:17    674s]         legalizer: calls=1440, total_wall_time=0.048s, mean_wall_time=0.033ms
[01/24 19:40:17    674s]         steiner router: calls=7224, total_wall_time=0.941s, mean_wall_time=0.130ms
[01/24 19:40:17    674s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[01/24 19:40:17    674s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.343, max=0.391, avg=0.375, sd=0.016], skew [0.048 vs 0.200], 100% {0.343, 0.391} (wid=0.004 ws=0.003) (gid=0.388 gs=0.047)
[01/24 19:40:17    674s]             min path sink: CDN_MBIT_genblk2.pcpi_div_dividend_reg[24]_MB_genblk2.pcpi_div_dividend_reg[25]_MB_genblk2.pcpi_div_dividend_reg[26]_MB_genblk2.pcpi_div_dividend_reg[27]/CK
[01/24 19:40:17    674s]             max path sink: CDN_MBIT_cpuregs_reg[19][8]_MB_cpuregs_reg[19][9]_MB_cpuregs_reg[19][10]_MB_cpuregs_reg[19][11]/CK
[01/24 19:40:17    674s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[01/24 19:40:17    674s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.343, max=0.391, avg=0.375, sd=0.016], skew [0.048 vs 0.200], 100% {0.343, 0.391} (wid=0.004 ws=0.003) (gid=0.388 gs=0.047)
[01/24 19:40:17    674s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:40:17    674s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:40:17    674s]     Reconnecting optimized routes...
[01/24 19:40:17    674s]     Reset timing graph...
[01/24 19:40:17    674s] Ignoring AAE DB Resetting ...
[01/24 19:40:17    674s]     Reset timing graph done.
[01/24 19:40:17    674s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:40:17    674s]     Leaving CCOpt scope - Cleaning up placement interface...
[01/24 19:40:17    674s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2263.3M, EPOCH TIME: 1706118017.819834
[01/24 19:40:17    674s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:494).
[01/24 19:40:17    674s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:17    674s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:17    674s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:17    674s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.057, MEM:2222.3M, EPOCH TIME: 1706118017.877018
[01/24 19:40:17    674s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
[01/24 19:40:17    674s]     Leaving CCOpt scope - ClockRefiner...
[01/24 19:40:17    674s]     Assigned high priority to 0 instances.
[01/24 19:40:17    674s]     Soft fixed 18 clock instances.
[01/24 19:40:17    674s]     Performing Single Pass Refine Place.
[01/24 19:40:17    674s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[01/24 19:40:17    674s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2222.3M, EPOCH TIME: 1706118017.897579
[01/24 19:40:17    674s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2222.3M, EPOCH TIME: 1706118017.897760
[01/24 19:40:17    674s] Processing tracks to init pin-track alignment.
[01/24 19:40:17    674s] z: 2, totalTracks: 1
[01/24 19:40:17    674s] z: 4, totalTracks: 1
[01/24 19:40:17    674s] z: 6, totalTracks: 1
[01/24 19:40:17    674s] z: 8, totalTracks: 1
[01/24 19:40:17    674s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:40:17    674s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2222.3M, EPOCH TIME: 1706118017.909785
[01/24 19:40:17    674s] Info: 18 insts are soft-fixed.
[01/24 19:40:17    674s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:17    674s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:17    674s] 
[01/24 19:40:17    674s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:40:17    674s] OPERPROF:       Starting CMU at level 4, MEM:2222.3M, EPOCH TIME: 1706118017.957208
[01/24 19:40:17    674s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2222.3M, EPOCH TIME: 1706118017.958538
[01/24 19:40:17    674s] 
[01/24 19:40:17    674s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:40:17    674s] Info: 18 insts are soft-fixed.
[01/24 19:40:17    674s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.050, MEM:2222.3M, EPOCH TIME: 1706118017.960055
[01/24 19:40:17    674s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2222.3M, EPOCH TIME: 1706118017.960120
[01/24 19:40:17    674s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2222.3M, EPOCH TIME: 1706118017.960186
[01/24 19:40:17    674s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2222.3MB).
[01/24 19:40:17    674s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.065, MEM:2222.3M, EPOCH TIME: 1706118017.963226
[01/24 19:40:17    674s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.066, MEM:2222.3M, EPOCH TIME: 1706118017.963281
[01/24 19:40:17    674s] TDRefine: refinePlace mode is spiral
[01/24 19:40:17    674s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.82999.13
[01/24 19:40:17    674s] OPERPROF: Starting RefinePlace at level 1, MEM:2222.3M, EPOCH TIME: 1706118017.963374
[01/24 19:40:17    674s] *** Starting refinePlace (0:11:15 mem=2222.3M) ***
[01/24 19:40:17    674s] Total net bbox length = 1.904e+05 (1.003e+05 9.014e+04) (ext = 1.286e+04)
[01/24 19:40:17    674s] 
[01/24 19:40:17    674s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:40:17    674s] Info: 18 insts are soft-fixed.
[01/24 19:40:17    674s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 19:40:17    674s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 19:40:17    674s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 19:40:17    675s] (I)      Default pattern map key = picorv32_default.
[01/24 19:40:17    675s] (I)      Default pattern map key = picorv32_default.
[01/24 19:40:17    675s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2222.3M, EPOCH TIME: 1706118017.987523
[01/24 19:40:17    675s] Starting refinePlace ...
[01/24 19:40:17    675s] (I)      Default pattern map key = picorv32_default.
[01/24 19:40:17    675s] One DDP V2 for no tweak run.
[01/24 19:40:17    675s] (I)      Default pattern map key = picorv32_default.
[01/24 19:40:18    675s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2222.3M, EPOCH TIME: 1706118018.013262
[01/24 19:40:18    675s] DDP initSite1 nrRow 122 nrJob 122
[01/24 19:40:18    675s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2222.3M, EPOCH TIME: 1706118018.013361
[01/24 19:40:18    675s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2222.3M, EPOCH TIME: 1706118018.013609
[01/24 19:40:18    675s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2222.3M, EPOCH TIME: 1706118018.013669
[01/24 19:40:18    675s] DDP markSite nrRow 122 nrJob 122
[01/24 19:40:18    675s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2222.3M, EPOCH TIME: 1706118018.014166
[01/24 19:40:18    675s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2222.3M, EPOCH TIME: 1706118018.014223
[01/24 19:40:18    675s]   Spread Effort: high, standalone mode, useDDP on.
[01/24 19:40:18    675s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:01.0, mem=2222.3MB) @(0:11:15 - 0:11:15).
[01/24 19:40:18    675s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 19:40:18    675s] wireLenOptFixPriorityInst 494 inst fixed
[01/24 19:40:18    675s] 
[01/24 19:40:18    675s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/24 19:40:18    675s] Move report: legalization moves 1 insts, mean move: 0.20 um, max move: 0.20 um spiral
[01/24 19:40:18    675s] 	Max move on inst (g88155__1705): (122.20, 131.29) --> (122.40, 131.29)
[01/24 19:40:18    675s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/24 19:40:18    675s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 19:40:18    675s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2222.3MB) @(0:11:15 - 0:11:15).
[01/24 19:40:18    675s] Move report: Detail placement moves 1 insts, mean move: 0.20 um, max move: 0.20 um 
[01/24 19:40:18    675s] 	Max move on inst (g88155__1705): (122.20, 131.29) --> (122.40, 131.29)
[01/24 19:40:18    675s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2222.3MB
[01/24 19:40:18    675s] Statistics of distance of Instance movement in refine placement:
[01/24 19:40:18    675s]   maximum (X+Y) =         0.20 um
[01/24 19:40:18    675s]   inst (g88155__1705) with max move: (122.2, 131.29) -> (122.4, 131.29)
[01/24 19:40:18    675s]   mean    (X+Y) =         0.20 um
[01/24 19:40:18    675s] Summary Report:
[01/24 19:40:18    675s] Instances move: 1 (out of 9365 movable)
[01/24 19:40:18    675s] Instances flipped: 0
[01/24 19:40:18    675s] Mean displacement: 0.20 um
[01/24 19:40:18    675s] Max displacement: 0.20 um (Instance: g88155__1705) (122.2, 131.29) -> (122.4, 131.29)
[01/24 19:40:18    675s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: NOR2BX1
[01/24 19:40:18    675s] 	Violation at original loc: Placement Blockage Violation
[01/24 19:40:18    675s] Total instances moved : 1
[01/24 19:40:18    675s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.360, REAL:0.355, MEM:2222.3M, EPOCH TIME: 1706118018.342747
[01/24 19:40:18    675s] Total net bbox length = 1.904e+05 (1.003e+05 9.014e+04) (ext = 1.286e+04)
[01/24 19:40:18    675s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2222.3MB
[01/24 19:40:18    675s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=2222.3MB) @(0:11:15 - 0:11:15).
[01/24 19:40:18    675s] *** Finished refinePlace (0:11:15 mem=2222.3M) ***
[01/24 19:40:18    675s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.82999.13
[01/24 19:40:18    675s] OPERPROF: Finished RefinePlace at level 1, CPU:0.400, REAL:0.384, MEM:2222.3M, EPOCH TIME: 1706118018.347841
[01/24 19:40:18    675s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2222.3M, EPOCH TIME: 1706118018.347914
[01/24 19:40:18    675s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9365).
[01/24 19:40:18    675s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:18    675s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:18    675s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:18    675s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.057, MEM:2222.3M, EPOCH TIME: 1706118018.404671
[01/24 19:40:18    675s]     ClockRefiner summary
[01/24 19:40:18    675s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 512).
[01/24 19:40:18    675s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 18).
[01/24 19:40:18    675s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 494).
[01/24 19:40:18    675s]     Restoring pStatusCts on 18 clock instances.
[01/24 19:40:18    675s]     Revert refine place priority changes on 0 instances.
[01/24 19:40:18    675s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
[01/24 19:40:18    675s]     Set dirty flag on 2 instances, 2 nets
[01/24 19:40:18    675s]   PostConditioning done.
[01/24 19:40:18    675s] Net route status summary:
[01/24 19:40:18    675s]   Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=19, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 19:40:18    675s]   Non-clock: 13860 (unrouted=2073, trialRouted=11787, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2072, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 19:40:18    675s]   Update timing and DAG stats after post-conditioning...
[01/24 19:40:18    675s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:40:18    675s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/24 19:40:18    675s] End AAE Lib Interpolated Model. (MEM=2222.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:40:18    675s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:40:18    675s]   Clock DAG stats after post-conditioning:
[01/24 19:40:18    675s]     cell counts      : b=18, i=0, icg=0, dcg=0, l=0, total=18
[01/24 19:40:18    675s]     sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:40:18    675s]     misc counts      : r=1, pp=0
[01/24 19:40:18    675s]     cell areas       : b=42.408um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=42.408um^2
[01/24 19:40:18    675s]     cell capacitance : b=0.007pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.007pF
[01/24 19:40:18    675s]     sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:40:18    675s]     wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.270pF, total=0.304pF
[01/24 19:40:18    675s]     wire lengths     : top=0.000um, trunk=413.220um, leaf=3618.550um, total=4031.770um
[01/24 19:40:18    675s]     hp wire lengths  : top=0.000um, trunk=271.330um, leaf=1635.515um, total=1906.845um
[01/24 19:40:18    675s]   Clock DAG net violations after post-conditioning:
[01/24 19:40:18    675s]     Remaining Transition : {count=4, worst=[0.006ns, 0.006ns, 0.002ns, 0.001ns]} avg=0.003ns sd=0.003ns sum=0.014ns
[01/24 19:40:18    675s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[01/24 19:40:18    675s]     Trunk : target=0.200ns count=3 avg=0.146ns sd=0.012ns min=0.132ns max=0.154ns {0 <= 0.120ns, 3 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:40:18    675s]     Leaf  : target=0.200ns count=16 avg=0.165ns sd=0.038ns min=0.108ns max=0.206ns {3 <= 0.120ns, 3 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 3 <= 0.200ns} {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 19:40:18    675s]   Clock DAG library cell distribution after post-conditioning {count}:
[01/24 19:40:18    675s]      Bufs: CLKBUFX4: 16 CLKBUFX3: 2 
[01/24 19:40:18    675s]   Clock DAG hash after post-conditioning: 2264194037495954856 9271849647149985663
[01/24 19:40:18    675s]   CTS services accumulated run-time stats after post-conditioning:
[01/24 19:40:18    675s]     delay calculator: calls=8701, total_wall_time=0.456s, mean_wall_time=0.052ms
[01/24 19:40:18    675s]     legalizer: calls=1440, total_wall_time=0.048s, mean_wall_time=0.033ms
[01/24 19:40:18    675s]     steiner router: calls=7224, total_wall_time=0.941s, mean_wall_time=0.130ms
[01/24 19:40:18    675s]   Primary reporting skew groups after post-conditioning:
[01/24 19:40:18    675s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.343, max=0.391, avg=0.375, sd=0.016], skew [0.048 vs 0.200], 100% {0.343, 0.391} (wid=0.004 ws=0.003) (gid=0.388 gs=0.047)
[01/24 19:40:18    675s]         min path sink: CDN_MBIT_genblk2.pcpi_div_dividend_reg[24]_MB_genblk2.pcpi_div_dividend_reg[25]_MB_genblk2.pcpi_div_dividend_reg[26]_MB_genblk2.pcpi_div_dividend_reg[27]/CK
[01/24 19:40:18    675s]         max path sink: CDN_MBIT_cpuregs_reg[19][8]_MB_cpuregs_reg[19][9]_MB_cpuregs_reg[19][10]_MB_cpuregs_reg[19][11]/CK
[01/24 19:40:18    675s]   Skew group summary after post-conditioning:
[01/24 19:40:18    675s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.343, max=0.391, avg=0.375, sd=0.016], skew [0.048 vs 0.200], 100% {0.343, 0.391} (wid=0.004 ws=0.003) (gid=0.388 gs=0.047)
[01/24 19:40:18    675s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.4 real=0:00:01.4)
[01/24 19:40:18    675s]   Setting CTS place status to fixed for clock tree and sinks.
[01/24 19:40:18    675s]   numClockCells = 20, numClockCellsFixed = 20, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[01/24 19:40:18    675s]   Post-balance tidy up or trial balance steps...
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   Clock DAG stats at end of CTS:
[01/24 19:40:18    675s]   ==============================
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   --------------------------------------------------------
[01/24 19:40:18    675s]   Cell type                 Count    Area      Capacitance
[01/24 19:40:18    675s]   --------------------------------------------------------
[01/24 19:40:18    675s]   Buffers                    18      42.408       0.007
[01/24 19:40:18    675s]   Inverters                   0       0.000       0.000
[01/24 19:40:18    675s]   Integrated Clock Gates      0       0.000       0.000
[01/24 19:40:18    675s]   Discrete Clock Gates        0       0.000       0.000
[01/24 19:40:18    675s]   Clock Logic                 0       0.000       0.000
[01/24 19:40:18    675s]   All                        18      42.408       0.007
[01/24 19:40:18    675s]   --------------------------------------------------------
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   Clock DAG sink counts at end of CTS:
[01/24 19:40:18    675s]   ====================================
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   -------------------------
[01/24 19:40:18    675s]   Sink type           Count
[01/24 19:40:18    675s]   -------------------------
[01/24 19:40:18    675s]   Regular              494
[01/24 19:40:18    675s]   Enable Latch           0
[01/24 19:40:18    675s]   Load Capacitance       0
[01/24 19:40:18    675s]   Antenna Diode          0
[01/24 19:40:18    675s]   Node Sink              0
[01/24 19:40:18    675s]   Total                494
[01/24 19:40:18    675s]   -------------------------
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   Clock DAG wire lengths at end of CTS:
[01/24 19:40:18    675s]   =====================================
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   --------------------
[01/24 19:40:18    675s]   Type     Wire Length
[01/24 19:40:18    675s]   --------------------
[01/24 19:40:18    675s]   Top          0.000
[01/24 19:40:18    675s]   Trunk      413.220
[01/24 19:40:18    675s]   Leaf      3618.550
[01/24 19:40:18    675s]   Total     4031.770
[01/24 19:40:18    675s]   --------------------
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   Clock DAG hp wire lengths at end of CTS:
[01/24 19:40:18    675s]   ========================================
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   -----------------------
[01/24 19:40:18    675s]   Type     hp Wire Length
[01/24 19:40:18    675s]   -----------------------
[01/24 19:40:18    675s]   Top            0.000
[01/24 19:40:18    675s]   Trunk        271.330
[01/24 19:40:18    675s]   Leaf        1635.515
[01/24 19:40:18    675s]   Total       1906.845
[01/24 19:40:18    675s]   -----------------------
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   Clock DAG capacitances at end of CTS:
[01/24 19:40:18    675s]   =====================================
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   --------------------------------
[01/24 19:40:18    675s]   Type     Gate     Wire     Total
[01/24 19:40:18    675s]   --------------------------------
[01/24 19:40:18    675s]   Top      0.000    0.000    0.000
[01/24 19:40:18    675s]   Trunk    0.007    0.035    0.042
[01/24 19:40:18    675s]   Leaf     0.104    0.270    0.374
[01/24 19:40:18    675s]   Total    0.111    0.304    0.416
[01/24 19:40:18    675s]   --------------------------------
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   Clock DAG sink capacitances at end of CTS:
[01/24 19:40:18    675s]   ==========================================
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   -----------------------------------------------
[01/24 19:40:18    675s]   Total    Average    Std. Dev.    Min      Max
[01/24 19:40:18    675s]   -----------------------------------------------
[01/24 19:40:18    675s]   0.104     0.000       0.000      0.000    0.000
[01/24 19:40:18    675s]   -----------------------------------------------
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   Clock DAG net violations at end of CTS:
[01/24 19:40:18    675s]   =======================================
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   -------------------------------------------------------------------------------------------------------
[01/24 19:40:18    675s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[01/24 19:40:18    675s]   -------------------------------------------------------------------------------------------------------
[01/24 19:40:18    675s]   Remaining Transition    ns         4       0.003       0.003      0.014    [0.006, 0.006, 0.002, 0.001]
[01/24 19:40:18    675s]   -------------------------------------------------------------------------------------------------------
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   Clock DAG primary half-corner transition distribution at end of CTS:
[01/24 19:40:18    675s]   ====================================================================
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:40:18    675s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[01/24 19:40:18    675s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:40:18    675s]   Trunk       0.200       3       0.146       0.012      0.132    0.154    {0 <= 0.120ns, 3 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}                                      -
[01/24 19:40:18    675s]   Leaf        0.200      16       0.165       0.038      0.108    0.206    {3 <= 0.120ns, 3 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 3 <= 0.200ns}    {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 19:40:18    675s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   Clock DAG library cell distribution at end of CTS:
[01/24 19:40:18    675s]   ==================================================
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   -----------------------------------------
[01/24 19:40:18    675s]   Name        Type      Inst     Inst Area 
[01/24 19:40:18    675s]                         Count    (um^2)
[01/24 19:40:18    675s]   -----------------------------------------
[01/24 19:40:18    675s]   CLKBUFX4    buffer     16        38.304
[01/24 19:40:18    675s]   CLKBUFX3    buffer      2         4.104
[01/24 19:40:18    675s]   -----------------------------------------
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   Clock DAG hash at end of CTS: 2264194037495954856 9271849647149985663
[01/24 19:40:18    675s]   CTS services accumulated run-time stats at end of CTS:
[01/24 19:40:18    675s]     delay calculator: calls=8701, total_wall_time=0.456s, mean_wall_time=0.052ms
[01/24 19:40:18    675s]     legalizer: calls=1440, total_wall_time=0.048s, mean_wall_time=0.033ms
[01/24 19:40:18    675s]     steiner router: calls=7224, total_wall_time=0.941s, mean_wall_time=0.130ms
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   Primary reporting skew groups summary at end of CTS:
[01/24 19:40:18    675s]   ====================================================
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:40:18    675s]   Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[01/24 19:40:18    675s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:40:18    675s]   default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.343     0.391     0.048       0.200         0.003           0.002           0.375        0.016     100% {0.343, 0.391}
[01/24 19:40:18    675s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   Skew group summary at end of CTS:
[01/24 19:40:18    675s]   =================================
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:40:18    675s]   Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[01/24 19:40:18    675s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:40:18    675s]   default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.343     0.391     0.048       0.200         0.003           0.002           0.375        0.016     100% {0.343, 0.391}
[01/24 19:40:18    675s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   Found a total of 164 clock tree pins with a slew violation.
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   Slew violation summary across all clock trees - Top 10 violating pins:
[01/24 19:40:18    675s]   ======================================================================
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   Target and measured clock slews (in ns):
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:40:18    675s]   Half corner                             Violation  Slew    Slew      Dont   Ideal  Target    Pin
[01/24 19:40:18    675s]                                           amount     target  achieved  touch  net?   source    
[01/24 19:40:18    675s]                                                                        net?                    
[01/24 19:40:18    675s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:40:18    675s]   default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  CDN_MBIT_cpuregs_reg[24][24]_MB_cpuregs_reg[24][25]_MB_cpuregs_reg[24][26]_MB_cpuregs_reg[24][27]/CK
[01/24 19:40:18    675s]   default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  CDN_MBIT_cpuregs_reg[25][20]_MB_cpuregs_reg[25][21]_MB_cpuregs_reg[25][22]_MB_cpuregs_reg[25][23]/CK
[01/24 19:40:18    675s]   default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  CDN_MBIT_cpuregs_reg[25][24]_MB_cpuregs_reg[25][25]_MB_cpuregs_reg[25][26]_MB_cpuregs_reg[25][27]/CK
[01/24 19:40:18    675s]   default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  CDN_MBIT_cpuregs_reg[27][20]_MB_cpuregs_reg[27][21]_MB_cpuregs_reg[27][22]_MB_cpuregs_reg[27][23]/CK
[01/24 19:40:18    675s]   default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  CDN_MBIT_cpuregs_reg[28][20]_MB_cpuregs_reg[28][21]_MB_cpuregs_reg[28][22]_MB_cpuregs_reg[28][23]/CK
[01/24 19:40:18    675s]   default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  CDN_MBIT_cpuregs_reg[28][24]_MB_cpuregs_reg[28][25]_MB_cpuregs_reg[28][26]_MB_cpuregs_reg[28][27]/CK
[01/24 19:40:18    675s]   default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  CDN_MBIT_cpuregs_reg[29][24]_MB_cpuregs_reg[29][25]_MB_cpuregs_reg[29][26]_MB_cpuregs_reg[29][27]/CK
[01/24 19:40:18    675s]   default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  CDN_MBIT_cpuregs_reg[30][24]_MB_cpuregs_reg[30][25]_MB_cpuregs_reg[30][26]_MB_cpuregs_reg[30][27]/CK
[01/24 19:40:18    675s]   default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  CDN_MBIT_reg_op2_reg[24]_MB_reg_op2_reg[25]_MB_reg_op2_reg[26]_MB_reg_op2_reg[27]/CK
[01/24 19:40:18    675s]   default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  CTS_ccl_a_buf_00011/Y
[01/24 19:40:18    675s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   Target sources:
[01/24 19:40:18    675s]   auto extracted - target was extracted from SDC.
[01/24 19:40:18    675s]   auto computed - target was computed when balancing trees.
[01/24 19:40:18    675s]   explicit - target is explicitly set via target_max_trans property.
[01/24 19:40:18    675s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[01/24 19:40:18    675s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   Found 0 pins on nets marked dont_touch that have slew violations.
[01/24 19:40:18    675s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[01/24 19:40:18    675s]   Found 0 pins on nets marked ideal_network that have slew violations.
[01/24 19:40:18    675s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   
[01/24 19:40:18    675s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:40:18    675s] Synthesizing clock trees done.
[01/24 19:40:18    675s] Tidy Up And Update Timing...
[01/24 19:40:18    675s] External - Set all clocks to propagated mode...
[01/24 19:40:18    675s] Innovus updating I/O latencies
[01/24 19:40:19    676s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/24 19:40:19    676s] #################################################################################
[01/24 19:40:19    676s] # Design Stage: PreRoute
[01/24 19:40:19    676s] # Design Name: picorv32
[01/24 19:40:19    676s] # Design Mode: 45nm
[01/24 19:40:19    676s] # Analysis Mode: MMMC Non-OCV 
[01/24 19:40:19    676s] # Parasitics Mode: No SPEF/RCDB 
[01/24 19:40:19    676s] # Signoff Settings: SI Off 
[01/24 19:40:19    676s] #################################################################################
[01/24 19:40:19    676s] Calculate delays in Single mode...
[01/24 19:40:19    676s] Topological Sorting (REAL = 0:00:00.0, MEM = 2275.5M, InitMEM = 2275.5M)
[01/24 19:40:19    676s] Start delay calculation (fullDC) (1 T). (MEM=2275.55)
[01/24 19:40:19    676s] End AAE Lib Interpolated Model. (MEM=2287.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:40:20    677s] Total number of fetched objects 13684
[01/24 19:40:20    677s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/24 19:40:20    677s] End delay calculation. (MEM=2310.75 CPU=0:00:00.2 REAL=0:00:00.0)
[01/24 19:40:20    677s] End delay calculation (fullDC). (MEM=2310.75 CPU=0:00:00.9 REAL=0:00:01.0)
[01/24 19:40:20    677s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 2310.8M) ***
[01/24 19:40:20    677s] Setting all clocks to propagated mode.
[01/24 19:40:20    677s] External - Set all clocks to propagated mode done. (took cpu=0:00:02.3 real=0:00:02.2)
[01/24 19:40:20    677s] Clock DAG stats after update timingGraph:
[01/24 19:40:20    677s]   cell counts      : b=18, i=0, icg=0, dcg=0, l=0, total=18
[01/24 19:40:20    677s]   sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:40:20    677s]   misc counts      : r=1, pp=0
[01/24 19:40:20    677s]   cell areas       : b=42.408um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=42.408um^2
[01/24 19:40:20    677s]   cell capacitance : b=0.007pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.007pF
[01/24 19:40:20    677s]   sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:40:20    677s]   wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.270pF, total=0.304pF
[01/24 19:40:20    677s]   wire lengths     : top=0.000um, trunk=413.220um, leaf=3618.550um, total=4031.770um
[01/24 19:40:20    677s]   hp wire lengths  : top=0.000um, trunk=271.330um, leaf=1635.515um, total=1906.845um
[01/24 19:40:20    677s] Clock DAG net violations after update timingGraph:
[01/24 19:40:20    677s]   Remaining Transition : {count=4, worst=[0.006ns, 0.006ns, 0.002ns, 0.001ns]} avg=0.003ns sd=0.003ns sum=0.014ns
[01/24 19:40:20    677s] Clock DAG primary half-corner transition distribution after update timingGraph:
[01/24 19:40:20    677s]   Trunk : target=0.200ns count=3 avg=0.146ns sd=0.012ns min=0.132ns max=0.154ns {0 <= 0.120ns, 3 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:40:20    677s]   Leaf  : target=0.200ns count=16 avg=0.165ns sd=0.038ns min=0.108ns max=0.206ns {3 <= 0.120ns, 3 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 3 <= 0.200ns} {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 19:40:20    677s] Clock DAG library cell distribution after update timingGraph {count}:
[01/24 19:40:20    677s]    Bufs: CLKBUFX4: 16 CLKBUFX3: 2 
[01/24 19:40:20    677s] Clock DAG hash after update timingGraph: 2264194037495954856 9271849647149985663
[01/24 19:40:20    677s] CTS services accumulated run-time stats after update timingGraph:
[01/24 19:40:20    677s]   delay calculator: calls=8701, total_wall_time=0.456s, mean_wall_time=0.052ms
[01/24 19:40:20    677s]   legalizer: calls=1440, total_wall_time=0.048s, mean_wall_time=0.033ms
[01/24 19:40:20    677s]   steiner router: calls=7224, total_wall_time=0.941s, mean_wall_time=0.130ms
[01/24 19:40:20    677s] Primary reporting skew groups after update timingGraph:
[01/24 19:40:20    677s]   skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.343, max=0.391, avg=0.375, sd=0.016], skew [0.048 vs 0.200], 100% {0.343, 0.391} (wid=0.004 ws=0.003) (gid=0.388 gs=0.047)
[01/24 19:40:20    677s]       min path sink: CDN_MBIT_genblk2.pcpi_div_dividend_reg[24]_MB_genblk2.pcpi_div_dividend_reg[25]_MB_genblk2.pcpi_div_dividend_reg[26]_MB_genblk2.pcpi_div_dividend_reg[27]/CK
[01/24 19:40:20    677s]       max path sink: CDN_MBIT_cpuregs_reg[19][8]_MB_cpuregs_reg[19][9]_MB_cpuregs_reg[19][10]_MB_cpuregs_reg[19][11]/CK
[01/24 19:40:20    677s] Skew group summary after update timingGraph:
[01/24 19:40:20    677s]   skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.343, max=0.391, avg=0.375, sd=0.016], skew [0.048 vs 0.200], 100% {0.343, 0.391} (wid=0.004 ws=0.003) (gid=0.388 gs=0.047)
[01/24 19:40:20    677s] Logging CTS constraint violations...
[01/24 19:40:20    677s]   Clock tree clk has 4 slew violations.
[01/24 19:40:20    677s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 41 slew violations below cell CTS_ccl_a_buf_00011 (a lib_cell CLKBUFX4) at (132.400,42.370), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00011/Y with a slew time target of 0.200ns. Achieved a slew time of 0.206ns.
[01/24 19:40:20    677s] 
[01/24 19:40:20    677s] Type 'man IMPCCOPT-1007' for more detail.
[01/24 19:40:20    677s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 44 slew violations below cell CTS_ccl_a_buf_00003 (a lib_cell CLKBUFX4) at (59.600,44.080), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00003/Y with a slew time target of 0.200ns. Achieved a slew time of 0.206ns.
[01/24 19:40:20    677s] 
[01/24 19:40:20    677s] Type 'man IMPCCOPT-1007' for more detail.
[01/24 19:40:20    677s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 40 slew violations below cell CTS_ccl_a_buf_00013 (a lib_cell CLKBUFX4) at (130.400,42.370), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00013/Y with a slew time target of 0.200ns. Achieved a slew time of 0.202ns.
[01/24 19:40:20    677s] 
[01/24 19:40:20    677s] Type 'man IMPCCOPT-1007' for more detail.
[01/24 19:40:20    677s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 39 slew violations below cell CTS_ccl_a_buf_00008 (a lib_cell CLKBUFX4) at (141.800,129.580), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00008/Y with a slew time target of 0.200ns. Achieved a slew time of 0.201ns.
[01/24 19:40:20    677s] 
[01/24 19:40:20    677s] Type 'man IMPCCOPT-1007' for more detail.
[01/24 19:40:20    677s] Logging CTS constraint violations done.
[01/24 19:40:20    677s] Tidy Up And Update Timing done. (took cpu=0:00:02.3 real=0:00:02.3)
[01/24 19:40:20    677s] Runtime done. (took cpu=0:00:36.4 real=0:00:36.4)
[01/24 19:40:20    677s] Runtime Report Coverage % = 96.8
[01/24 19:40:20    677s] Runtime Summary
[01/24 19:40:20    677s] ===============
[01/24 19:40:20    677s] Clock Runtime:  (32%) Core CTS          11.59 (Init 2.55, Construction 2.97, Implementation 3.13, eGRPC 1.20, PostConditioning 0.93, Other 0.81)
[01/24 19:40:20    677s] Clock Runtime:  (50%) CTS services      17.71 (RefinePlace 1.98, EarlyGlobalClock 1.13, NanoRoute 13.88, ExtractRC 0.72, TimingAnalysis 0.00)
[01/24 19:40:20    677s] Clock Runtime:  (16%) Other CTS          5.99 (Init 1.47, CongRepair/EGR-DP 2.29, TimingUpdate 2.23, Other 0.00)
[01/24 19:40:20    677s] Clock Runtime: (100%) Total             35.29
[01/24 19:40:20    677s] 
[01/24 19:40:20    677s] 
[01/24 19:40:20    677s] Runtime Summary:
[01/24 19:40:20    677s] ================
[01/24 19:40:20    677s] 
[01/24 19:40:20    677s] --------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:40:20    677s] wall   % time  children  called  name
[01/24 19:40:20    677s] --------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:40:20    677s] 36.44  100.00   36.44      0       
[01/24 19:40:20    677s] 36.44  100.00   35.29      1     Runtime
[01/24 19:40:20    677s]  0.21    0.59    0.21      1     CCOpt::Phase::Initialization
[01/24 19:40:20    677s]  0.21    0.59    0.21      1       Check Prerequisites
[01/24 19:40:20    677s]  0.21    0.59    0.00      1         Leaving CCOpt scope - CheckPlace
[01/24 19:40:20    677s]  3.68   10.09    3.67      1     CCOpt::Phase::PreparingToBalance
[01/24 19:40:20    677s]  0.01    0.03    0.00      1       Leaving CCOpt scope - Initializing power interface
[01/24 19:40:20    677s]  1.25    3.43    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[01/24 19:40:20    677s]  0.26    0.71    0.21      1       Legalization setup
[01/24 19:40:20    677s]  0.16    0.44    0.00      2         Leaving CCOpt scope - Initializing placement interface
[01/24 19:40:20    677s]  0.05    0.15    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[01/24 19:40:20    677s]  2.15    5.89    0.00      1       Validating CTS configuration
[01/24 19:40:20    677s]  0.00    0.00    0.00      1         Checking module port directions
[01/24 19:40:20    677s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[01/24 19:40:20    677s]  0.13    0.36    0.12      1     Preparing To Balance
[01/24 19:40:20    677s]  0.05    0.13    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[01/24 19:40:20    677s]  0.07    0.19    0.00      1       Leaving CCOpt scope - Initializing placement interface
[01/24 19:40:20    677s]  5.85   16.06    5.85      1     CCOpt::Phase::Construction
[01/24 19:40:20    677s]  4.37   12.00    4.37      1       Stage::Clustering
[01/24 19:40:20    677s]  2.15    5.91    2.11      1         Clustering
[01/24 19:40:20    677s]  0.01    0.03    0.00      1           Initialize for clustering
[01/24 19:40:20    677s]  0.00    0.00    0.00      1             Computing optimal clock node locations
[01/24 19:40:20    677s]  1.14    3.12    0.04      1           Bottom-up phase
[01/24 19:40:20    677s]  0.04    0.10    0.00      1             Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/24 19:40:20    677s]  0.96    2.65    0.94      1           Legalizing clock trees
[01/24 19:40:20    677s]  0.76    2.08    0.00      1             Leaving CCOpt scope - ClockRefiner
[01/24 19:40:20    677s]  0.05    0.15    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[01/24 19:40:20    677s]  0.08    0.22    0.00      1             Leaving CCOpt scope - Initializing placement interface
[01/24 19:40:20    677s]  0.05    0.12    0.00      1             Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/24 19:40:20    677s]  2.22    6.08    2.17      1         CongRepair After Initial Clustering
[01/24 19:40:20    677s]  1.87    5.13    1.65      1           Leaving CCOpt scope - Early Global Route
[01/24 19:40:20    677s]  0.42    1.15    0.00      1             Early Global Route - eGR only step
[01/24 19:40:20    677s]  1.23    3.39    0.00      1             Congestion Repair
[01/24 19:40:20    677s]  0.25    0.70    0.00      1           Leaving CCOpt scope - extractRC
[01/24 19:40:20    677s]  0.05    0.12    0.00      1           Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/24 19:40:20    677s]  0.05    0.14    0.05      1       Stage::DRV Fixing
[01/24 19:40:20    677s]  0.02    0.07    0.00      1         Fixing clock tree slew time and max cap violations
[01/24 19:40:20    677s]  0.03    0.07    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[01/24 19:40:20    677s]  1.43    3.91    1.42      1       Stage::Insertion Delay Reduction
[01/24 19:40:20    677s]  0.02    0.04    0.00      1         Removing unnecessary root buffering
[01/24 19:40:20    677s]  0.02    0.06    0.00      1         Removing unconstrained drivers
[01/24 19:40:20    677s]  0.05    0.15    0.00      1         Reducing insertion delay 1
[01/24 19:40:20    677s]  0.01    0.04    0.00      1         Removing longest path buffering
[01/24 19:40:20    677s]  1.32    3.62    0.00      1         Reducing insertion delay 2
[01/24 19:40:20    677s]  3.29    9.03    3.29      1     CCOpt::Phase::Implementation
[01/24 19:40:20    677s]  0.23    0.62    0.22      1       Stage::Reducing Power
[01/24 19:40:20    677s]  0.01    0.04    0.00      1         Improving clock tree routing
[01/24 19:40:20    677s]  0.19    0.51    0.00      1         Reducing clock tree power 1
[01/24 19:40:20    677s]  0.00    0.01    0.00      2           Legalizing clock trees
[01/24 19:40:20    677s]  0.02    0.06    0.00      1         Reducing clock tree power 2
[01/24 19:40:20    677s]  0.42    1.15    0.39      1       Stage::Balancing
[01/24 19:40:20    677s]  0.24    0.65    0.22      1         Approximately balancing fragments step
[01/24 19:40:20    677s]  0.07    0.20    0.00      1           Resolve constraints - Approximately balancing fragments
[01/24 19:40:20    677s]  0.03    0.07    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[01/24 19:40:20    677s]  0.02    0.07    0.00      1           Moving gates to improve sub-tree skew
[01/24 19:40:20    677s]  0.08    0.21    0.00      1           Approximately balancing fragments bottom up
[01/24 19:40:20    677s]  0.02    0.05    0.00      1           Approximately balancing fragments, wire and cell delays
[01/24 19:40:20    677s]  0.03    0.09    0.00      1         Improving fragments clock skew
[01/24 19:40:20    677s]  0.08    0.22    0.06      1         Approximately balancing step
[01/24 19:40:20    677s]  0.04    0.11    0.00      1           Resolve constraints - Approximately balancing
[01/24 19:40:20    677s]  0.02    0.06    0.00      1           Approximately balancing, wire and cell delays
[01/24 19:40:20    677s]  0.02    0.06    0.00      1         Fixing clock tree overload
[01/24 19:40:20    677s]  0.02    0.07    0.00      1         Approximately balancing paths
[01/24 19:40:20    677s]  2.41    6.62    2.38      1       Stage::Polishing
[01/24 19:40:20    677s]  0.04    0.11    0.00      1         Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/24 19:40:20    677s]  0.01    0.04    0.00      1         Merging balancing drivers for power
[01/24 19:40:20    677s]  0.03    0.08    0.00      1         Improving clock skew
[01/24 19:40:20    677s]  1.87    5.13    1.83      1         Moving gates to reduce wire capacitance
[01/24 19:40:20    677s]  0.02    0.06    0.00      2           Artificially removing short and long paths
[01/24 19:40:20    677s]  0.06    0.17    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[01/24 19:40:20    677s]  0.00    0.00    0.00      1             Legalizing clock trees
[01/24 19:40:20    677s]  1.09    2.98    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[01/24 19:40:20    677s]  0.00    0.00    0.00      1             Legalizing clock trees
[01/24 19:40:20    677s]  0.14    0.38    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[01/24 19:40:20    677s]  0.00    0.01    0.00      1             Legalizing clock trees
[01/24 19:40:20    677s]  0.52    1.44    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[01/24 19:40:20    677s]  0.00    0.00    0.00      1             Legalizing clock trees
[01/24 19:40:20    677s]  0.08    0.22    0.01      1         Reducing clock tree power 3
[01/24 19:40:20    677s]  0.01    0.02    0.00      1           Artificially removing short and long paths
[01/24 19:40:20    677s]  0.00    0.00    0.00      1           Legalizing clock trees
[01/24 19:40:20    677s]  0.02    0.04    0.00      1         Improving insertion delay
[01/24 19:40:20    677s]  0.33    0.91    0.28      1         Wire Opt OverFix
[01/24 19:40:20    677s]  0.26    0.72    0.25      1           Wire Reduction extra effort
[01/24 19:40:20    677s]  0.00    0.01    0.00      1             Artificially removing short and long paths
[01/24 19:40:20    677s]  0.00    0.01    0.00      1             Global shorten wires A0
[01/24 19:40:20    677s]  0.15    0.40    0.00      2             Move For Wirelength - core
[01/24 19:40:20    677s]  0.00    0.01    0.00      1             Global shorten wires A1
[01/24 19:40:20    677s]  0.05    0.15    0.00      1             Global shorten wires B
[01/24 19:40:20    677s]  0.04    0.10    0.00      1             Move For Wirelength - branch
[01/24 19:40:20    677s]  0.01    0.03    0.01      1           Optimizing orientation
[01/24 19:40:20    677s]  0.01    0.03    0.00      1             FlipOpt
[01/24 19:40:20    677s]  0.23    0.63    0.21      1       Stage::Updating netlist
[01/24 19:40:20    677s]  0.05    0.14    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[01/24 19:40:20    677s]  0.16    0.43    0.00      1         Leaving CCOpt scope - ClockRefiner
[01/24 19:40:20    677s]  2.50    6.86    2.34      1     CCOpt::Phase::eGRPC
[01/24 19:40:20    677s]  0.54    1.50    0.50      1       Leaving CCOpt scope - Routing Tools
[01/24 19:40:20    677s]  0.50    1.36    0.00      1         Early Global Route - eGR only step
[01/24 19:40:20    677s]  0.26    0.70    0.00      1       Leaving CCOpt scope - extractRC
[01/24 19:40:20    677s]  0.07    0.20    0.00      1       Leaving CCOpt scope - Initializing placement interface
[01/24 19:40:20    677s]  0.04    0.11    0.04      1       Reset bufferability constraints
[01/24 19:40:20    677s]  0.04    0.11    0.00      1         Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/24 19:40:20    677s]  0.03    0.07    0.01      1       eGRPC Moving buffers
[01/24 19:40:20    677s]  0.01    0.02    0.00      1         Violation analysis
[01/24 19:40:20    677s]  0.03    0.09    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[01/24 19:40:20    677s]  0.00    0.01    0.00      1         Artificially removing long paths
[01/24 19:40:20    677s]  0.08    0.22    0.00      1       eGRPC Fixing DRVs
[01/24 19:40:20    677s]  0.01    0.02    0.00      1       Reconnecting optimized routes
[01/24 19:40:20    677s]  0.01    0.02    0.00      1       Violation analysis
[01/24 19:40:20    677s]  0.65    1.80    0.00      1       Moving clock insts towards fanout
[01/24 19:40:20    677s]  0.01    0.03    0.00      1       Cloning clock nodes to reduce slew violations.
[01/24 19:40:20    677s]  0.05    0.14    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[01/24 19:40:20    677s]  0.55    1.52    0.00      1       Leaving CCOpt scope - ClockRefiner
[01/24 19:40:20    677s] 15.90   43.62   15.86      1     CCOpt::Phase::Routing
[01/24 19:40:20    677s] 15.61   42.84   15.46      1       Leaving CCOpt scope - Routing Tools
[01/24 19:40:20    677s]  0.53    1.45    0.00      1         Early Global Route - eGR->Nr High Frequency step
[01/24 19:40:20    677s] 13.88   38.08    0.00      1         NanoRoute
[01/24 19:40:20    677s]  1.06    2.90    0.00      1         Route Remaining Unrouted Nets
[01/24 19:40:20    677s]  0.21    0.59    0.00      1       Leaving CCOpt scope - extractRC
[01/24 19:40:20    677s]  0.04    0.10    0.00      1       Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/24 19:40:20    677s]  1.44    3.94    1.35      1     CCOpt::Phase::PostConditioning
[01/24 19:40:20    677s]  0.06    0.17    0.00      1       Leaving CCOpt scope - Initializing placement interface
[01/24 19:40:20    677s]  0.00    0.00    0.00      1       Reset bufferability constraints
[01/24 19:40:20    677s]  0.05    0.14    0.00      1       PostConditioning Upsizing To Fix DRVs
[01/24 19:40:20    677s]  0.06    0.17    0.00      1       Recomputing CTS skew targets
[01/24 19:40:20    677s]  0.10    0.29    0.00      1       PostConditioning Fixing DRVs
[01/24 19:40:20    677s]  0.42    1.16    0.00      1       Buffering to fix DRVs
[01/24 19:40:20    677s]  0.03    0.08    0.00      1       PostConditioning Fixing Skew by cell sizing
[01/24 19:40:20    677s]  0.01    0.03    0.00      1       Reconnecting optimized routes
[01/24 19:40:20    677s]  0.06    0.16    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[01/24 19:40:20    677s]  0.51    1.40    0.00      1       Leaving CCOpt scope - ClockRefiner
[01/24 19:40:20    677s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[01/24 19:40:20    677s]  0.04    0.11    0.00      1       Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/24 19:40:20    677s]  0.03    0.08    0.00      1     Post-balance tidy up or trial balance steps
[01/24 19:40:20    677s]  2.26    6.22    2.23      1     Tidy Up And Update Timing
[01/24 19:40:20    677s]  2.23    6.12    0.00      1       External - Set all clocks to propagated mode
[01/24 19:40:20    677s] --------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:40:20    677s] 
[01/24 19:40:20    677s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/24 19:40:20    677s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:35.0/0:00:35.1 (1.0), totSession cpu/real = 0:11:17.8/0:44:29.0 (0.3), mem = 2291.7M
[01/24 19:40:20    677s] 
[01/24 19:40:20    677s] =============================================================================================
[01/24 19:40:20    677s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.35-s114_1
[01/24 19:40:20    677s] =============================================================================================
[01/24 19:40:20    677s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:40:20    677s] ---------------------------------------------------------------------------------------------
[01/24 19:40:20    677s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 19:40:20    677s] [ IncrReplace            ]      1   0:00:01.2  (   3.5 % )     0:00:01.2 /  0:00:01.3    1.0
[01/24 19:40:20    677s] [ EarlyGlobalRoute       ]      5   0:00:03.4  (   9.8 % )     0:00:03.4 /  0:00:03.4    1.0
[01/24 19:40:20    677s] [ DetailRoute            ]      1   0:00:05.9  (  16.9 % )     0:00:05.9 /  0:00:05.9    1.0
[01/24 19:40:20    677s] [ ExtractRC              ]      3   0:00:00.7  (   2.0 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 19:40:20    677s] [ FullDelayCalc          ]      1   0:00:01.3  (   3.8 % )     0:00:01.3 /  0:00:01.4    1.0
[01/24 19:40:20    677s] [ MISC                   ]          0:00:22.5  (  64.0 % )     0:00:22.5 /  0:00:22.3    1.0
[01/24 19:40:20    677s] ---------------------------------------------------------------------------------------------
[01/24 19:40:20    677s]  CTS #1 TOTAL                       0:00:35.1  ( 100.0 % )     0:00:35.1 /  0:00:35.0    1.0
[01/24 19:40:20    677s] ---------------------------------------------------------------------------------------------
[01/24 19:40:20    677s] 
[01/24 19:40:20    677s] Synthesizing clock trees with CCOpt done.
[01/24 19:40:20    677s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/24 19:40:20    677s] Type 'man IMPSP-9025' for more detail.
[01/24 19:40:20    677s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1743.9M, totSessionCpu=0:11:18 **
[01/24 19:40:20    677s] GigaOpt running with 1 threads.
[01/24 19:40:20    677s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:17.9/0:44:29.0 (0.3), mem = 2203.7M
[01/24 19:40:20    677s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/24 19:40:20    677s] Need call spDPlaceInit before registerPrioInstLoc.
[01/24 19:40:20    677s] OPERPROF: Starting DPlace-Init at level 1, MEM:2203.7M, EPOCH TIME: 1706118020.855667
[01/24 19:40:20    677s] Processing tracks to init pin-track alignment.
[01/24 19:40:20    677s] z: 2, totalTracks: 1
[01/24 19:40:20    677s] z: 4, totalTracks: 1
[01/24 19:40:20    677s] z: 6, totalTracks: 1
[01/24 19:40:20    677s] z: 8, totalTracks: 1
[01/24 19:40:20    677s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:40:20    677s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2203.7M, EPOCH TIME: 1706118020.870588
[01/24 19:40:20    677s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:20    677s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:20    677s] 
[01/24 19:40:20    677s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:40:20    677s] OPERPROF:     Starting CMU at level 3, MEM:2203.7M, EPOCH TIME: 1706118020.920808
[01/24 19:40:20    677s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2203.7M, EPOCH TIME: 1706118020.922274
[01/24 19:40:20    677s] 
[01/24 19:40:20    677s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:40:20    677s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.053, MEM:2203.7M, EPOCH TIME: 1706118020.923910
[01/24 19:40:20    677s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2203.7M, EPOCH TIME: 1706118020.923999
[01/24 19:40:20    677s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2203.7M, EPOCH TIME: 1706118020.924079
[01/24 19:40:20    677s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2203.7MB).
[01/24 19:40:20    677s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.071, MEM:2203.7M, EPOCH TIME: 1706118020.926304
[01/24 19:40:20    677s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2203.7M, EPOCH TIME: 1706118020.926409
[01/24 19:40:20    677s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:40:20    677s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:20    678s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:20    678s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:20    678s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.047, MEM:2203.7M, EPOCH TIME: 1706118020.973482
[01/24 19:40:20    678s] 
[01/24 19:40:20    678s] Creating Lib Analyzer ...
[01/24 19:40:21    678s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/24 19:40:21    678s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/24 19:40:21    678s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 19:40:21    678s] 
[01/24 19:40:21    678s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:40:22    679s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:19 mem=2227.7M
[01/24 19:40:22    679s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:19 mem=2227.7M
[01/24 19:40:22    679s] Creating Lib Analyzer, finished. 
[01/24 19:40:22    679s] Effort level <high> specified for reg2reg path_group
[01/24 19:40:22    679s] Processing average sequential pin duty cycle 
[01/24 19:40:22    679s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1752.8M, totSessionCpu=0:11:20 **
[01/24 19:40:22    679s] *** optDesign -postCTS ***
[01/24 19:40:22    679s] DRC Margin: user margin 0.0; extra margin 0.2
[01/24 19:40:22    679s] Hold Target Slack: user slack 0
[01/24 19:40:22    679s] Setup Target Slack: user slack 0; extra slack 0.0
[01/24 19:40:22    679s] setUsefulSkewMode -ecoRoute false
[01/24 19:40:22    679s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2229.7M, EPOCH TIME: 1706118022.711542
[01/24 19:40:22    679s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:22    679s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:22    679s] 
[01/24 19:40:22    679s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:40:22    679s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.032, MEM:2229.7M, EPOCH TIME: 1706118022.744020
[01/24 19:40:22    679s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:40:22    679s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:22    679s] Multi-VT timing optimization disabled based on library information.
[01/24 19:40:22    679s] 
[01/24 19:40:22    679s] TimeStamp Deleting Cell Server Begin ...
[01/24 19:40:22    679s] Deleting Lib Analyzer.
[01/24 19:40:22    679s] 
[01/24 19:40:22    679s] TimeStamp Deleting Cell Server End ...
[01/24 19:40:22    679s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/24 19:40:22    679s] 
[01/24 19:40:22    679s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 19:40:22    679s] Summary for sequential cells identification: 
[01/24 19:40:22    679s]   Identified SBFF number: 104
[01/24 19:40:22    679s]   Identified MBFF number: 16
[01/24 19:40:22    679s]   Identified SB Latch number: 0
[01/24 19:40:22    679s]   Identified MB Latch number: 0
[01/24 19:40:22    679s]   Not identified SBFF number: 16
[01/24 19:40:22    679s]   Not identified MBFF number: 0
[01/24 19:40:22    679s]   Not identified SB Latch number: 0
[01/24 19:40:22    679s]   Not identified MB Latch number: 0
[01/24 19:40:22    679s]   Number of sequential cells which are not FFs: 32
[01/24 19:40:22    679s]  Visiting view : default_emulate_view
[01/24 19:40:22    679s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 19:40:22    679s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:40:22    679s]  Visiting view : default_emulate_view
[01/24 19:40:22    679s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 19:40:22    679s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:40:22    679s] TLC MultiMap info (StdDelay):
[01/24 19:40:22    679s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 19:40:22    679s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 19:40:22    679s]  Setting StdDelay to: 38ps
[01/24 19:40:22    679s] 
[01/24 19:40:22    679s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 19:40:22    679s] 
[01/24 19:40:22    679s] TimeStamp Deleting Cell Server Begin ...
[01/24 19:40:22    679s] 
[01/24 19:40:22    679s] TimeStamp Deleting Cell Server End ...
[01/24 19:40:22    679s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2229.7M, EPOCH TIME: 1706118022.835746
[01/24 19:40:22    679s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:22    679s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:22    679s] All LLGs are deleted
[01/24 19:40:22    679s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:22    679s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:22    679s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2229.7M, EPOCH TIME: 1706118022.835866
[01/24 19:40:22    679s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2229.7M, EPOCH TIME: 1706118022.835926
[01/24 19:40:22    679s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2221.7M, EPOCH TIME: 1706118022.836748
[01/24 19:40:22    679s] Start to check current routing status for nets...
[01/24 19:40:22    679s] All nets are already routed correctly.
[01/24 19:40:22    679s] End to check current routing status for nets (mem=2221.7M)
[01/24 19:40:22    679s] All LLGs are deleted
[01/24 19:40:22    679s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:22    679s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:22    679s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2221.7M, EPOCH TIME: 1706118022.910466
[01/24 19:40:22    679s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2221.7M, EPOCH TIME: 1706118022.910743
[01/24 19:40:22    679s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2221.7M, EPOCH TIME: 1706118022.915171
[01/24 19:40:22    679s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:22    679s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:22    679s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2221.7M, EPOCH TIME: 1706118022.916580
[01/24 19:40:22    679s] Max number of tech site patterns supported in site array is 256.
[01/24 19:40:22    679s] Core basic site is CoreSite
[01/24 19:40:22    680s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2221.7M, EPOCH TIME: 1706118022.943689
[01/24 19:40:22    680s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 19:40:22    680s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 19:40:22    680s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:2221.7M, EPOCH TIME: 1706118022.946021
[01/24 19:40:22    680s] Fast DP-INIT is on for default
[01/24 19:40:22    680s] Atter site array init, number of instance map data is 0.
[01/24 19:40:22    680s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.032, MEM:2221.7M, EPOCH TIME: 1706118022.948870
[01/24 19:40:22    680s] 
[01/24 19:40:22    680s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:40:22    680s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.036, MEM:2221.7M, EPOCH TIME: 1706118022.950867
[01/24 19:40:22    680s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:40:22    680s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:22    680s] Starting delay calculation for Setup views
[01/24 19:40:23    680s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/24 19:40:23    680s] #################################################################################
[01/24 19:40:23    680s] # Design Stage: PreRoute
[01/24 19:40:23    680s] # Design Name: picorv32
[01/24 19:40:23    680s] # Design Mode: 45nm
[01/24 19:40:23    680s] # Analysis Mode: MMMC Non-OCV 
[01/24 19:40:23    680s] # Parasitics Mode: No SPEF/RCDB 
[01/24 19:40:23    680s] # Signoff Settings: SI Off 
[01/24 19:40:23    680s] #################################################################################
[01/24 19:40:23    680s] Calculate delays in Single mode...
[01/24 19:40:23    680s] Topological Sorting (REAL = 0:00:00.0, MEM = 2219.7M, InitMEM = 2219.7M)
[01/24 19:40:23    680s] Start delay calculation (fullDC) (1 T). (MEM=2219.72)
[01/24 19:40:23    680s] End AAE Lib Interpolated Model. (MEM=2231.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:40:26    683s] Total number of fetched objects 13684
[01/24 19:40:26    683s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:40:26    683s] End delay calculation. (MEM=2262.93 CPU=0:00:02.5 REAL=0:00:03.0)
[01/24 19:40:26    683s] End delay calculation (fullDC). (MEM=2262.93 CPU=0:00:03.1 REAL=0:00:03.0)
[01/24 19:40:26    683s] *** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 2262.9M) ***
[01/24 19:40:26    684s] *** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:11:24 mem=2262.9M)
[01/24 19:40:27    684s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.890  |  2.085  |  1.890  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2278.2M, EPOCH TIME: 1706118027.455381
[01/24 19:40:27    684s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:27    684s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:27    684s] 
[01/24 19:40:27    684s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:40:27    684s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.065, MEM:2278.2M, EPOCH TIME: 1706118027.520576
[01/24 19:40:27    684s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:40:27    684s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:27    684s] Density: 71.467%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1764.4M, totSessionCpu=0:11:25 **
[01/24 19:40:27    684s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:06.7/0:00:06.7 (1.0), totSession cpu/real = 0:11:24.6/0:44:35.7 (0.3), mem = 2234.2M
[01/24 19:40:27    684s] 
[01/24 19:40:27    684s] =============================================================================================
[01/24 19:40:27    684s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.35-s114_1
[01/24 19:40:27    684s] =============================================================================================
[01/24 19:40:27    684s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:40:27    684s] ---------------------------------------------------------------------------------------------
[01/24 19:40:27    684s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:40:27    684s] [ OptSummaryReport       ]      1   0:00:00.2  (   2.3 % )     0:00:04.6 /  0:00:04.6    1.0
[01/24 19:40:27    684s] [ DrvReport              ]      1   0:00:00.3  (   4.8 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:40:27    684s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[01/24 19:40:27    684s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  16.1 % )     0:00:01.1 /  0:00:01.1    1.0
[01/24 19:40:27    684s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:40:27    684s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:40:27    684s] [ TimingUpdate           ]      1   0:00:00.7  (  10.0 % )     0:00:04.0 /  0:00:04.0    1.0
[01/24 19:40:27    684s] [ FullDelayCalc          ]      1   0:00:03.3  (  49.2 % )     0:00:03.3 /  0:00:03.3    1.0
[01/24 19:40:27    684s] [ TimingReport           ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:40:27    684s] [ MISC                   ]          0:00:01.0  (  14.7 % )     0:00:01.0 /  0:00:01.0    1.0
[01/24 19:40:27    684s] ---------------------------------------------------------------------------------------------
[01/24 19:40:27    684s]  InitOpt #1 TOTAL                   0:00:06.7  ( 100.0 % )     0:00:06.7 /  0:00:06.7    1.0
[01/24 19:40:27    684s] ---------------------------------------------------------------------------------------------
[01/24 19:40:27    684s] 
[01/24 19:40:27    684s] ** INFO : this run is activating low effort ccoptDesign flow
[01/24 19:40:27    684s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:40:27    684s] ### Creating PhyDesignMc. totSessionCpu=0:11:25 mem=2234.2M
[01/24 19:40:27    684s] OPERPROF: Starting DPlace-Init at level 1, MEM:2234.2M, EPOCH TIME: 1706118027.536172
[01/24 19:40:27    684s] Processing tracks to init pin-track alignment.
[01/24 19:40:27    684s] z: 2, totalTracks: 1
[01/24 19:40:27    684s] z: 4, totalTracks: 1
[01/24 19:40:27    684s] z: 6, totalTracks: 1
[01/24 19:40:27    684s] z: 8, totalTracks: 1
[01/24 19:40:27    684s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:40:27    684s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2234.2M, EPOCH TIME: 1706118027.551479
[01/24 19:40:27    684s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:27    684s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:27    684s] 
[01/24 19:40:27    684s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:40:27    684s] 
[01/24 19:40:27    684s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 19:40:27    684s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.040, MEM:2234.2M, EPOCH TIME: 1706118027.591909
[01/24 19:40:27    684s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2234.2M, EPOCH TIME: 1706118027.592012
[01/24 19:40:27    684s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2234.2M, EPOCH TIME: 1706118027.592076
[01/24 19:40:27    684s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2234.2MB).
[01/24 19:40:27    684s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.058, MEM:2234.2M, EPOCH TIME: 1706118027.593773
[01/24 19:40:27    684s] InstCnt mismatch: prevInstCnt = 9347, ttlInstCnt = 9365
[01/24 19:40:27    684s] TotalInstCnt at PhyDesignMc Initialization: 9365
[01/24 19:40:27    684s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:25 mem=2234.2M
[01/24 19:40:27    684s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2234.2M, EPOCH TIME: 1706118027.608628
[01/24 19:40:27    684s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:40:27    684s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:27    684s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:27    684s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:27    684s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.039, MEM:2234.2M, EPOCH TIME: 1706118027.647605
[01/24 19:40:27    684s] TotalInstCnt at PhyDesignMc Destruction: 9365
[01/24 19:40:27    684s] OPTC: m1 20.0 20.0
[01/24 19:40:27    685s] #optDebug: fT-E <X 2 0 0 1>
[01/24 19:40:27    685s] -congRepairInPostCTS false                 # bool, default=false, private
[01/24 19:40:28    685s] 
[01/24 19:40:28    685s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 19:40:28    685s] Summary for sequential cells identification: 
[01/24 19:40:28    685s]   Identified SBFF number: 104
[01/24 19:40:28    685s]   Identified MBFF number: 16
[01/24 19:40:28    685s]   Identified SB Latch number: 0
[01/24 19:40:28    685s]   Identified MB Latch number: 0
[01/24 19:40:28    685s]   Not identified SBFF number: 16
[01/24 19:40:28    685s]   Not identified MBFF number: 0
[01/24 19:40:28    685s]   Not identified SB Latch number: 0
[01/24 19:40:28    685s]   Not identified MB Latch number: 0
[01/24 19:40:28    685s]   Number of sequential cells which are not FFs: 32
[01/24 19:40:28    685s]  Visiting view : default_emulate_view
[01/24 19:40:28    685s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/24 19:40:28    685s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:40:28    685s]  Visiting view : default_emulate_view
[01/24 19:40:28    685s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/24 19:40:28    685s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:40:28    685s] TLC MultiMap info (StdDelay):
[01/24 19:40:28    685s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 19:40:28    685s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 41.7ps
[01/24 19:40:28    685s]  Setting StdDelay to: 41.7ps
[01/24 19:40:28    685s] 
[01/24 19:40:28    685s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 19:40:28    685s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.4
[01/24 19:40:28    685s] Begin: GigaOpt Route Type Constraints Refinement
[01/24 19:40:28    685s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:25.5/0:44:36.5 (0.3), mem = 2238.2M
[01/24 19:40:28    685s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.21
[01/24 19:40:28    685s] ### Creating RouteCongInterface, started
[01/24 19:40:28    685s] 
[01/24 19:40:28    685s] Creating Lib Analyzer ...
[01/24 19:40:28    685s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 19:40:28    685s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 19:40:28    685s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 19:40:28    685s] 
[01/24 19:40:28    685s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:40:29    686s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:26 mem=2260.2M
[01/24 19:40:29    686s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:26 mem=2260.2M
[01/24 19:40:29    686s] Creating Lib Analyzer, finished. 
[01/24 19:40:29    686s] #optDebug: Start CG creation (mem=2260.2M)
[01/24 19:40:29    686s]  ...initializing CG  maxDriveDist 1536.419500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 153.641500 
[01/24 19:40:29    686s] (cpu=0:00:00.2, mem=2455.5M)
[01/24 19:40:29    686s]  ...processing cgPrt (cpu=0:00:00.2, mem=2455.5M)
[01/24 19:40:29    686s]  ...processing cgEgp (cpu=0:00:00.2, mem=2455.5M)
[01/24 19:40:29    686s]  ...processing cgPbk (cpu=0:00:00.2, mem=2455.5M)
[01/24 19:40:29    686s]  ...processing cgNrb(cpu=0:00:00.2, mem=2455.5M)
[01/24 19:40:29    686s]  ...processing cgObs (cpu=0:00:00.2, mem=2455.5M)
[01/24 19:40:29    686s]  ...processing cgCon (cpu=0:00:00.2, mem=2455.5M)
[01/24 19:40:29    686s]  ...processing cgPdm (cpu=0:00:00.2, mem=2455.5M)
[01/24 19:40:29    686s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2455.5M)
[01/24 19:40:29    686s] {MMLU 19 19 13684}
[01/24 19:40:29    686s] ### Creating LA Mngr. totSessionCpu=0:11:26 mem=2455.5M
[01/24 19:40:29    686s] ### Creating LA Mngr, finished. totSessionCpu=0:11:26 mem=2455.5M
[01/24 19:40:29    686s] 
[01/24 19:40:29    686s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 19:40:29    686s] 
[01/24 19:40:29    686s] #optDebug: {0, 1.000}
[01/24 19:40:29    686s] ### Creating RouteCongInterface, finished
[01/24 19:40:29    686s] Updated routing constraints on 0 nets.
[01/24 19:40:29    686s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.21
[01/24 19:40:29    686s] Bottom Preferred Layer:
[01/24 19:40:29    686s] +---------------+------------+----------+
[01/24 19:40:29    686s] |     Layer     |    CLK     |   Rule   |
[01/24 19:40:29    686s] +---------------+------------+----------+
[01/24 19:40:29    686s] | Metal5 (z=5)  |         16 | default  |
[01/24 19:40:29    686s] +---------------+------------+----------+
[01/24 19:40:29    686s] | Metal5 (z=5)  |          3 | NDR_13   |
[01/24 19:40:29    686s] +---------------+------------+----------+
[01/24 19:40:29    686s] Via Pillar Rule:
[01/24 19:40:29    686s]     None
[01/24 19:40:29    686s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:11:26.4/0:44:37.5 (0.3), mem = 2455.5M
[01/24 19:40:29    686s] 
[01/24 19:40:29    686s] =============================================================================================
[01/24 19:40:29    686s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.35-s114_1
[01/24 19:40:29    686s] =============================================================================================
[01/24 19:40:29    686s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:40:29    686s] ---------------------------------------------------------------------------------------------
[01/24 19:40:29    686s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  76.7 % )     0:00:00.7 /  0:00:00.8    1.0
[01/24 19:40:29    686s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  21.8 % )     0:00:01.0 /  0:00:00.9    1.0
[01/24 19:40:29    686s] [ MISC                   ]          0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.4
[01/24 19:40:29    686s] ---------------------------------------------------------------------------------------------
[01/24 19:40:29    686s]  CongRefineRouteType #1 TOTAL       0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[01/24 19:40:29    686s] ---------------------------------------------------------------------------------------------
[01/24 19:40:29    686s] 
[01/24 19:40:29    686s] End: GigaOpt Route Type Constraints Refinement
[01/24 19:40:29    686s] *** Starting optimizing excluded clock nets MEM= 2455.5M) ***
[01/24 19:40:29    686s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2455.5M) ***
[01/24 19:40:29    686s] *** Starting optimizing excluded clock nets MEM= 2455.5M) ***
[01/24 19:40:29    686s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2455.5M) ***
[01/24 19:40:29    686s] Info: Done creating the CCOpt slew target map.
[01/24 19:40:29    686s] Begin: GigaOpt high fanout net optimization
[01/24 19:40:29    686s] GigaOpt HFN: use maxLocalDensity 1.2
[01/24 19:40:29    686s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/24 19:40:29    686s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:26.5/0:44:37.5 (0.3), mem = 2455.5M
[01/24 19:40:29    686s] Info: 19 nets with fixed/cover wires excluded.
[01/24 19:40:29    686s] Info: 19 clock nets excluded from IPO operation.
[01/24 19:40:29    686s] Processing average sequential pin duty cycle 
[01/24 19:40:29    686s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.22
[01/24 19:40:29    686s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:40:29    686s] ### Creating PhyDesignMc. totSessionCpu=0:11:27 mem=2455.5M
[01/24 19:40:29    686s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/24 19:40:29    686s] OPERPROF: Starting DPlace-Init at level 1, MEM:2455.5M, EPOCH TIME: 1706118029.431073
[01/24 19:40:29    686s] Processing tracks to init pin-track alignment.
[01/24 19:40:29    686s] z: 2, totalTracks: 1
[01/24 19:40:29    686s] z: 4, totalTracks: 1
[01/24 19:40:29    686s] z: 6, totalTracks: 1
[01/24 19:40:29    686s] z: 8, totalTracks: 1
[01/24 19:40:29    686s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:40:29    686s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2455.5M, EPOCH TIME: 1706118029.442368
[01/24 19:40:29    686s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:29    686s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:29    686s] 
[01/24 19:40:29    686s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:40:29    686s] 
[01/24 19:40:29    686s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 19:40:29    686s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.037, MEM:2455.5M, EPOCH TIME: 1706118029.479342
[01/24 19:40:29    686s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2455.5M, EPOCH TIME: 1706118029.479435
[01/24 19:40:29    686s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2455.5M, EPOCH TIME: 1706118029.479522
[01/24 19:40:29    686s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2455.5MB).
[01/24 19:40:29    686s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:2455.5M, EPOCH TIME: 1706118029.481108
[01/24 19:40:29    686s] TotalInstCnt at PhyDesignMc Initialization: 9365
[01/24 19:40:29    686s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:27 mem=2455.5M
[01/24 19:40:29    686s] ### Creating RouteCongInterface, started
[01/24 19:40:29    686s] 
[01/24 19:40:29    686s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/24 19:40:29    686s] 
[01/24 19:40:29    686s] #optDebug: {0, 1.000}
[01/24 19:40:29    686s] ### Creating RouteCongInterface, finished
[01/24 19:40:29    686s] {MG  {8 0 3.6 0.0883025}  {10 0 12.7 0.306666} }
[01/24 19:40:29    686s] ### Creating LA Mngr. totSessionCpu=0:11:27 mem=2455.5M
[01/24 19:40:29    686s] ### Creating LA Mngr, finished. totSessionCpu=0:11:27 mem=2455.5M
[01/24 19:40:30    687s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 19:40:30    687s] Total-nets :: 11806, Stn-nets :: 2, ratio :: 0.0169405 %, Total-len 228451, Stn-len 365.05
[01/24 19:40:30    687s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2455.5M, EPOCH TIME: 1706118030.012363
[01/24 19:40:30    687s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:40:30    687s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:30    687s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:30    687s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:30    687s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.052, MEM:2362.5M, EPOCH TIME: 1706118030.064314
[01/24 19:40:30    687s] TotalInstCnt at PhyDesignMc Destruction: 9365
[01/24 19:40:30    687s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.22
[01/24 19:40:30    687s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:11:27.1/0:44:38.2 (0.3), mem = 2362.5M
[01/24 19:40:30    687s] 
[01/24 19:40:30    687s] =============================================================================================
[01/24 19:40:30    687s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.35-s114_1
[01/24 19:40:30    687s] =============================================================================================
[01/24 19:40:30    687s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:40:30    687s] ---------------------------------------------------------------------------------------------
[01/24 19:40:30    687s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:40:30    687s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  16.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:40:30    687s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.7 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 19:40:30    687s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:40:30    687s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:40:30    687s] [ MISC                   ]          0:00:00.5  (  76.9 % )     0:00:00.5 /  0:00:00.5    1.0
[01/24 19:40:30    687s] ---------------------------------------------------------------------------------------------
[01/24 19:40:30    687s]  DrvOpt #1 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 19:40:30    687s] ---------------------------------------------------------------------------------------------
[01/24 19:40:30    687s] 
[01/24 19:40:30    687s] GigaOpt HFN: restore maxLocalDensity to 0.98
[01/24 19:40:30    687s] End: GigaOpt high fanout net optimization
[01/24 19:40:30    687s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/24 19:40:30    687s] Deleting Lib Analyzer.
[01/24 19:40:30    687s] Begin: GigaOpt Global Optimization
[01/24 19:40:30    687s] *info: use new DP (enabled)
[01/24 19:40:30    687s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[01/24 19:40:30    687s] Info: 19 nets with fixed/cover wires excluded.
[01/24 19:40:30    687s] Info: 19 clock nets excluded from IPO operation.
[01/24 19:40:30    687s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:27.6/0:44:38.7 (0.3), mem = 2362.5M
[01/24 19:40:30    687s] Processing average sequential pin duty cycle 
[01/24 19:40:30    687s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.23
[01/24 19:40:30    687s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:40:30    687s] ### Creating PhyDesignMc. totSessionCpu=0:11:28 mem=2362.5M
[01/24 19:40:30    687s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/24 19:40:30    687s] OPERPROF: Starting DPlace-Init at level 1, MEM:2362.5M, EPOCH TIME: 1706118030.557998
[01/24 19:40:30    687s] Processing tracks to init pin-track alignment.
[01/24 19:40:30    687s] z: 2, totalTracks: 1
[01/24 19:40:30    687s] z: 4, totalTracks: 1
[01/24 19:40:30    687s] z: 6, totalTracks: 1
[01/24 19:40:30    687s] z: 8, totalTracks: 1
[01/24 19:40:30    687s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:40:30    687s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2362.5M, EPOCH TIME: 1706118030.570410
[01/24 19:40:30    687s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:30    687s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:30    687s] 
[01/24 19:40:30    687s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:40:30    687s] 
[01/24 19:40:30    687s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 19:40:30    687s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.052, MEM:2362.5M, EPOCH TIME: 1706118030.622632
[01/24 19:40:30    687s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2362.5M, EPOCH TIME: 1706118030.622792
[01/24 19:40:30    687s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2362.5M, EPOCH TIME: 1706118030.622876
[01/24 19:40:30    687s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2362.5MB).
[01/24 19:40:30    687s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.067, MEM:2362.5M, EPOCH TIME: 1706118030.625133
[01/24 19:40:30    687s] TotalInstCnt at PhyDesignMc Initialization: 9365
[01/24 19:40:30    687s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:28 mem=2362.5M
[01/24 19:40:30    687s] ### Creating RouteCongInterface, started
[01/24 19:40:30    687s] 
[01/24 19:40:30    687s] Creating Lib Analyzer ...
[01/24 19:40:30    687s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 19:40:30    687s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 19:40:30    687s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 19:40:30    687s] 
[01/24 19:40:30    687s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:40:31    688s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:29 mem=2362.5M
[01/24 19:40:31    688s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:29 mem=2362.5M
[01/24 19:40:31    688s] Creating Lib Analyzer, finished. 
[01/24 19:40:31    688s] 
[01/24 19:40:31    688s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 19:40:31    688s] 
[01/24 19:40:31    688s] #optDebug: {0, 1.000}
[01/24 19:40:31    688s] ### Creating RouteCongInterface, finished
[01/24 19:40:31    688s] {MG  {8 0 3.6 0.0883025}  {10 0 12.7 0.306666} }
[01/24 19:40:31    688s] ### Creating LA Mngr. totSessionCpu=0:11:29 mem=2362.5M
[01/24 19:40:31    688s] ### Creating LA Mngr, finished. totSessionCpu=0:11:29 mem=2362.5M
[01/24 19:40:32    689s] *info: 19 clock nets excluded
[01/24 19:40:32    689s] *info: 88 no-driver nets excluded.
[01/24 19:40:32    689s] *info: 19 nets with fixed/cover wires excluded.
[01/24 19:40:32    689s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2419.8M, EPOCH TIME: 1706118032.210955
[01/24 19:40:32    689s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2419.8M, EPOCH TIME: 1706118032.211216
[01/24 19:40:32    689s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/24 19:40:32    689s] +--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
[01/24 19:40:32    689s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
[01/24 19:40:32    689s] +--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
[01/24 19:40:32    689s] |   0.000|   0.000|   71.47%|   0:00:00.0| 2419.8M|default_emulate_view|       NA| NA                                                 |
[01/24 19:40:32    689s] +--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
[01/24 19:40:32    689s] 
[01/24 19:40:32    689s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2419.8M) ***
[01/24 19:40:32    689s] 
[01/24 19:40:32    689s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2419.8M) ***
[01/24 19:40:32    689s] Bottom Preferred Layer:
[01/24 19:40:32    689s] +---------------+------------+----------+
[01/24 19:40:32    689s] |     Layer     |    CLK     |   Rule   |
[01/24 19:40:32    689s] +---------------+------------+----------+
[01/24 19:40:32    689s] | Metal5 (z=5)  |         16 | default  |
[01/24 19:40:32    689s] +---------------+------------+----------+
[01/24 19:40:32    689s] | Metal5 (z=5)  |          3 | NDR_13   |
[01/24 19:40:32    689s] +---------------+------------+----------+
[01/24 19:40:32    689s] Via Pillar Rule:
[01/24 19:40:32    689s]     None
[01/24 19:40:32    689s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/24 19:40:32    689s] Total-nets :: 11806, Stn-nets :: 2, ratio :: 0.0169405 %, Total-len 228451, Stn-len 365.05
[01/24 19:40:32    689s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2400.7M, EPOCH TIME: 1706118032.667763
[01/24 19:40:32    689s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9365).
[01/24 19:40:32    689s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:32    689s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:32    689s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:32    689s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.057, MEM:2360.7M, EPOCH TIME: 1706118032.724934
[01/24 19:40:32    689s] TotalInstCnt at PhyDesignMc Destruction: 9365
[01/24 19:40:32    689s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.23
[01/24 19:40:32    689s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:11:29.8/0:44:40.9 (0.3), mem = 2360.7M
[01/24 19:40:32    689s] 
[01/24 19:40:32    689s] =============================================================================================
[01/24 19:40:32    689s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.35-s114_1
[01/24 19:40:32    689s] =============================================================================================
[01/24 19:40:32    689s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:40:32    689s] ---------------------------------------------------------------------------------------------
[01/24 19:40:32    689s] [ SlackTraversorInit     ]      1   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:40:32    689s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  45.2 % )     0:00:01.0 /  0:00:01.0    1.0
[01/24 19:40:32    689s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:40:32    689s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:40:32    689s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.7
[01/24 19:40:32    689s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.5 % )     0:00:01.0 /  0:00:01.0    1.0
[01/24 19:40:32    689s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:40:32    689s] [ TransformInit          ]      1   0:00:00.4  (  19.0 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 19:40:32    689s] [ MISC                   ]          0:00:00.4  (  19.3 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 19:40:32    689s] ---------------------------------------------------------------------------------------------
[01/24 19:40:32    689s]  GlobalOpt #1 TOTAL                 0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[01/24 19:40:32    689s] ---------------------------------------------------------------------------------------------
[01/24 19:40:32    689s] 
[01/24 19:40:32    689s] End: GigaOpt Global Optimization
[01/24 19:40:32    689s] *** Timing Is met
[01/24 19:40:32    689s] *** Check timing (0:00:00.0)
[01/24 19:40:32    689s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/24 19:40:32    689s] Deleting Lib Analyzer.
[01/24 19:40:32    689s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[01/24 19:40:32    689s] Info: 19 nets with fixed/cover wires excluded.
[01/24 19:40:32    689s] Info: 19 clock nets excluded from IPO operation.
[01/24 19:40:32    689s] ### Creating LA Mngr. totSessionCpu=0:11:30 mem=2360.7M
[01/24 19:40:32    689s] ### Creating LA Mngr, finished. totSessionCpu=0:11:30 mem=2360.7M
[01/24 19:40:32    689s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/24 19:40:32    689s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2360.7M, EPOCH TIME: 1706118032.808801
[01/24 19:40:32    689s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:32    689s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:32    689s] 
[01/24 19:40:32    689s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:40:32    689s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.053, MEM:2360.7M, EPOCH TIME: 1706118032.861694
[01/24 19:40:32    689s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:40:32    689s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:33    690s] **INFO: Flow update: Design timing is met.
[01/24 19:40:33    690s] **INFO: Flow update: Design timing is met.
[01/24 19:40:33    690s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[01/24 19:40:33    690s] Info: 19 nets with fixed/cover wires excluded.
[01/24 19:40:33    690s] Info: 19 clock nets excluded from IPO operation.
[01/24 19:40:33    690s] ### Creating LA Mngr. totSessionCpu=0:11:31 mem=2356.7M
[01/24 19:40:33    690s] ### Creating LA Mngr, finished. totSessionCpu=0:11:31 mem=2356.7M
[01/24 19:40:33    690s] Processing average sequential pin duty cycle 
[01/24 19:40:33    690s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:40:33    690s] ### Creating PhyDesignMc. totSessionCpu=0:11:31 mem=2413.9M
[01/24 19:40:33    690s] OPERPROF: Starting DPlace-Init at level 1, MEM:2413.9M, EPOCH TIME: 1706118033.603078
[01/24 19:40:33    690s] Processing tracks to init pin-track alignment.
[01/24 19:40:33    690s] z: 2, totalTracks: 1
[01/24 19:40:33    690s] z: 4, totalTracks: 1
[01/24 19:40:33    690s] z: 6, totalTracks: 1
[01/24 19:40:33    690s] z: 8, totalTracks: 1
[01/24 19:40:33    690s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:40:33    690s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2413.9M, EPOCH TIME: 1706118033.615908
[01/24 19:40:33    690s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:33    690s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:33    690s] 
[01/24 19:40:33    690s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:40:33    690s] 
[01/24 19:40:33    690s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 19:40:33    690s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.054, MEM:2413.9M, EPOCH TIME: 1706118033.669731
[01/24 19:40:33    690s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2413.9M, EPOCH TIME: 1706118033.669888
[01/24 19:40:33    690s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2413.9M, EPOCH TIME: 1706118033.669973
[01/24 19:40:33    690s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2413.9MB).
[01/24 19:40:33    690s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.069, MEM:2413.9M, EPOCH TIME: 1706118033.672185
[01/24 19:40:33    690s] TotalInstCnt at PhyDesignMc Initialization: 9365
[01/24 19:40:33    690s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:31 mem=2413.9M
[01/24 19:40:33    690s] Begin: Area Reclaim Optimization
[01/24 19:40:33    690s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:30.8/0:44:41.9 (0.3), mem = 2413.9M
[01/24 19:40:33    690s] 
[01/24 19:40:33    690s] Creating Lib Analyzer ...
[01/24 19:40:33    690s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 19:40:33    690s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 19:40:33    690s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 19:40:33    690s] 
[01/24 19:40:33    690s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:40:34    691s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:32 mem=2419.9M
[01/24 19:40:34    691s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:32 mem=2419.9M
[01/24 19:40:34    691s] Creating Lib Analyzer, finished. 
[01/24 19:40:34    691s] Processing average sequential pin duty cycle 
[01/24 19:40:34    691s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.24
[01/24 19:40:34    691s] ### Creating RouteCongInterface, started
[01/24 19:40:34    691s] 
[01/24 19:40:34    691s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[01/24 19:40:34    691s] 
[01/24 19:40:34    691s] #optDebug: {0, 1.000}
[01/24 19:40:34    691s] ### Creating RouteCongInterface, finished
[01/24 19:40:34    691s] {MG  {8 0 3.6 0.0883025}  {10 0 12.7 0.306666} }
[01/24 19:40:34    691s] ### Creating LA Mngr. totSessionCpu=0:11:32 mem=2419.9M
[01/24 19:40:34    691s] ### Creating LA Mngr, finished. totSessionCpu=0:11:32 mem=2419.9M
[01/24 19:40:34    691s] Usable buffer cells for single buffer setup transform:
[01/24 19:40:34    691s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[01/24 19:40:34    691s] Number of usable buffer cells above: 10
[01/24 19:40:34    691s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2419.9M, EPOCH TIME: 1706118034.892202
[01/24 19:40:34    691s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2419.9M, EPOCH TIME: 1706118034.892389
[01/24 19:40:35    692s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.47
[01/24 19:40:35    692s] +---------+---------+--------+--------+------------+--------+
[01/24 19:40:35    692s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/24 19:40:35    692s] +---------+---------+--------+--------+------------+--------+
[01/24 19:40:35    692s] |   71.47%|        -|   0.000|   0.000|   0:00:00.0| 2419.9M|
[01/24 19:40:35    692s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 19:40:42    699s] |   71.44%|       16|   0.000|   0.000|   0:00:07.0| 2463.2M|
[01/24 19:40:42    699s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 19:40:42    699s] +---------+---------+--------+--------+------------+--------+
[01/24 19:40:42    699s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.44
[01/24 19:40:42    699s] 
[01/24 19:40:42    699s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/24 19:40:42    699s] --------------------------------------------------------------
[01/24 19:40:42    699s] |                                   | Total     | Sequential |
[01/24 19:40:42    699s] --------------------------------------------------------------
[01/24 19:40:42    699s] | Num insts resized                 |       0  |       0    |
[01/24 19:40:42    699s] | Num insts undone                  |       0  |       0    |
[01/24 19:40:42    699s] | Num insts Downsized               |       0  |       0    |
[01/24 19:40:42    699s] | Num insts Samesized               |       0  |       0    |
[01/24 19:40:42    699s] | Num insts Upsized                 |       0  |       0    |
[01/24 19:40:42    699s] | Num multiple commits+uncommits    |       0  |       -    |
[01/24 19:40:42    699s] --------------------------------------------------------------
[01/24 19:40:42    699s] Bottom Preferred Layer:
[01/24 19:40:42    699s] +---------------+------------+----------+
[01/24 19:40:42    699s] |     Layer     |    CLK     |   Rule   |
[01/24 19:40:42    699s] +---------------+------------+----------+
[01/24 19:40:42    699s] | Metal5 (z=5)  |         16 | default  |
[01/24 19:40:42    699s] +---------------+------------+----------+
[01/24 19:40:42    699s] | Metal5 (z=5)  |          3 | NDR_13   |
[01/24 19:40:42    699s] +---------------+------------+----------+
[01/24 19:40:42    699s] Via Pillar Rule:
[01/24 19:40:42    699s]     None
[01/24 19:40:42    699s] 
[01/24 19:40:42    699s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/24 19:40:42    699s] End: Core Area Reclaim Optimization (cpu = 0:00:09.1) (real = 0:00:09.0) **
[01/24 19:40:42    699s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.24
[01/24 19:40:42    699s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:09.1/0:00:09.1 (1.0), totSession cpu/real = 0:11:39.9/0:44:51.0 (0.3), mem = 2463.2M
[01/24 19:40:42    699s] 
[01/24 19:40:42    699s] =============================================================================================
[01/24 19:40:42    699s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.35-s114_1
[01/24 19:40:42    699s] =============================================================================================
[01/24 19:40:42    699s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:40:42    699s] ---------------------------------------------------------------------------------------------
[01/24 19:40:42    699s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:40:42    699s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  10.0 % )     0:00:00.9 /  0:00:00.9    1.0
[01/24 19:40:42    699s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:40:42    699s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 19:40:42    699s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 19:40:42    699s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:40:42    699s] [ OptimizationStep       ]      1   0:00:00.1  (   0.9 % )     0:00:07.8 /  0:00:07.8    1.0
[01/24 19:40:42    699s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:07.7 /  0:00:07.7    1.0
[01/24 19:40:42    699s] [ OptGetWeight           ]     53   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:40:42    699s] [ OptEval                ]     53   0:00:06.8  (  75.1 % )     0:00:06.8 /  0:00:06.8    1.0
[01/24 19:40:42    699s] [ OptCommit              ]     53   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[01/24 19:40:42    699s] [ PostCommitDelayUpdate  ]     53   0:00:00.1  (   0.6 % )     0:00:00.5 /  0:00:00.5    1.0
[01/24 19:40:42    699s] [ IncrDelayCalc          ]     47   0:00:00.5  (   5.1 % )     0:00:00.5 /  0:00:00.5    1.0
[01/24 19:40:42    699s] [ IncrTimingUpdate       ]      9   0:00:00.3  (   3.6 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:40:42    699s] [ MISC                   ]          0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.1
[01/24 19:40:42    699s] ---------------------------------------------------------------------------------------------
[01/24 19:40:42    699s]  AreaOpt #1 TOTAL                   0:00:09.1  ( 100.0 % )     0:00:09.1 /  0:00:09.1    1.0
[01/24 19:40:42    699s] ---------------------------------------------------------------------------------------------
[01/24 19:40:42    699s] 
[01/24 19:40:42    699s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2444.1M, EPOCH TIME: 1706118042.853223
[01/24 19:40:42    699s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9355).
[01/24 19:40:42    699s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:42    699s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:42    699s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:42    699s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.063, MEM:2365.1M, EPOCH TIME: 1706118042.916270
[01/24 19:40:42    699s] TotalInstCnt at PhyDesignMc Destruction: 9355
[01/24 19:40:42    699s] End: Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=2365.07M, totSessionCpu=0:11:40).
[01/24 19:40:42    699s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[01/24 19:40:42    700s] Info: 19 nets with fixed/cover wires excluded.
[01/24 19:40:42    700s] Info: 19 clock nets excluded from IPO operation.
[01/24 19:40:42    700s] ### Creating LA Mngr. totSessionCpu=0:11:40 mem=2365.1M
[01/24 19:40:42    700s] ### Creating LA Mngr, finished. totSessionCpu=0:11:40 mem=2365.1M
[01/24 19:40:42    700s] Processing average sequential pin duty cycle 
[01/24 19:40:42    700s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:40:42    700s] ### Creating PhyDesignMc. totSessionCpu=0:11:40 mem=2422.3M
[01/24 19:40:42    700s] OPERPROF: Starting DPlace-Init at level 1, MEM:2422.3M, EPOCH TIME: 1706118042.982241
[01/24 19:40:42    700s] Processing tracks to init pin-track alignment.
[01/24 19:40:42    700s] z: 2, totalTracks: 1
[01/24 19:40:42    700s] z: 4, totalTracks: 1
[01/24 19:40:42    700s] z: 6, totalTracks: 1
[01/24 19:40:42    700s] z: 8, totalTracks: 1
[01/24 19:40:42    700s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:40:42    700s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2422.3M, EPOCH TIME: 1706118042.990858
[01/24 19:40:42    700s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:42    700s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:43    700s] 
[01/24 19:40:43    700s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:40:43    700s] 
[01/24 19:40:43    700s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 19:40:43    700s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:2422.3M, EPOCH TIME: 1706118043.025911
[01/24 19:40:43    700s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2422.3M, EPOCH TIME: 1706118043.026033
[01/24 19:40:43    700s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2422.3M, EPOCH TIME: 1706118043.026088
[01/24 19:40:43    700s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2422.3MB).
[01/24 19:40:43    700s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.045, MEM:2422.3M, EPOCH TIME: 1706118043.027393
[01/24 19:40:43    700s] TotalInstCnt at PhyDesignMc Initialization: 9355
[01/24 19:40:43    700s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:40 mem=2422.3M
[01/24 19:40:43    700s] Begin: Area Reclaim Optimization
[01/24 19:40:43    700s] *** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:40.1/0:44:51.2 (0.3), mem = 2422.3M
[01/24 19:40:43    700s] Processing average sequential pin duty cycle 
[01/24 19:40:43    700s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.25
[01/24 19:40:43    700s] ### Creating RouteCongInterface, started
[01/24 19:40:43    700s] 
[01/24 19:40:43    700s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 19:40:43    700s] 
[01/24 19:40:43    700s] #optDebug: {0, 1.000}
[01/24 19:40:43    700s] ### Creating RouteCongInterface, finished
[01/24 19:40:43    700s] {MG  {8 0 3.6 0.0883025}  {10 0 12.7 0.306666} }
[01/24 19:40:43    700s] ### Creating LA Mngr. totSessionCpu=0:11:40 mem=2422.3M
[01/24 19:40:43    700s] ### Creating LA Mngr, finished. totSessionCpu=0:11:40 mem=2422.3M
[01/24 19:40:43    700s] Usable buffer cells for single buffer setup transform:
[01/24 19:40:43    700s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[01/24 19:40:43    700s] Number of usable buffer cells above: 10
[01/24 19:40:43    700s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2422.3M, EPOCH TIME: 1706118043.266204
[01/24 19:40:43    700s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2422.3M, EPOCH TIME: 1706118043.266376
[01/24 19:40:43    700s] Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 71.44
[01/24 19:40:43    700s] +---------+---------+--------+--------+------------+--------+
[01/24 19:40:43    700s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/24 19:40:43    700s] +---------+---------+--------+--------+------------+--------+
[01/24 19:40:43    700s] |   71.44%|        -|   0.083|   0.000|   0:00:00.0| 2422.3M|
[01/24 19:40:44    701s] |   71.44%|        0|   0.083|   0.000|   0:00:01.0| 2422.3M|
[01/24 19:40:44    701s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 19:40:44    701s] |   71.44%|        0|   0.083|   0.000|   0:00:00.0| 2422.3M|
[01/24 19:40:45    702s] |   71.40%|        9|   0.083|   0.000|   0:00:01.0| 2441.4M|
[01/24 19:40:47    704s] |   71.37%|       22|   0.083|   0.000|   0:00:02.0| 2441.4M|
[01/24 19:40:47    704s] |   71.37%|        0|   0.083|   0.000|   0:00:00.0| 2441.4M|
[01/24 19:40:47    704s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 19:40:47    704s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[01/24 19:40:47    704s] |   71.37%|        0|   0.083|   0.000|   0:00:00.0| 2441.4M|
[01/24 19:40:47    704s] +---------+---------+--------+--------+------------+--------+
[01/24 19:40:47    704s] Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 71.37
[01/24 19:40:47    704s] 
[01/24 19:40:47    704s] ** Summary: Restruct = 0 Buffer Deletion = 9 Declone = 0 Resize = 22 **
[01/24 19:40:47    704s] --------------------------------------------------------------
[01/24 19:40:47    704s] |                                   | Total     | Sequential |
[01/24 19:40:47    704s] --------------------------------------------------------------
[01/24 19:40:47    704s] | Num insts resized                 |      22  |       0    |
[01/24 19:40:47    704s] | Num insts undone                  |       0  |       0    |
[01/24 19:40:47    704s] | Num insts Downsized               |      22  |       0    |
[01/24 19:40:47    704s] | Num insts Samesized               |       0  |       0    |
[01/24 19:40:47    704s] | Num insts Upsized                 |       0  |       0    |
[01/24 19:40:47    704s] | Num multiple commits+uncommits    |       0  |       -    |
[01/24 19:40:47    704s] --------------------------------------------------------------
[01/24 19:40:47    704s] Bottom Preferred Layer:
[01/24 19:40:47    704s] +---------------+------------+----------+
[01/24 19:40:47    704s] |     Layer     |    CLK     |   Rule   |
[01/24 19:40:47    704s] +---------------+------------+----------+
[01/24 19:40:47    704s] | Metal5 (z=5)  |         16 | default  |
[01/24 19:40:47    704s] +---------------+------------+----------+
[01/24 19:40:47    704s] | Metal5 (z=5)  |          3 | NDR_13   |
[01/24 19:40:47    704s] +---------------+------------+----------+
[01/24 19:40:47    704s] Via Pillar Rule:
[01/24 19:40:47    704s]     None
[01/24 19:40:47    704s] 
[01/24 19:40:47    704s] Number of times islegalLocAvaiable called = 22 skipped = 0, called in commitmove = 22, skipped in commitmove = 0
[01/24 19:40:47    704s] End: Core Area Reclaim Optimization (cpu = 0:00:04.2) (real = 0:00:04.0) **
[01/24 19:40:47    704s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2441.4M, EPOCH TIME: 1706118047.313317
[01/24 19:40:47    704s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9346).
[01/24 19:40:47    704s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:47    704s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:47    704s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:47    704s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.048, MEM:2441.4M, EPOCH TIME: 1706118047.360938
[01/24 19:40:47    704s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2441.4M, EPOCH TIME: 1706118047.367801
[01/24 19:40:47    704s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2441.4M, EPOCH TIME: 1706118047.367991
[01/24 19:40:47    704s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2441.4M, EPOCH TIME: 1706118047.380077
[01/24 19:40:47    704s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:47    704s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:47    704s] 
[01/24 19:40:47    704s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:40:47    704s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.051, MEM:2441.4M, EPOCH TIME: 1706118047.431080
[01/24 19:40:47    704s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2441.4M, EPOCH TIME: 1706118047.431213
[01/24 19:40:47    704s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2441.4M, EPOCH TIME: 1706118047.431295
[01/24 19:40:47    704s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2441.4M, EPOCH TIME: 1706118047.433437
[01/24 19:40:47    704s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2441.4M, EPOCH TIME: 1706118047.433689
[01/24 19:40:47    704s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.066, MEM:2441.4M, EPOCH TIME: 1706118047.433836
[01/24 19:40:47    704s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.066, MEM:2441.4M, EPOCH TIME: 1706118047.433909
[01/24 19:40:47    704s] TDRefine: refinePlace mode is spiral
[01/24 19:40:47    704s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.82999.14
[01/24 19:40:47    704s] OPERPROF: Starting RefinePlace at level 1, MEM:2441.4M, EPOCH TIME: 1706118047.434023
[01/24 19:40:47    704s] *** Starting refinePlace (0:11:45 mem=2441.4M) ***
[01/24 19:40:47    704s] Total net bbox length = 1.902e+05 (1.002e+05 9.001e+04) (ext = 1.286e+04)
[01/24 19:40:47    704s] 
[01/24 19:40:47    704s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:40:47    704s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 19:40:47    704s] (I)      Default pattern map key = picorv32_default.
[01/24 19:40:47    704s] (I)      Default pattern map key = picorv32_default.
[01/24 19:40:47    704s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2441.4M, EPOCH TIME: 1706118047.458732
[01/24 19:40:47    704s] Starting refinePlace ...
[01/24 19:40:47    704s] (I)      Default pattern map key = picorv32_default.
[01/24 19:40:47    704s] One DDP V2 for no tweak run.
[01/24 19:40:47    704s] 
[01/24 19:40:47    704s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/24 19:40:47    704s] Move report: legalization moves 9 insts, mean move: 0.58 um, max move: 1.00 um spiral
[01/24 19:40:47    704s] 	Max move on inst (FE_OFC821_genblk1_pcpi_mul_rs2_9): (192.20, 124.45) --> (193.20, 124.45)
[01/24 19:40:47    704s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/24 19:40:47    704s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 19:40:47    704s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2441.4MB) @(0:11:45 - 0:11:45).
[01/24 19:40:47    704s] Move report: Detail placement moves 9 insts, mean move: 0.58 um, max move: 1.00 um 
[01/24 19:40:47    704s] 	Max move on inst (FE_OFC821_genblk1_pcpi_mul_rs2_9): (192.20, 124.45) --> (193.20, 124.45)
[01/24 19:40:47    704s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2441.4MB
[01/24 19:40:47    704s] Statistics of distance of Instance movement in refine placement:
[01/24 19:40:47    704s]   maximum (X+Y) =         1.00 um
[01/24 19:40:47    704s]   inst (FE_OFC821_genblk1_pcpi_mul_rs2_9) with max move: (192.2, 124.45) -> (193.2, 124.45)
[01/24 19:40:47    704s]   mean    (X+Y) =         0.58 um
[01/24 19:40:47    704s] Summary Report:
[01/24 19:40:47    704s] Instances move: 9 (out of 9328 movable)
[01/24 19:40:47    704s] Instances flipped: 0
[01/24 19:40:47    704s] Mean displacement: 0.58 um
[01/24 19:40:47    704s] Max displacement: 1.00 um (Instance: FE_OFC821_genblk1_pcpi_mul_rs2_9) (192.2, 124.45) -> (193.2, 124.45)
[01/24 19:40:47    704s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[01/24 19:40:47    704s] Total instances moved : 9
[01/24 19:40:47    704s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.380, REAL:0.375, MEM:2441.4M, EPOCH TIME: 1706118047.833368
[01/24 19:40:47    704s] Total net bbox length = 1.902e+05 (1.002e+05 9.001e+04) (ext = 1.286e+04)
[01/24 19:40:47    704s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2441.4MB
[01/24 19:40:47    704s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2441.4MB) @(0:11:45 - 0:11:45).
[01/24 19:40:47    704s] *** Finished refinePlace (0:11:45 mem=2441.4M) ***
[01/24 19:40:47    704s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.82999.14
[01/24 19:40:47    704s] OPERPROF: Finished RefinePlace at level 1, CPU:0.410, REAL:0.406, MEM:2441.4M, EPOCH TIME: 1706118047.840045
[01/24 19:40:47    705s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2441.4M, EPOCH TIME: 1706118047.929101
[01/24 19:40:47    705s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9346).
[01/24 19:40:47    705s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:47    705s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:47    705s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:47    705s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.058, MEM:2441.4M, EPOCH TIME: 1706118047.986764
[01/24 19:40:47    705s] *** maximum move = 1.00 um ***
[01/24 19:40:47    705s] *** Finished re-routing un-routed nets (2441.4M) ***
[01/24 19:40:48    705s] OPERPROF: Starting DPlace-Init at level 1, MEM:2441.4M, EPOCH TIME: 1706118048.018614
[01/24 19:40:48    705s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2441.4M, EPOCH TIME: 1706118048.031083
[01/24 19:40:48    705s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:48    705s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:48    705s] 
[01/24 19:40:48    705s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:40:48    705s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.053, MEM:2441.4M, EPOCH TIME: 1706118048.083974
[01/24 19:40:48    705s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2441.4M, EPOCH TIME: 1706118048.084095
[01/24 19:40:48    705s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2441.4M, EPOCH TIME: 1706118048.084177
[01/24 19:40:48    705s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2441.4M, EPOCH TIME: 1706118048.086319
[01/24 19:40:48    705s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2441.4M, EPOCH TIME: 1706118048.086572
[01/24 19:40:48    705s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.068, MEM:2441.4M, EPOCH TIME: 1706118048.086720
[01/24 19:40:48    705s] 
[01/24 19:40:48    705s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2441.4M) ***
[01/24 19:40:48    705s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.25
[01/24 19:40:48    705s] *** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:05.1/0:00:05.1 (1.0), totSession cpu/real = 0:11:45.3/0:44:56.3 (0.3), mem = 2441.4M
[01/24 19:40:48    705s] 
[01/24 19:40:48    705s] =============================================================================================
[01/24 19:40:48    705s]  Step TAT Report : AreaOpt #2 / ccopt_design #1                                 21.35-s114_1
[01/24 19:40:48    705s] =============================================================================================
[01/24 19:40:48    705s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:40:48    705s] ---------------------------------------------------------------------------------------------
[01/24 19:40:48    705s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:40:48    705s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:40:48    705s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[01/24 19:40:48    705s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.1    1.1
[01/24 19:40:48    705s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:40:48    705s] [ OptimizationStep       ]      1   0:00:00.4  (   8.0 % )     0:00:03.9 /  0:00:03.9    1.0
[01/24 19:40:48    705s] [ OptSingleIteration     ]      6   0:00:00.1  (   2.8 % )     0:00:03.5 /  0:00:03.5    1.0
[01/24 19:40:48    705s] [ OptGetWeight           ]    214   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.6
[01/24 19:40:48    705s] [ OptEval                ]    214   0:00:02.4  (  48.0 % )     0:00:02.4 /  0:00:02.5    1.0
[01/24 19:40:48    705s] [ OptCommit              ]    214   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[01/24 19:40:48    705s] [ PostCommitDelayUpdate  ]    214   0:00:00.0  (   0.9 % )     0:00:00.6 /  0:00:00.6    1.0
[01/24 19:40:48    705s] [ IncrDelayCalc          ]     63   0:00:00.5  (  10.7 % )     0:00:00.5 /  0:00:00.6    1.0
[01/24 19:40:48    705s] [ RefinePlace            ]      1   0:00:00.8  (  16.6 % )     0:00:00.9 /  0:00:00.9    1.0
[01/24 19:40:48    705s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[01/24 19:40:48    705s] [ IncrTimingUpdate       ]     17   0:00:00.3  (   5.4 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:40:48    705s] [ MISC                   ]          0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 19:40:48    705s] ---------------------------------------------------------------------------------------------
[01/24 19:40:48    705s]  AreaOpt #2 TOTAL                   0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:05.1    1.0
[01/24 19:40:48    705s] ---------------------------------------------------------------------------------------------
[01/24 19:40:48    705s] 
[01/24 19:40:48    705s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2422.3M, EPOCH TIME: 1706118048.181705
[01/24 19:40:48    705s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:40:48    705s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:48    705s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:48    705s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:48    705s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.054, MEM:2365.3M, EPOCH TIME: 1706118048.236140
[01/24 19:40:48    705s] TotalInstCnt at PhyDesignMc Destruction: 9346
[01/24 19:40:48    705s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=2365.31M, totSessionCpu=0:11:45).
[01/24 19:40:48    705s] postCtsLateCongRepair #1 0
[01/24 19:40:48    705s] postCtsLateCongRepair #1 0
[01/24 19:40:48    705s] postCtsLateCongRepair #1 0
[01/24 19:40:48    705s] postCtsLateCongRepair #1 0
[01/24 19:40:48    705s] Starting local wire reclaim
[01/24 19:40:48    705s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2365.3M, EPOCH TIME: 1706118048.294112
[01/24 19:40:48    705s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2365.3M, EPOCH TIME: 1706118048.294234
[01/24 19:40:48    705s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2365.3M, EPOCH TIME: 1706118048.294366
[01/24 19:40:48    705s] Processing tracks to init pin-track alignment.
[01/24 19:40:48    705s] z: 2, totalTracks: 1
[01/24 19:40:48    705s] z: 4, totalTracks: 1
[01/24 19:40:48    705s] z: 6, totalTracks: 1
[01/24 19:40:48    705s] z: 8, totalTracks: 1
[01/24 19:40:48    705s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:40:48    705s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2365.3M, EPOCH TIME: 1706118048.308566
[01/24 19:40:48    705s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:48    705s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:40:48    705s] 
[01/24 19:40:48    705s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:40:48    705s] 
[01/24 19:40:48    705s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 19:40:48    705s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.050, REAL:0.054, MEM:2365.3M, EPOCH TIME: 1706118048.362724
[01/24 19:40:48    705s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2365.3M, EPOCH TIME: 1706118048.362914
[01/24 19:40:48    705s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2365.3M, EPOCH TIME: 1706118048.363003
[01/24 19:40:48    705s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2365.3MB).
[01/24 19:40:48    705s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.080, REAL:0.071, MEM:2365.3M, EPOCH TIME: 1706118048.365271
[01/24 19:40:48    705s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.080, REAL:0.071, MEM:2365.3M, EPOCH TIME: 1706118048.365347
[01/24 19:40:48    705s] TDRefine: refinePlace mode is spiral
[01/24 19:40:48    705s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.82999.15
[01/24 19:40:48    705s] OPERPROF:   Starting RefinePlace at level 2, MEM:2365.3M, EPOCH TIME: 1706118048.365449
[01/24 19:40:48    705s] *** Starting refinePlace (0:11:45 mem=2365.3M) ***
[01/24 19:40:48    705s] Total net bbox length = 1.902e+05 (1.002e+05 9.001e+04) (ext = 1.286e+04)
[01/24 19:40:48    705s] 
[01/24 19:40:48    705s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:40:48    705s] (I)      Default pattern map key = picorv32_default.
[01/24 19:40:48    705s] (I)      Default pattern map key = picorv32_default.
[01/24 19:40:48    705s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2365.3M, EPOCH TIME: 1706118048.390852
[01/24 19:40:48    705s] Starting refinePlace ...
[01/24 19:40:48    705s] (I)      Default pattern map key = picorv32_default.
[01/24 19:40:48    705s] One DDP V2 for no tweak run.
[01/24 19:40:48    705s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2365.3M, EPOCH TIME: 1706118048.395783
[01/24 19:40:48    705s] OPERPROF:         Starting spMPad at level 5, MEM:2371.4M, EPOCH TIME: 1706118048.426053
[01/24 19:40:48    705s] OPERPROF:           Starting spContextMPad at level 6, MEM:2371.4M, EPOCH TIME: 1706118048.427275
[01/24 19:40:48    705s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2371.4M, EPOCH TIME: 1706118048.427363
[01/24 19:40:48    705s] MP Top (9328): mp=1.050. U=0.713.
[01/24 19:40:48    705s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.007, MEM:2371.4M, EPOCH TIME: 1706118048.432579
[01/24 19:40:48    705s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2371.4M, EPOCH TIME: 1706118048.435095
[01/24 19:40:48    705s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2371.4M, EPOCH TIME: 1706118048.435180
[01/24 19:40:48    705s] OPERPROF:             Starting InitSKP at level 7, MEM:2371.4M, EPOCH TIME: 1706118048.435661
[01/24 19:40:48    705s] no activity file in design. spp won't run.
[01/24 19:40:48    705s] no activity file in design. spp won't run.
[01/24 19:40:49    706s] *** Finished SKP initialization (cpu=0:00:01.0, real=0:00:01.0)***
[01/24 19:40:49    706s] OPERPROF:             Finished InitSKP at level 7, CPU:1.030, REAL:1.037, MEM:2385.7M, EPOCH TIME: 1706118049.473052
[01/24 19:40:49    706s] Timing cost in AAE based: 644.1684136232506717
[01/24 19:40:49    706s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:1.190, REAL:1.197, MEM:2396.0M, EPOCH TIME: 1706118049.631790
[01/24 19:40:49    706s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:1.190, REAL:1.198, MEM:2396.0M, EPOCH TIME: 1706118049.633340
[01/24 19:40:49    706s] SKP cleared!
[01/24 19:40:49    706s] AAE Timing clean up.
[01/24 19:40:49    706s] Tweakage: fix icg 1, fix clk 0.
[01/24 19:40:49    706s] Tweakage: density cost 1, scale 0.4.
[01/24 19:40:49    706s] Tweakage: activity cost 0, scale 1.0.
[01/24 19:40:49    706s] Tweakage: timing cost on, scale 1.0.
[01/24 19:40:49    706s] OPERPROF:         Starting CoreOperation at level 5, MEM:2396.0M, EPOCH TIME: 1706118049.640954
[01/24 19:40:49    706s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2396.0M, EPOCH TIME: 1706118049.652317
[01/24 19:40:50    707s] Tweakage swap 1532 pairs.
[01/24 19:40:51    708s] Tweakage swap 325 pairs.
[01/24 19:40:51    708s] Tweakage swap 171 pairs.
[01/24 19:40:51    709s] Tweakage swap 12 pairs.
[01/24 19:40:52    709s] Tweakage swap 137 pairs.
[01/24 19:40:53    710s] Tweakage swap 23 pairs.
[01/24 19:40:53    710s] Tweakage swap 7 pairs.
[01/24 19:40:54    711s] Tweakage swap 0 pairs.
[01/24 19:40:54    712s] Tweakage swap 29 pairs.
[01/24 19:40:55    712s] Tweakage swap 1 pairs.
[01/24 19:40:55    713s] Tweakage swap 0 pairs.
[01/24 19:40:56    713s] Tweakage swap 0 pairs.
[01/24 19:40:56    714s] Tweakage swap 566 pairs.
[01/24 19:40:57    714s] Tweakage swap 83 pairs.
[01/24 19:40:57    714s] Tweakage swap 32 pairs.
[01/24 19:40:57    714s] Tweakage swap 1 pairs.
[01/24 19:40:58    715s] Tweakage swap 91 pairs.
[01/24 19:40:58    715s] Tweakage swap 11 pairs.
[01/24 19:40:59    716s] Tweakage swap 4 pairs.
[01/24 19:40:59    716s] Tweakage swap 0 pairs.
[01/24 19:40:59    716s] Tweakage swap 15 pairs.
[01/24 19:41:00    717s] Tweakage swap 0 pairs.
[01/24 19:41:00    717s] Tweakage swap 0 pairs.
[01/24 19:41:00    717s] Tweakage swap 0 pairs.
[01/24 19:41:00    717s] Tweakage move 402 insts.
[01/24 19:41:00    717s] Tweakage move 111 insts.
[01/24 19:41:00    718s] Tweakage move 17 insts.
[01/24 19:41:00    718s] Tweakage move 0 insts.
[01/24 19:41:00    718s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:11.290, REAL:11.243, MEM:2396.0M, EPOCH TIME: 1706118060.894918
[01/24 19:41:00    718s] OPERPROF:         Finished CoreOperation at level 5, CPU:11.300, REAL:11.255, MEM:2396.0M, EPOCH TIME: 1706118060.895987
[01/24 19:41:00    718s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:12.550, REAL:12.505, MEM:2396.0M, EPOCH TIME: 1706118060.901230
[01/24 19:41:00    718s] Move report: Congestion aware Tweak moves 3476 insts, mean move: 3.40 um, max move: 29.16 um 
[01/24 19:41:00    718s] 	Max move on inst (FE_OFC93_pcpi_rs2_10): (212.00, 91.96) --> (213.80, 64.60)
[01/24 19:41:00    718s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:12.5, real=0:00:12.0, mem=2396.0mb) @(0:11:45 - 0:11:58).
[01/24 19:41:00    718s] 
[01/24 19:41:00    718s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/24 19:41:01    718s] Move report: legalization moves 139 insts, mean move: 2.55 um, max move: 13.22 um spiral
[01/24 19:41:01    718s] 	Max move on inst (FE_OFC202_genblk1_pcpi_mul_rs1_19): (173.00, 167.20) --> (163.20, 170.62)
[01/24 19:41:01    718s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/24 19:41:01    718s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 19:41:01    718s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=2396.0MB) @(0:11:58 - 0:11:58).
[01/24 19:41:01    718s] Move report: Detail placement moves 3488 insts, mean move: 3.42 um, max move: 29.16 um 
[01/24 19:41:01    718s] 	Max move on inst (FE_OFC93_pcpi_rs2_10): (212.00, 91.96) --> (213.80, 64.60)
[01/24 19:41:01    718s] 	Runtime: CPU: 0:00:12.9 REAL: 0:00:13.0 MEM: 2396.0MB
[01/24 19:41:01    718s] Statistics of distance of Instance movement in refine placement:
[01/24 19:41:01    718s]   maximum (X+Y) =        29.16 um
[01/24 19:41:01    718s]   inst (FE_OFC93_pcpi_rs2_10) with max move: (212, 91.96) -> (213.8, 64.6)
[01/24 19:41:01    718s]   mean    (X+Y) =         3.42 um
[01/24 19:41:01    718s] Summary Report:
[01/24 19:41:01    718s] Instances move: 3488 (out of 9328 movable)
[01/24 19:41:01    718s] Instances flipped: 0
[01/24 19:41:01    718s] Mean displacement: 3.42 um
[01/24 19:41:01    718s] Max displacement: 29.16 um (Instance: FE_OFC93_pcpi_rs2_10) (212, 91.96) -> (213.8, 64.6)
[01/24 19:41:01    718s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[01/24 19:41:01    718s] Total instances moved : 3488
[01/24 19:41:01    718s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:12.860, REAL:12.806, MEM:2396.0M, EPOCH TIME: 1706118061.196736
[01/24 19:41:01    718s] Total net bbox length = 1.880e+05 (9.840e+04 8.960e+04) (ext = 1.290e+04)
[01/24 19:41:01    718s] Runtime: CPU: 0:00:12.9 REAL: 0:00:13.0 MEM: 2396.0MB
[01/24 19:41:01    718s] [CPU] RefinePlace/total (cpu=0:00:12.9, real=0:00:13.0, mem=2396.0MB) @(0:11:45 - 0:11:58).
[01/24 19:41:01    718s] *** Finished refinePlace (0:11:58 mem=2396.0M) ***
[01/24 19:41:01    718s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.82999.15
[01/24 19:41:01    718s] OPERPROF:   Finished RefinePlace at level 2, CPU:12.890, REAL:12.835, MEM:2396.0M, EPOCH TIME: 1706118061.200529
[01/24 19:41:01    718s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2396.0M, EPOCH TIME: 1706118061.200585
[01/24 19:41:01    718s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9346).
[01/24 19:41:01    718s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:41:01    718s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:41:01    718s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:41:01    718s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.040, REAL:0.046, MEM:2377.0M, EPOCH TIME: 1706118061.246364
[01/24 19:41:01    718s] OPERPROF: Finished RefinePlace2 at level 1, CPU:13.010, REAL:12.952, MEM:2377.0M, EPOCH TIME: 1706118061.246553
[01/24 19:41:01    718s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/24 19:41:01    718s] #################################################################################
[01/24 19:41:01    718s] # Design Stage: PreRoute
[01/24 19:41:01    718s] # Design Name: picorv32
[01/24 19:41:01    718s] # Design Mode: 45nm
[01/24 19:41:01    718s] # Analysis Mode: MMMC Non-OCV 
[01/24 19:41:01    718s] # Parasitics Mode: No SPEF/RCDB 
[01/24 19:41:01    718s] # Signoff Settings: SI Off 
[01/24 19:41:01    718s] #################################################################################
[01/24 19:41:01    719s] Calculate delays in Single mode...
[01/24 19:41:01    719s] Topological Sorting (REAL = 0:00:00.0, MEM = 2365.4M, InitMEM = 2365.4M)
[01/24 19:41:01    719s] Start delay calculation (fullDC) (1 T). (MEM=2365.44)
[01/24 19:41:01    719s] End AAE Lib Interpolated Model. (MEM=2376.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:41:04    722s] Total number of fetched objects 13665
[01/24 19:41:04    722s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/24 19:41:04    722s] End delay calculation. (MEM=2393.38 CPU=0:00:02.5 REAL=0:00:02.0)
[01/24 19:41:04    722s] End delay calculation (fullDC). (MEM=2393.38 CPU=0:00:03.1 REAL=0:00:03.0)
[01/24 19:41:04    722s] *** CDM Built up (cpu=0:00:03.5  real=0:00:03.0  mem= 2393.4M) ***
[01/24 19:41:06    723s] eGR doReRoute: optGuide
[01/24 19:41:06    723s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2393.4M, EPOCH TIME: 1706118066.006703
[01/24 19:41:06    723s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:41:06    723s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:41:06    723s] All LLGs are deleted
[01/24 19:41:06    723s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:41:06    723s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:41:06    723s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2393.4M, EPOCH TIME: 1706118066.006899
[01/24 19:41:06    723s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2393.4M, EPOCH TIME: 1706118066.007014
[01/24 19:41:06    723s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2344.4M, EPOCH TIME: 1706118066.007998
[01/24 19:41:06    723s] {MMLU 0 19 13665}
[01/24 19:41:06    723s] ### Creating LA Mngr. totSessionCpu=0:12:03 mem=2344.4M
[01/24 19:41:06    723s] ### Creating LA Mngr, finished. totSessionCpu=0:12:03 mem=2344.4M
[01/24 19:41:06    723s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2344.38 MB )
[01/24 19:41:06    723s] (I)      ==================== Layers =====================
[01/24 19:41:06    723s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:41:06    723s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 19:41:06    723s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:41:06    723s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 19:41:06    723s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 19:41:06    723s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 19:41:06    723s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 19:41:06    723s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 19:41:06    723s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 19:41:06    723s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 19:41:06    723s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 19:41:06    723s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 19:41:06    723s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 19:41:06    723s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 19:41:06    723s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 19:41:06    723s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 19:41:06    723s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 19:41:06    723s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 19:41:06    723s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 19:41:06    723s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 19:41:06    723s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 19:41:06    723s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 19:41:06    723s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 19:41:06    723s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 19:41:06    723s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 19:41:06    723s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:41:06    723s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 19:41:06    723s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 19:41:06    723s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 19:41:06    723s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 19:41:06    723s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 19:41:06    723s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 19:41:06    723s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 19:41:06    723s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 19:41:06    723s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 19:41:06    723s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 19:41:06    723s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 19:41:06    723s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 19:41:06    723s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 19:41:06    723s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 19:41:06    723s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:41:06    723s] (I)      Started Import and model ( Curr Mem: 2344.38 MB )
[01/24 19:41:06    723s] (I)      Default pattern map key = picorv32_default.
[01/24 19:41:06    723s] (I)      == Non-default Options ==
[01/24 19:41:06    723s] (I)      Maximum routing layer                              : 11
[01/24 19:41:06    723s] (I)      Minimum routing layer                              : 1
[01/24 19:41:06    723s] (I)      Number of threads                                  : 1
[01/24 19:41:06    723s] (I)      Method to set GCell size                           : row
[01/24 19:41:06    723s] (I)      Counted 2617 PG shapes. We will not process PG shapes layer by layer.
[01/24 19:41:06    723s] (I)      Use row-based GCell size
[01/24 19:41:06    723s] (I)      Use row-based GCell align
[01/24 19:41:06    723s] (I)      layer 0 area = 80000
[01/24 19:41:06    723s] (I)      layer 1 area = 80000
[01/24 19:41:06    723s] (I)      layer 2 area = 80000
[01/24 19:41:06    723s] (I)      layer 3 area = 80000
[01/24 19:41:06    723s] (I)      layer 4 area = 80000
[01/24 19:41:06    723s] (I)      layer 5 area = 80000
[01/24 19:41:06    723s] (I)      layer 6 area = 80000
[01/24 19:41:06    723s] (I)      layer 7 area = 80000
[01/24 19:41:06    723s] (I)      layer 8 area = 80000
[01/24 19:41:06    723s] (I)      layer 9 area = 400000
[01/24 19:41:06    723s] (I)      layer 10 area = 400000
[01/24 19:41:06    723s] (I)      GCell unit size   : 3420
[01/24 19:41:06    723s] (I)      GCell multiplier  : 1
[01/24 19:41:06    723s] (I)      GCell row height  : 3420
[01/24 19:41:06    723s] (I)      Actual row height : 3420
[01/24 19:41:06    723s] (I)      GCell align ref   : 30000 30020
[01/24 19:41:06    723s] [NR-eGR] Track table information for default rule: 
[01/24 19:41:06    723s] [NR-eGR] Metal1 has single uniform track structure
[01/24 19:41:06    723s] [NR-eGR] Metal2 has single uniform track structure
[01/24 19:41:06    723s] [NR-eGR] Metal3 has single uniform track structure
[01/24 19:41:06    723s] [NR-eGR] Metal4 has single uniform track structure
[01/24 19:41:06    723s] [NR-eGR] Metal5 has single uniform track structure
[01/24 19:41:06    723s] [NR-eGR] Metal6 has single uniform track structure
[01/24 19:41:06    723s] [NR-eGR] Metal7 has single uniform track structure
[01/24 19:41:06    723s] [NR-eGR] Metal8 has single uniform track structure
[01/24 19:41:06    723s] [NR-eGR] Metal9 has single uniform track structure
[01/24 19:41:06    723s] [NR-eGR] Metal10 has single uniform track structure
[01/24 19:41:06    723s] [NR-eGR] Metal11 has single uniform track structure
[01/24 19:41:06    723s] (I)      ================== Default via ===================
[01/24 19:41:06    723s] (I)      +----+------------------+------------------------+
[01/24 19:41:06    723s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[01/24 19:41:06    723s] (I)      +----+------------------+------------------------+
[01/24 19:41:06    723s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[01/24 19:41:06    723s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[01/24 19:41:06    723s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[01/24 19:41:06    723s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[01/24 19:41:06    723s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[01/24 19:41:06    723s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[01/24 19:41:06    723s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[01/24 19:41:06    723s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[01/24 19:41:06    723s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[01/24 19:41:06    723s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[01/24 19:41:06    723s] (I)      +----+------------------+------------------------+
[01/24 19:41:06    723s] [NR-eGR] Read 4851 PG shapes
[01/24 19:41:06    723s] [NR-eGR] Read 0 clock shapes
[01/24 19:41:06    723s] [NR-eGR] Read 0 other shapes
[01/24 19:41:06    723s] [NR-eGR] #Routing Blockages  : 0
[01/24 19:41:06    723s] [NR-eGR] #Instance Blockages : 386054
[01/24 19:41:06    723s] [NR-eGR] #PG Blockages       : 4851
[01/24 19:41:06    723s] [NR-eGR] #Halo Blockages     : 0
[01/24 19:41:06    723s] [NR-eGR] #Boundary Blockages : 0
[01/24 19:41:06    723s] [NR-eGR] #Clock Blockages    : 0
[01/24 19:41:06    723s] [NR-eGR] #Other Blockages    : 0
[01/24 19:41:06    723s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 19:41:06    723s] [NR-eGR] Num Prerouted Nets = 19  Num Prerouted Wires = 3069
[01/24 19:41:06    723s] [NR-eGR] Read 11787 nets ( ignored 19 )
[01/24 19:41:06    723s] (I)      early_global_route_priority property id does not exist.
[01/24 19:41:06    723s] (I)      Read Num Blocks=390905  Num Prerouted Wires=3069  Num CS=0
[01/24 19:41:06    723s] (I)      Layer 0 (H) : #blockages 386669 : #preroutes 516
[01/24 19:41:06    723s] (I)      Layer 1 (V) : #blockages 492 : #preroutes 651
[01/24 19:41:06    723s] (I)      Layer 2 (H) : #blockages 492 : #preroutes 700
[01/24 19:41:06    723s] (I)      Layer 3 (V) : #blockages 492 : #preroutes 555
[01/24 19:41:06    723s] (I)      Layer 4 (H) : #blockages 492 : #preroutes 572
[01/24 19:41:06    723s] (I)      Layer 5 (V) : #blockages 492 : #preroutes 75
[01/24 19:41:06    723s] (I)      Layer 6 (H) : #blockages 492 : #preroutes 0
[01/24 19:41:06    723s] (I)      Layer 7 (V) : #blockages 492 : #preroutes 0
[01/24 19:41:06    723s] (I)      Layer 8 (H) : #blockages 492 : #preroutes 0
[01/24 19:41:06    723s] (I)      Layer 9 (V) : #blockages 270 : #preroutes 0
[01/24 19:41:06    723s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 19:41:06    723s] (I)      Number of ignored nets                =     19
[01/24 19:41:06    723s] (I)      Number of connected nets              =      0
[01/24 19:41:06    723s] (I)      Number of fixed nets                  =     19.  Ignored: Yes
[01/24 19:41:06    723s] (I)      Number of clock nets                  =     19.  Ignored: No
[01/24 19:41:06    723s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 19:41:06    723s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 19:41:06    723s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 19:41:06    723s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 19:41:06    723s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 19:41:06    723s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 19:41:06    723s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 19:41:06    723s] (I)      Ndr track 0 does not exist
[01/24 19:41:06    723s] (I)      ---------------------Grid Graph Info--------------------
[01/24 19:41:06    723s] (I)      Routing area        : (0, 0) - (484800, 477280)
[01/24 19:41:06    723s] (I)      Core area           : (30000, 30020) - (454800, 447260)
[01/24 19:41:06    723s] (I)      Site width          :   400  (dbu)
[01/24 19:41:06    723s] (I)      Row height          :  3420  (dbu)
[01/24 19:41:06    723s] (I)      GCell row height    :  3420  (dbu)
[01/24 19:41:06    723s] (I)      GCell width         :  3420  (dbu)
[01/24 19:41:06    723s] (I)      GCell height        :  3420  (dbu)
[01/24 19:41:06    723s] (I)      Grid                :   141   139    11
[01/24 19:41:06    723s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 19:41:06    723s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 19:41:06    723s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 19:41:06    723s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 19:41:06    723s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 19:41:06    723s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 19:41:06    723s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/24 19:41:06    723s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 19:41:06    723s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 19:41:06    723s] (I)      Total num of tracks :  1256  1212  1256  1212  1256  1212  1256  1212  1256   484   502
[01/24 19:41:06    723s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 19:41:06    723s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 19:41:06    723s] (I)      --------------------------------------------------------
[01/24 19:41:06    723s] 
[01/24 19:41:06    723s] [NR-eGR] ============ Routing rule table ============
[01/24 19:41:06    723s] [NR-eGR] Rule id: 0  Nets: 11768
[01/24 19:41:06    723s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 19:41:06    723s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/24 19:41:06    723s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/24 19:41:06    723s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/24 19:41:06    723s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/24 19:41:06    723s] [NR-eGR] ========================================
[01/24 19:41:06    723s] [NR-eGR] 
[01/24 19:41:06    723s] (I)      =============== Blocked Tracks ===============
[01/24 19:41:06    723s] (I)      +-------+---------+----------+---------------+
[01/24 19:41:06    723s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 19:41:06    723s] (I)      +-------+---------+----------+---------------+
[01/24 19:41:06    723s] (I)      |     1 |  177096 |   131752 |        74.40% |
[01/24 19:41:06    723s] (I)      |     2 |  168468 |     8364 |         4.96% |
[01/24 19:41:06    723s] (I)      |     3 |  177096 |     1476 |         0.83% |
[01/24 19:41:06    723s] (I)      |     4 |  168468 |     8364 |         4.96% |
[01/24 19:41:06    723s] (I)      |     5 |  177096 |     1476 |         0.83% |
[01/24 19:41:06    723s] (I)      |     6 |  168468 |     8364 |         4.96% |
[01/24 19:41:06    723s] (I)      |     7 |  177096 |     1476 |         0.83% |
[01/24 19:41:06    723s] (I)      |     8 |  168468 |     8364 |         4.96% |
[01/24 19:41:06    723s] (I)      |     9 |  177096 |     2952 |         1.67% |
[01/24 19:41:06    723s] (I)      |    10 |   67276 |     4288 |         6.37% |
[01/24 19:41:06    723s] (I)      |    11 |   70782 |    11968 |        16.91% |
[01/24 19:41:06    723s] (I)      +-------+---------+----------+---------------+
[01/24 19:41:06    723s] (I)      Finished Import and model ( CPU: 0.42 sec, Real: 0.42 sec, Curr Mem: 2367.26 MB )
[01/24 19:41:06    723s] (I)      Reset routing kernel
[01/24 19:41:06    723s] (I)      Started Global Routing ( Curr Mem: 2367.26 MB )
[01/24 19:41:06    723s] (I)      totalPins=39793  totalGlobalPin=38667 (97.17%)
[01/24 19:41:06    723s] (I)      total 2D Cap : 1534733 = (807695 H, 727038 V)
[01/24 19:41:06    723s] [NR-eGR] Layer group 1: route 11768 net(s) in layer range [1, 11]
[01/24 19:41:06    723s] (I)      
[01/24 19:41:06    723s] (I)      ============  Phase 1a Route ============
[01/24 19:41:06    723s] (I)      Usage: 124621 = (64519 H, 60102 V) = (7.99% H, 8.27% V) = (1.103e+05um H, 1.028e+05um V)
[01/24 19:41:06    723s] (I)      
[01/24 19:41:06    723s] (I)      ============  Phase 1b Route ============
[01/24 19:41:06    723s] (I)      Usage: 124621 = (64519 H, 60102 V) = (7.99% H, 8.27% V) = (1.103e+05um H, 1.028e+05um V)
[01/24 19:41:06    723s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.131019e+05um
[01/24 19:41:06    723s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 19:41:06    723s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 19:41:06    723s] (I)      
[01/24 19:41:06    723s] (I)      ============  Phase 1c Route ============
[01/24 19:41:06    723s] (I)      Usage: 124621 = (64519 H, 60102 V) = (7.99% H, 8.27% V) = (1.103e+05um H, 1.028e+05um V)
[01/24 19:41:06    723s] (I)      
[01/24 19:41:06    723s] (I)      ============  Phase 1d Route ============
[01/24 19:41:06    723s] (I)      Usage: 124621 = (64519 H, 60102 V) = (7.99% H, 8.27% V) = (1.103e+05um H, 1.028e+05um V)
[01/24 19:41:06    723s] (I)      
[01/24 19:41:06    723s] (I)      ============  Phase 1e Route ============
[01/24 19:41:06    723s] (I)      Usage: 124621 = (64519 H, 60102 V) = (7.99% H, 8.27% V) = (1.103e+05um H, 1.028e+05um V)
[01/24 19:41:06    723s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.131019e+05um
[01/24 19:41:06    723s] (I)      
[01/24 19:41:06    723s] (I)      ============  Phase 1l Route ============
[01/24 19:41:06    723s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/24 19:41:06    723s] (I)      Layer  1:      45700       162        40      117414       57726    (67.04%) 
[01/24 19:41:06    723s] (I)      Layer  2:     164998     48953         4           0      166366    ( 0.00%) 
[01/24 19:41:06    723s] (I)      Layer  3:     174664     47084         1           0      175140    ( 0.00%) 
[01/24 19:41:06    723s] (I)      Layer  4:     164998     21024         0           0      166366    ( 0.00%) 
[01/24 19:41:06    723s] (I)      Layer  5:     174664     13674         0           0      175140    ( 0.00%) 
[01/24 19:41:06    723s] (I)      Layer  6:     164998      1484         0           0      166366    ( 0.00%) 
[01/24 19:41:06    723s] (I)      Layer  7:     174664       554         0           0      175140    ( 0.00%) 
[01/24 19:41:06    723s] (I)      Layer  8:     164998        96         0           0      166366    ( 0.00%) 
[01/24 19:41:06    723s] (I)      Layer  9:     173722        44         0           0      175140    ( 0.00%) 
[01/24 19:41:06    723s] (I)      Layer 10:      62527         2         0        3174       63373    ( 4.77%) 
[01/24 19:41:06    723s] (I)      Layer 11:      58358         0         0        8273       61783    (11.81%) 
[01/24 19:41:06    723s] (I)      Total:       1524291    133077        45      128859     1548901    ( 7.68%) 
[01/24 19:41:06    723s] (I)      
[01/24 19:41:06    723s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 19:41:06    723s] [NR-eGR]                        OverCon           OverCon            
[01/24 19:41:06    723s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/24 19:41:06    723s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/24 19:41:06    723s] [NR-eGR] ---------------------------------------------------------------
[01/24 19:41:06    723s] [NR-eGR]  Metal1 ( 1)        37( 0.58%)         0( 0.00%)   ( 0.58%) 
[01/24 19:41:06    723s] [NR-eGR]  Metal2 ( 2)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/24 19:41:06    723s] [NR-eGR]  Metal3 ( 3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/24 19:41:06    723s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:41:06    723s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:41:06    723s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:41:06    723s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:41:06    723s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:41:06    723s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:41:06    723s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:41:06    723s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:41:06    723s] [NR-eGR] ---------------------------------------------------------------
[01/24 19:41:06    723s] [NR-eGR]        Total        42( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/24 19:41:06    723s] [NR-eGR] 
[01/24 19:41:06    723s] (I)      Finished Global Routing ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 2375.26 MB )
[01/24 19:41:06    723s] (I)      total 2D Cap : 1536147 = (808367 H, 727780 V)
[01/24 19:41:06    723s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 19:41:06    723s] (I)      ============= Track Assignment ============
[01/24 19:41:06    723s] (I)      Started Track Assignment (1T) ( Curr Mem: 2375.26 MB )
[01/24 19:41:06    723s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/24 19:41:06    723s] (I)      Run Multi-thread track assignment
[01/24 19:41:07    724s] (I)      Finished Track Assignment (1T) ( CPU: 0.24 sec, Real: 0.23 sec, Curr Mem: 2375.26 MB )
[01/24 19:41:07    724s] (I)      Started Export ( Curr Mem: 2375.26 MB )
[01/24 19:41:07    724s] [NR-eGR]                  Length (um)   Vias 
[01/24 19:41:07    724s] [NR-eGR] ------------------------------------
[01/24 19:41:07    724s] [NR-eGR]  Metal1   (1H)         15433  41425 
[01/24 19:41:07    724s] [NR-eGR]  Metal2   (2V)         70756  28006 
[01/24 19:41:07    724s] [NR-eGR]  Metal3   (3H)         77453   5515 
[01/24 19:41:07    724s] [NR-eGR]  Metal4   (4V)         35108   2486 
[01/24 19:41:07    724s] [NR-eGR]  Metal5   (5H)         23534    473 
[01/24 19:41:07    724s] [NR-eGR]  Metal6   (6V)          2520     53 
[01/24 19:41:07    724s] [NR-eGR]  Metal7   (7H)           999     28 
[01/24 19:41:07    724s] [NR-eGR]  Metal8   (8V)           155     18 
[01/24 19:41:07    724s] [NR-eGR]  Metal9   (9H)            87      6 
[01/24 19:41:07    724s] [NR-eGR]  Metal10  (10V)            0      2 
[01/24 19:41:07    724s] [NR-eGR]  Metal11  (11H)            2      0 
[01/24 19:41:07    724s] [NR-eGR] ------------------------------------
[01/24 19:41:07    724s] [NR-eGR]           Total       226046  78012 
[01/24 19:41:07    724s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:41:07    724s] [NR-eGR] Total half perimeter of net bounding box: 188000um
[01/24 19:41:07    724s] [NR-eGR] Total length: 226046um, number of vias: 78012
[01/24 19:41:07    724s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:41:07    724s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/24 19:41:07    724s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:41:07    724s] (I)      Finished Export ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 2365.75 MB )
[01/24 19:41:07    724s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.31 sec, Real: 1.31 sec, Curr Mem: 2340.75 MB )
[01/24 19:41:07    724s] (I)      ====================================== Runtime Summary =======================================
[01/24 19:41:07    724s] (I)       Step                                         %        Start       Finish      Real       CPU 
[01/24 19:41:07    724s] (I)      ----------------------------------------------------------------------------------------------
[01/24 19:41:07    724s] (I)       Early Global Route kernel              100.00%  1190.57 sec  1191.88 sec  1.31 sec  1.31 sec 
[01/24 19:41:07    724s] (I)       +-Import and model                      31.88%  1190.58 sec  1191.00 sec  0.42 sec  0.42 sec 
[01/24 19:41:07    724s] (I)       | +-Create place DB                      4.37%  1190.58 sec  1190.64 sec  0.06 sec  0.06 sec 
[01/24 19:41:07    724s] (I)       | | +-Import place data                  4.35%  1190.58 sec  1190.64 sec  0.06 sec  0.06 sec 
[01/24 19:41:07    724s] (I)       | | | +-Read instances and placement     0.99%  1190.58 sec  1190.59 sec  0.01 sec  0.01 sec 
[01/24 19:41:07    724s] (I)       | | | +-Read nets                        3.32%  1190.59 sec  1190.64 sec  0.04 sec  0.05 sec 
[01/24 19:41:07    724s] (I)       | +-Create route DB                     26.53%  1190.64 sec  1190.99 sec  0.35 sec  0.34 sec 
[01/24 19:41:07    724s] (I)       | | +-Import route data (1T)            26.48%  1190.64 sec  1190.99 sec  0.35 sec  0.34 sec 
[01/24 19:41:07    724s] (I)       | | | +-Read blockages ( Layer 1-11 )   17.94%  1190.65 sec  1190.88 sec  0.24 sec  0.24 sec 
[01/24 19:41:07    724s] (I)       | | | | +-Read routing blockages         0.00%  1190.65 sec  1190.65 sec  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)       | | | | +-Read instance blockages       17.65%  1190.65 sec  1190.88 sec  0.23 sec  0.23 sec 
[01/24 19:41:07    724s] (I)       | | | | +-Read PG blockages              0.10%  1190.88 sec  1190.88 sec  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)       | | | | +-Read clock blockages           0.01%  1190.88 sec  1190.88 sec  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)       | | | | +-Read other blockages           0.01%  1190.88 sec  1190.88 sec  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)       | | | | +-Read halo blockages            0.02%  1190.88 sec  1190.88 sec  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)       | | | | +-Read boundary cut boxes        0.00%  1190.88 sec  1190.88 sec  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)       | | | +-Read blackboxes                  0.00%  1190.88 sec  1190.88 sec  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)       | | | +-Read prerouted                   1.06%  1190.88 sec  1190.90 sec  0.01 sec  0.01 sec 
[01/24 19:41:07    724s] (I)       | | | +-Read unlegalized nets            0.32%  1190.90 sec  1190.90 sec  0.00 sec  0.01 sec 
[01/24 19:41:07    724s] (I)       | | | +-Read nets                        0.40%  1190.90 sec  1190.91 sec  0.01 sec  0.00 sec 
[01/24 19:41:07    724s] (I)       | | | +-Set up via pillars               0.01%  1190.91 sec  1190.91 sec  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)       | | | +-Initialize 3D grid graph         0.05%  1190.91 sec  1190.91 sec  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)       | | | +-Model blockage capacity          5.72%  1190.91 sec  1190.98 sec  0.07 sec  0.07 sec 
[01/24 19:41:07    724s] (I)       | | | | +-Initialize 3D capacity         5.54%  1190.91 sec  1190.98 sec  0.07 sec  0.07 sec 
[01/24 19:41:07    724s] (I)       | +-Read aux data                        0.00%  1190.99 sec  1190.99 sec  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)       | +-Others data preparation              0.09%  1190.99 sec  1190.99 sec  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)       | +-Create route kernel                  0.69%  1190.99 sec  1191.00 sec  0.01 sec  0.01 sec 
[01/24 19:41:07    724s] (I)       +-Global Routing                        22.37%  1191.00 sec  1191.29 sec  0.29 sec  0.29 sec 
[01/24 19:41:07    724s] (I)       | +-Initialization                       0.26%  1191.00 sec  1191.00 sec  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)       | +-Net group 1                         20.80%  1191.00 sec  1191.28 sec  0.27 sec  0.27 sec 
[01/24 19:41:07    724s] (I)       | | +-Generate topology                  1.50%  1191.00 sec  1191.02 sec  0.02 sec  0.02 sec 
[01/24 19:41:07    724s] (I)       | | +-Phase 1a                           3.74%  1191.03 sec  1191.08 sec  0.05 sec  0.05 sec 
[01/24 19:41:07    724s] (I)       | | | +-Pattern routing (1T)             3.16%  1191.03 sec  1191.07 sec  0.04 sec  0.04 sec 
[01/24 19:41:07    724s] (I)       | | | +-Add via demand to 2D             0.52%  1191.07 sec  1191.08 sec  0.01 sec  0.01 sec 
[01/24 19:41:07    724s] (I)       | | +-Phase 1b                           0.01%  1191.08 sec  1191.08 sec  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)       | | +-Phase 1c                           0.00%  1191.08 sec  1191.08 sec  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)       | | +-Phase 1d                           0.00%  1191.08 sec  1191.08 sec  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)       | | +-Phase 1e                           0.03%  1191.08 sec  1191.08 sec  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)       | | | +-Route legalization               0.00%  1191.08 sec  1191.08 sec  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)       | | +-Phase 1l                          15.04%  1191.08 sec  1191.28 sec  0.20 sec  0.19 sec 
[01/24 19:41:07    724s] (I)       | | | +-Layer assignment (1T)           14.79%  1191.08 sec  1191.28 sec  0.19 sec  0.19 sec 
[01/24 19:41:07    724s] (I)       | +-Clean cong LA                        0.00%  1191.28 sec  1191.28 sec  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)       +-Export 3D cong map                     0.71%  1191.29 sec  1191.30 sec  0.01 sec  0.01 sec 
[01/24 19:41:07    724s] (I)       | +-Export 2D cong map                   0.06%  1191.30 sec  1191.30 sec  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)       +-Extract Global 3D Wires                0.64%  1191.33 sec  1191.33 sec  0.01 sec  0.01 sec 
[01/24 19:41:07    724s] (I)       +-Track Assignment (1T)                 17.87%  1191.34 sec  1191.57 sec  0.23 sec  0.24 sec 
[01/24 19:41:07    724s] (I)       | +-Initialization                       0.07%  1191.34 sec  1191.34 sec  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)       | +-Track Assignment Kernel             17.38%  1191.34 sec  1191.56 sec  0.23 sec  0.23 sec 
[01/24 19:41:07    724s] (I)       | +-Free Memory                          0.00%  1191.57 sec  1191.57 sec  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)       +-Export                                23.25%  1191.57 sec  1191.87 sec  0.30 sec  0.30 sec 
[01/24 19:41:07    724s] (I)       | +-Export DB wires                      7.20%  1191.57 sec  1191.66 sec  0.09 sec  0.09 sec 
[01/24 19:41:07    724s] (I)       | | +-Export all nets                    5.52%  1191.58 sec  1191.65 sec  0.07 sec  0.08 sec 
[01/24 19:41:07    724s] (I)       | | +-Set wire vias                      1.19%  1191.65 sec  1191.66 sec  0.02 sec  0.01 sec 
[01/24 19:41:07    724s] (I)       | +-Report wirelength                    3.07%  1191.66 sec  1191.70 sec  0.04 sec  0.04 sec 
[01/24 19:41:07    724s] (I)       | +-Update net boxes                     3.65%  1191.71 sec  1191.75 sec  0.05 sec  0.05 sec 
[01/24 19:41:07    724s] (I)       | +-Update timing                        9.24%  1191.75 sec  1191.87 sec  0.12 sec  0.12 sec 
[01/24 19:41:07    724s] (I)       +-Postprocess design                     0.49%  1191.87 sec  1191.88 sec  0.01 sec  0.01 sec 
[01/24 19:41:07    724s] (I)      ===================== Summary by functions =====================
[01/24 19:41:07    724s] (I)       Lv  Step                                 %      Real       CPU 
[01/24 19:41:07    724s] (I)      ----------------------------------------------------------------
[01/24 19:41:07    724s] (I)        0  Early Global Route kernel      100.00%  1.31 sec  1.31 sec 
[01/24 19:41:07    724s] (I)        1  Import and model                31.88%  0.42 sec  0.42 sec 
[01/24 19:41:07    724s] (I)        1  Export                          23.25%  0.30 sec  0.30 sec 
[01/24 19:41:07    724s] (I)        1  Global Routing                  22.37%  0.29 sec  0.29 sec 
[01/24 19:41:07    724s] (I)        1  Track Assignment (1T)           17.87%  0.23 sec  0.24 sec 
[01/24 19:41:07    724s] (I)        1  Export 3D cong map               0.71%  0.01 sec  0.01 sec 
[01/24 19:41:07    724s] (I)        1  Extract Global 3D Wires          0.64%  0.01 sec  0.01 sec 
[01/24 19:41:07    724s] (I)        1  Postprocess design               0.49%  0.01 sec  0.01 sec 
[01/24 19:41:07    724s] (I)        2  Create route DB                 26.53%  0.35 sec  0.34 sec 
[01/24 19:41:07    724s] (I)        2  Net group 1                     20.80%  0.27 sec  0.27 sec 
[01/24 19:41:07    724s] (I)        2  Track Assignment Kernel         17.38%  0.23 sec  0.23 sec 
[01/24 19:41:07    724s] (I)        2  Update timing                    9.24%  0.12 sec  0.12 sec 
[01/24 19:41:07    724s] (I)        2  Export DB wires                  7.20%  0.09 sec  0.09 sec 
[01/24 19:41:07    724s] (I)        2  Create place DB                  4.37%  0.06 sec  0.06 sec 
[01/24 19:41:07    724s] (I)        2  Update net boxes                 3.65%  0.05 sec  0.05 sec 
[01/24 19:41:07    724s] (I)        2  Report wirelength                3.07%  0.04 sec  0.04 sec 
[01/24 19:41:07    724s] (I)        2  Create route kernel              0.69%  0.01 sec  0.01 sec 
[01/24 19:41:07    724s] (I)        2  Initialization                   0.33%  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)        2  Others data preparation          0.09%  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)        2  Export 2D cong map               0.06%  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)        3  Import route data (1T)          26.48%  0.35 sec  0.34 sec 
[01/24 19:41:07    724s] (I)        3  Phase 1l                        15.04%  0.20 sec  0.19 sec 
[01/24 19:41:07    724s] (I)        3  Export all nets                  5.52%  0.07 sec  0.08 sec 
[01/24 19:41:07    724s] (I)        3  Import place data                4.35%  0.06 sec  0.06 sec 
[01/24 19:41:07    724s] (I)        3  Phase 1a                         3.74%  0.05 sec  0.05 sec 
[01/24 19:41:07    724s] (I)        3  Generate topology                1.50%  0.02 sec  0.02 sec 
[01/24 19:41:07    724s] (I)        3  Set wire vias                    1.19%  0.02 sec  0.01 sec 
[01/24 19:41:07    724s] (I)        3  Phase 1e                         0.03%  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)        3  Phase 1b                         0.01%  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)        4  Read blockages ( Layer 1-11 )   17.94%  0.24 sec  0.24 sec 
[01/24 19:41:07    724s] (I)        4  Layer assignment (1T)           14.79%  0.19 sec  0.19 sec 
[01/24 19:41:07    724s] (I)        4  Model blockage capacity          5.72%  0.07 sec  0.07 sec 
[01/24 19:41:07    724s] (I)        4  Read nets                        3.72%  0.05 sec  0.05 sec 
[01/24 19:41:07    724s] (I)        4  Pattern routing (1T)             3.16%  0.04 sec  0.04 sec 
[01/24 19:41:07    724s] (I)        4  Read prerouted                   1.06%  0.01 sec  0.01 sec 
[01/24 19:41:07    724s] (I)        4  Read instances and placement     0.99%  0.01 sec  0.01 sec 
[01/24 19:41:07    724s] (I)        4  Add via demand to 2D             0.52%  0.01 sec  0.01 sec 
[01/24 19:41:07    724s] (I)        4  Read unlegalized nets            0.32%  0.00 sec  0.01 sec 
[01/24 19:41:07    724s] (I)        4  Initialize 3D grid graph         0.05%  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)        5  Read instance blockages         17.65%  0.23 sec  0.23 sec 
[01/24 19:41:07    724s] (I)        5  Initialize 3D capacity           5.54%  0.07 sec  0.07 sec 
[01/24 19:41:07    724s] (I)        5  Read PG blockages                0.10%  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/24 19:41:07    724s] Extraction called for design 'picorv32' of instances=9346 and nets=13860 using extraction engine 'preRoute' .
[01/24 19:41:07    724s] PreRoute RC Extraction called for design picorv32.
[01/24 19:41:07    724s] RC Extraction called in multi-corner(1) mode.
[01/24 19:41:07    724s] RCMode: PreRoute
[01/24 19:41:07    724s]       RC Corner Indexes            0   
[01/24 19:41:07    724s] Capacitance Scaling Factor   : 1.00000 
[01/24 19:41:07    724s] Resistance Scaling Factor    : 1.00000 
[01/24 19:41:07    724s] Clock Cap. Scaling Factor    : 1.00000 
[01/24 19:41:07    724s] Clock Res. Scaling Factor    : 1.00000 
[01/24 19:41:07    724s] Shrink Factor                : 1.00000
[01/24 19:41:07    724s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/24 19:41:07    724s] Using Quantus QRC technology file ...
[01/24 19:41:07    724s] 
[01/24 19:41:07    724s] Trim Metal Layers:
[01/24 19:41:07    724s] LayerId::1 widthSet size::2
[01/24 19:41:07    724s] LayerId::2 widthSet size::2
[01/24 19:41:07    724s] LayerId::3 widthSet size::2
[01/24 19:41:07    724s] LayerId::4 widthSet size::2
[01/24 19:41:07    724s] LayerId::5 widthSet size::2
[01/24 19:41:07    724s] LayerId::6 widthSet size::2
[01/24 19:41:07    724s] LayerId::7 widthSet size::2
[01/24 19:41:07    724s] LayerId::8 widthSet size::2
[01/24 19:41:07    724s] LayerId::9 widthSet size::2
[01/24 19:41:07    724s] LayerId::10 widthSet size::2
[01/24 19:41:07    724s] LayerId::11 widthSet size::2
[01/24 19:41:07    724s] Updating RC grid for preRoute extraction ...
[01/24 19:41:07    724s] eee: pegSigSF::1.070000
[01/24 19:41:07    724s] Initializing multi-corner resistance tables ...
[01/24 19:41:07    724s] eee: l::1 avDens::0.145138 usedTrk::2560.232529 availTrk::17640.000000 sigTrk::2560.232529
[01/24 19:41:07    724s] eee: l::2 avDens::0.264925 usedTrk::4145.145266 availTrk::15646.500000 sigTrk::4145.145266
[01/24 19:41:07    724s] eee: l::3 avDens::0.274700 usedTrk::4549.035216 availTrk::16560.000000 sigTrk::4549.035216
[01/24 19:41:07    724s] eee: l::4 avDens::0.139758 usedTrk::2079.180035 availTrk::14877.000000 sigTrk::2079.180035
[01/24 19:41:07    724s] eee: l::5 avDens::0.093142 usedTrk::1391.547600 availTrk::14940.000000 sigTrk::1391.547600
[01/24 19:41:07    724s] eee: l::6 avDens::0.014887 usedTrk::164.198216 availTrk::11029.500000 sigTrk::164.198216
[01/24 19:41:07    724s] eee: l::7 avDens::0.016346 usedTrk::61.786667 availTrk::3780.000000 sigTrk::61.786667
[01/24 19:41:07    724s] eee: l::8 avDens::0.010837 usedTrk::12.972485 availTrk::1197.000000 sigTrk::12.972485
[01/24 19:41:07    724s] eee: l::9 avDens::0.008206 usedTrk::5.169883 availTrk::630.000000 sigTrk::5.169883
[01/24 19:41:07    724s] eee: l::10 avDens::0.085697 usedTrk::123.095407 availTrk::1436.400000 sigTrk::123.095407
[01/24 19:41:07    724s] eee: l::11 avDens::0.054094 usedTrk::163.581227 availTrk::3024.000000 sigTrk::163.581227
[01/24 19:41:07    724s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:41:07    724s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.257267 uaWl=1.000000 uaWlH=0.266287 aWlH=0.000000 lMod=0 pMax=0.822700 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 19:41:07    724s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2335.746M)
[01/24 19:41:08    725s] Compute RC Scale Done ...
[01/24 19:41:08    725s] OPERPROF: Starting HotSpotCal at level 1, MEM:2354.8M, EPOCH TIME: 1706118068.134667
[01/24 19:41:08    725s] [hotspot] +------------+---------------+---------------+
[01/24 19:41:08    725s] [hotspot] |            |   max hotspot | total hotspot |
[01/24 19:41:08    725s] [hotspot] +------------+---------------+---------------+
[01/24 19:41:08    725s] [hotspot] | normalized |          0.00 |          0.00 |
[01/24 19:41:08    725s] [hotspot] +------------+---------------+---------------+
[01/24 19:41:08    725s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/24 19:41:08    725s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/24 19:41:08    725s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:2354.8M, EPOCH TIME: 1706118068.137386
[01/24 19:41:08    725s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[01/24 19:41:08    725s] Begin: GigaOpt Route Type Constraints Refinement
[01/24 19:41:08    725s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:05.3/0:45:16.3 (0.3), mem = 2354.8M
[01/24 19:41:08    725s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.26
[01/24 19:41:08    725s] ### Creating RouteCongInterface, started
[01/24 19:41:08    725s] 
[01/24 19:41:08    725s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 19:41:08    725s] 
[01/24 19:41:08    725s] #optDebug: {0, 1.000}
[01/24 19:41:08    725s] ### Creating RouteCongInterface, finished
[01/24 19:41:08    725s] Updated routing constraints on 0 nets.
[01/24 19:41:08    725s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.26
[01/24 19:41:08    725s] Bottom Preferred Layer:
[01/24 19:41:08    725s] +---------------+------------+----------+
[01/24 19:41:08    725s] |     Layer     |    CLK     |   Rule   |
[01/24 19:41:08    725s] +---------------+------------+----------+
[01/24 19:41:08    725s] | Metal5 (z=5)  |         16 | default  |
[01/24 19:41:08    725s] +---------------+------------+----------+
[01/24 19:41:08    725s] | Metal5 (z=5)  |          3 | NDR_13   |
[01/24 19:41:08    725s] +---------------+------------+----------+
[01/24 19:41:08    725s] Via Pillar Rule:
[01/24 19:41:08    725s]     None
[01/24 19:41:08    725s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:12:05.4/0:45:16.4 (0.3), mem = 2354.8M
[01/24 19:41:08    725s] 
[01/24 19:41:08    725s] =============================================================================================
[01/24 19:41:08    725s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.35-s114_1
[01/24 19:41:08    725s] =============================================================================================
[01/24 19:41:08    725s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:41:08    725s] ---------------------------------------------------------------------------------------------
[01/24 19:41:08    725s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  77.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:41:08    725s] [ MISC                   ]          0:00:00.0  (  22.8 % )     0:00:00.0 /  0:00:00.0    1.1
[01/24 19:41:08    725s] ---------------------------------------------------------------------------------------------
[01/24 19:41:08    725s]  CongRefineRouteType #2 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:41:08    725s] ---------------------------------------------------------------------------------------------
[01/24 19:41:08    725s] 
[01/24 19:41:08    725s] End: GigaOpt Route Type Constraints Refinement
[01/24 19:41:08    725s] skip EGR on cluster skew clock nets.
[01/24 19:41:08    725s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/24 19:41:08    725s] #################################################################################
[01/24 19:41:08    725s] # Design Stage: PreRoute
[01/24 19:41:08    725s] # Design Name: picorv32
[01/24 19:41:08    725s] # Design Mode: 45nm
[01/24 19:41:08    725s] # Analysis Mode: MMMC Non-OCV 
[01/24 19:41:08    725s] # Parasitics Mode: No SPEF/RCDB 
[01/24 19:41:08    725s] # Signoff Settings: SI Off 
[01/24 19:41:08    725s] #################################################################################
[01/24 19:41:08    726s] Calculate delays in Single mode...
[01/24 19:41:08    726s] Topological Sorting (REAL = 0:00:00.0, MEM = 2352.8M, InitMEM = 2352.8M)
[01/24 19:41:08    726s] Start delay calculation (fullDC) (1 T). (MEM=2352.82)
[01/24 19:41:08    726s] End AAE Lib Interpolated Model. (MEM=2364.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:41:11    729s] Total number of fetched objects 13665
[01/24 19:41:11    729s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:41:11    729s] End delay calculation. (MEM=2394.49 CPU=0:00:02.5 REAL=0:00:02.0)
[01/24 19:41:11    729s] End delay calculation (fullDC). (MEM=2394.49 CPU=0:00:03.1 REAL=0:00:03.0)
[01/24 19:41:11    729s] *** CDM Built up (cpu=0:00:03.6  real=0:00:03.0  mem= 2394.5M) ***
[01/24 19:41:12    729s] Begin: GigaOpt postEco DRV Optimization
[01/24 19:41:12    729s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[01/24 19:41:12    729s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:09.7/0:45:20.7 (0.3), mem = 2394.5M
[01/24 19:41:12    729s] Info: 19 nets with fixed/cover wires excluded.
[01/24 19:41:12    729s] Info: 19 clock nets excluded from IPO operation.
[01/24 19:41:12    729s] Processing average sequential pin duty cycle 
[01/24 19:41:12    729s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.27
[01/24 19:41:12    729s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:41:12    729s] ### Creating PhyDesignMc. totSessionCpu=0:12:10 mem=2394.5M
[01/24 19:41:12    729s] OPERPROF: Starting DPlace-Init at level 1, MEM:2394.5M, EPOCH TIME: 1706118072.580716
[01/24 19:41:12    729s] Processing tracks to init pin-track alignment.
[01/24 19:41:12    729s] z: 2, totalTracks: 1
[01/24 19:41:12    729s] z: 4, totalTracks: 1
[01/24 19:41:12    729s] z: 6, totalTracks: 1
[01/24 19:41:12    729s] z: 8, totalTracks: 1
[01/24 19:41:12    729s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:41:12    729s] All LLGs are deleted
[01/24 19:41:12    729s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:41:12    729s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:41:12    729s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2394.5M, EPOCH TIME: 1706118072.590799
[01/24 19:41:12    729s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2394.5M, EPOCH TIME: 1706118072.591283
[01/24 19:41:12    729s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2394.5M, EPOCH TIME: 1706118072.594561
[01/24 19:41:12    729s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:41:12    729s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:41:12    729s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2394.5M, EPOCH TIME: 1706118072.599116
[01/24 19:41:12    729s] Max number of tech site patterns supported in site array is 256.
[01/24 19:41:12    729s] Core basic site is CoreSite
[01/24 19:41:12    729s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2394.5M, EPOCH TIME: 1706118072.642286
[01/24 19:41:12    729s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 19:41:12    729s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 19:41:12    729s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2394.5M, EPOCH TIME: 1706118072.644314
[01/24 19:41:12    729s] Fast DP-INIT is on for default
[01/24 19:41:12    729s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 19:41:12    729s] Atter site array init, number of instance map data is 0.
[01/24 19:41:12    729s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.052, MEM:2394.5M, EPOCH TIME: 1706118072.651141
[01/24 19:41:12    729s] 
[01/24 19:41:12    729s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:41:12    729s] 
[01/24 19:41:12    729s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 19:41:12    729s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.060, MEM:2394.5M, EPOCH TIME: 1706118072.654609
[01/24 19:41:12    729s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2394.5M, EPOCH TIME: 1706118072.654705
[01/24 19:41:12    729s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2394.5M, EPOCH TIME: 1706118072.654785
[01/24 19:41:12    729s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2394.5MB).
[01/24 19:41:12    729s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.076, MEM:2394.5M, EPOCH TIME: 1706118072.657015
[01/24 19:41:12    729s] TotalInstCnt at PhyDesignMc Initialization: 9346
[01/24 19:41:12    729s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:10 mem=2394.5M
[01/24 19:41:12    729s] ### Creating RouteCongInterface, started
[01/24 19:41:12    729s] 
[01/24 19:41:12    729s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/24 19:41:12    729s] 
[01/24 19:41:12    729s] #optDebug: {0, 1.000}
[01/24 19:41:12    729s] ### Creating RouteCongInterface, finished
[01/24 19:41:12    729s] {MG  {8 0 3.6 0.0883025}  {10 0 12.7 0.306666} }
[01/24 19:41:12    729s] ### Creating LA Mngr. totSessionCpu=0:12:10 mem=2394.5M
[01/24 19:41:12    729s] ### Creating LA Mngr, finished. totSessionCpu=0:12:10 mem=2394.5M
[01/24 19:41:13    730s] [GPS-DRV] Optimizer parameters ============================= 
[01/24 19:41:13    730s] [GPS-DRV] maxDensity (design): 0.95
[01/24 19:41:13    730s] [GPS-DRV] maxLocalDensity: 0.98
[01/24 19:41:13    730s] [GPS-DRV] All active and enabled setup views
[01/24 19:41:13    730s] [GPS-DRV]     default_emulate_view
[01/24 19:41:13    730s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/24 19:41:13    730s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/24 19:41:13    730s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/24 19:41:13    730s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/24 19:41:13    730s] [GPS-DRV] timing-driven DRV settings
[01/24 19:41:13    730s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/24 19:41:13    730s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2428.8M, EPOCH TIME: 1706118073.446674
[01/24 19:41:13    730s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2428.8M, EPOCH TIME: 1706118073.446947
[01/24 19:41:13    731s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:41:13    731s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/24 19:41:13    731s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:41:13    731s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/24 19:41:13    731s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:41:14    731s] Info: violation cost 9.921429 (cap = 0.000000, tran = 9.921429, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 19:41:14    731s] |    40|   263|    -0.06|     0|     0|     0.00|     0|     0|     0|     0|     1.81|     0.00|       0|       0|       0| 71.37%|          |         |
[01/24 19:41:14    732s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 19:41:14    732s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.96|     0.00|      36|       0|      10| 71.53%| 0:00:00.0|  2483.0M|
[01/24 19:41:14    732s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 19:41:14    732s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.96|     0.00|       0|       0|       0| 71.53%| 0:00:00.0|  2483.0M|
[01/24 19:41:14    732s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:41:14    732s] Bottom Preferred Layer:
[01/24 19:41:14    732s] +---------------+------------+----------+
[01/24 19:41:14    732s] |     Layer     |    CLK     |   Rule   |
[01/24 19:41:14    732s] +---------------+------------+----------+
[01/24 19:41:14    732s] | Metal5 (z=5)  |         16 | default  |
[01/24 19:41:14    732s] +---------------+------------+----------+
[01/24 19:41:14    732s] | Metal5 (z=5)  |          3 | NDR_13   |
[01/24 19:41:14    732s] +---------------+------------+----------+
[01/24 19:41:14    732s] Via Pillar Rule:
[01/24 19:41:14    732s]     None
[01/24 19:41:14    732s] 
[01/24 19:41:14    732s] *** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=2483.0M) ***
[01/24 19:41:14    732s] 
[01/24 19:41:14    732s] Total-nets :: 11823, Stn-nets :: 4, ratio :: 0.0338324 %, Total-len 226033, Stn-len 533.4
[01/24 19:41:14    732s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2463.9M, EPOCH TIME: 1706118074.964368
[01/24 19:41:14    732s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9382).
[01/24 19:41:14    732s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:41:15    732s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:41:15    732s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:41:15    732s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.069, MEM:2378.9M, EPOCH TIME: 1706118075.033420
[01/24 19:41:15    732s] TotalInstCnt at PhyDesignMc Destruction: 9382
[01/24 19:41:15    732s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.27
[01/24 19:41:15    732s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:12:12.2/0:45:23.2 (0.3), mem = 2378.9M
[01/24 19:41:15    732s] 
[01/24 19:41:15    732s] =============================================================================================
[01/24 19:41:15    732s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.35-s114_1
[01/24 19:41:15    732s] =============================================================================================
[01/24 19:41:15    732s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:41:15    732s] ---------------------------------------------------------------------------------------------
[01/24 19:41:15    732s] [ SlackTraversorInit     ]      1   0:00:00.4  (  17.3 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 19:41:15    732s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:41:15    732s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   6.4 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:41:15    732s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 19:41:15    732s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 19:41:15    732s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:41:15    732s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:01.0 /  0:00:01.0    1.0
[01/24 19:41:15    732s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.8 /  0:00:00.8    1.0
[01/24 19:41:15    732s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:41:15    732s] [ OptEval                ]      1   0:00:00.4  (  16.6 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 19:41:15    732s] [ OptCommit              ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 19:41:15    732s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:41:15    732s] [ IncrDelayCalc          ]      7   0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 19:41:15    732s] [ DrvFindVioNets         ]      3   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:41:15    732s] [ DrvComputeSummary      ]      3   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:41:15    732s] [ IncrTimingUpdate       ]      1   0:00:00.2  (   7.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:41:15    732s] [ MISC                   ]          0:00:00.8  (  31.6 % )     0:00:00.8 /  0:00:00.8    1.0
[01/24 19:41:15    732s] ---------------------------------------------------------------------------------------------
[01/24 19:41:15    732s]  DrvOpt #2 TOTAL                    0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.5    1.0
[01/24 19:41:15    732s] ---------------------------------------------------------------------------------------------
[01/24 19:41:15    732s] 
[01/24 19:41:15    732s] End: GigaOpt postEco DRV Optimization
[01/24 19:41:15    732s] **INFO: Flow update: Design timing is met.
[01/24 19:41:15    732s] Running refinePlace -preserveRouting true -hardFence false
[01/24 19:41:15    732s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2378.9M, EPOCH TIME: 1706118075.044347
[01/24 19:41:15    732s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2378.9M, EPOCH TIME: 1706118075.044460
[01/24 19:41:15    732s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2378.9M, EPOCH TIME: 1706118075.044624
[01/24 19:41:15    732s] Processing tracks to init pin-track alignment.
[01/24 19:41:15    732s] z: 2, totalTracks: 1
[01/24 19:41:15    732s] z: 4, totalTracks: 1
[01/24 19:41:15    732s] z: 6, totalTracks: 1
[01/24 19:41:15    732s] z: 8, totalTracks: 1
[01/24 19:41:15    732s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:41:15    732s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2378.9M, EPOCH TIME: 1706118075.057205
[01/24 19:41:15    732s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:41:15    732s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:41:15    732s] 
[01/24 19:41:15    732s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:41:15    732s] 
[01/24 19:41:15    732s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 19:41:15    732s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.050, REAL:0.055, MEM:2378.9M, EPOCH TIME: 1706118075.112514
[01/24 19:41:15    732s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2378.9M, EPOCH TIME: 1706118075.112692
[01/24 19:41:15    732s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2378.9M, EPOCH TIME: 1706118075.112782
[01/24 19:41:15    732s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2378.9MB).
[01/24 19:41:15    732s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.070, REAL:0.070, MEM:2378.9M, EPOCH TIME: 1706118075.115090
[01/24 19:41:15    732s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.070, REAL:0.071, MEM:2378.9M, EPOCH TIME: 1706118075.115164
[01/24 19:41:15    732s] TDRefine: refinePlace mode is spiral
[01/24 19:41:15    732s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.82999.16
[01/24 19:41:15    732s] OPERPROF:   Starting RefinePlace at level 2, MEM:2378.9M, EPOCH TIME: 1706118075.115267
[01/24 19:41:15    732s] *** Starting refinePlace (0:12:12 mem=2378.9M) ***
[01/24 19:41:15    732s] Total net bbox length = 1.881e+05 (9.843e+04 8.964e+04) (ext = 1.290e+04)
[01/24 19:41:15    732s] 
[01/24 19:41:15    732s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:41:15    732s] (I)      Default pattern map key = picorv32_default.
[01/24 19:41:15    732s] (I)      Default pattern map key = picorv32_default.
[01/24 19:41:15    732s] 
[01/24 19:41:15    732s] Starting Small incrNP...
[01/24 19:41:15    732s] User Input Parameters:
[01/24 19:41:15    732s] - Congestion Driven    : Off
[01/24 19:41:15    732s] - Timing Driven        : Off
[01/24 19:41:15    732s] - Area-Violation Based : Off
[01/24 19:41:15    732s] - Start Rollback Level : -5
[01/24 19:41:15    732s] - Legalized            : On
[01/24 19:41:15    732s] - Window Based         : Off
[01/24 19:41:15    732s] - eDen incr mode       : Off
[01/24 19:41:15    732s] - Small incr mode      : On
[01/24 19:41:15    732s] 
[01/24 19:41:15    732s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2378.9M, EPOCH TIME: 1706118075.140975
[01/24 19:41:15    732s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2378.9M, EPOCH TIME: 1706118075.143472
[01/24 19:41:15    732s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.010, REAL:0.006, MEM:2378.9M, EPOCH TIME: 1706118075.149614
[01/24 19:41:15    732s] default core: bins with density > 0.750 = 47.93 % ( 81 / 169 )
[01/24 19:41:15    732s] Density distribution unevenness ratio = 6.320%
[01/24 19:41:15    732s] Density distribution unevenness ratio (U70) = 6.320%
[01/24 19:41:15    732s] Density distribution unevenness ratio (U80) = 0.691%
[01/24 19:41:15    732s] Density distribution unevenness ratio (U90) = 0.000%
[01/24 19:41:15    732s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.010, REAL:0.009, MEM:2378.9M, EPOCH TIME: 1706118075.149893
[01/24 19:41:15    732s] cost 0.918605, thresh 1.000000
[01/24 19:41:15    732s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2378.9M)
[01/24 19:41:15    732s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[01/24 19:41:15    732s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2378.9M, EPOCH TIME: 1706118075.150732
[01/24 19:41:15    732s] Starting refinePlace ...
[01/24 19:41:15    732s] (I)      Default pattern map key = picorv32_default.
[01/24 19:41:15    732s] One DDP V2 for no tweak run.
[01/24 19:41:15    732s] (I)      Default pattern map key = picorv32_default.
[01/24 19:41:15    732s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2378.9M, EPOCH TIME: 1706118075.183794
[01/24 19:41:15    732s] DDP initSite1 nrRow 122 nrJob 122
[01/24 19:41:15    732s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2378.9M, EPOCH TIME: 1706118075.184034
[01/24 19:41:15    732s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2378.9M, EPOCH TIME: 1706118075.184333
[01/24 19:41:15    732s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2378.9M, EPOCH TIME: 1706118075.184412
[01/24 19:41:15    732s] DDP markSite nrRow 122 nrJob 122
[01/24 19:41:15    732s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.001, MEM:2378.9M, EPOCH TIME: 1706118075.184997
[01/24 19:41:15    732s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2378.9M, EPOCH TIME: 1706118075.185078
[01/24 19:41:15    732s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/24 19:41:15    732s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2380.2M, EPOCH TIME: 1706118075.199035
[01/24 19:41:15    732s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2380.2M, EPOCH TIME: 1706118075.199124
[01/24 19:41:15    732s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.003, MEM:2380.2M, EPOCH TIME: 1706118075.201944
[01/24 19:41:15    732s] ** Cut row section cpu time 0:00:00.0.
[01/24 19:41:15    732s]  ** Cut row section real time 0:00:00.0.
[01/24 19:41:15    732s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.003, MEM:2380.2M, EPOCH TIME: 1706118075.202073
[01/24 19:41:15    732s]   Spread Effort: high, pre-route mode, useDDP on.
[01/24 19:41:15    732s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=2380.2MB) @(0:12:12 - 0:12:13).
[01/24 19:41:15    732s] Move report: preRPlace moves 24 insts, mean move: 0.28 um, max move: 0.80 um 
[01/24 19:41:15    732s] 	Max move on inst (FE_OFC823_n_4835): (64.20, 119.32) --> (63.40, 119.32)
[01/24 19:41:15    732s] 	Length: 15 sites, height: 1 rows, site name: CoreSite, cell type: BUFX12
[01/24 19:41:15    732s] wireLenOptFixPriorityInst 494 inst fixed
[01/24 19:41:15    732s] 
[01/24 19:41:15    732s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/24 19:41:15    732s] Move report: legalization moves 63 insts, mean move: 3.04 um, max move: 13.64 um spiral
[01/24 19:41:15    732s] 	Max move on inst (FE_OFC842_n_3564): (72.20, 88.54) --> (79.00, 81.70)
[01/24 19:41:15    732s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/24 19:41:15    732s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 19:41:15    732s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2383.3MB) @(0:12:13 - 0:12:13).
[01/24 19:41:15    732s] Move report: Detail placement moves 87 insts, mean move: 2.28 um, max move: 13.64 um 
[01/24 19:41:15    732s] 	Max move on inst (FE_OFC842_n_3564): (72.20, 88.54) --> (79.00, 81.70)
[01/24 19:41:15    732s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2383.3MB
[01/24 19:41:15    732s] Statistics of distance of Instance movement in refine placement:
[01/24 19:41:15    732s]   maximum (X+Y) =        13.64 um
[01/24 19:41:15    732s]   inst (FE_OFC842_n_3564) with max move: (72.2, 88.54) -> (79, 81.7)
[01/24 19:41:15    732s]   mean    (X+Y) =         2.28 um
[01/24 19:41:15    732s] Summary Report:
[01/24 19:41:15    732s] Instances move: 87 (out of 9364 movable)
[01/24 19:41:15    732s] Instances flipped: 0
[01/24 19:41:15    732s] Mean displacement: 2.28 um
[01/24 19:41:15    732s] Max displacement: 13.64 um (Instance: FE_OFC842_n_3564) (72.2, 88.54) -> (79, 81.7)
[01/24 19:41:15    732s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/24 19:41:15    732s] Total instances moved : 87
[01/24 19:41:15    732s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.590, REAL:0.586, MEM:2383.3M, EPOCH TIME: 1706118075.737018
[01/24 19:41:15    732s] Total net bbox length = 1.883e+05 (9.857e+04 8.969e+04) (ext = 1.290e+04)
[01/24 19:41:15    732s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2383.3MB
[01/24 19:41:15    732s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=2383.3MB) @(0:12:12 - 0:12:13).
[01/24 19:41:15    732s] *** Finished refinePlace (0:12:13 mem=2383.3M) ***
[01/24 19:41:15    732s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.82999.16
[01/24 19:41:15    732s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.640, REAL:0.630, MEM:2383.3M, EPOCH TIME: 1706118075.745438
[01/24 19:41:15    732s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2383.3M, EPOCH TIME: 1706118075.745555
[01/24 19:41:15    732s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9382).
[01/24 19:41:15    732s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:41:15    732s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:41:15    732s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:41:15    732s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.060, REAL:0.058, MEM:2380.3M, EPOCH TIME: 1706118075.803776
[01/24 19:41:15    732s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.770, REAL:0.760, MEM:2380.3M, EPOCH TIME: 1706118075.803982
[01/24 19:41:15    733s] **INFO: Flow update: Design timing is met.
[01/24 19:41:15    733s] **INFO: Flow update: Design timing is met.
[01/24 19:41:15    733s] **INFO: Flow update: Design timing is met.
[01/24 19:41:15    733s] #optDebug: fT-D <X 1 0 0 0>
[01/24 19:41:15    733s] Register exp ratio and priority group on 0 nets on 13701 nets : 
[01/24 19:41:16    733s] 
[01/24 19:41:16    733s] Active setup views:
[01/24 19:41:16    733s]  default_emulate_view
[01/24 19:41:16    733s]   Dominating endpoints: 0
[01/24 19:41:16    733s]   Dominating TNS: -0.000
[01/24 19:41:16    733s] 
[01/24 19:41:16    733s] Extraction called for design 'picorv32' of instances=9382 and nets=13896 using extraction engine 'preRoute' .
[01/24 19:41:16    733s] PreRoute RC Extraction called for design picorv32.
[01/24 19:41:16    733s] RC Extraction called in multi-corner(1) mode.
[01/24 19:41:16    733s] RCMode: PreRoute
[01/24 19:41:16    733s]       RC Corner Indexes            0   
[01/24 19:41:16    733s] Capacitance Scaling Factor   : 1.00000 
[01/24 19:41:16    733s] Resistance Scaling Factor    : 1.00000 
[01/24 19:41:16    733s] Clock Cap. Scaling Factor    : 1.00000 
[01/24 19:41:16    733s] Clock Res. Scaling Factor    : 1.00000 
[01/24 19:41:16    733s] Shrink Factor                : 1.00000
[01/24 19:41:16    733s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/24 19:41:16    733s] Using Quantus QRC technology file ...
[01/24 19:41:16    733s] RC Grid backup saved.
[01/24 19:41:16    733s] 
[01/24 19:41:16    733s] Trim Metal Layers:
[01/24 19:41:16    733s] LayerId::1 widthSet size::2
[01/24 19:41:16    733s] LayerId::2 widthSet size::2
[01/24 19:41:16    733s] LayerId::3 widthSet size::2
[01/24 19:41:16    733s] LayerId::4 widthSet size::2
[01/24 19:41:16    733s] LayerId::5 widthSet size::2
[01/24 19:41:16    733s] LayerId::6 widthSet size::2
[01/24 19:41:16    733s] LayerId::7 widthSet size::2
[01/24 19:41:16    733s] LayerId::8 widthSet size::2
[01/24 19:41:16    733s] LayerId::9 widthSet size::2
[01/24 19:41:16    733s] LayerId::10 widthSet size::2
[01/24 19:41:16    733s] LayerId::11 widthSet size::2
[01/24 19:41:16    733s] Skipped RC grid update for preRoute extraction.
[01/24 19:41:16    733s] eee: pegSigSF::1.070000
[01/24 19:41:16    733s] Initializing multi-corner resistance tables ...
[01/24 19:41:16    733s] eee: l::1 avDens::0.145138 usedTrk::2560.232529 availTrk::17640.000000 sigTrk::2560.232529
[01/24 19:41:16    733s] eee: l::2 avDens::0.264925 usedTrk::4145.145266 availTrk::15646.500000 sigTrk::4145.145266
[01/24 19:41:16    733s] eee: l::3 avDens::0.274700 usedTrk::4549.035216 availTrk::16560.000000 sigTrk::4549.035216
[01/24 19:41:16    733s] eee: l::4 avDens::0.139758 usedTrk::2079.180035 availTrk::14877.000000 sigTrk::2079.180035
[01/24 19:41:16    733s] eee: l::5 avDens::0.093142 usedTrk::1391.547600 availTrk::14940.000000 sigTrk::1391.547600
[01/24 19:41:16    733s] eee: l::6 avDens::0.014887 usedTrk::164.198216 availTrk::11029.500000 sigTrk::164.198216
[01/24 19:41:16    733s] eee: l::7 avDens::0.016346 usedTrk::61.786667 availTrk::3780.000000 sigTrk::61.786667
[01/24 19:41:16    733s] eee: l::8 avDens::0.010837 usedTrk::12.972485 availTrk::1197.000000 sigTrk::12.972485
[01/24 19:41:16    733s] eee: l::9 avDens::0.008206 usedTrk::5.169883 availTrk::630.000000 sigTrk::5.169883
[01/24 19:41:16    733s] eee: l::10 avDens::0.085697 usedTrk::123.095407 availTrk::1436.400000 sigTrk::123.095407
[01/24 19:41:16    733s] eee: l::11 avDens::0.054094 usedTrk::163.581227 availTrk::3024.000000 sigTrk::163.581227
[01/24 19:41:16    733s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:41:16    733s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.257267 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.822700 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 19:41:16    733s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2363.902M)
[01/24 19:41:16    733s] Starting delay calculation for Setup views
[01/24 19:41:16    733s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/24 19:41:16    733s] #################################################################################
[01/24 19:41:16    733s] # Design Stage: PreRoute
[01/24 19:41:16    733s] # Design Name: picorv32
[01/24 19:41:16    733s] # Design Mode: 45nm
[01/24 19:41:16    733s] # Analysis Mode: MMMC Non-OCV 
[01/24 19:41:16    733s] # Parasitics Mode: No SPEF/RCDB 
[01/24 19:41:16    733s] # Signoff Settings: SI Off 
[01/24 19:41:16    733s] #################################################################################
[01/24 19:41:17    734s] Calculate delays in Single mode...
[01/24 19:41:17    734s] Topological Sorting (REAL = 0:00:00.0, MEM = 2365.9M, InitMEM = 2365.9M)
[01/24 19:41:17    734s] Start delay calculation (fullDC) (1 T). (MEM=2365.92)
[01/24 19:41:17    734s] End AAE Lib Interpolated Model. (MEM=2377.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:41:20    737s] Total number of fetched objects 13701
[01/24 19:41:20    737s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:41:20    737s] End delay calculation. (MEM=2393.86 CPU=0:00:02.5 REAL=0:00:03.0)
[01/24 19:41:20    737s] End delay calculation (fullDC). (MEM=2393.86 CPU=0:00:03.1 REAL=0:00:03.0)
[01/24 19:41:20    737s] *** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 2393.9M) ***
[01/24 19:41:21    738s] *** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:05.0 totSessionCpu=0:12:18 mem=2393.9M)
[01/24 19:41:21    738s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2393.86 MB )
[01/24 19:41:21    738s] (I)      ==================== Layers =====================
[01/24 19:41:21    738s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:41:21    738s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 19:41:21    738s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:41:21    738s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 19:41:21    738s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 19:41:21    738s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 19:41:21    738s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 19:41:21    738s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 19:41:21    738s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 19:41:21    738s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 19:41:21    738s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 19:41:21    738s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 19:41:21    738s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 19:41:21    738s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 19:41:21    738s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 19:41:21    738s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 19:41:21    738s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 19:41:21    738s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 19:41:21    738s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 19:41:21    738s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 19:41:21    738s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 19:41:21    738s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 19:41:21    738s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 19:41:21    738s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 19:41:21    738s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 19:41:21    738s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:41:21    738s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 19:41:21    738s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 19:41:21    738s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 19:41:21    738s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 19:41:21    738s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 19:41:21    738s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 19:41:21    738s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 19:41:21    738s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 19:41:21    738s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 19:41:21    738s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 19:41:21    738s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 19:41:21    738s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 19:41:21    738s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 19:41:21    738s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 19:41:21    738s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:41:21    738s] (I)      Started Import and model ( Curr Mem: 2393.86 MB )
[01/24 19:41:21    738s] (I)      Default pattern map key = picorv32_default.
[01/24 19:41:21    738s] (I)      == Non-default Options ==
[01/24 19:41:21    738s] (I)      Build term to term wires                           : false
[01/24 19:41:21    738s] (I)      Maximum routing layer                              : 11
[01/24 19:41:21    738s] (I)      Minimum routing layer                              : 1
[01/24 19:41:21    738s] (I)      Number of threads                                  : 1
[01/24 19:41:21    738s] (I)      Method to set GCell size                           : row
[01/24 19:41:21    738s] (I)      Counted 2617 PG shapes. We will not process PG shapes layer by layer.
[01/24 19:41:21    738s] (I)      Use row-based GCell size
[01/24 19:41:21    738s] (I)      Use row-based GCell align
[01/24 19:41:21    738s] (I)      layer 0 area = 80000
[01/24 19:41:21    738s] (I)      layer 1 area = 80000
[01/24 19:41:21    738s] (I)      layer 2 area = 80000
[01/24 19:41:21    738s] (I)      layer 3 area = 80000
[01/24 19:41:21    738s] (I)      layer 4 area = 80000
[01/24 19:41:21    738s] (I)      layer 5 area = 80000
[01/24 19:41:21    738s] (I)      layer 6 area = 80000
[01/24 19:41:21    738s] (I)      layer 7 area = 80000
[01/24 19:41:21    738s] (I)      layer 8 area = 80000
[01/24 19:41:21    738s] (I)      layer 9 area = 400000
[01/24 19:41:21    738s] (I)      layer 10 area = 400000
[01/24 19:41:21    738s] (I)      GCell unit size   : 3420
[01/24 19:41:21    738s] (I)      GCell multiplier  : 1
[01/24 19:41:21    738s] (I)      GCell row height  : 3420
[01/24 19:41:21    738s] (I)      Actual row height : 3420
[01/24 19:41:21    738s] (I)      GCell align ref   : 30000 30020
[01/24 19:41:21    738s] [NR-eGR] Track table information for default rule: 
[01/24 19:41:21    738s] [NR-eGR] Metal1 has single uniform track structure
[01/24 19:41:21    738s] [NR-eGR] Metal2 has single uniform track structure
[01/24 19:41:21    738s] [NR-eGR] Metal3 has single uniform track structure
[01/24 19:41:21    738s] [NR-eGR] Metal4 has single uniform track structure
[01/24 19:41:21    738s] [NR-eGR] Metal5 has single uniform track structure
[01/24 19:41:21    738s] [NR-eGR] Metal6 has single uniform track structure
[01/24 19:41:21    738s] [NR-eGR] Metal7 has single uniform track structure
[01/24 19:41:21    738s] [NR-eGR] Metal8 has single uniform track structure
[01/24 19:41:21    738s] [NR-eGR] Metal9 has single uniform track structure
[01/24 19:41:21    738s] [NR-eGR] Metal10 has single uniform track structure
[01/24 19:41:21    738s] [NR-eGR] Metal11 has single uniform track structure
[01/24 19:41:21    738s] (I)      ================== Default via ===================
[01/24 19:41:21    738s] (I)      +----+------------------+------------------------+
[01/24 19:41:21    738s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[01/24 19:41:21    738s] (I)      +----+------------------+------------------------+
[01/24 19:41:21    738s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[01/24 19:41:21    738s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[01/24 19:41:21    738s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[01/24 19:41:21    738s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[01/24 19:41:21    738s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[01/24 19:41:21    738s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[01/24 19:41:21    738s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[01/24 19:41:21    738s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[01/24 19:41:21    738s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[01/24 19:41:21    738s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[01/24 19:41:21    738s] (I)      +----+------------------+------------------------+
[01/24 19:41:21    738s] [NR-eGR] Read 4851 PG shapes
[01/24 19:41:21    738s] [NR-eGR] Read 0 clock shapes
[01/24 19:41:21    738s] [NR-eGR] Read 0 other shapes
[01/24 19:41:21    738s] [NR-eGR] #Routing Blockages  : 0
[01/24 19:41:21    738s] [NR-eGR] #Instance Blockages : 386791
[01/24 19:41:21    738s] [NR-eGR] #PG Blockages       : 4851
[01/24 19:41:21    738s] [NR-eGR] #Halo Blockages     : 0
[01/24 19:41:21    738s] [NR-eGR] #Boundary Blockages : 0
[01/24 19:41:21    738s] [NR-eGR] #Clock Blockages    : 0
[01/24 19:41:21    738s] [NR-eGR] #Other Blockages    : 0
[01/24 19:41:21    738s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 19:41:21    738s] [NR-eGR] Num Prerouted Nets = 19  Num Prerouted Wires = 3069
[01/24 19:41:21    738s] [NR-eGR] Read 11823 nets ( ignored 19 )
[01/24 19:41:21    738s] (I)      early_global_route_priority property id does not exist.
[01/24 19:41:21    738s] (I)      Read Num Blocks=391642  Num Prerouted Wires=3069  Num CS=0
[01/24 19:41:21    738s] (I)      Layer 0 (H) : #blockages 387406 : #preroutes 516
[01/24 19:41:21    738s] (I)      Layer 1 (V) : #blockages 492 : #preroutes 651
[01/24 19:41:21    738s] (I)      Layer 2 (H) : #blockages 492 : #preroutes 700
[01/24 19:41:21    738s] (I)      Layer 3 (V) : #blockages 492 : #preroutes 555
[01/24 19:41:21    738s] (I)      Layer 4 (H) : #blockages 492 : #preroutes 572
[01/24 19:41:21    738s] (I)      Layer 5 (V) : #blockages 492 : #preroutes 75
[01/24 19:41:21    738s] (I)      Layer 6 (H) : #blockages 492 : #preroutes 0
[01/24 19:41:21    738s] (I)      Layer 7 (V) : #blockages 492 : #preroutes 0
[01/24 19:41:21    738s] (I)      Layer 8 (H) : #blockages 492 : #preroutes 0
[01/24 19:41:21    738s] (I)      Layer 9 (V) : #blockages 270 : #preroutes 0
[01/24 19:41:21    738s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 19:41:21    738s] (I)      Number of ignored nets                =     19
[01/24 19:41:21    738s] (I)      Number of connected nets              =      0
[01/24 19:41:21    738s] (I)      Number of fixed nets                  =     19.  Ignored: Yes
[01/24 19:41:21    738s] (I)      Number of clock nets                  =     19.  Ignored: No
[01/24 19:41:21    738s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 19:41:21    738s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 19:41:21    738s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 19:41:21    738s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 19:41:21    738s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 19:41:21    738s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 19:41:21    738s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 19:41:21    738s] (I)      Ndr track 0 does not exist
[01/24 19:41:21    738s] (I)      ---------------------Grid Graph Info--------------------
[01/24 19:41:21    738s] (I)      Routing area        : (0, 0) - (484800, 477280)
[01/24 19:41:21    738s] (I)      Core area           : (30000, 30020) - (454800, 447260)
[01/24 19:41:21    738s] (I)      Site width          :   400  (dbu)
[01/24 19:41:21    738s] (I)      Row height          :  3420  (dbu)
[01/24 19:41:21    738s] (I)      GCell row height    :  3420  (dbu)
[01/24 19:41:21    738s] (I)      GCell width         :  3420  (dbu)
[01/24 19:41:21    738s] (I)      GCell height        :  3420  (dbu)
[01/24 19:41:21    738s] (I)      Grid                :   141   139    11
[01/24 19:41:21    738s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 19:41:21    738s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 19:41:21    738s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 19:41:21    738s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 19:41:21    738s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 19:41:21    738s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 19:41:21    738s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/24 19:41:21    738s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 19:41:21    738s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 19:41:21    738s] (I)      Total num of tracks :  1256  1212  1256  1212  1256  1212  1256  1212  1256   484   502
[01/24 19:41:21    738s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 19:41:21    738s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 19:41:21    738s] (I)      --------------------------------------------------------
[01/24 19:41:21    738s] 
[01/24 19:41:21    738s] [NR-eGR] ============ Routing rule table ============
[01/24 19:41:21    738s] [NR-eGR] Rule id: 0  Nets: 11804
[01/24 19:41:21    738s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 19:41:21    738s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/24 19:41:21    738s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/24 19:41:21    738s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/24 19:41:21    738s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/24 19:41:21    738s] [NR-eGR] ========================================
[01/24 19:41:21    738s] [NR-eGR] 
[01/24 19:41:21    738s] (I)      =============== Blocked Tracks ===============
[01/24 19:41:21    738s] (I)      +-------+---------+----------+---------------+
[01/24 19:41:21    738s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 19:41:21    738s] (I)      +-------+---------+----------+---------------+
[01/24 19:41:21    738s] (I)      |     1 |  177096 |   131758 |        74.40% |
[01/24 19:41:21    738s] (I)      |     2 |  168468 |     8364 |         4.96% |
[01/24 19:41:21    738s] (I)      |     3 |  177096 |     1476 |         0.83% |
[01/24 19:41:21    738s] (I)      |     4 |  168468 |     8364 |         4.96% |
[01/24 19:41:21    738s] (I)      |     5 |  177096 |     1476 |         0.83% |
[01/24 19:41:21    738s] (I)      |     6 |  168468 |     8364 |         4.96% |
[01/24 19:41:21    738s] (I)      |     7 |  177096 |     1476 |         0.83% |
[01/24 19:41:21    738s] (I)      |     8 |  168468 |     8364 |         4.96% |
[01/24 19:41:21    738s] (I)      |     9 |  177096 |     2952 |         1.67% |
[01/24 19:41:21    738s] (I)      |    10 |   67276 |     4288 |         6.37% |
[01/24 19:41:21    738s] (I)      |    11 |   70782 |    11968 |        16.91% |
[01/24 19:41:21    738s] (I)      +-------+---------+----------+---------------+
[01/24 19:41:21    738s] (I)      Finished Import and model ( CPU: 0.41 sec, Real: 0.41 sec, Curr Mem: 2393.86 MB )
[01/24 19:41:21    738s] (I)      Reset routing kernel
[01/24 19:41:21    738s] (I)      Started Global Routing ( Curr Mem: 2393.86 MB )
[01/24 19:41:21    738s] (I)      totalPins=39865  totalGlobalPin=38731 (97.16%)
[01/24 19:41:21    738s] (I)      total 2D Cap : 1534712 = (807674 H, 727038 V)
[01/24 19:41:21    738s] [NR-eGR] Layer group 1: route 11804 net(s) in layer range [1, 11]
[01/24 19:41:21    738s] (I)      
[01/24 19:41:21    738s] (I)      ============  Phase 1a Route ============
[01/24 19:41:21    738s] (I)      Usage: 124770 = (64598 H, 60172 V) = (8.00% H, 8.28% V) = (1.105e+05um H, 1.029e+05um V)
[01/24 19:41:21    738s] (I)      
[01/24 19:41:21    738s] (I)      ============  Phase 1b Route ============
[01/24 19:41:21    738s] (I)      Usage: 124770 = (64598 H, 60172 V) = (8.00% H, 8.28% V) = (1.105e+05um H, 1.029e+05um V)
[01/24 19:41:21    738s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.133567e+05um
[01/24 19:41:21    738s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 19:41:21    738s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 19:41:21    738s] (I)      
[01/24 19:41:21    738s] (I)      ============  Phase 1c Route ============
[01/24 19:41:21    738s] (I)      Usage: 124770 = (64598 H, 60172 V) = (8.00% H, 8.28% V) = (1.105e+05um H, 1.029e+05um V)
[01/24 19:41:21    738s] (I)      
[01/24 19:41:21    738s] (I)      ============  Phase 1d Route ============
[01/24 19:41:21    738s] (I)      Usage: 124770 = (64598 H, 60172 V) = (8.00% H, 8.28% V) = (1.105e+05um H, 1.029e+05um V)
[01/24 19:41:21    738s] (I)      
[01/24 19:41:21    738s] (I)      ============  Phase 1e Route ============
[01/24 19:41:21    738s] (I)      Usage: 124770 = (64598 H, 60172 V) = (8.00% H, 8.28% V) = (1.105e+05um H, 1.029e+05um V)
[01/24 19:41:21    738s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.133567e+05um
[01/24 19:41:21    738s] (I)      
[01/24 19:41:21    738s] (I)      ============  Phase 1l Route ============
[01/24 19:41:21    738s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/24 19:41:21    738s] (I)      Layer  1:      45673       163        40      117504       57636    (67.09%) 
[01/24 19:41:21    738s] (I)      Layer  2:     164998     48946         3           0      166366    ( 0.00%) 
[01/24 19:41:21    738s] (I)      Layer  3:     174664     47122         1           0      175140    ( 0.00%) 
[01/24 19:41:21    738s] (I)      Layer  4:     164998     21094         0           0      166366    ( 0.00%) 
[01/24 19:41:21    738s] (I)      Layer  5:     174664     13707         0           0      175140    ( 0.00%) 
[01/24 19:41:21    738s] (I)      Layer  6:     164998      1528         0           0      166366    ( 0.00%) 
[01/24 19:41:21    738s] (I)      Layer  7:     174664       567         0           0      175140    ( 0.00%) 
[01/24 19:41:21    738s] (I)      Layer  8:     164998        96         0           0      166366    ( 0.00%) 
[01/24 19:41:21    738s] (I)      Layer  9:     173722        45         0           0      175140    ( 0.00%) 
[01/24 19:41:21    738s] (I)      Layer 10:      62527         2         0        3174       63373    ( 4.77%) 
[01/24 19:41:21    738s] (I)      Layer 11:      58358         0         0        8273       61783    (11.81%) 
[01/24 19:41:21    738s] (I)      Total:       1524264    133270        44      128949     1548811    ( 7.69%) 
[01/24 19:41:21    738s] (I)      
[01/24 19:41:21    738s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 19:41:21    738s] [NR-eGR]                        OverCon           OverCon            
[01/24 19:41:21    738s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/24 19:41:21    738s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/24 19:41:21    738s] [NR-eGR] ---------------------------------------------------------------
[01/24 19:41:21    738s] [NR-eGR]  Metal1 ( 1)        37( 0.58%)         0( 0.00%)   ( 0.58%) 
[01/24 19:41:21    738s] [NR-eGR]  Metal2 ( 2)         3( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/24 19:41:21    738s] [NR-eGR]  Metal3 ( 3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/24 19:41:21    738s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:41:21    738s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:41:21    738s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:41:21    738s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:41:21    738s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:41:21    738s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:41:21    738s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:41:21    738s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:41:21    738s] [NR-eGR] ---------------------------------------------------------------
[01/24 19:41:21    738s] [NR-eGR]        Total        41( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/24 19:41:21    738s] [NR-eGR] 
[01/24 19:41:21    738s] (I)      Finished Global Routing ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 2401.86 MB )
[01/24 19:41:21    738s] (I)      total 2D Cap : 1536121 = (808341 H, 727780 V)
[01/24 19:41:21    738s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 19:41:21    738s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.72 sec, Real: 0.72 sec, Curr Mem: 2401.86 MB )
[01/24 19:41:21    738s] (I)      ====================================== Runtime Summary =======================================
[01/24 19:41:21    738s] (I)       Step                                         %        Start       Finish      Real       CPU 
[01/24 19:41:21    738s] (I)      ----------------------------------------------------------------------------------------------
[01/24 19:41:21    738s] (I)       Early Global Route kernel              100.00%  1205.63 sec  1206.35 sec  0.72 sec  0.72 sec 
[01/24 19:41:21    738s] (I)       +-Import and model                      57.44%  1205.64 sec  1206.05 sec  0.41 sec  0.41 sec 
[01/24 19:41:21    738s] (I)       | +-Create place DB                      8.25%  1205.64 sec  1205.69 sec  0.06 sec  0.06 sec 
[01/24 19:41:21    738s] (I)       | | +-Import place data                  8.23%  1205.64 sec  1205.69 sec  0.06 sec  0.06 sec 
[01/24 19:41:21    738s] (I)       | | | +-Read instances and placement     1.81%  1205.64 sec  1205.65 sec  0.01 sec  0.01 sec 
[01/24 19:41:21    738s] (I)       | | | +-Read nets                        6.33%  1205.65 sec  1205.69 sec  0.05 sec  0.05 sec 
[01/24 19:41:21    738s] (I)       | +-Create route DB                     47.38%  1205.69 sec  1206.04 sec  0.34 sec  0.34 sec 
[01/24 19:41:21    738s] (I)       | | +-Import route data (1T)            47.29%  1205.70 sec  1206.04 sec  0.34 sec  0.34 sec 
[01/24 19:41:21    738s] (I)       | | | +-Read blockages ( Layer 1-11 )   32.42%  1205.70 sec  1205.94 sec  0.23 sec  0.24 sec 
[01/24 19:41:21    738s] (I)       | | | | +-Read routing blockages         0.00%  1205.70 sec  1205.70 sec  0.00 sec  0.00 sec 
[01/24 19:41:21    738s] (I)       | | | | +-Read instance blockages       31.96%  1205.70 sec  1205.93 sec  0.23 sec  0.23 sec 
[01/24 19:41:21    738s] (I)       | | | | +-Read PG blockages              0.16%  1205.93 sec  1205.93 sec  0.00 sec  0.00 sec 
[01/24 19:41:21    738s] (I)       | | | | +-Read clock blockages           0.01%  1205.93 sec  1205.93 sec  0.00 sec  0.00 sec 
[01/24 19:41:21    738s] (I)       | | | | +-Read other blockages           0.01%  1205.93 sec  1205.93 sec  0.00 sec  0.00 sec 
[01/24 19:41:21    738s] (I)       | | | | +-Read halo blockages            0.03%  1205.93 sec  1205.93 sec  0.00 sec  0.00 sec 
[01/24 19:41:21    738s] (I)       | | | | +-Read boundary cut boxes        0.00%  1205.93 sec  1205.93 sec  0.00 sec  0.00 sec 
[01/24 19:41:21    738s] (I)       | | | +-Read blackboxes                  0.00%  1205.94 sec  1205.94 sec  0.00 sec  0.00 sec 
[01/24 19:41:21    738s] (I)       | | | +-Read prerouted                   1.41%  1205.94 sec  1205.95 sec  0.01 sec  0.01 sec 
[01/24 19:41:21    738s] (I)       | | | +-Read unlegalized nets            0.33%  1205.95 sec  1205.95 sec  0.00 sec  0.00 sec 
[01/24 19:41:21    738s] (I)       | | | +-Read nets                        0.61%  1205.95 sec  1205.95 sec  0.00 sec  0.00 sec 
[01/24 19:41:21    738s] (I)       | | | +-Set up via pillars               0.01%  1205.95 sec  1205.95 sec  0.00 sec  0.00 sec 
[01/24 19:41:21    738s] (I)       | | | +-Initialize 3D grid graph         0.06%  1205.96 sec  1205.96 sec  0.00 sec  0.00 sec 
[01/24 19:41:21    738s] (I)       | | | +-Model blockage capacity         10.76%  1205.96 sec  1206.03 sec  0.08 sec  0.08 sec 
[01/24 19:41:21    738s] (I)       | | | | +-Initialize 3D capacity        10.38%  1205.96 sec  1206.03 sec  0.07 sec  0.07 sec 
[01/24 19:41:21    738s] (I)       | +-Read aux data                        0.00%  1206.04 sec  1206.04 sec  0.00 sec  0.00 sec 
[01/24 19:41:21    738s] (I)       | +-Others data preparation              0.17%  1206.04 sec  1206.04 sec  0.00 sec  0.00 sec 
[01/24 19:41:21    738s] (I)       | +-Create route kernel                  1.29%  1206.04 sec  1206.05 sec  0.01 sec  0.01 sec 
[01/24 19:41:21    738s] (I)       +-Global Routing                        39.93%  1206.05 sec  1206.34 sec  0.29 sec  0.29 sec 
[01/24 19:41:21    738s] (I)       | +-Initialization                       0.48%  1206.05 sec  1206.05 sec  0.00 sec  0.00 sec 
[01/24 19:41:21    738s] (I)       | +-Net group 1                         37.36%  1206.05 sec  1206.32 sec  0.27 sec  0.27 sec 
[01/24 19:41:21    738s] (I)       | | +-Generate topology                  2.68%  1206.05 sec  1206.07 sec  0.02 sec  0.02 sec 
[01/24 19:41:21    738s] (I)       | | +-Phase 1a                           6.62%  1206.08 sec  1206.13 sec  0.05 sec  0.05 sec 
[01/24 19:41:21    738s] (I)       | | | +-Pattern routing (1T)             5.55%  1206.08 sec  1206.12 sec  0.04 sec  0.04 sec 
[01/24 19:41:21    738s] (I)       | | | +-Add via demand to 2D             0.95%  1206.12 sec  1206.13 sec  0.01 sec  0.01 sec 
[01/24 19:41:21    738s] (I)       | | +-Phase 1b                           0.03%  1206.13 sec  1206.13 sec  0.00 sec  0.00 sec 
[01/24 19:41:21    738s] (I)       | | +-Phase 1c                           0.00%  1206.13 sec  1206.13 sec  0.00 sec  0.00 sec 
[01/24 19:41:21    738s] (I)       | | +-Phase 1d                           0.00%  1206.13 sec  1206.13 sec  0.00 sec  0.00 sec 
[01/24 19:41:21    738s] (I)       | | +-Phase 1e                           0.06%  1206.13 sec  1206.13 sec  0.00 sec  0.00 sec 
[01/24 19:41:21    738s] (I)       | | | +-Route legalization               0.00%  1206.13 sec  1206.13 sec  0.00 sec  0.00 sec 
[01/24 19:41:21    738s] (I)       | | +-Phase 1l                          27.05%  1206.13 sec  1206.32 sec  0.19 sec  0.19 sec 
[01/24 19:41:21    738s] (I)       | | | +-Layer assignment (1T)           26.56%  1206.13 sec  1206.32 sec  0.19 sec  0.19 sec 
[01/24 19:41:21    738s] (I)       | +-Clean cong LA                        0.00%  1206.32 sec  1206.32 sec  0.00 sec  0.00 sec 
[01/24 19:41:21    738s] (I)       +-Export 3D cong map                     1.24%  1206.34 sec  1206.35 sec  0.01 sec  0.01 sec 
[01/24 19:41:21    738s] (I)       | +-Export 2D cong map                   0.11%  1206.35 sec  1206.35 sec  0.00 sec  0.00 sec 
[01/24 19:41:21    738s] (I)      ===================== Summary by functions =====================
[01/24 19:41:21    738s] (I)       Lv  Step                                 %      Real       CPU 
[01/24 19:41:21    738s] (I)      ----------------------------------------------------------------
[01/24 19:41:21    738s] (I)        0  Early Global Route kernel      100.00%  0.72 sec  0.72 sec 
[01/24 19:41:21    738s] (I)        1  Import and model                57.44%  0.41 sec  0.41 sec 
[01/24 19:41:21    738s] (I)        1  Global Routing                  39.93%  0.29 sec  0.29 sec 
[01/24 19:41:21    738s] (I)        1  Export 3D cong map               1.24%  0.01 sec  0.01 sec 
[01/24 19:41:21    738s] (I)        2  Create route DB                 47.38%  0.34 sec  0.34 sec 
[01/24 19:41:21    738s] (I)        2  Net group 1                     37.36%  0.27 sec  0.27 sec 
[01/24 19:41:21    738s] (I)        2  Create place DB                  8.25%  0.06 sec  0.06 sec 
[01/24 19:41:21    738s] (I)        2  Create route kernel              1.29%  0.01 sec  0.01 sec 
[01/24 19:41:21    738s] (I)        2  Initialization                   0.48%  0.00 sec  0.00 sec 
[01/24 19:41:21    738s] (I)        2  Others data preparation          0.17%  0.00 sec  0.00 sec 
[01/24 19:41:21    738s] (I)        2  Export 2D cong map               0.11%  0.00 sec  0.00 sec 
[01/24 19:41:21    738s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/24 19:41:21    738s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/24 19:41:21    738s] (I)        3  Import route data (1T)          47.29%  0.34 sec  0.34 sec 
[01/24 19:41:21    738s] (I)        3  Phase 1l                        27.05%  0.19 sec  0.19 sec 
[01/24 19:41:21    738s] (I)        3  Import place data                8.23%  0.06 sec  0.06 sec 
[01/24 19:41:21    738s] (I)        3  Phase 1a                         6.62%  0.05 sec  0.05 sec 
[01/24 19:41:21    738s] (I)        3  Generate topology                2.68%  0.02 sec  0.02 sec 
[01/24 19:41:21    738s] (I)        3  Phase 1e                         0.06%  0.00 sec  0.00 sec 
[01/24 19:41:21    739s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[01/24 19:41:21    739s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/24 19:41:21    739s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/24 19:41:21    739s] (I)        4  Read blockages ( Layer 1-11 )   32.42%  0.23 sec  0.24 sec 
[01/24 19:41:21    739s] (I)        4  Layer assignment (1T)           26.56%  0.19 sec  0.19 sec 
[01/24 19:41:21    739s] (I)        4  Model blockage capacity         10.76%  0.08 sec  0.08 sec 
[01/24 19:41:21    739s] (I)        4  Read nets                        6.94%  0.05 sec  0.05 sec 
[01/24 19:41:21    739s] (I)        4  Pattern routing (1T)             5.55%  0.04 sec  0.04 sec 
[01/24 19:41:21    739s] (I)        4  Read instances and placement     1.81%  0.01 sec  0.01 sec 
[01/24 19:41:21    739s] (I)        4  Read prerouted                   1.41%  0.01 sec  0.01 sec 
[01/24 19:41:21    739s] (I)        4  Add via demand to 2D             0.95%  0.01 sec  0.01 sec 
[01/24 19:41:21    739s] (I)        4  Read unlegalized nets            0.33%  0.00 sec  0.00 sec 
[01/24 19:41:21    739s] (I)        4  Initialize 3D grid graph         0.06%  0.00 sec  0.00 sec 
[01/24 19:41:21    739s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/24 19:41:21    739s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/24 19:41:21    739s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/24 19:41:21    739s] (I)        5  Read instance blockages         31.96%  0.23 sec  0.23 sec 
[01/24 19:41:21    739s] (I)        5  Initialize 3D capacity          10.38%  0.07 sec  0.07 sec 
[01/24 19:41:21    739s] (I)        5  Read PG blockages                0.16%  0.00 sec  0.00 sec 
[01/24 19:41:21    739s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[01/24 19:41:21    739s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/24 19:41:21    739s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/24 19:41:21    739s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/24 19:41:21    739s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/24 19:41:21    739s] OPERPROF: Starting HotSpotCal at level 1, MEM:2401.9M, EPOCH TIME: 1706118081.801174
[01/24 19:41:21    739s] [hotspot] +------------+---------------+---------------+
[01/24 19:41:21    739s] [hotspot] |            |   max hotspot | total hotspot |
[01/24 19:41:21    739s] [hotspot] +------------+---------------+---------------+
[01/24 19:41:21    739s] [hotspot] | normalized |          0.00 |          0.00 |
[01/24 19:41:21    739s] [hotspot] +------------+---------------+---------------+
[01/24 19:41:21    739s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/24 19:41:21    739s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/24 19:41:21    739s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:2401.9M, EPOCH TIME: 1706118081.803975
[01/24 19:41:21    739s] [hotspot] Hotspot report including placement blocked areas
[01/24 19:41:21    739s] OPERPROF: Starting HotSpotCal at level 1, MEM:2401.9M, EPOCH TIME: 1706118081.804274
[01/24 19:41:21    739s] [hotspot] +------------+---------------+---------------+
[01/24 19:41:21    739s] [hotspot] |            |   max hotspot | total hotspot |
[01/24 19:41:21    739s] [hotspot] +------------+---------------+---------------+
[01/24 19:41:21    739s] [hotspot] | normalized |          0.00 |          0.00 |
[01/24 19:41:21    739s] [hotspot] +------------+---------------+---------------+
[01/24 19:41:21    739s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/24 19:41:21    739s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/24 19:41:21    739s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.003, MEM:2401.9M, EPOCH TIME: 1706118081.806870
[01/24 19:41:21    739s] Reported timing to dir ./timingReports
[01/24 19:41:21    739s] **optDesign ... cpu = 0:01:01, real = 0:01:01, mem = 1874.4M, totSessionCpu=0:12:19 **
[01/24 19:41:21    739s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2355.9M, EPOCH TIME: 1706118081.834685
[01/24 19:41:21    739s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:41:21    739s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:41:21    739s] 
[01/24 19:41:21    739s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:41:21    739s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.053, MEM:2355.9M, EPOCH TIME: 1706118081.887455
[01/24 19:41:21    739s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:41:21    739s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:41:25    741s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.958  |  2.119  |  1.958  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2371.3M, EPOCH TIME: 1706118086.003083
[01/24 19:41:26    741s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:41:26    741s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:41:26    741s] 
[01/24 19:41:26    741s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:41:26    741s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.056, MEM:2371.3M, EPOCH TIME: 1706118086.058708
[01/24 19:41:26    741s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:41:26    741s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:41:26    741s] Density: 71.526%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2371.3M, EPOCH TIME: 1706118086.081063
[01/24 19:41:26    741s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:41:26    741s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:41:26    741s] 
[01/24 19:41:26    741s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:41:26    741s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.056, MEM:2371.3M, EPOCH TIME: 1706118086.137132
[01/24 19:41:26    741s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:41:26    741s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:41:26    741s] **optDesign ... cpu = 0:01:03, real = 0:01:06, mem = 1876.8M, totSessionCpu=0:12:21 **
[01/24 19:41:26    741s] 
[01/24 19:41:26    741s] TimeStamp Deleting Cell Server Begin ...
[01/24 19:41:26    741s] Deleting Lib Analyzer.
[01/24 19:41:26    741s] 
[01/24 19:41:26    741s] TimeStamp Deleting Cell Server End ...
[01/24 19:41:26    741s] *** Finished optDesign ***
[01/24 19:41:26    741s] 
[01/24 19:41:26    741s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:12 real=  0:01:14)
[01/24 19:41:26    741s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[01/24 19:41:26    741s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:05.5 real=0:00:05.4)
[01/24 19:41:26    741s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:07.6 real=0:00:07.6)
[01/24 19:41:26    741s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/24 19:41:26    741s] Info: Destroy the CCOpt slew target map.
[01/24 19:41:26    741s] clean pInstBBox. size 0
[01/24 19:41:26    741s] Set place::cacheFPlanSiteMark to 0
[01/24 19:41:26    741s] All LLGs are deleted
[01/24 19:41:26    741s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:41:26    741s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:41:26    741s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2371.3M, EPOCH TIME: 1706118086.252015
[01/24 19:41:26    741s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2371.3M, EPOCH TIME: 1706118086.252213
[01/24 19:41:26    741s] Info: pop threads available for lower-level modules during optimization.
[01/24 19:41:26    741s] 
[01/24 19:41:26    741s] *** Summary of all messages that are not suppressed in this session:
[01/24 19:41:26    741s] Severity  ID               Count  Summary                                  
[01/24 19:41:26    741s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[01/24 19:41:26    741s] WARNING   IMPCCOPT-1007        4  Did not meet the max transition constrai...
[01/24 19:41:26    741s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[01/24 19:41:26    741s] WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
[01/24 19:41:26    741s] *** Message Summary: 19 warning(s), 0 error(s)
[01/24 19:41:26    741s] 
[01/24 19:41:26    741s] *** ccopt_design #1 [finish] : cpu/real = 0:01:39.9/0:01:42.0 (1.0), totSession cpu/real = 0:12:21.3/0:45:34.4 (0.3), mem = 2371.3M
[01/24 19:41:26    741s] 
[01/24 19:41:26    741s] =============================================================================================
[01/24 19:41:26    741s]  Final TAT Report : ccopt_design #1                                             21.35-s114_1
[01/24 19:41:26    741s] =============================================================================================
[01/24 19:41:26    741s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:41:26    741s] ---------------------------------------------------------------------------------------------
[01/24 19:41:26    741s] [ InitOpt                ]      1   0:00:02.1  (   2.0 % )     0:00:06.7 /  0:00:06.7    1.0
[01/24 19:41:26    741s] [ GlobalOpt              ]      1   0:00:02.2  (   2.1 % )     0:00:02.2 /  0:00:02.2    1.0
[01/24 19:41:26    741s] [ DrvOpt                 ]      2   0:00:03.2  (   3.1 % )     0:00:03.2 /  0:00:03.2    1.0
[01/24 19:41:26    741s] [ AreaOpt                ]      2   0:00:13.3  (  13.1 % )     0:00:14.2 /  0:00:14.2    1.0
[01/24 19:41:26    741s] [ ViewPruning            ]      8   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:41:26    741s] [ OptSummaryReport       ]      2   0:00:00.4  (   0.4 % )     0:00:09.0 /  0:00:06.8    0.8
[01/24 19:41:26    741s] [ DrvReport              ]      2   0:00:03.2  (   3.1 % )     0:00:03.2 /  0:00:01.0    0.3
[01/24 19:41:26    741s] [ CongRefineRouteType    ]      2   0:00:01.1  (   1.0 % )     0:00:01.1 /  0:00:01.0    1.0
[01/24 19:41:26    741s] [ SlackTraversorInit     ]      4   0:00:00.9  (   0.9 % )     0:00:00.9 /  0:00:00.9    1.0
[01/24 19:41:26    741s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.4
[01/24 19:41:26    741s] [ PowerInterfaceInit     ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[01/24 19:41:26    741s] [ PlacerInterfaceInit    ]      2   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:41:26    741s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:41:26    741s] [ ReportTranViolation    ]      2   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:41:26    741s] [ ReportCapViolation     ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:41:26    741s] [ IncrReplace            ]      1   0:00:01.2  (   1.2 % )     0:00:01.2 /  0:00:01.3    1.0
[01/24 19:41:26    741s] [ RefinePlace            ]      2   0:00:01.6  (   1.6 % )     0:00:01.6 /  0:00:01.6    1.0
[01/24 19:41:26    741s] [ CTS                    ]      1   0:00:28.4  (  27.8 % )     0:00:35.1 /  0:00:35.0    1.0
[01/24 19:41:26    741s] [ EarlyGlobalRoute       ]      7   0:00:05.5  (   5.4 % )     0:00:05.5 /  0:00:05.5    1.0
[01/24 19:41:26    741s] [ ExtractRC              ]      5   0:00:01.2  (   1.2 % )     0:00:01.2 /  0:00:01.2    1.0
[01/24 19:41:26    741s] [ TimingUpdate           ]     23   0:00:03.1  (   3.0 % )     0:00:10.3 /  0:00:10.3    1.0
[01/24 19:41:26    741s] [ FullDelayCalc          ]      5   0:00:15.7  (  15.4 % )     0:00:15.7 /  0:00:15.8    1.0
[01/24 19:41:26    741s] [ TimingReport           ]      2   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:41:26    741s] [ GenerateReports        ]      1   0:00:00.6  (   0.6 % )     0:00:00.6 /  0:00:00.6    1.1
[01/24 19:41:26    741s] [ MISC                   ]          0:00:16.9  (  16.6 % )     0:00:16.9 /  0:00:17.0    1.0
[01/24 19:41:26    741s] ---------------------------------------------------------------------------------------------
[01/24 19:41:26    741s]  ccopt_design #1 TOTAL              0:01:42.0  ( 100.0 % )     0:01:42.0 /  0:01:39.9    1.0
[01/24 19:41:26    741s] ---------------------------------------------------------------------------------------------
[01/24 19:41:26    741s] 
[01/24 19:41:26    741s] #% End ccopt_design (date=01/24 19:41:26, total cpu=0:01:40, real=0:01:42, peak res=1918.6M, current mem=1763.3M)
[01/24 19:42:25    747s] <CMD> optDesign -postCTS
[01/24 19:42:25    747s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1763.4M, totSessionCpu=0:12:28 **
[01/24 19:42:25    747s] *** optDesign #1 [begin] : totSession cpu/real = 0:12:27.6/0:46:34.1 (0.3), mem = 2269.4M
[01/24 19:42:25    747s] Info: 1 threads available for lower-level modules during optimization.
[01/24 19:42:25    747s] GigaOpt running with 1 threads.
[01/24 19:42:25    747s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:12:27.6/0:46:34.1 (0.3), mem = 2269.4M
[01/24 19:42:25    747s] **INFO: User settings:
[01/24 19:42:25    747s] setDesignMode -process                              45
[01/24 19:42:25    747s] setExtractRCMode -coupling_c_th                     0.1
[01/24 19:42:25    747s] setExtractRCMode -engine                            preRoute
[01/24 19:42:25    747s] setExtractRCMode -relative_c_th                     1
[01/24 19:42:25    747s] setExtractRCMode -total_c_th                        0
[01/24 19:42:25    747s] setUsefulSkewMode -ecoRoute                         false
[01/24 19:42:25    747s] setUsefulSkewMode -maxAllowedDelay                  1
[01/24 19:42:25    747s] setUsefulSkewMode -noBoundary                       false
[01/24 19:42:25    747s] setDelayCalMode -enable_high_fanout                 true
[01/24 19:42:25    747s] setDelayCalMode -engine                             aae
[01/24 19:42:25    747s] setDelayCalMode -ignoreNetLoad                      false
[01/24 19:42:25    747s] setDelayCalMode -socv_accuracy_mode                 low
[01/24 19:42:25    747s] setOptMode -activeSetupViews                        { default_emulate_view }
[01/24 19:42:25    747s] setOptMode -autoSetupViews                          { default_emulate_view}
[01/24 19:42:25    747s] setOptMode -autoTDGRSetupViews                      { default_emulate_view}
[01/24 19:42:25    747s] setOptMode -drcMargin                               0
[01/24 19:42:25    747s] setOptMode -fixDrc                                  true
[01/24 19:42:25    747s] setOptMode -optimizeFF                              true
[01/24 19:42:25    747s] setOptMode -preserveAllSequential                   false
[01/24 19:42:25    747s] setOptMode -setupTargetSlack                        0
[01/24 19:42:25    747s] setPlaceMode -place_detail_check_route              false
[01/24 19:42:25    747s] setPlaceMode -place_detail_preserve_routing         true
[01/24 19:42:25    747s] setPlaceMode -place_detail_remove_affected_routing  false
[01/24 19:42:25    747s] setPlaceMode -place_detail_swap_eeq_cells           false
[01/24 19:42:25    747s] setPlaceMode -place_global_clock_gate_aware         false
[01/24 19:42:25    747s] setPlaceMode -place_global_cong_effort              high
[01/24 19:42:25    747s] setPlaceMode -place_global_ignore_scan              true
[01/24 19:42:25    747s] setPlaceMode -place_global_ignore_spare             false
[01/24 19:42:25    747s] setPlaceMode -place_global_module_aware_spare       false
[01/24 19:42:25    747s] setPlaceMode -place_global_place_io_pins            true
[01/24 19:42:25    747s] setPlaceMode -place_global_reorder_scan             true
[01/24 19:42:25    747s] setPlaceMode -powerDriven                           false
[01/24 19:42:25    747s] setPlaceMode -timingDriven                          true
[01/24 19:42:25    747s] setAnalysisMode -analysisType                       single
[01/24 19:42:25    747s] setAnalysisMode -checkType                          setup
[01/24 19:42:25    747s] setAnalysisMode -clkSrcPath                         true
[01/24 19:42:25    747s] setAnalysisMode -clockPropagation                   sdcControl
[01/24 19:42:25    747s] setAnalysisMode -usefulSkew                         true
[01/24 19:42:25    747s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[01/24 19:42:25    747s] setRouteMode -earlyGlobalMaxRouteLayer              11
[01/24 19:42:25    747s] setRouteMode -earlyGlobalMinRouteLayer              1
[01/24 19:42:25    747s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[01/24 19:42:25    747s] 
[01/24 19:42:25    747s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/24 19:42:26    747s] 
[01/24 19:42:26    747s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 19:42:26    747s] Summary for sequential cells identification: 
[01/24 19:42:26    747s]   Identified SBFF number: 104
[01/24 19:42:26    747s]   Identified MBFF number: 16
[01/24 19:42:26    747s]   Identified SB Latch number: 0
[01/24 19:42:26    747s]   Identified MB Latch number: 0
[01/24 19:42:26    747s]   Not identified SBFF number: 16
[01/24 19:42:26    747s]   Not identified MBFF number: 0
[01/24 19:42:26    747s]   Not identified SB Latch number: 0
[01/24 19:42:26    747s]   Not identified MB Latch number: 0
[01/24 19:42:26    747s]   Number of sequential cells which are not FFs: 32
[01/24 19:42:26    747s]  Visiting view : default_emulate_view
[01/24 19:42:26    747s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 19:42:26    747s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:42:26    747s]  Visiting view : default_emulate_view
[01/24 19:42:26    747s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 19:42:26    747s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:42:26    747s] TLC MultiMap info (StdDelay):
[01/24 19:42:26    747s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 19:42:26    747s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 19:42:26    747s]  Setting StdDelay to: 38ps
[01/24 19:42:26    747s] 
[01/24 19:42:26    747s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 19:42:26    747s] Need call spDPlaceInit before registerPrioInstLoc.
[01/24 19:42:26    747s] OPERPROF: Starting DPlace-Init at level 1, MEM:2273.4M, EPOCH TIME: 1706118146.230681
[01/24 19:42:26    747s] Processing tracks to init pin-track alignment.
[01/24 19:42:26    747s] z: 2, totalTracks: 1
[01/24 19:42:26    747s] z: 4, totalTracks: 1
[01/24 19:42:26    747s] z: 6, totalTracks: 1
[01/24 19:42:26    747s] z: 8, totalTracks: 1
[01/24 19:42:26    747s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:42:26    747s] All LLGs are deleted
[01/24 19:42:26    747s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:26    747s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:26    747s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2273.4M, EPOCH TIME: 1706118146.240339
[01/24 19:42:26    747s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2273.4M, EPOCH TIME: 1706118146.240744
[01/24 19:42:26    747s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2273.4M, EPOCH TIME: 1706118146.244013
[01/24 19:42:26    747s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:26    747s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:26    747s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2273.4M, EPOCH TIME: 1706118146.246348
[01/24 19:42:26    747s] Max number of tech site patterns supported in site array is 256.
[01/24 19:42:26    747s] Core basic site is CoreSite
[01/24 19:42:26    747s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2273.4M, EPOCH TIME: 1706118146.292420
[01/24 19:42:26    747s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 19:42:26    747s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 19:42:26    747s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.003, MEM:2273.4M, EPOCH TIME: 1706118146.295118
[01/24 19:42:26    747s] Fast DP-INIT is on for default
[01/24 19:42:26    747s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 19:42:26    747s] Atter site array init, number of instance map data is 0.
[01/24 19:42:26    747s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.054, MEM:2273.4M, EPOCH TIME: 1706118146.299998
[01/24 19:42:26    747s] 
[01/24 19:42:26    747s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:42:26    747s] OPERPROF:     Starting CMU at level 3, MEM:2273.4M, EPOCH TIME: 1706118146.301885
[01/24 19:42:26    747s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:2273.4M, EPOCH TIME: 1706118146.305505
[01/24 19:42:26    747s] 
[01/24 19:42:26    747s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:42:26    747s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.063, MEM:2273.4M, EPOCH TIME: 1706118146.307154
[01/24 19:42:26    747s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2273.4M, EPOCH TIME: 1706118146.307239
[01/24 19:42:26    747s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2273.4M, EPOCH TIME: 1706118146.307318
[01/24 19:42:26    747s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2273.4MB).
[01/24 19:42:26    747s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.082, MEM:2273.4M, EPOCH TIME: 1706118146.312820
[01/24 19:42:26    748s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2273.4M, EPOCH TIME: 1706118146.312924
[01/24 19:42:26    748s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:42:26    748s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:26    748s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:26    748s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:26    748s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.059, MEM:2269.4M, EPOCH TIME: 1706118146.372130
[01/24 19:42:26    748s] 
[01/24 19:42:26    748s] Creating Lib Analyzer ...
[01/24 19:42:26    748s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/24 19:42:26    748s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/24 19:42:26    748s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 19:42:26    748s] 
[01/24 19:42:26    748s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:42:27    749s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:29 mem=2293.4M
[01/24 19:42:27    749s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:29 mem=2293.4M
[01/24 19:42:27    749s] Creating Lib Analyzer, finished. 
[01/24 19:42:27    749s] Effort level <high> specified for reg2reg path_group
[01/24 19:42:28    749s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1771.2M, totSessionCpu=0:12:30 **
[01/24 19:42:28    749s] *** optDesign -postCTS ***
[01/24 19:42:28    749s] DRC Margin: user margin 0.0; extra margin 0.2
[01/24 19:42:28    749s] Hold Target Slack: user slack 0
[01/24 19:42:28    749s] Setup Target Slack: user slack 0; extra slack 0.0
[01/24 19:42:28    749s] setUsefulSkewMode -ecoRoute false
[01/24 19:42:28    749s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2295.4M, EPOCH TIME: 1706118148.274744
[01/24 19:42:28    749s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:28    749s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:28    749s] 
[01/24 19:42:28    749s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:42:28    749s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:2295.4M, EPOCH TIME: 1706118148.309892
[01/24 19:42:28    749s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:42:28    749s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:28    750s] Multi-VT timing optimization disabled based on library information.
[01/24 19:42:28    750s] 
[01/24 19:42:28    750s] TimeStamp Deleting Cell Server Begin ...
[01/24 19:42:28    750s] Deleting Lib Analyzer.
[01/24 19:42:28    750s] 
[01/24 19:42:28    750s] TimeStamp Deleting Cell Server End ...
[01/24 19:42:28    750s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/24 19:42:28    750s] 
[01/24 19:42:28    750s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 19:42:28    750s] Summary for sequential cells identification: 
[01/24 19:42:28    750s]   Identified SBFF number: 104
[01/24 19:42:28    750s]   Identified MBFF number: 16
[01/24 19:42:28    750s]   Identified SB Latch number: 0
[01/24 19:42:28    750s]   Identified MB Latch number: 0
[01/24 19:42:28    750s]   Not identified SBFF number: 16
[01/24 19:42:28    750s]   Not identified MBFF number: 0
[01/24 19:42:28    750s]   Not identified SB Latch number: 0
[01/24 19:42:28    750s]   Not identified MB Latch number: 0
[01/24 19:42:28    750s]   Number of sequential cells which are not FFs: 32
[01/24 19:42:28    750s]  Visiting view : default_emulate_view
[01/24 19:42:28    750s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 19:42:28    750s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:42:28    750s]  Visiting view : default_emulate_view
[01/24 19:42:28    750s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 19:42:28    750s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:42:28    750s] TLC MultiMap info (StdDelay):
[01/24 19:42:28    750s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 19:42:28    750s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 19:42:28    750s]  Setting StdDelay to: 38ps
[01/24 19:42:28    750s] 
[01/24 19:42:28    750s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 19:42:28    750s] 
[01/24 19:42:28    750s] TimeStamp Deleting Cell Server Begin ...
[01/24 19:42:28    750s] 
[01/24 19:42:28    750s] TimeStamp Deleting Cell Server End ...
[01/24 19:42:28    750s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2295.4M, EPOCH TIME: 1706118148.398122
[01/24 19:42:28    750s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:28    750s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:28    750s] All LLGs are deleted
[01/24 19:42:28    750s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:28    750s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:28    750s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2295.4M, EPOCH TIME: 1706118148.398304
[01/24 19:42:28    750s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2295.4M, EPOCH TIME: 1706118148.398366
[01/24 19:42:28    750s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2286.4M, EPOCH TIME: 1706118148.399212
[01/24 19:42:28    750s] Start to check current routing status for nets...
[01/24 19:42:28    750s] All nets are already routed correctly.
[01/24 19:42:28    750s] End to check current routing status for nets (mem=2286.4M)
[01/24 19:42:28    750s] All LLGs are deleted
[01/24 19:42:28    750s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:28    750s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:28    750s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2286.4M, EPOCH TIME: 1706118148.478752
[01/24 19:42:28    750s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2286.4M, EPOCH TIME: 1706118148.479016
[01/24 19:42:28    750s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2286.4M, EPOCH TIME: 1706118148.481093
[01/24 19:42:28    750s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:28    750s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:28    750s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2286.4M, EPOCH TIME: 1706118148.482508
[01/24 19:42:28    750s] Max number of tech site patterns supported in site array is 256.
[01/24 19:42:28    750s] Core basic site is CoreSite
[01/24 19:42:28    750s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2286.4M, EPOCH TIME: 1706118148.511348
[01/24 19:42:28    750s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 19:42:28    750s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 19:42:28    750s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.004, MEM:2286.4M, EPOCH TIME: 1706118148.515847
[01/24 19:42:28    750s] Fast DP-INIT is on for default
[01/24 19:42:28    750s] Atter site array init, number of instance map data is 0.
[01/24 19:42:28    750s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:2286.4M, EPOCH TIME: 1706118148.519327
[01/24 19:42:28    750s] 
[01/24 19:42:28    750s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:42:28    750s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.040, MEM:2286.4M, EPOCH TIME: 1706118148.521425
[01/24 19:42:28    750s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:42:28    750s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:28    750s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.958  |  2.119  |  1.958  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2332.6M, EPOCH TIME: 1706118148.952367
[01/24 19:42:28    750s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:28    750s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:28    750s] 
[01/24 19:42:28    750s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:42:28    750s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.038, MEM:2332.6M, EPOCH TIME: 1706118148.990695
[01/24 19:42:28    750s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:42:28    750s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:28    750s] Density: 71.526%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1765.3M, totSessionCpu=0:12:31 **
[01/24 19:42:28    750s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:12:30.7/0:46:37.2 (0.3), mem = 2284.6M
[01/24 19:42:28    750s] 
[01/24 19:42:28    750s] =============================================================================================
[01/24 19:42:28    750s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.35-s114_1
[01/24 19:42:28    750s] =============================================================================================
[01/24 19:42:28    750s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:42:28    750s] ---------------------------------------------------------------------------------------------
[01/24 19:42:28    750s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:42:28    750s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.9 % )     0:00:00.5 /  0:00:00.5    1.0
[01/24 19:42:28    750s] [ DrvReport              ]      1   0:00:00.3  (   9.9 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:42:28    750s] [ CellServerInit         ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.8
[01/24 19:42:28    750s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  35.7 % )     0:00:01.1 /  0:00:01.1    1.0
[01/24 19:42:28    750s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:42:28    750s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:42:28    750s] [ TimingUpdate           ]      2   0:00:00.4  (  14.5 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 19:42:28    750s] [ TimingReport           ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:42:28    750s] [ MISC                   ]          0:00:01.0  (  31.5 % )     0:00:01.0 /  0:00:01.0    1.0
[01/24 19:42:28    750s] ---------------------------------------------------------------------------------------------
[01/24 19:42:28    750s]  InitOpt #1 TOTAL                   0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:03.1    1.0
[01/24 19:42:28    750s] ---------------------------------------------------------------------------------------------
[01/24 19:42:28    750s] 
[01/24 19:42:28    750s] ** INFO : this run is activating low effort ccoptDesign flow
[01/24 19:42:28    750s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:42:29    750s] ### Creating PhyDesignMc. totSessionCpu=0:12:31 mem=2284.6M
[01/24 19:42:29    750s] OPERPROF: Starting DPlace-Init at level 1, MEM:2284.6M, EPOCH TIME: 1706118149.000111
[01/24 19:42:29    750s] Processing tracks to init pin-track alignment.
[01/24 19:42:29    750s] z: 2, totalTracks: 1
[01/24 19:42:29    750s] z: 4, totalTracks: 1
[01/24 19:42:29    750s] z: 6, totalTracks: 1
[01/24 19:42:29    750s] z: 8, totalTracks: 1
[01/24 19:42:29    750s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:42:29    750s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2284.6M, EPOCH TIME: 1706118149.012454
[01/24 19:42:29    750s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:29    750s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:29    750s] 
[01/24 19:42:29    750s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:42:29    750s] 
[01/24 19:42:29    750s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 19:42:29    750s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:2284.6M, EPOCH TIME: 1706118149.048883
[01/24 19:42:29    750s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2284.6M, EPOCH TIME: 1706118149.049028
[01/24 19:42:29    750s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2284.6M, EPOCH TIME: 1706118149.049087
[01/24 19:42:29    750s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2284.6MB).
[01/24 19:42:29    750s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:2284.6M, EPOCH TIME: 1706118149.050548
[01/24 19:42:29    750s] TotalInstCnt at PhyDesignMc Initialization: 9382
[01/24 19:42:29    750s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:31 mem=2284.6M
[01/24 19:42:29    750s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2284.6M, EPOCH TIME: 1706118149.066085
[01/24 19:42:29    750s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:42:29    750s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:29    750s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:29    750s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:29    750s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.040, MEM:2284.6M, EPOCH TIME: 1706118149.106547
[01/24 19:42:29    750s] TotalInstCnt at PhyDesignMc Destruction: 9382
[01/24 19:42:29    750s] OPTC: m1 20.0 20.0
[01/24 19:42:29    751s] #optDebug: fT-E <X 2 0 0 1>
[01/24 19:42:29    751s] -congRepairInPostCTS false                 # bool, default=false, private
[01/24 19:42:29    751s] 
[01/24 19:42:29    751s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 19:42:29    751s] Summary for sequential cells identification: 
[01/24 19:42:29    751s]   Identified SBFF number: 104
[01/24 19:42:29    751s]   Identified MBFF number: 16
[01/24 19:42:29    751s]   Identified SB Latch number: 0
[01/24 19:42:29    751s]   Identified MB Latch number: 0
[01/24 19:42:29    751s]   Not identified SBFF number: 16
[01/24 19:42:29    751s]   Not identified MBFF number: 0
[01/24 19:42:29    751s]   Not identified SB Latch number: 0
[01/24 19:42:29    751s]   Not identified MB Latch number: 0
[01/24 19:42:29    751s]   Number of sequential cells which are not FFs: 32
[01/24 19:42:29    751s]  Visiting view : default_emulate_view
[01/24 19:42:29    751s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/24 19:42:29    751s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:42:29    751s]  Visiting view : default_emulate_view
[01/24 19:42:29    751s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/24 19:42:29    751s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:42:29    751s] TLC MultiMap info (StdDelay):
[01/24 19:42:29    751s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 19:42:29    751s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 41.7ps
[01/24 19:42:29    751s]  Setting StdDelay to: 41.7ps
[01/24 19:42:29    751s] 
[01/24 19:42:29    751s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 19:42:29    751s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.4
[01/24 19:42:29    751s] Begin: GigaOpt Route Type Constraints Refinement
[01/24 19:42:29    751s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:12:31.4/0:46:37.9 (0.3), mem = 2288.6M
[01/24 19:42:29    751s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.28
[01/24 19:42:29    751s] ### Creating RouteCongInterface, started
[01/24 19:42:29    751s] 
[01/24 19:42:29    751s] Creating Lib Analyzer ...
[01/24 19:42:29    751s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 19:42:29    751s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 19:42:29    751s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 19:42:29    751s] 
[01/24 19:42:29    751s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:42:30    751s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:32 mem=2294.6M
[01/24 19:42:30    751s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:32 mem=2294.6M
[01/24 19:42:30    751s] Creating Lib Analyzer, finished. 
[01/24 19:42:30    751s] #optDebug: Start CG creation (mem=2294.6M)
[01/24 19:42:30    751s]  ...initializing CG  maxDriveDist 1536.419500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 153.641500 
[01/24 19:42:30    752s] (cpu=0:00:00.1, mem=2485.2M)
[01/24 19:42:30    752s]  ...processing cgPrt (cpu=0:00:00.1, mem=2485.2M)
[01/24 19:42:30    752s]  ...processing cgEgp (cpu=0:00:00.1, mem=2485.2M)
[01/24 19:42:30    752s]  ...processing cgPbk (cpu=0:00:00.1, mem=2485.2M)
[01/24 19:42:30    752s]  ...processing cgNrb(cpu=0:00:00.1, mem=2485.2M)
[01/24 19:42:30    752s]  ...processing cgObs (cpu=0:00:00.1, mem=2485.2M)
[01/24 19:42:30    752s]  ...processing cgCon (cpu=0:00:00.1, mem=2485.2M)
[01/24 19:42:30    752s]  ...processing cgPdm (cpu=0:00:00.1, mem=2485.2M)
[01/24 19:42:30    752s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2485.2M)
[01/24 19:42:30    752s] {MMLU 0 19 13701}
[01/24 19:42:30    752s] ### Creating LA Mngr. totSessionCpu=0:12:32 mem=2485.2M
[01/24 19:42:30    752s] ### Creating LA Mngr, finished. totSessionCpu=0:12:32 mem=2485.2M
[01/24 19:42:30    752s] 
[01/24 19:42:30    752s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 19:42:30    752s] 
[01/24 19:42:30    752s] #optDebug: {0, 1.000}
[01/24 19:42:30    752s] ### Creating RouteCongInterface, finished
[01/24 19:42:30    752s] Updated routing constraints on 0 nets.
[01/24 19:42:30    752s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.28
[01/24 19:42:30    752s] Bottom Preferred Layer:
[01/24 19:42:30    752s] +---------------+------------+----------+
[01/24 19:42:30    752s] |     Layer     |    CLK     |   Rule   |
[01/24 19:42:30    752s] +---------------+------------+----------+
[01/24 19:42:30    752s] | Metal5 (z=5)  |         16 | default  |
[01/24 19:42:30    752s] +---------------+------------+----------+
[01/24 19:42:30    752s] | Metal5 (z=5)  |          3 | NDR_13   |
[01/24 19:42:30    752s] +---------------+------------+----------+
[01/24 19:42:30    752s] Via Pillar Rule:
[01/24 19:42:30    752s]     None
[01/24 19:42:30    752s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.8/0:00:00.7 (1.0), totSession cpu/real = 0:12:32.1/0:46:38.6 (0.3), mem = 2485.2M
[01/24 19:42:30    752s] 
[01/24 19:42:30    752s] =============================================================================================
[01/24 19:42:30    752s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        21.35-s114_1
[01/24 19:42:30    752s] =============================================================================================
[01/24 19:42:30    752s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:42:30    752s] ---------------------------------------------------------------------------------------------
[01/24 19:42:30    752s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  76.2 % )     0:00:00.6 /  0:00:00.6    1.0
[01/24 19:42:30    752s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  22.1 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 19:42:30    752s] [ MISC                   ]          0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.5
[01/24 19:42:30    752s] ---------------------------------------------------------------------------------------------
[01/24 19:42:30    752s]  CongRefineRouteType #1 TOTAL       0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.8    1.0
[01/24 19:42:30    752s] ---------------------------------------------------------------------------------------------
[01/24 19:42:30    752s] 
[01/24 19:42:30    752s] End: GigaOpt Route Type Constraints Refinement
[01/24 19:42:30    752s] *** Starting optimizing excluded clock nets MEM= 2485.2M) ***
[01/24 19:42:30    752s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2485.2M) ***
[01/24 19:42:30    752s] *** Starting optimizing excluded clock nets MEM= 2485.2M) ***
[01/24 19:42:30    752s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2485.2M) ***
[01/24 19:42:30    752s] Info: Done creating the CCOpt slew target map.
[01/24 19:42:30    752s] Begin: GigaOpt high fanout net optimization
[01/24 19:42:30    752s] GigaOpt HFN: use maxLocalDensity 1.2
[01/24 19:42:30    752s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/24 19:42:30    752s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:12:32.2/0:46:38.6 (0.3), mem = 2485.2M
[01/24 19:42:30    752s] Info: 19 nets with fixed/cover wires excluded.
[01/24 19:42:30    752s] Info: 19 clock nets excluded from IPO operation.
[01/24 19:42:30    752s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.29
[01/24 19:42:30    752s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:42:30    752s] ### Creating PhyDesignMc. totSessionCpu=0:12:32 mem=2485.2M
[01/24 19:42:30    752s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/24 19:42:30    752s] OPERPROF: Starting DPlace-Init at level 1, MEM:2485.2M, EPOCH TIME: 1706118150.531796
[01/24 19:42:30    752s] Processing tracks to init pin-track alignment.
[01/24 19:42:30    752s] z: 2, totalTracks: 1
[01/24 19:42:30    752s] z: 4, totalTracks: 1
[01/24 19:42:30    752s] z: 6, totalTracks: 1
[01/24 19:42:30    752s] z: 8, totalTracks: 1
[01/24 19:42:30    752s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:42:30    752s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2485.2M, EPOCH TIME: 1706118150.542472
[01/24 19:42:30    752s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:30    752s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:30    752s] 
[01/24 19:42:30    752s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:42:30    752s] 
[01/24 19:42:30    752s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 19:42:30    752s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.032, MEM:2485.2M, EPOCH TIME: 1706118150.574768
[01/24 19:42:30    752s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2485.2M, EPOCH TIME: 1706118150.574900
[01/24 19:42:30    752s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2485.2M, EPOCH TIME: 1706118150.574952
[01/24 19:42:30    752s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2485.2MB).
[01/24 19:42:30    752s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.044, MEM:2485.2M, EPOCH TIME: 1706118150.576261
[01/24 19:42:30    752s] TotalInstCnt at PhyDesignMc Initialization: 9382
[01/24 19:42:30    752s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:32 mem=2485.2M
[01/24 19:42:30    752s] ### Creating RouteCongInterface, started
[01/24 19:42:30    752s] 
[01/24 19:42:30    752s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/24 19:42:30    752s] 
[01/24 19:42:30    752s] #optDebug: {0, 1.000}
[01/24 19:42:30    752s] ### Creating RouteCongInterface, finished
[01/24 19:42:30    752s] {MG  {8 0 3.6 0.0883025}  {10 0 12.7 0.306666} }
[01/24 19:42:30    752s] ### Creating LA Mngr. totSessionCpu=0:12:32 mem=2485.2M
[01/24 19:42:30    752s] ### Creating LA Mngr, finished. totSessionCpu=0:12:32 mem=2485.2M
[01/24 19:42:31    752s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 19:42:31    752s] Total-nets :: 11823, Stn-nets :: 4, ratio :: 0.0338324 %, Total-len 226033, Stn-len 533.4
[01/24 19:42:31    752s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2485.2M, EPOCH TIME: 1706118151.101944
[01/24 19:42:31    752s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:42:31    752s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:31    752s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:31    752s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:31    752s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.053, MEM:2391.2M, EPOCH TIME: 1706118151.155299
[01/24 19:42:31    752s] TotalInstCnt at PhyDesignMc Destruction: 9382
[01/24 19:42:31    752s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.29
[01/24 19:42:31    752s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:12:32.8/0:46:39.3 (0.3), mem = 2391.2M
[01/24 19:42:31    752s] 
[01/24 19:42:31    752s] =============================================================================================
[01/24 19:42:31    752s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.35-s114_1
[01/24 19:42:31    752s] =============================================================================================
[01/24 19:42:31    752s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:42:31    752s] ---------------------------------------------------------------------------------------------
[01/24 19:42:31    752s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:42:31    752s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  14.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:42:31    752s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.7 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 19:42:31    752s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:42:31    752s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:42:31    752s] [ MISC                   ]          0:00:00.5  (  79.7 % )     0:00:00.5 /  0:00:00.5    1.0
[01/24 19:42:31    752s] ---------------------------------------------------------------------------------------------
[01/24 19:42:31    752s]  DrvOpt #1 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 19:42:31    752s] ---------------------------------------------------------------------------------------------
[01/24 19:42:31    752s] 
[01/24 19:42:31    752s] GigaOpt HFN: restore maxLocalDensity to 0.98
[01/24 19:42:31    752s] End: GigaOpt high fanout net optimization
[01/24 19:42:31    753s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/24 19:42:31    753s] Deleting Lib Analyzer.
[01/24 19:42:31    753s] Begin: GigaOpt Global Optimization
[01/24 19:42:31    753s] *info: use new DP (enabled)
[01/24 19:42:31    753s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[01/24 19:42:31    753s] Info: 19 nets with fixed/cover wires excluded.
[01/24 19:42:31    753s] Info: 19 clock nets excluded from IPO operation.
[01/24 19:42:31    753s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:12:33.3/0:46:39.8 (0.3), mem = 2391.2M
[01/24 19:42:31    753s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.30
[01/24 19:42:31    753s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:42:31    753s] ### Creating PhyDesignMc. totSessionCpu=0:12:33 mem=2391.2M
[01/24 19:42:31    753s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/24 19:42:31    753s] OPERPROF: Starting DPlace-Init at level 1, MEM:2391.2M, EPOCH TIME: 1706118151.639663
[01/24 19:42:31    753s] Processing tracks to init pin-track alignment.
[01/24 19:42:31    753s] z: 2, totalTracks: 1
[01/24 19:42:31    753s] z: 4, totalTracks: 1
[01/24 19:42:31    753s] z: 6, totalTracks: 1
[01/24 19:42:31    753s] z: 8, totalTracks: 1
[01/24 19:42:31    753s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:42:31    753s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2391.2M, EPOCH TIME: 1706118151.652009
[01/24 19:42:31    753s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:31    753s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:31    753s] 
[01/24 19:42:31    753s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:42:31    753s] 
[01/24 19:42:31    753s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 19:42:31    753s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.052, MEM:2391.2M, EPOCH TIME: 1706118151.703725
[01/24 19:42:31    753s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2391.2M, EPOCH TIME: 1706118151.703853
[01/24 19:42:31    753s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2391.2M, EPOCH TIME: 1706118151.703935
[01/24 19:42:31    753s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2391.2MB).
[01/24 19:42:31    753s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.067, MEM:2391.2M, EPOCH TIME: 1706118151.706186
[01/24 19:42:31    753s] TotalInstCnt at PhyDesignMc Initialization: 9382
[01/24 19:42:31    753s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:33 mem=2391.2M
[01/24 19:42:31    753s] ### Creating RouteCongInterface, started
[01/24 19:42:31    753s] 
[01/24 19:42:31    753s] Creating Lib Analyzer ...
[01/24 19:42:31    753s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 19:42:31    753s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 19:42:31    753s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 19:42:31    753s] 
[01/24 19:42:31    753s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:42:32    754s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:34 mem=2391.2M
[01/24 19:42:32    754s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:34 mem=2391.2M
[01/24 19:42:32    754s] Creating Lib Analyzer, finished. 
[01/24 19:42:32    754s] 
[01/24 19:42:32    754s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 19:42:32    754s] 
[01/24 19:42:32    754s] #optDebug: {0, 1.000}
[01/24 19:42:32    754s] ### Creating RouteCongInterface, finished
[01/24 19:42:32    754s] {MG  {8 0 3.6 0.0883025}  {10 0 12.7 0.306666} }
[01/24 19:42:32    754s] ### Creating LA Mngr. totSessionCpu=0:12:35 mem=2391.2M
[01/24 19:42:32    754s] ### Creating LA Mngr, finished. totSessionCpu=0:12:35 mem=2391.2M
[01/24 19:42:33    754s] *info: 19 clock nets excluded
[01/24 19:42:33    754s] *info: 88 no-driver nets excluded.
[01/24 19:42:33    754s] *info: 19 nets with fixed/cover wires excluded.
[01/24 19:42:33    754s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2448.5M, EPOCH TIME: 1706118153.311818
[01/24 19:42:33    754s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2448.5M, EPOCH TIME: 1706118153.312057
[01/24 19:42:33    755s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/24 19:42:33    755s] +--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
[01/24 19:42:33    755s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
[01/24 19:42:33    755s] +--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
[01/24 19:42:33    755s] |   0.000|   0.000|   71.53%|   0:00:00.0| 2448.5M|default_emulate_view|       NA| NA                                                 |
[01/24 19:42:33    755s] +--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
[01/24 19:42:33    755s] 
[01/24 19:42:33    755s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2448.5M) ***
[01/24 19:42:33    755s] 
[01/24 19:42:33    755s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2448.5M) ***
[01/24 19:42:33    755s] Bottom Preferred Layer:
[01/24 19:42:33    755s] +---------------+------------+----------+
[01/24 19:42:33    755s] |     Layer     |    CLK     |   Rule   |
[01/24 19:42:33    755s] +---------------+------------+----------+
[01/24 19:42:33    755s] | Metal5 (z=5)  |         16 | default  |
[01/24 19:42:33    755s] +---------------+------------+----------+
[01/24 19:42:33    755s] | Metal5 (z=5)  |          3 | NDR_13   |
[01/24 19:42:33    755s] +---------------+------------+----------+
[01/24 19:42:33    755s] Via Pillar Rule:
[01/24 19:42:33    755s]     None
[01/24 19:42:33    755s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/24 19:42:33    755s] Total-nets :: 11823, Stn-nets :: 4, ratio :: 0.0338324 %, Total-len 226033, Stn-len 533.4
[01/24 19:42:33    755s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2429.4M, EPOCH TIME: 1706118153.746537
[01/24 19:42:33    755s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9382).
[01/24 19:42:33    755s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:33    755s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:33    755s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:33    755s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.045, MEM:2389.4M, EPOCH TIME: 1706118153.791052
[01/24 19:42:33    755s] TotalInstCnt at PhyDesignMc Destruction: 9382
[01/24 19:42:33    755s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.30
[01/24 19:42:33    755s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.1/0:00:02.2 (1.0), totSession cpu/real = 0:12:35.5/0:46:42.0 (0.3), mem = 2389.4M
[01/24 19:42:33    755s] 
[01/24 19:42:33    755s] =============================================================================================
[01/24 19:42:33    755s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  21.35-s114_1
[01/24 19:42:33    755s] =============================================================================================
[01/24 19:42:33    755s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:42:33    755s] ---------------------------------------------------------------------------------------------
[01/24 19:42:33    755s] [ SlackTraversorInit     ]      1   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:42:33    755s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  46.8 % )     0:00:01.0 /  0:00:01.0    1.0
[01/24 19:42:33    755s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:42:33    755s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.2 % )     0:00:00.2 /  0:00:00.1    1.0
[01/24 19:42:33    755s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.1
[01/24 19:42:33    755s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.6 % )     0:00:01.1 /  0:00:01.1    1.0
[01/24 19:42:33    755s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:42:33    755s] [ TransformInit          ]      1   0:00:00.4  (  19.0 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 19:42:33    755s] [ MISC                   ]          0:00:00.4  (  18.0 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 19:42:33    755s] ---------------------------------------------------------------------------------------------
[01/24 19:42:33    755s]  GlobalOpt #1 TOTAL                 0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.1    1.0
[01/24 19:42:33    755s] ---------------------------------------------------------------------------------------------
[01/24 19:42:33    755s] 
[01/24 19:42:33    755s] End: GigaOpt Global Optimization
[01/24 19:42:33    755s] *** Timing Is met
[01/24 19:42:33    755s] *** Check timing (0:00:00.0)
[01/24 19:42:33    755s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/24 19:42:33    755s] Deleting Lib Analyzer.
[01/24 19:42:33    755s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[01/24 19:42:33    755s] Info: 19 nets with fixed/cover wires excluded.
[01/24 19:42:33    755s] Info: 19 clock nets excluded from IPO operation.
[01/24 19:42:33    755s] ### Creating LA Mngr. totSessionCpu=0:12:36 mem=2389.4M
[01/24 19:42:33    755s] ### Creating LA Mngr, finished. totSessionCpu=0:12:36 mem=2389.4M
[01/24 19:42:33    755s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/24 19:42:33    755s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2389.4M, EPOCH TIME: 1706118153.850537
[01/24 19:42:33    755s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:33    755s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:33    755s] 
[01/24 19:42:33    755s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:42:33    755s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.040, MEM:2389.4M, EPOCH TIME: 1706118153.890880
[01/24 19:42:33    755s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:42:33    755s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:34    755s] **INFO: Flow update: Design timing is met.
[01/24 19:42:34    755s] **INFO: Flow update: Design timing is met.
[01/24 19:42:34    756s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[01/24 19:42:34    756s] Info: 19 nets with fixed/cover wires excluded.
[01/24 19:42:34    756s] Info: 19 clock nets excluded from IPO operation.
[01/24 19:42:34    756s] ### Creating LA Mngr. totSessionCpu=0:12:36 mem=2385.4M
[01/24 19:42:34    756s] ### Creating LA Mngr, finished. totSessionCpu=0:12:36 mem=2385.4M
[01/24 19:42:34    756s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:42:34    756s] ### Creating PhyDesignMc. totSessionCpu=0:12:36 mem=2442.6M
[01/24 19:42:34    756s] OPERPROF: Starting DPlace-Init at level 1, MEM:2442.6M, EPOCH TIME: 1706118154.448873
[01/24 19:42:34    756s] Processing tracks to init pin-track alignment.
[01/24 19:42:34    756s] z: 2, totalTracks: 1
[01/24 19:42:34    756s] z: 4, totalTracks: 1
[01/24 19:42:34    756s] z: 6, totalTracks: 1
[01/24 19:42:34    756s] z: 8, totalTracks: 1
[01/24 19:42:34    756s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:42:34    756s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2442.6M, EPOCH TIME: 1706118154.458251
[01/24 19:42:34    756s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:34    756s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:34    756s] 
[01/24 19:42:34    756s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:42:34    756s] 
[01/24 19:42:34    756s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 19:42:34    756s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:2442.6M, EPOCH TIME: 1706118154.496097
[01/24 19:42:34    756s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2442.6M, EPOCH TIME: 1706118154.496235
[01/24 19:42:34    756s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2442.6M, EPOCH TIME: 1706118154.496300
[01/24 19:42:34    756s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2442.6MB).
[01/24 19:42:34    756s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.049, MEM:2442.6M, EPOCH TIME: 1706118154.497870
[01/24 19:42:34    756s] TotalInstCnt at PhyDesignMc Initialization: 9382
[01/24 19:42:34    756s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:36 mem=2442.6M
[01/24 19:42:34    756s] Begin: Area Reclaim Optimization
[01/24 19:42:34    756s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:12:36.2/0:46:42.7 (0.3), mem = 2442.6M
[01/24 19:42:34    756s] 
[01/24 19:42:34    756s] Creating Lib Analyzer ...
[01/24 19:42:34    756s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 19:42:34    756s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 19:42:34    756s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 19:42:34    756s] 
[01/24 19:42:34    756s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:42:35    756s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:37 mem=2448.6M
[01/24 19:42:35    756s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:37 mem=2448.6M
[01/24 19:42:35    756s] Creating Lib Analyzer, finished. 
[01/24 19:42:35    756s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.31
[01/24 19:42:35    756s] ### Creating RouteCongInterface, started
[01/24 19:42:35    756s] 
[01/24 19:42:35    756s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[01/24 19:42:35    756s] 
[01/24 19:42:35    756s] #optDebug: {0, 1.000}
[01/24 19:42:35    756s] ### Creating RouteCongInterface, finished
[01/24 19:42:35    756s] {MG  {8 0 3.6 0.0883025}  {10 0 12.7 0.306666} }
[01/24 19:42:35    756s] ### Creating LA Mngr. totSessionCpu=0:12:37 mem=2448.6M
[01/24 19:42:35    756s] ### Creating LA Mngr, finished. totSessionCpu=0:12:37 mem=2448.6M
[01/24 19:42:35    756s] Usable buffer cells for single buffer setup transform:
[01/24 19:42:35    756s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[01/24 19:42:35    756s] Number of usable buffer cells above: 10
[01/24 19:42:35    756s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2448.6M, EPOCH TIME: 1706118155.304524
[01/24 19:42:35    756s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2448.6M, EPOCH TIME: 1706118155.304679
[01/24 19:42:35    757s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.53
[01/24 19:42:35    757s] +---------+---------+--------+--------+------------+--------+
[01/24 19:42:35    757s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/24 19:42:35    757s] +---------+---------+--------+--------+------------+--------+
[01/24 19:42:35    757s] |   71.53%|        -|   0.000|   0.000|   0:00:00.0| 2448.6M|
[01/24 19:42:35    757s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 19:42:44    766s] |   71.42%|       37|   0.000|   0.000|   0:00:09.0| 2493.4M|
[01/24 19:42:44    766s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 19:42:44    766s] +---------+---------+--------+--------+------------+--------+
[01/24 19:42:44    766s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.42
[01/24 19:42:44    766s] 
[01/24 19:42:44    766s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/24 19:42:44    766s] --------------------------------------------------------------
[01/24 19:42:44    766s] |                                   | Total     | Sequential |
[01/24 19:42:44    766s] --------------------------------------------------------------
[01/24 19:42:44    766s] | Num insts resized                 |       0  |       0    |
[01/24 19:42:44    766s] | Num insts undone                  |       0  |       0    |
[01/24 19:42:44    766s] | Num insts Downsized               |       0  |       0    |
[01/24 19:42:44    766s] | Num insts Samesized               |       0  |       0    |
[01/24 19:42:44    766s] | Num insts Upsized                 |       0  |       0    |
[01/24 19:42:44    766s] | Num multiple commits+uncommits    |       0  |       -    |
[01/24 19:42:44    766s] --------------------------------------------------------------
[01/24 19:42:44    766s] Bottom Preferred Layer:
[01/24 19:42:44    766s] +---------------+------------+----------+
[01/24 19:42:44    766s] |     Layer     |    CLK     |   Rule   |
[01/24 19:42:44    766s] +---------------+------------+----------+
[01/24 19:42:44    766s] | Metal5 (z=5)  |         16 | default  |
[01/24 19:42:44    766s] +---------------+------------+----------+
[01/24 19:42:44    766s] | Metal5 (z=5)  |          3 | NDR_13   |
[01/24 19:42:44    766s] +---------------+------------+----------+
[01/24 19:42:44    766s] Via Pillar Rule:
[01/24 19:42:44    766s]     None
[01/24 19:42:44    766s] 
[01/24 19:42:44    766s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/24 19:42:44    766s] End: Core Area Reclaim Optimization (cpu = 0:00:10.3) (real = 0:00:10.0) **
[01/24 19:42:44    766s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.31
[01/24 19:42:44    766s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:10.3/0:00:10.3 (1.0), totSession cpu/real = 0:12:46.5/0:46:53.0 (0.3), mem = 2493.4M
[01/24 19:42:44    766s] 
[01/24 19:42:44    766s] =============================================================================================
[01/24 19:42:44    766s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    21.35-s114_1
[01/24 19:42:44    766s] =============================================================================================
[01/24 19:42:44    766s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:42:44    766s] ---------------------------------------------------------------------------------------------
[01/24 19:42:44    766s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:42:44    766s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   5.5 % )     0:00:00.6 /  0:00:00.6    1.0
[01/24 19:42:44    766s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:42:44    766s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[01/24 19:42:44    766s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[01/24 19:42:44    766s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:42:44    766s] [ OptimizationStep       ]      1   0:00:00.1  (   0.8 % )     0:00:09.4 /  0:00:09.4    1.0
[01/24 19:42:44    766s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:09.3 /  0:00:09.3    1.0
[01/24 19:42:44    766s] [ OptGetWeight           ]     53   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:42:44    766s] [ OptEval                ]     53   0:00:08.0  (  77.8 % )     0:00:08.0 /  0:00:08.0    1.0
[01/24 19:42:44    766s] [ OptCommit              ]     53   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 19:42:44    766s] [ PostCommitDelayUpdate  ]     53   0:00:00.1  (   0.7 % )     0:00:00.8 /  0:00:00.8    1.0
[01/24 19:42:44    766s] [ IncrDelayCalc          ]     95   0:00:00.7  (   6.6 % )     0:00:00.7 /  0:00:00.7    1.1
[01/24 19:42:44    766s] [ IncrTimingUpdate       ]     20   0:00:00.5  (   4.4 % )     0:00:00.5 /  0:00:00.4    1.0
[01/24 19:42:44    766s] [ MISC                   ]          0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.1    0.9
[01/24 19:42:44    766s] ---------------------------------------------------------------------------------------------
[01/24 19:42:44    766s]  AreaOpt #1 TOTAL                   0:00:10.3  ( 100.0 % )     0:00:10.3 /  0:00:10.3    1.0
[01/24 19:42:44    766s] ---------------------------------------------------------------------------------------------
[01/24 19:42:44    766s] 
[01/24 19:42:44    766s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2474.3M, EPOCH TIME: 1706118164.820762
[01/24 19:42:44    766s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9350).
[01/24 19:42:44    766s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:44    766s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:44    766s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:44    766s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.062, MEM:2395.3M, EPOCH TIME: 1706118164.882799
[01/24 19:42:44    766s] TotalInstCnt at PhyDesignMc Destruction: 9350
[01/24 19:42:44    766s] End: Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=2395.27M, totSessionCpu=0:12:47).
[01/24 19:42:44    766s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[01/24 19:42:44    766s] Info: 19 nets with fixed/cover wires excluded.
[01/24 19:42:44    766s] Info: 19 clock nets excluded from IPO operation.
[01/24 19:42:44    766s] ### Creating LA Mngr. totSessionCpu=0:12:47 mem=2395.3M
[01/24 19:42:44    766s] ### Creating LA Mngr, finished. totSessionCpu=0:12:47 mem=2395.3M
[01/24 19:42:44    766s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:42:44    766s] ### Creating PhyDesignMc. totSessionCpu=0:12:47 mem=2452.5M
[01/24 19:42:44    766s] OPERPROF: Starting DPlace-Init at level 1, MEM:2452.5M, EPOCH TIME: 1706118164.966453
[01/24 19:42:44    766s] Processing tracks to init pin-track alignment.
[01/24 19:42:44    766s] z: 2, totalTracks: 1
[01/24 19:42:44    766s] z: 4, totalTracks: 1
[01/24 19:42:44    766s] z: 6, totalTracks: 1
[01/24 19:42:44    766s] z: 8, totalTracks: 1
[01/24 19:42:44    766s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:42:44    766s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2452.5M, EPOCH TIME: 1706118164.979358
[01/24 19:42:44    766s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:44    766s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:45    766s] 
[01/24 19:42:45    766s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:42:45    766s] 
[01/24 19:42:45    766s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 19:42:45    766s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.054, MEM:2452.5M, EPOCH TIME: 1706118165.033224
[01/24 19:42:45    766s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2452.5M, EPOCH TIME: 1706118165.033340
[01/24 19:42:45    766s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2452.5M, EPOCH TIME: 1706118165.033422
[01/24 19:42:45    766s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2452.5MB).
[01/24 19:42:45    766s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.069, MEM:2452.5M, EPOCH TIME: 1706118165.035741
[01/24 19:42:45    766s] TotalInstCnt at PhyDesignMc Initialization: 9350
[01/24 19:42:45    766s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:47 mem=2452.5M
[01/24 19:42:45    766s] Begin: Area Reclaim Optimization
[01/24 19:42:45    766s] *** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:12:46.8/0:46:53.3 (0.3), mem = 2452.5M
[01/24 19:42:45    766s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.32
[01/24 19:42:45    766s] ### Creating RouteCongInterface, started
[01/24 19:42:45    766s] 
[01/24 19:42:45    766s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 19:42:45    766s] 
[01/24 19:42:45    766s] #optDebug: {0, 1.000}
[01/24 19:42:45    766s] ### Creating RouteCongInterface, finished
[01/24 19:42:45    766s] {MG  {8 0 3.6 0.0883025}  {10 0 12.7 0.306666} }
[01/24 19:42:45    766s] ### Creating LA Mngr. totSessionCpu=0:12:47 mem=2452.5M
[01/24 19:42:45    766s] ### Creating LA Mngr, finished. totSessionCpu=0:12:47 mem=2452.5M
[01/24 19:42:45    767s] Usable buffer cells for single buffer setup transform:
[01/24 19:42:45    767s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[01/24 19:42:45    767s] Number of usable buffer cells above: 10
[01/24 19:42:45    767s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2452.5M, EPOCH TIME: 1706118165.420815
[01/24 19:42:45    767s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2452.5M, EPOCH TIME: 1706118165.421085
[01/24 19:42:45    767s] Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 71.42
[01/24 19:42:45    767s] +---------+---------+--------+--------+------------+--------+
[01/24 19:42:45    767s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/24 19:42:45    767s] +---------+---------+--------+--------+------------+--------+
[01/24 19:42:45    767s] |   71.42%|        -|   0.083|   0.000|   0:00:00.0| 2452.5M|
[01/24 19:42:46    768s] |   71.42%|        0|   0.083|   0.000|   0:00:01.0| 2452.5M|
[01/24 19:42:46    768s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 19:42:46    768s] |   71.42%|        0|   0.083|   0.000|   0:00:00.0| 2452.5M|
[01/24 19:42:47    769s] |   71.38%|       10|   0.083|   0.000|   0:00:01.0| 2471.6M|
[01/24 19:42:49    770s] |   71.35%|       17|   0.083|   0.000|   0:00:02.0| 2471.6M|
[01/24 19:42:49    770s] |   71.35%|        0|   0.083|   0.000|   0:00:00.0| 2471.6M|
[01/24 19:42:49    770s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/24 19:42:49    770s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[01/24 19:42:49    770s] |   71.35%|        0|   0.083|   0.000|   0:00:00.0| 2471.6M|
[01/24 19:42:49    770s] +---------+---------+--------+--------+------------+--------+
[01/24 19:42:49    770s] Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 71.35
[01/24 19:42:49    770s] 
[01/24 19:42:49    770s] ** Summary: Restruct = 0 Buffer Deletion = 9 Declone = 1 Resize = 17 **
[01/24 19:42:49    770s] --------------------------------------------------------------
[01/24 19:42:49    770s] |                                   | Total     | Sequential |
[01/24 19:42:49    770s] --------------------------------------------------------------
[01/24 19:42:49    770s] | Num insts resized                 |      17  |       0    |
[01/24 19:42:49    770s] | Num insts undone                  |       0  |       0    |
[01/24 19:42:49    770s] | Num insts Downsized               |      17  |       0    |
[01/24 19:42:49    770s] | Num insts Samesized               |       0  |       0    |
[01/24 19:42:49    770s] | Num insts Upsized                 |       0  |       0    |
[01/24 19:42:49    770s] | Num multiple commits+uncommits    |       0  |       -    |
[01/24 19:42:49    770s] --------------------------------------------------------------
[01/24 19:42:49    770s] Bottom Preferred Layer:
[01/24 19:42:49    770s] +---------------+------------+----------+
[01/24 19:42:49    770s] |     Layer     |    CLK     |   Rule   |
[01/24 19:42:49    770s] +---------------+------------+----------+
[01/24 19:42:49    770s] | Metal5 (z=5)  |         16 | default  |
[01/24 19:42:49    770s] +---------------+------------+----------+
[01/24 19:42:49    770s] | Metal5 (z=5)  |          3 | NDR_13   |
[01/24 19:42:49    770s] +---------------+------------+----------+
[01/24 19:42:49    770s] Via Pillar Rule:
[01/24 19:42:49    770s]     None
[01/24 19:42:49    770s] 
[01/24 19:42:49    770s] Number of times islegalLocAvaiable called = 18 skipped = 0, called in commitmove = 17, skipped in commitmove = 0
[01/24 19:42:49    770s] End: Core Area Reclaim Optimization (cpu = 0:00:04.1) (real = 0:00:04.0) **
[01/24 19:42:49    770s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2471.6M, EPOCH TIME: 1706118169.257503
[01/24 19:42:49    770s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9340).
[01/24 19:42:49    770s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:49    771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:49    771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:49    771s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.059, MEM:2471.6M, EPOCH TIME: 1706118169.316142
[01/24 19:42:49    771s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2471.6M, EPOCH TIME: 1706118169.321958
[01/24 19:42:49    771s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2471.6M, EPOCH TIME: 1706118169.322133
[01/24 19:42:49    771s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2471.6M, EPOCH TIME: 1706118169.336310
[01/24 19:42:49    771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:49    771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:49    771s] 
[01/24 19:42:49    771s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:42:49    771s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.053, MEM:2471.6M, EPOCH TIME: 1706118169.389372
[01/24 19:42:49    771s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2471.6M, EPOCH TIME: 1706118169.389525
[01/24 19:42:49    771s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2471.6M, EPOCH TIME: 1706118169.389613
[01/24 19:42:49    771s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2471.6M, EPOCH TIME: 1706118169.391735
[01/24 19:42:49    771s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2471.6M, EPOCH TIME: 1706118169.391981
[01/24 19:42:49    771s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.070, MEM:2471.6M, EPOCH TIME: 1706118169.392142
[01/24 19:42:49    771s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.070, MEM:2471.6M, EPOCH TIME: 1706118169.392213
[01/24 19:42:49    771s] TDRefine: refinePlace mode is spiral
[01/24 19:42:49    771s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.82999.17
[01/24 19:42:49    771s] OPERPROF: Starting RefinePlace at level 1, MEM:2471.6M, EPOCH TIME: 1706118169.392315
[01/24 19:42:49    771s] *** Starting refinePlace (0:12:51 mem=2471.6M) ***
[01/24 19:42:49    771s] Total net bbox length = 1.881e+05 (9.849e+04 8.958e+04) (ext = 1.290e+04)
[01/24 19:42:49    771s] 
[01/24 19:42:49    771s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:42:49    771s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/24 19:42:49    771s] (I)      Default pattern map key = picorv32_default.
[01/24 19:42:49    771s] (I)      Default pattern map key = picorv32_default.
[01/24 19:42:49    771s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2471.6M, EPOCH TIME: 1706118169.416609
[01/24 19:42:49    771s] Starting refinePlace ...
[01/24 19:42:49    771s] (I)      Default pattern map key = picorv32_default.
[01/24 19:42:49    771s] One DDP V2 for no tweak run.
[01/24 19:42:49    771s] 
[01/24 19:42:49    771s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/24 19:42:49    771s] Move report: legalization moves 16 insts, mean move: 0.73 um, max move: 2.11 um spiral
[01/24 19:42:49    771s] 	Max move on inst (g191765): (83.00, 124.45) --> (82.60, 122.74)
[01/24 19:42:49    771s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/24 19:42:49    771s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 19:42:49    771s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2474.6MB) @(0:12:51 - 0:12:51).
[01/24 19:42:49    771s] Move report: Detail placement moves 16 insts, mean move: 0.73 um, max move: 2.11 um 
[01/24 19:42:49    771s] 	Max move on inst (g191765): (83.00, 124.45) --> (82.60, 122.74)
[01/24 19:42:49    771s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2474.6MB
[01/24 19:42:49    771s] Statistics of distance of Instance movement in refine placement:
[01/24 19:42:49    771s]   maximum (X+Y) =         2.11 um
[01/24 19:42:49    771s]   inst (g191765) with max move: (83, 124.45) -> (82.6, 122.74)
[01/24 19:42:49    771s]   mean    (X+Y) =         0.73 um
[01/24 19:42:49    771s] Summary Report:
[01/24 19:42:49    771s] Instances move: 16 (out of 9322 movable)
[01/24 19:42:49    771s] Instances flipped: 0
[01/24 19:42:49    771s] Mean displacement: 0.73 um
[01/24 19:42:49    771s] Max displacement: 2.11 um (Instance: g191765) (83, 124.45) -> (82.6, 122.74)
[01/24 19:42:49    771s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
[01/24 19:42:49    771s] Total instances moved : 16
[01/24 19:42:49    771s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.350, REAL:0.333, MEM:2474.6M, EPOCH TIME: 1706118169.749945
[01/24 19:42:49    771s] Total net bbox length = 1.881e+05 (9.849e+04 8.958e+04) (ext = 1.290e+04)
[01/24 19:42:49    771s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2474.6MB
[01/24 19:42:49    771s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2474.6MB) @(0:12:51 - 0:12:51).
[01/24 19:42:49    771s] *** Finished refinePlace (0:12:51 mem=2474.6M) ***
[01/24 19:42:49    771s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.82999.17
[01/24 19:42:49    771s] OPERPROF: Finished RefinePlace at level 1, CPU:0.380, REAL:0.364, MEM:2474.6M, EPOCH TIME: 1706118169.756228
[01/24 19:42:49    771s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2474.6M, EPOCH TIME: 1706118169.842323
[01/24 19:42:49    771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9340).
[01/24 19:42:49    771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:49    771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:49    771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:49    771s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.050, MEM:2471.6M, EPOCH TIME: 1706118169.892582
[01/24 19:42:49    771s] *** maximum move = 2.11 um ***
[01/24 19:42:49    771s] *** Finished re-routing un-routed nets (2471.6M) ***
[01/24 19:42:49    771s] OPERPROF: Starting DPlace-Init at level 1, MEM:2471.6M, EPOCH TIME: 1706118169.941441
[01/24 19:42:49    771s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2471.6M, EPOCH TIME: 1706118169.956864
[01/24 19:42:49    771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:49    771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:50    771s] 
[01/24 19:42:50    771s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:42:50    771s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.054, MEM:2471.6M, EPOCH TIME: 1706118170.011220
[01/24 19:42:50    771s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2471.6M, EPOCH TIME: 1706118170.011386
[01/24 19:42:50    771s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2471.6M, EPOCH TIME: 1706118170.011474
[01/24 19:42:50    771s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2471.6M, EPOCH TIME: 1706118170.013642
[01/24 19:42:50    771s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2471.6M, EPOCH TIME: 1706118170.013897
[01/24 19:42:50    771s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.073, MEM:2471.6M, EPOCH TIME: 1706118170.014057
[01/24 19:42:50    771s] 
[01/24 19:42:50    771s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2471.6M) ***
[01/24 19:42:50    771s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.32
[01/24 19:42:50    771s] *** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:05.0/0:00:05.0 (1.0), totSession cpu/real = 0:12:51.8/0:46:58.3 (0.3), mem = 2471.6M
[01/24 19:42:50    771s] 
[01/24 19:42:50    771s] =============================================================================================
[01/24 19:42:50    771s]  Step TAT Report : AreaOpt #2 / optDesign #1                                    21.35-s114_1
[01/24 19:42:50    771s] =============================================================================================
[01/24 19:42:50    771s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:42:50    771s] ---------------------------------------------------------------------------------------------
[01/24 19:42:50    771s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:42:50    771s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:42:50    771s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[01/24 19:42:50    771s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:42:50    771s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:42:50    771s] [ OptimizationStep       ]      1   0:00:00.4  (   8.2 % )     0:00:03.6 /  0:00:03.7    1.0
[01/24 19:42:50    771s] [ OptSingleIteration     ]      6   0:00:00.2  (   3.1 % )     0:00:03.2 /  0:00:03.2    1.0
[01/24 19:42:50    771s] [ OptGetWeight           ]    227   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    2.1
[01/24 19:42:50    771s] [ OptEval                ]    227   0:00:02.4  (  47.8 % )     0:00:02.4 /  0:00:02.3    1.0
[01/24 19:42:50    771s] [ OptCommit              ]    227   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[01/24 19:42:50    771s] [ PostCommitDelayUpdate  ]    227   0:00:00.1  (   1.0 % )     0:00:00.5 /  0:00:00.4    0.9
[01/24 19:42:50    771s] [ IncrDelayCalc          ]     63   0:00:00.4  (   8.3 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 19:42:50    771s] [ RefinePlace            ]      1   0:00:00.8  (  16.6 % )     0:00:00.9 /  0:00:00.9    1.0
[01/24 19:42:50    771s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[01/24 19:42:50    771s] [ IncrTimingUpdate       ]     20   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.2    1.1
[01/24 19:42:50    771s] [ MISC                   ]          0:00:00.2  (   4.9 % )     0:00:00.2 /  0:00:00.3    1.0
[01/24 19:42:50    771s] ---------------------------------------------------------------------------------------------
[01/24 19:42:50    771s]  AreaOpt #2 TOTAL                   0:00:05.0  ( 100.0 % )     0:00:05.0 /  0:00:05.0    1.0
[01/24 19:42:50    771s] ---------------------------------------------------------------------------------------------
[01/24 19:42:50    771s] 
[01/24 19:42:50    771s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2452.6M, EPOCH TIME: 1706118170.107184
[01/24 19:42:50    771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:42:50    771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:50    771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:50    771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:50    771s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.062, MEM:2395.6M, EPOCH TIME: 1706118170.169586
[01/24 19:42:50    771s] TotalInstCnt at PhyDesignMc Destruction: 9340
[01/24 19:42:50    771s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=2395.56M, totSessionCpu=0:12:52).
[01/24 19:42:50    771s] postCtsLateCongRepair #1 0
[01/24 19:42:50    771s] postCtsLateCongRepair #1 0
[01/24 19:42:50    771s] postCtsLateCongRepair #1 0
[01/24 19:42:50    771s] postCtsLateCongRepair #1 0
[01/24 19:42:50    771s] Starting local wire reclaim
[01/24 19:42:50    771s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2395.6M, EPOCH TIME: 1706118170.226038
[01/24 19:42:50    771s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2395.6M, EPOCH TIME: 1706118170.226223
[01/24 19:42:50    771s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2395.6M, EPOCH TIME: 1706118170.226357
[01/24 19:42:50    771s] Processing tracks to init pin-track alignment.
[01/24 19:42:50    771s] z: 2, totalTracks: 1
[01/24 19:42:50    771s] z: 4, totalTracks: 1
[01/24 19:42:50    771s] z: 6, totalTracks: 1
[01/24 19:42:50    771s] z: 8, totalTracks: 1
[01/24 19:42:50    771s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:42:50    771s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2395.6M, EPOCH TIME: 1706118170.239310
[01/24 19:42:50    771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:50    771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:42:50    771s] 
[01/24 19:42:50    771s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:42:50    771s] 
[01/24 19:42:50    771s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 19:42:50    771s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.050, REAL:0.055, MEM:2395.6M, EPOCH TIME: 1706118170.294646
[01/24 19:42:50    771s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2395.6M, EPOCH TIME: 1706118170.294798
[01/24 19:42:50    771s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2395.6M, EPOCH TIME: 1706118170.294883
[01/24 19:42:50    772s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2395.6MB).
[01/24 19:42:50    772s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.070, REAL:0.071, MEM:2395.6M, EPOCH TIME: 1706118170.297131
[01/24 19:42:50    772s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.080, REAL:0.071, MEM:2395.6M, EPOCH TIME: 1706118170.297204
[01/24 19:42:50    772s] TDRefine: refinePlace mode is spiral
[01/24 19:42:50    772s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.82999.18
[01/24 19:42:50    772s] OPERPROF:   Starting RefinePlace at level 2, MEM:2395.6M, EPOCH TIME: 1706118170.297305
[01/24 19:42:50    772s] *** Starting refinePlace (0:12:52 mem=2395.6M) ***
[01/24 19:42:50    772s] Total net bbox length = 1.881e+05 (9.849e+04 8.958e+04) (ext = 1.290e+04)
[01/24 19:42:50    772s] 
[01/24 19:42:50    772s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:42:50    772s] (I)      Default pattern map key = picorv32_default.
[01/24 19:42:50    772s] (I)      Default pattern map key = picorv32_default.
[01/24 19:42:50    772s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2395.6M, EPOCH TIME: 1706118170.322612
[01/24 19:42:50    772s] Starting refinePlace ...
[01/24 19:42:50    772s] (I)      Default pattern map key = picorv32_default.
[01/24 19:42:50    772s] One DDP V2 for no tweak run.
[01/24 19:42:50    772s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2395.6M, EPOCH TIME: 1706118170.327610
[01/24 19:42:50    772s] OPERPROF:         Starting spMPad at level 5, MEM:2401.6M, EPOCH TIME: 1706118170.357461
[01/24 19:42:50    772s] OPERPROF:           Starting spContextMPad at level 6, MEM:2401.6M, EPOCH TIME: 1706118170.358788
[01/24 19:42:50    772s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2401.6M, EPOCH TIME: 1706118170.358878
[01/24 19:42:50    772s] MP Top (9322): mp=1.050. U=0.713.
[01/24 19:42:50    772s] OPERPROF:         Finished spMPad at level 5, CPU:0.010, REAL:0.007, MEM:2401.6M, EPOCH TIME: 1706118170.364091
[01/24 19:42:50    772s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2401.6M, EPOCH TIME: 1706118170.366585
[01/24 19:42:50    772s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2401.6M, EPOCH TIME: 1706118170.366671
[01/24 19:42:50    772s] OPERPROF:             Starting InitSKP at level 7, MEM:2401.6M, EPOCH TIME: 1706118170.367126
[01/24 19:42:50    772s] no activity file in design. spp won't run.
[01/24 19:42:50    772s] no activity file in design. spp won't run.
[01/24 19:42:51    773s] *** Finished SKP initialization (cpu=0:00:01.1, real=0:00:01.0)***
[01/24 19:42:51    773s] OPERPROF:             Finished InitSKP at level 7, CPU:1.100, REAL:1.099, MEM:2415.3M, EPOCH TIME: 1706118171.466446
[01/24 19:42:51    773s] Timing cost in AAE based: 641.3511889894361957
[01/24 19:42:51    773s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:1.270, REAL:1.264, MEM:2423.3M, EPOCH TIME: 1706118171.631027
[01/24 19:42:51    773s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:1.270, REAL:1.266, MEM:2423.3M, EPOCH TIME: 1706118171.632685
[01/24 19:42:51    773s] SKP cleared!
[01/24 19:42:51    773s] AAE Timing clean up.
[01/24 19:42:51    773s] Tweakage: fix icg 1, fix clk 0.
[01/24 19:42:51    773s] Tweakage: density cost 1, scale 0.4.
[01/24 19:42:51    773s] Tweakage: activity cost 0, scale 1.0.
[01/24 19:42:51    773s] Tweakage: timing cost on, scale 1.0.
[01/24 19:42:51    773s] OPERPROF:         Starting CoreOperation at level 5, MEM:2423.3M, EPOCH TIME: 1706118171.641224
[01/24 19:42:51    773s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2423.3M, EPOCH TIME: 1706118171.653181
[01/24 19:42:52    774s] Tweakage swap 870 pairs.
[01/24 19:42:52    774s] Tweakage swap 128 pairs.
[01/24 19:42:53    775s] Tweakage swap 69 pairs.
[01/24 19:42:53    775s] Tweakage swap 2 pairs.
[01/24 19:42:54    776s] Tweakage swap 107 pairs.
[01/24 19:42:55    776s] Tweakage swap 2 pairs.
[01/24 19:42:55    777s] Tweakage swap 5 pairs.
[01/24 19:42:55    777s] Tweakage swap 0 pairs.
[01/24 19:42:56    778s] Tweakage swap 33 pairs.
[01/24 19:42:57    778s] Tweakage swap 0 pairs.
[01/24 19:42:57    779s] Tweakage swap 0 pairs.
[01/24 19:42:57    779s] Tweakage swap 0 pairs.
[01/24 19:42:58    780s] Tweakage swap 448 pairs.
[01/24 19:42:58    780s] Tweakage swap 54 pairs.
[01/24 19:42:59    780s] Tweakage swap 22 pairs.
[01/24 19:42:59    781s] Tweakage swap 3 pairs.
[01/24 19:42:59    781s] Tweakage swap 91 pairs.
[01/24 19:43:00    782s] Tweakage swap 8 pairs.
[01/24 19:43:00    782s] Tweakage swap 4 pairs.
[01/24 19:43:00    782s] Tweakage swap 0 pairs.
[01/24 19:43:01    783s] Tweakage swap 26 pairs.
[01/24 19:43:01    783s] Tweakage swap 6 pairs.
[01/24 19:43:01    783s] Tweakage swap 5 pairs.
[01/24 19:43:02    783s] Tweakage swap 1 pairs.
[01/24 19:43:02    784s] Tweakage move 166 insts.
[01/24 19:43:02    784s] Tweakage move 51 insts.
[01/24 19:43:02    784s] Tweakage move 6 insts.
[01/24 19:43:02    784s] Tweakage move 1 insts.
[01/24 19:43:02    784s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:10.750, REAL:10.703, MEM:2423.3M, EPOCH TIME: 1706118182.356442
[01/24 19:43:02    784s] OPERPROF:         Finished CoreOperation at level 5, CPU:10.760, REAL:10.716, MEM:2423.3M, EPOCH TIME: 1706118182.357530
[01/24 19:43:02    784s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:12.070, REAL:12.033, MEM:2423.3M, EPOCH TIME: 1706118182.360623
[01/24 19:43:02    784s] Move report: Congestion aware Tweak moves 1779 insts, mean move: 3.13 um, max move: 33.64 um 
[01/24 19:43:02    784s] 	Max move on inst (FE_OFC859_n_3967): (64.20, 38.95) --> (91.00, 32.11)
[01/24 19:43:02    784s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:12.1, real=0:00:12.0, mem=2423.3mb) @(0:12:52 - 0:13:04).
[01/24 19:43:02    784s] 
[01/24 19:43:02    784s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/24 19:43:02    784s] Move report: legalization moves 76 insts, mean move: 2.62 um, max move: 9.71 um spiral
[01/24 19:43:02    784s] 	Max move on inst (FE_OFC835_n_3246): (38.20, 117.61) --> (46.20, 115.90)
[01/24 19:43:02    784s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/24 19:43:02    784s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 19:43:02    784s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2423.3MB) @(0:13:04 - 0:13:04).
[01/24 19:43:02    784s] Move report: Detail placement moves 1787 insts, mean move: 3.13 um, max move: 36.84 um 
[01/24 19:43:02    784s] 	Max move on inst (FE_OFC88_pcpi_rs2_13): (174.80, 109.06) --> (144.80, 102.22)
[01/24 19:43:02    784s] 	Runtime: CPU: 0:00:12.3 REAL: 0:00:12.0 MEM: 2423.3MB
[01/24 19:43:02    784s] Statistics of distance of Instance movement in refine placement:
[01/24 19:43:02    784s]   maximum (X+Y) =        36.84 um
[01/24 19:43:02    784s]   inst (FE_OFC88_pcpi_rs2_13) with max move: (174.8, 109.06) -> (144.8, 102.22)
[01/24 19:43:02    784s]   mean    (X+Y) =         3.13 um
[01/24 19:43:02    784s] Summary Report:
[01/24 19:43:02    784s] Instances move: 1787 (out of 9322 movable)
[01/24 19:43:02    784s] Instances flipped: 0
[01/24 19:43:02    784s] Mean displacement: 3.13 um
[01/24 19:43:02    784s] Max displacement: 36.84 um (Instance: FE_OFC88_pcpi_rs2_13) (174.8, 109.06) -> (144.8, 102.22)
[01/24 19:43:02    784s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/24 19:43:02    784s] Total instances moved : 1787
[01/24 19:43:02    784s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:12.340, REAL:12.292, MEM:2423.3M, EPOCH TIME: 1706118182.614121
[01/24 19:43:02    784s] Total net bbox length = 1.874e+05 (9.812e+04 8.931e+04) (ext = 1.291e+04)
[01/24 19:43:02    784s] Runtime: CPU: 0:00:12.4 REAL: 0:00:12.0 MEM: 2423.3MB
[01/24 19:43:02    784s] [CPU] RefinePlace/total (cpu=0:00:12.4, real=0:00:12.0, mem=2423.3MB) @(0:12:52 - 0:13:04).
[01/24 19:43:02    784s] *** Finished refinePlace (0:13:04 mem=2423.3M) ***
[01/24 19:43:02    784s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.82999.18
[01/24 19:43:02    784s] OPERPROF:   Finished RefinePlace at level 2, CPU:12.370, REAL:12.321, MEM:2423.3M, EPOCH TIME: 1706118182.617893
[01/24 19:43:02    784s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2423.3M, EPOCH TIME: 1706118182.617954
[01/24 19:43:02    784s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9340).
[01/24 19:43:02    784s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:43:02    784s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:43:02    784s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:43:02    784s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.050, REAL:0.048, MEM:2403.3M, EPOCH TIME: 1706118182.665844
[01/24 19:43:02    784s] OPERPROF: Finished RefinePlace2 at level 1, CPU:12.500, REAL:12.440, MEM:2403.3M, EPOCH TIME: 1706118182.666037
[01/24 19:43:02    784s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/24 19:43:02    784s] #################################################################################
[01/24 19:43:02    784s] # Design Stage: PreRoute
[01/24 19:43:02    784s] # Design Name: picorv32
[01/24 19:43:02    784s] # Design Mode: 45nm
[01/24 19:43:02    784s] # Analysis Mode: MMMC Non-OCV 
[01/24 19:43:02    784s] # Parasitics Mode: No SPEF/RCDB 
[01/24 19:43:02    784s] # Signoff Settings: SI Off 
[01/24 19:43:02    784s] #################################################################################
[01/24 19:43:03    785s] Calculate delays in Single mode...
[01/24 19:43:03    785s] Topological Sorting (REAL = 0:00:00.0, MEM = 2391.8M, InitMEM = 2391.8M)
[01/24 19:43:03    785s] Start delay calculation (fullDC) (1 T). (MEM=2391.8)
[01/24 19:43:03    785s] End AAE Lib Interpolated Model. (MEM=2403.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:43:06    788s] Total number of fetched objects 13659
[01/24 19:43:06    788s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/24 19:43:06    788s] End delay calculation. (MEM=2411.73 CPU=0:00:02.5 REAL=0:00:03.0)
[01/24 19:43:06    788s] End delay calculation (fullDC). (MEM=2411.73 CPU=0:00:03.2 REAL=0:00:03.0)
[01/24 19:43:06    788s] *** CDM Built up (cpu=0:00:03.6  real=0:00:04.0  mem= 2411.7M) ***
[01/24 19:43:07    789s] eGR doReRoute: optGuide
[01/24 19:43:07    789s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2411.7M, EPOCH TIME: 1706118187.545173
[01/24 19:43:07    789s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:43:07    789s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:43:07    789s] All LLGs are deleted
[01/24 19:43:07    789s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:43:07    789s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:43:07    789s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2411.7M, EPOCH TIME: 1706118187.545367
[01/24 19:43:07    789s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2411.7M, EPOCH TIME: 1706118187.545484
[01/24 19:43:07    789s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2362.7M, EPOCH TIME: 1706118187.546565
[01/24 19:43:07    789s] {MMLU 0 19 13659}
[01/24 19:43:07    789s] ### Creating LA Mngr. totSessionCpu=0:13:09 mem=2362.7M
[01/24 19:43:07    789s] ### Creating LA Mngr, finished. totSessionCpu=0:13:09 mem=2362.7M
[01/24 19:43:07    789s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2362.73 MB )
[01/24 19:43:07    789s] (I)      ==================== Layers =====================
[01/24 19:43:07    789s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:43:07    789s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 19:43:07    789s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:43:07    789s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 19:43:07    789s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 19:43:07    789s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 19:43:07    789s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 19:43:07    789s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 19:43:07    789s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 19:43:07    789s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 19:43:07    789s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 19:43:07    789s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 19:43:07    789s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 19:43:07    789s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 19:43:07    789s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 19:43:07    789s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 19:43:07    789s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 19:43:07    789s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 19:43:07    789s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 19:43:07    789s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 19:43:07    789s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 19:43:07    789s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 19:43:07    789s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 19:43:07    789s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 19:43:07    789s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 19:43:07    789s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:43:07    789s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 19:43:07    789s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 19:43:07    789s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 19:43:07    789s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 19:43:07    789s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 19:43:07    789s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 19:43:07    789s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 19:43:07    789s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 19:43:07    789s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 19:43:07    789s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 19:43:07    789s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 19:43:07    789s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 19:43:07    789s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 19:43:07    789s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 19:43:07    789s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:43:07    789s] (I)      Started Import and model ( Curr Mem: 2362.73 MB )
[01/24 19:43:07    789s] (I)      Default pattern map key = picorv32_default.
[01/24 19:43:07    789s] (I)      == Non-default Options ==
[01/24 19:43:07    789s] (I)      Maximum routing layer                              : 11
[01/24 19:43:07    789s] (I)      Minimum routing layer                              : 1
[01/24 19:43:07    789s] (I)      Number of threads                                  : 1
[01/24 19:43:07    789s] (I)      Method to set GCell size                           : row
[01/24 19:43:07    789s] (I)      Counted 2617 PG shapes. We will not process PG shapes layer by layer.
[01/24 19:43:07    789s] (I)      Use row-based GCell size
[01/24 19:43:07    789s] (I)      Use row-based GCell align
[01/24 19:43:07    789s] (I)      layer 0 area = 80000
[01/24 19:43:07    789s] (I)      layer 1 area = 80000
[01/24 19:43:07    789s] (I)      layer 2 area = 80000
[01/24 19:43:07    789s] (I)      layer 3 area = 80000
[01/24 19:43:07    789s] (I)      layer 4 area = 80000
[01/24 19:43:07    789s] (I)      layer 5 area = 80000
[01/24 19:43:07    789s] (I)      layer 6 area = 80000
[01/24 19:43:07    789s] (I)      layer 7 area = 80000
[01/24 19:43:07    789s] (I)      layer 8 area = 80000
[01/24 19:43:07    789s] (I)      layer 9 area = 400000
[01/24 19:43:07    789s] (I)      layer 10 area = 400000
[01/24 19:43:07    789s] (I)      GCell unit size   : 3420
[01/24 19:43:07    789s] (I)      GCell multiplier  : 1
[01/24 19:43:07    789s] (I)      GCell row height  : 3420
[01/24 19:43:07    789s] (I)      Actual row height : 3420
[01/24 19:43:07    789s] (I)      GCell align ref   : 30000 30020
[01/24 19:43:07    789s] [NR-eGR] Track table information for default rule: 
[01/24 19:43:07    789s] [NR-eGR] Metal1 has single uniform track structure
[01/24 19:43:07    789s] [NR-eGR] Metal2 has single uniform track structure
[01/24 19:43:07    789s] [NR-eGR] Metal3 has single uniform track structure
[01/24 19:43:07    789s] [NR-eGR] Metal4 has single uniform track structure
[01/24 19:43:07    789s] [NR-eGR] Metal5 has single uniform track structure
[01/24 19:43:07    789s] [NR-eGR] Metal6 has single uniform track structure
[01/24 19:43:07    789s] [NR-eGR] Metal7 has single uniform track structure
[01/24 19:43:07    789s] [NR-eGR] Metal8 has single uniform track structure
[01/24 19:43:07    789s] [NR-eGR] Metal9 has single uniform track structure
[01/24 19:43:07    789s] [NR-eGR] Metal10 has single uniform track structure
[01/24 19:43:07    789s] [NR-eGR] Metal11 has single uniform track structure
[01/24 19:43:07    789s] (I)      ================== Default via ===================
[01/24 19:43:07    789s] (I)      +----+------------------+------------------------+
[01/24 19:43:07    789s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[01/24 19:43:07    789s] (I)      +----+------------------+------------------------+
[01/24 19:43:07    789s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[01/24 19:43:07    789s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[01/24 19:43:07    789s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[01/24 19:43:07    789s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[01/24 19:43:07    789s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[01/24 19:43:07    789s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[01/24 19:43:07    789s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[01/24 19:43:07    789s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[01/24 19:43:07    789s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[01/24 19:43:07    789s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[01/24 19:43:07    789s] (I)      +----+------------------+------------------------+
[01/24 19:43:07    789s] [NR-eGR] Read 4851 PG shapes
[01/24 19:43:07    789s] [NR-eGR] Read 0 clock shapes
[01/24 19:43:07    789s] [NR-eGR] Read 0 other shapes
[01/24 19:43:07    789s] [NR-eGR] #Routing Blockages  : 0
[01/24 19:43:07    789s] [NR-eGR] #Instance Blockages : 385946
[01/24 19:43:07    789s] [NR-eGR] #PG Blockages       : 4851
[01/24 19:43:07    789s] [NR-eGR] #Halo Blockages     : 0
[01/24 19:43:07    789s] [NR-eGR] #Boundary Blockages : 0
[01/24 19:43:07    789s] [NR-eGR] #Clock Blockages    : 0
[01/24 19:43:07    789s] [NR-eGR] #Other Blockages    : 0
[01/24 19:43:07    789s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/24 19:43:07    789s] [NR-eGR] Num Prerouted Nets = 19  Num Prerouted Wires = 3069
[01/24 19:43:07    789s] [NR-eGR] Read 11781 nets ( ignored 19 )
[01/24 19:43:07    789s] (I)      early_global_route_priority property id does not exist.
[01/24 19:43:07    789s] (I)      Read Num Blocks=390797  Num Prerouted Wires=3069  Num CS=0
[01/24 19:43:07    789s] (I)      Layer 0 (H) : #blockages 386561 : #preroutes 516
[01/24 19:43:07    789s] (I)      Layer 1 (V) : #blockages 492 : #preroutes 651
[01/24 19:43:07    789s] (I)      Layer 2 (H) : #blockages 492 : #preroutes 700
[01/24 19:43:07    789s] (I)      Layer 3 (V) : #blockages 492 : #preroutes 555
[01/24 19:43:07    789s] (I)      Layer 4 (H) : #blockages 492 : #preroutes 572
[01/24 19:43:07    789s] (I)      Layer 5 (V) : #blockages 492 : #preroutes 75
[01/24 19:43:07    789s] (I)      Layer 6 (H) : #blockages 492 : #preroutes 0
[01/24 19:43:07    789s] (I)      Layer 7 (V) : #blockages 492 : #preroutes 0
[01/24 19:43:07    789s] (I)      Layer 8 (H) : #blockages 492 : #preroutes 0
[01/24 19:43:07    789s] (I)      Layer 9 (V) : #blockages 270 : #preroutes 0
[01/24 19:43:07    789s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/24 19:43:07    789s] (I)      Number of ignored nets                =     19
[01/24 19:43:07    789s] (I)      Number of connected nets              =      0
[01/24 19:43:07    789s] (I)      Number of fixed nets                  =     19.  Ignored: Yes
[01/24 19:43:07    789s] (I)      Number of clock nets                  =     19.  Ignored: No
[01/24 19:43:07    789s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/24 19:43:07    789s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/24 19:43:07    789s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/24 19:43:07    789s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/24 19:43:07    789s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/24 19:43:07    789s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/24 19:43:07    789s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/24 19:43:07    789s] (I)      Ndr track 0 does not exist
[01/24 19:43:07    789s] (I)      ---------------------Grid Graph Info--------------------
[01/24 19:43:07    789s] (I)      Routing area        : (0, 0) - (484800, 477280)
[01/24 19:43:07    789s] (I)      Core area           : (30000, 30020) - (454800, 447260)
[01/24 19:43:07    789s] (I)      Site width          :   400  (dbu)
[01/24 19:43:07    789s] (I)      Row height          :  3420  (dbu)
[01/24 19:43:07    789s] (I)      GCell row height    :  3420  (dbu)
[01/24 19:43:07    789s] (I)      GCell width         :  3420  (dbu)
[01/24 19:43:07    789s] (I)      GCell height        :  3420  (dbu)
[01/24 19:43:07    789s] (I)      Grid                :   141   139    11
[01/24 19:43:07    789s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/24 19:43:07    789s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/24 19:43:07    789s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/24 19:43:07    789s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/24 19:43:07    789s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/24 19:43:07    789s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/24 19:43:07    789s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/24 19:43:07    789s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/24 19:43:07    789s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/24 19:43:07    789s] (I)      Total num of tracks :  1256  1212  1256  1212  1256  1212  1256  1212  1256   484   502
[01/24 19:43:07    789s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/24 19:43:07    789s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/24 19:43:07    789s] (I)      --------------------------------------------------------
[01/24 19:43:07    789s] 
[01/24 19:43:07    789s] [NR-eGR] ============ Routing rule table ============
[01/24 19:43:07    789s] [NR-eGR] Rule id: 0  Nets: 11762
[01/24 19:43:07    789s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/24 19:43:07    789s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/24 19:43:07    789s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/24 19:43:07    789s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/24 19:43:07    789s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/24 19:43:07    789s] [NR-eGR] ========================================
[01/24 19:43:07    789s] [NR-eGR] 
[01/24 19:43:07    789s] (I)      =============== Blocked Tracks ===============
[01/24 19:43:07    789s] (I)      +-------+---------+----------+---------------+
[01/24 19:43:07    789s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/24 19:43:07    789s] (I)      +-------+---------+----------+---------------+
[01/24 19:43:07    789s] (I)      |     1 |  177096 |   131699 |        74.37% |
[01/24 19:43:07    789s] (I)      |     2 |  168468 |     8364 |         4.96% |
[01/24 19:43:07    789s] (I)      |     3 |  177096 |     1476 |         0.83% |
[01/24 19:43:07    789s] (I)      |     4 |  168468 |     8364 |         4.96% |
[01/24 19:43:07    789s] (I)      |     5 |  177096 |     1476 |         0.83% |
[01/24 19:43:07    789s] (I)      |     6 |  168468 |     8364 |         4.96% |
[01/24 19:43:07    789s] (I)      |     7 |  177096 |     1476 |         0.83% |
[01/24 19:43:07    789s] (I)      |     8 |  168468 |     8364 |         4.96% |
[01/24 19:43:07    789s] (I)      |     9 |  177096 |     2952 |         1.67% |
[01/24 19:43:07    789s] (I)      |    10 |   67276 |     4288 |         6.37% |
[01/24 19:43:07    789s] (I)      |    11 |   70782 |    11968 |        16.91% |
[01/24 19:43:07    789s] (I)      +-------+---------+----------+---------------+
[01/24 19:43:07    789s] (I)      Finished Import and model ( CPU: 0.43 sec, Real: 0.43 sec, Curr Mem: 2385.61 MB )
[01/24 19:43:07    789s] (I)      Reset routing kernel
[01/24 19:43:07    789s] (I)      Started Global Routing ( Curr Mem: 2385.61 MB )
[01/24 19:43:07    789s] (I)      totalPins=39781  totalGlobalPin=38625 (97.09%)
[01/24 19:43:08    789s] (I)      total 2D Cap : 1534766 = (807728 H, 727038 V)
[01/24 19:43:08    789s] [NR-eGR] Layer group 1: route 11762 net(s) in layer range [1, 11]
[01/24 19:43:08    789s] (I)      
[01/24 19:43:08    789s] (I)      ============  Phase 1a Route ============
[01/24 19:43:08    789s] (I)      Usage: 124384 = (64341 H, 60043 V) = (7.97% H, 8.26% V) = (1.100e+05um H, 1.027e+05um V)
[01/24 19:43:08    789s] (I)      
[01/24 19:43:08    789s] (I)      ============  Phase 1b Route ============
[01/24 19:43:08    789s] (I)      Usage: 124384 = (64341 H, 60043 V) = (7.97% H, 8.26% V) = (1.100e+05um H, 1.027e+05um V)
[01/24 19:43:08    789s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.126966e+05um
[01/24 19:43:08    789s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/24 19:43:08    789s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/24 19:43:08    789s] (I)      
[01/24 19:43:08    789s] (I)      ============  Phase 1c Route ============
[01/24 19:43:08    789s] (I)      Usage: 124384 = (64341 H, 60043 V) = (7.97% H, 8.26% V) = (1.100e+05um H, 1.027e+05um V)
[01/24 19:43:08    789s] (I)      
[01/24 19:43:08    789s] (I)      ============  Phase 1d Route ============
[01/24 19:43:08    789s] (I)      Usage: 124384 = (64341 H, 60043 V) = (7.97% H, 8.26% V) = (1.100e+05um H, 1.027e+05um V)
[01/24 19:43:08    789s] (I)      
[01/24 19:43:08    789s] (I)      ============  Phase 1e Route ============
[01/24 19:43:08    789s] (I)      Usage: 124384 = (64341 H, 60043 V) = (7.97% H, 8.26% V) = (1.100e+05um H, 1.027e+05um V)
[01/24 19:43:08    789s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.126966e+05um
[01/24 19:43:08    789s] (I)      
[01/24 19:43:08    789s] (I)      ============  Phase 1l Route ============
[01/24 19:43:08    790s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/24 19:43:08    790s] (I)      Layer  1:      45734       164        46      117153       57987    (66.89%) 
[01/24 19:43:08    790s] (I)      Layer  2:     164998     48746         6           0      166366    ( 0.00%) 
[01/24 19:43:08    790s] (I)      Layer  3:     174664     46784         3           0      175140    ( 0.00%) 
[01/24 19:43:08    790s] (I)      Layer  4:     164998     21131         0           0      166366    ( 0.00%) 
[01/24 19:43:08    790s] (I)      Layer  5:     174664     13715         0           0      175140    ( 0.00%) 
[01/24 19:43:08    790s] (I)      Layer  6:     164998      1554         0           0      166366    ( 0.00%) 
[01/24 19:43:08    790s] (I)      Layer  7:     174664       700         0           0      175140    ( 0.00%) 
[01/24 19:43:08    790s] (I)      Layer  8:     164998       105         0           0      166366    ( 0.00%) 
[01/24 19:43:08    790s] (I)      Layer  9:     173722        47         0           0      175140    ( 0.00%) 
[01/24 19:43:08    790s] (I)      Layer 10:      62527         2         0        3174       63373    ( 4.77%) 
[01/24 19:43:08    790s] (I)      Layer 11:      58358         0         0        8273       61783    (11.81%) 
[01/24 19:43:08    790s] (I)      Total:       1524325    132948        55      128598     1549162    ( 7.66%) 
[01/24 19:43:08    790s] (I)      
[01/24 19:43:08    790s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/24 19:43:08    790s] [NR-eGR]                        OverCon           OverCon            
[01/24 19:43:08    790s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/24 19:43:08    790s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/24 19:43:08    790s] [NR-eGR] ---------------------------------------------------------------
[01/24 19:43:08    790s] [NR-eGR]  Metal1 ( 1)        38( 0.59%)         1( 0.02%)   ( 0.61%) 
[01/24 19:43:08    790s] [NR-eGR]  Metal2 ( 2)         5( 0.03%)         0( 0.00%)   ( 0.03%) 
[01/24 19:43:08    790s] [NR-eGR]  Metal3 ( 3)         3( 0.02%)         0( 0.00%)   ( 0.02%) 
[01/24 19:43:08    790s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:43:08    790s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:43:08    790s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:43:08    790s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:43:08    790s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:43:08    790s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:43:08    790s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:43:08    790s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/24 19:43:08    790s] [NR-eGR] ---------------------------------------------------------------
[01/24 19:43:08    790s] [NR-eGR]        Total        46( 0.02%)         1( 0.00%)   ( 0.02%) 
[01/24 19:43:08    790s] [NR-eGR] 
[01/24 19:43:08    790s] (I)      Finished Global Routing ( CPU: 0.29 sec, Real: 0.30 sec, Curr Mem: 2393.61 MB )
[01/24 19:43:08    790s] (I)      total 2D Cap : 1536176 = (808396 H, 727780 V)
[01/24 19:43:08    790s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/24 19:43:08    790s] (I)      ============= Track Assignment ============
[01/24 19:43:08    790s] (I)      Started Track Assignment (1T) ( Curr Mem: 2393.61 MB )
[01/24 19:43:08    790s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/24 19:43:08    790s] (I)      Run Multi-thread track assignment
[01/24 19:43:08    790s] (I)      Finished Track Assignment (1T) ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2393.61 MB )
[01/24 19:43:08    790s] (I)      Started Export ( Curr Mem: 2393.61 MB )
[01/24 19:43:08    790s] [NR-eGR]                  Length (um)   Vias 
[01/24 19:43:08    790s] [NR-eGR] ------------------------------------
[01/24 19:43:08    790s] [NR-eGR]  Metal1   (1H)         15301  41415 
[01/24 19:43:08    790s] [NR-eGR]  Metal2   (2V)         70404  27926 
[01/24 19:43:08    790s] [NR-eGR]  Metal3   (3H)         76970   5482 
[01/24 19:43:08    790s] [NR-eGR]  Metal4   (4V)         35223   2509 
[01/24 19:43:08    790s] [NR-eGR]  Metal5   (5H)         23579    474 
[01/24 19:43:08    790s] [NR-eGR]  Metal6   (6V)          2633     55 
[01/24 19:43:08    790s] [NR-eGR]  Metal7   (7H)          1253     27 
[01/24 19:43:08    790s] [NR-eGR]  Metal8   (8V)           171     17 
[01/24 19:43:08    790s] [NR-eGR]  Metal9   (9H)            93      6 
[01/24 19:43:08    790s] [NR-eGR]  Metal10  (10V)            0      2 
[01/24 19:43:08    790s] [NR-eGR]  Metal11  (11H)            2      0 
[01/24 19:43:08    790s] [NR-eGR] ------------------------------------
[01/24 19:43:08    790s] [NR-eGR]           Total       225628  77913 
[01/24 19:43:08    790s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:43:08    790s] [NR-eGR] Total half perimeter of net bounding box: 187432um
[01/24 19:43:08    790s] [NR-eGR] Total length: 225628um, number of vias: 77913
[01/24 19:43:08    790s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:43:08    790s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/24 19:43:08    790s] [NR-eGR] --------------------------------------------------------------------------
[01/24 19:43:08    790s] (I)      Finished Export ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 2384.10 MB )
[01/24 19:43:08    790s] Saved RC grid cleaned up.
[01/24 19:43:08    790s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.34 sec, Real: 1.36 sec, Curr Mem: 2360.10 MB )
[01/24 19:43:08    790s] (I)      ====================================== Runtime Summary =======================================
[01/24 19:43:08    790s] (I)       Step                                         %        Start       Finish      Real       CPU 
[01/24 19:43:08    790s] (I)      ----------------------------------------------------------------------------------------------
[01/24 19:43:08    790s] (I)       Early Global Route kernel              100.00%  1312.11 sec  1313.47 sec  1.36 sec  1.34 sec 
[01/24 19:43:08    790s] (I)       +-Import and model                      31.96%  1312.12 sec  1312.55 sec  0.43 sec  0.43 sec 
[01/24 19:43:08    790s] (I)       | +-Create place DB                      5.04%  1312.12 sec  1312.19 sec  0.07 sec  0.06 sec 
[01/24 19:43:08    790s] (I)       | | +-Import place data                  5.03%  1312.12 sec  1312.19 sec  0.07 sec  0.06 sec 
[01/24 19:43:08    790s] (I)       | | | +-Read instances and placement     1.15%  1312.12 sec  1312.13 sec  0.02 sec  0.02 sec 
[01/24 19:43:08    790s] (I)       | | | +-Read nets                        3.84%  1312.13 sec  1312.19 sec  0.05 sec  0.04 sec 
[01/24 19:43:08    790s] (I)       | +-Create route DB                     25.94%  1312.19 sec  1312.54 sec  0.35 sec  0.34 sec 
[01/24 19:43:08    790s] (I)       | | +-Import route data (1T)            25.89%  1312.19 sec  1312.54 sec  0.35 sec  0.34 sec 
[01/24 19:43:08    790s] (I)       | | | +-Read blockages ( Layer 1-11 )   17.20%  1312.19 sec  1312.43 sec  0.23 sec  0.24 sec 
[01/24 19:43:08    790s] (I)       | | | | +-Read routing blockages         0.00%  1312.19 sec  1312.19 sec  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)       | | | | +-Read instance blockages       16.92%  1312.20 sec  1312.43 sec  0.23 sec  0.23 sec 
[01/24 19:43:08    790s] (I)       | | | | +-Read PG blockages              0.09%  1312.43 sec  1312.43 sec  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)       | | | | +-Read clock blockages           0.01%  1312.43 sec  1312.43 sec  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)       | | | | +-Read other blockages           0.01%  1312.43 sec  1312.43 sec  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)       | | | | +-Read halo blockages            0.02%  1312.43 sec  1312.43 sec  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)       | | | | +-Read boundary cut boxes        0.00%  1312.43 sec  1312.43 sec  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)       | | | +-Read blackboxes                  0.00%  1312.43 sec  1312.43 sec  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)       | | | +-Read prerouted                   1.00%  1312.43 sec  1312.44 sec  0.01 sec  0.01 sec 
[01/24 19:43:08    790s] (I)       | | | +-Read unlegalized nets            0.33%  1312.44 sec  1312.45 sec  0.00 sec  0.01 sec 
[01/24 19:43:08    790s] (I)       | | | +-Read nets                        0.37%  1312.45 sec  1312.45 sec  0.01 sec  0.00 sec 
[01/24 19:43:08    790s] (I)       | | | +-Set up via pillars               0.01%  1312.45 sec  1312.45 sec  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)       | | | +-Initialize 3D grid graph         0.05%  1312.46 sec  1312.46 sec  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)       | | | +-Model blockage capacity          5.94%  1312.46 sec  1312.54 sec  0.08 sec  0.07 sec 
[01/24 19:43:08    790s] (I)       | | | | +-Initialize 3D capacity         5.76%  1312.46 sec  1312.54 sec  0.08 sec  0.07 sec 
[01/24 19:43:08    790s] (I)       | +-Read aux data                        0.00%  1312.54 sec  1312.54 sec  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)       | +-Others data preparation              0.09%  1312.54 sec  1312.54 sec  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)       | +-Create route kernel                  0.68%  1312.54 sec  1312.55 sec  0.01 sec  0.01 sec 
[01/24 19:43:08    790s] (I)       +-Global Routing                        22.06%  1312.55 sec  1312.85 sec  0.30 sec  0.29 sec 
[01/24 19:43:08    790s] (I)       | +-Initialization                       0.25%  1312.55 sec  1312.56 sec  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)       | +-Net group 1                         20.63%  1312.56 sec  1312.84 sec  0.28 sec  0.28 sec 
[01/24 19:43:08    790s] (I)       | | +-Generate topology                  1.44%  1312.56 sec  1312.58 sec  0.02 sec  0.02 sec 
[01/24 19:43:08    790s] (I)       | | +-Phase 1a                           3.59%  1312.58 sec  1312.63 sec  0.05 sec  0.05 sec 
[01/24 19:43:08    790s] (I)       | | | +-Pattern routing (1T)             3.17%  1312.58 sec  1312.62 sec  0.04 sec  0.05 sec 
[01/24 19:43:08    790s] (I)       | | | +-Add via demand to 2D             0.37%  1312.63 sec  1312.63 sec  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)       | | +-Phase 1b                           0.01%  1312.63 sec  1312.63 sec  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)       | | +-Phase 1c                           0.00%  1312.63 sec  1312.63 sec  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)       | | +-Phase 1d                           0.00%  1312.63 sec  1312.63 sec  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)       | | +-Phase 1e                           0.03%  1312.63 sec  1312.63 sec  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)       | | | +-Route legalization               0.00%  1312.63 sec  1312.63 sec  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)       | | +-Phase 1l                          15.08%  1312.63 sec  1312.84 sec  0.20 sec  0.20 sec 
[01/24 19:43:08    790s] (I)       | | | +-Layer assignment (1T)           14.83%  1312.64 sec  1312.84 sec  0.20 sec  0.19 sec 
[01/24 19:43:08    790s] (I)       | +-Clean cong LA                        0.00%  1312.84 sec  1312.84 sec  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)       +-Export 3D cong map                     0.82%  1312.85 sec  1312.86 sec  0.01 sec  0.01 sec 
[01/24 19:43:08    790s] (I)       | +-Export 2D cong map                   0.06%  1312.86 sec  1312.86 sec  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)       +-Extract Global 3D Wires                0.56%  1312.89 sec  1312.90 sec  0.01 sec  0.01 sec 
[01/24 19:43:08    790s] (I)       +-Track Assignment (1T)                 17.07%  1312.90 sec  1313.13 sec  0.23 sec  0.23 sec 
[01/24 19:43:08    790s] (I)       | +-Initialization                       0.08%  1312.90 sec  1312.90 sec  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)       | +-Track Assignment Kernel             16.60%  1312.90 sec  1313.13 sec  0.23 sec  0.22 sec 
[01/24 19:43:08    790s] (I)       | +-Free Memory                          0.01%  1313.13 sec  1313.13 sec  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)       +-Export                                24.52%  1313.13 sec  1313.46 sec  0.33 sec  0.33 sec 
[01/24 19:43:08    790s] (I)       | +-Export DB wires                      8.18%  1313.13 sec  1313.24 sec  0.11 sec  0.11 sec 
[01/24 19:43:08    790s] (I)       | | +-Export all nets                    6.19%  1313.14 sec  1313.22 sec  0.08 sec  0.09 sec 
[01/24 19:43:08    790s] (I)       | | +-Set wire vias                      1.47%  1313.22 sec  1313.24 sec  0.02 sec  0.02 sec 
[01/24 19:43:08    790s] (I)       | +-Report wirelength                    3.44%  1313.24 sec  1313.29 sec  0.05 sec  0.05 sec 
[01/24 19:43:08    790s] (I)       | +-Update net boxes                     3.54%  1313.29 sec  1313.34 sec  0.05 sec  0.04 sec 
[01/24 19:43:08    790s] (I)       | +-Update timing                        9.28%  1313.34 sec  1313.46 sec  0.13 sec  0.12 sec 
[01/24 19:43:08    790s] (I)       +-Postprocess design                     0.36%  1313.46 sec  1313.47 sec  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)      ===================== Summary by functions =====================
[01/24 19:43:08    790s] (I)       Lv  Step                                 %      Real       CPU 
[01/24 19:43:08    790s] (I)      ----------------------------------------------------------------
[01/24 19:43:08    790s] (I)        0  Early Global Route kernel      100.00%  1.36 sec  1.34 sec 
[01/24 19:43:08    790s] (I)        1  Import and model                31.96%  0.43 sec  0.43 sec 
[01/24 19:43:08    790s] (I)        1  Export                          24.52%  0.33 sec  0.33 sec 
[01/24 19:43:08    790s] (I)        1  Global Routing                  22.06%  0.30 sec  0.29 sec 
[01/24 19:43:08    790s] (I)        1  Track Assignment (1T)           17.07%  0.23 sec  0.23 sec 
[01/24 19:43:08    790s] (I)        1  Export 3D cong map               0.82%  0.01 sec  0.01 sec 
[01/24 19:43:08    790s] (I)        1  Extract Global 3D Wires          0.56%  0.01 sec  0.01 sec 
[01/24 19:43:08    790s] (I)        1  Postprocess design               0.36%  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)        2  Create route DB                 25.94%  0.35 sec  0.34 sec 
[01/24 19:43:08    790s] (I)        2  Net group 1                     20.63%  0.28 sec  0.28 sec 
[01/24 19:43:08    790s] (I)        2  Track Assignment Kernel         16.60%  0.23 sec  0.22 sec 
[01/24 19:43:08    790s] (I)        2  Update timing                    9.28%  0.13 sec  0.12 sec 
[01/24 19:43:08    790s] (I)        2  Export DB wires                  8.18%  0.11 sec  0.11 sec 
[01/24 19:43:08    790s] (I)        2  Create place DB                  5.04%  0.07 sec  0.06 sec 
[01/24 19:43:08    790s] (I)        2  Update net boxes                 3.54%  0.05 sec  0.04 sec 
[01/24 19:43:08    790s] (I)        2  Report wirelength                3.44%  0.05 sec  0.05 sec 
[01/24 19:43:08    790s] (I)        2  Create route kernel              0.68%  0.01 sec  0.01 sec 
[01/24 19:43:08    790s] (I)        2  Initialization                   0.33%  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)        2  Others data preparation          0.09%  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)        2  Export 2D cong map               0.06%  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)        3  Import route data (1T)          25.89%  0.35 sec  0.34 sec 
[01/24 19:43:08    790s] (I)        3  Phase 1l                        15.08%  0.20 sec  0.20 sec 
[01/24 19:43:08    790s] (I)        3  Export all nets                  6.19%  0.08 sec  0.09 sec 
[01/24 19:43:08    790s] (I)        3  Import place data                5.03%  0.07 sec  0.06 sec 
[01/24 19:43:08    790s] (I)        3  Phase 1a                         3.59%  0.05 sec  0.05 sec 
[01/24 19:43:08    790s] (I)        3  Set wire vias                    1.47%  0.02 sec  0.02 sec 
[01/24 19:43:08    790s] (I)        3  Generate topology                1.44%  0.02 sec  0.02 sec 
[01/24 19:43:08    790s] (I)        3  Phase 1e                         0.03%  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)        3  Phase 1b                         0.01%  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)        4  Read blockages ( Layer 1-11 )   17.20%  0.23 sec  0.24 sec 
[01/24 19:43:08    790s] (I)        4  Layer assignment (1T)           14.83%  0.20 sec  0.19 sec 
[01/24 19:43:08    790s] (I)        4  Model blockage capacity          5.94%  0.08 sec  0.07 sec 
[01/24 19:43:08    790s] (I)        4  Read nets                        4.21%  0.06 sec  0.04 sec 
[01/24 19:43:08    790s] (I)        4  Pattern routing (1T)             3.17%  0.04 sec  0.05 sec 
[01/24 19:43:08    790s] (I)        4  Read instances and placement     1.15%  0.02 sec  0.02 sec 
[01/24 19:43:08    790s] (I)        4  Read prerouted                   1.00%  0.01 sec  0.01 sec 
[01/24 19:43:08    790s] (I)        4  Add via demand to 2D             0.37%  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)        4  Read unlegalized nets            0.33%  0.00 sec  0.01 sec 
[01/24 19:43:08    790s] (I)        4  Initialize 3D grid graph         0.05%  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)        5  Read instance blockages         16.92%  0.23 sec  0.23 sec 
[01/24 19:43:08    790s] (I)        5  Initialize 3D capacity           5.76%  0.08 sec  0.07 sec 
[01/24 19:43:08    790s] (I)        5  Read PG blockages                0.09%  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/24 19:43:08    790s] Extraction called for design 'picorv32' of instances=9340 and nets=13854 using extraction engine 'preRoute' .
[01/24 19:43:08    790s] PreRoute RC Extraction called for design picorv32.
[01/24 19:43:08    790s] RC Extraction called in multi-corner(1) mode.
[01/24 19:43:08    790s] RCMode: PreRoute
[01/24 19:43:08    790s]       RC Corner Indexes            0   
[01/24 19:43:08    790s] Capacitance Scaling Factor   : 1.00000 
[01/24 19:43:08    790s] Resistance Scaling Factor    : 1.00000 
[01/24 19:43:08    790s] Clock Cap. Scaling Factor    : 1.00000 
[01/24 19:43:08    790s] Clock Res. Scaling Factor    : 1.00000 
[01/24 19:43:08    790s] Shrink Factor                : 1.00000
[01/24 19:43:08    790s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/24 19:43:08    790s] Using Quantus QRC technology file ...
[01/24 19:43:08    790s] 
[01/24 19:43:08    790s] Trim Metal Layers:
[01/24 19:43:08    790s] LayerId::1 widthSet size::2
[01/24 19:43:08    790s] LayerId::2 widthSet size::2
[01/24 19:43:08    790s] LayerId::3 widthSet size::2
[01/24 19:43:08    790s] LayerId::4 widthSet size::2
[01/24 19:43:08    790s] LayerId::5 widthSet size::2
[01/24 19:43:08    790s] LayerId::6 widthSet size::2
[01/24 19:43:08    790s] LayerId::7 widthSet size::2
[01/24 19:43:08    790s] LayerId::8 widthSet size::2
[01/24 19:43:08    790s] LayerId::9 widthSet size::2
[01/24 19:43:08    790s] LayerId::10 widthSet size::2
[01/24 19:43:08    790s] LayerId::11 widthSet size::2
[01/24 19:43:08    790s] Updating RC grid for preRoute extraction ...
[01/24 19:43:08    790s] eee: pegSigSF::1.070000
[01/24 19:43:08    790s] Initializing multi-corner resistance tables ...
[01/24 19:43:09    790s] eee: l::1 avDens::0.144701 usedTrk::2552.531414 availTrk::17640.000000 sigTrk::2552.531414
[01/24 19:43:09    790s] eee: l::2 avDens::0.263499 usedTrk::4122.836883 availTrk::15646.500000 sigTrk::4122.836883
[01/24 19:43:09    790s] eee: l::3 avDens::0.274425 usedTrk::4519.781007 availTrk::16470.000000 sigTrk::4519.781007
[01/24 19:43:09    790s] eee: l::4 avDens::0.141500 usedTrk::2080.906049 availTrk::14706.000000 sigTrk::2080.906049
[01/24 19:43:09    790s] eee: l::5 avDens::0.092271 usedTrk::1395.134562 availTrk::15120.000000 sigTrk::1395.134562
[01/24 19:43:09    790s] eee: l::6 avDens::0.015510 usedTrk::173.720174 availTrk::11200.500000 sigTrk::173.720174
[01/24 19:43:09    790s] eee: l::7 avDens::0.016845 usedTrk::75.800555 availTrk::4500.000000 sigTrk::75.800555
[01/24 19:43:09    790s] eee: l::8 avDens::0.010856 usedTrk::13.922485 availTrk::1282.500000 sigTrk::13.922485
[01/24 19:43:09    790s] eee: l::9 avDens::0.009992 usedTrk::6.294737 availTrk::630.000000 sigTrk::6.294737
[01/24 19:43:09    790s] eee: l::10 avDens::0.085734 usedTrk::123.147629 availTrk::1436.400000 sigTrk::123.147629
[01/24 19:43:09    790s] eee: l::11 avDens::0.054090 usedTrk::163.569531 availTrk::3024.000000 sigTrk::163.569531
[01/24 19:43:09    790s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:43:09    790s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.253642 uaWl=1.000000 uaWlH=0.269263 aWlH=0.000000 lMod=0 pMax=0.823200 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 19:43:09    790s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 2355.098M)
[01/24 19:43:09    791s] Compute RC Scale Done ...
[01/24 19:43:09    791s] OPERPROF: Starting HotSpotCal at level 1, MEM:2374.2M, EPOCH TIME: 1706118189.573549
[01/24 19:43:09    791s] [hotspot] +------------+---------------+---------------+
[01/24 19:43:09    791s] [hotspot] |            |   max hotspot | total hotspot |
[01/24 19:43:09    791s] [hotspot] +------------+---------------+---------------+
[01/24 19:43:09    791s] [hotspot] | normalized |          0.00 |          0.00 |
[01/24 19:43:09    791s] [hotspot] +------------+---------------+---------------+
[01/24 19:43:09    791s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/24 19:43:09    791s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/24 19:43:09    791s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.002, MEM:2374.2M, EPOCH TIME: 1706118189.575972
[01/24 19:43:09    791s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[01/24 19:43:09    791s] Begin: GigaOpt Route Type Constraints Refinement
[01/24 19:43:09    791s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:13:11.3/0:47:17.7 (0.3), mem = 2374.2M
[01/24 19:43:09    791s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.33
[01/24 19:43:09    791s] ### Creating RouteCongInterface, started
[01/24 19:43:09    791s] 
[01/24 19:43:09    791s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/24 19:43:09    791s] 
[01/24 19:43:09    791s] #optDebug: {0, 1.000}
[01/24 19:43:09    791s] ### Creating RouteCongInterface, finished
[01/24 19:43:09    791s] Updated routing constraints on 0 nets.
[01/24 19:43:09    791s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.33
[01/24 19:43:09    791s] Bottom Preferred Layer:
[01/24 19:43:09    791s] +---------------+------------+----------+
[01/24 19:43:09    791s] |     Layer     |    CLK     |   Rule   |
[01/24 19:43:09    791s] +---------------+------------+----------+
[01/24 19:43:09    791s] | Metal5 (z=5)  |         16 | default  |
[01/24 19:43:09    791s] +---------------+------------+----------+
[01/24 19:43:09    791s] | Metal5 (z=5)  |          3 | NDR_13   |
[01/24 19:43:09    791s] +---------------+------------+----------+
[01/24 19:43:09    791s] Via Pillar Rule:
[01/24 19:43:09    791s]     None
[01/24 19:43:09    791s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:13:11.4/0:47:17.8 (0.3), mem = 2374.2M
[01/24 19:43:09    791s] 
[01/24 19:43:09    791s] =============================================================================================
[01/24 19:43:09    791s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        21.35-s114_1
[01/24 19:43:09    791s] =============================================================================================
[01/24 19:43:09    791s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:43:09    791s] ---------------------------------------------------------------------------------------------
[01/24 19:43:09    791s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  77.6 % )     0:00:00.1 /  0:00:00.0    0.9
[01/24 19:43:09    791s] [ MISC                   ]          0:00:00.0  (  22.4 % )     0:00:00.0 /  0:00:00.0    1.2
[01/24 19:43:09    791s] ---------------------------------------------------------------------------------------------
[01/24 19:43:09    791s]  CongRefineRouteType #2 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 19:43:09    791s] ---------------------------------------------------------------------------------------------
[01/24 19:43:09    791s] 
[01/24 19:43:09    791s] End: GigaOpt Route Type Constraints Refinement
[01/24 19:43:09    791s] skip EGR on cluster skew clock nets.
[01/24 19:43:09    791s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/24 19:43:09    791s] #################################################################################
[01/24 19:43:09    791s] # Design Stage: PreRoute
[01/24 19:43:09    791s] # Design Name: picorv32
[01/24 19:43:09    791s] # Design Mode: 45nm
[01/24 19:43:09    791s] # Analysis Mode: MMMC Non-OCV 
[01/24 19:43:09    791s] # Parasitics Mode: No SPEF/RCDB 
[01/24 19:43:09    791s] # Signoff Settings: SI Off 
[01/24 19:43:09    791s] #################################################################################
[01/24 19:43:10    792s] Calculate delays in Single mode...
[01/24 19:43:10    792s] Topological Sorting (REAL = 0:00:00.0, MEM = 2372.2M, InitMEM = 2372.2M)
[01/24 19:43:10    792s] Start delay calculation (fullDC) (1 T). (MEM=2372.18)
[01/24 19:43:10    792s] End AAE Lib Interpolated Model. (MEM=2383.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:43:13    795s] Total number of fetched objects 13659
[01/24 19:43:13    795s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/24 19:43:13    795s] End delay calculation. (MEM=2413.84 CPU=0:00:02.5 REAL=0:00:02.0)
[01/24 19:43:13    795s] End delay calculation (fullDC). (MEM=2413.84 CPU=0:00:03.2 REAL=0:00:03.0)
[01/24 19:43:13    795s] *** CDM Built up (cpu=0:00:03.8  real=0:00:04.0  mem= 2413.8M) ***
[01/24 19:43:14    795s] Begin: GigaOpt postEco DRV Optimization
[01/24 19:43:14    795s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[01/24 19:43:14    795s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:13:15.9/0:47:22.3 (0.3), mem = 2413.8M
[01/24 19:43:14    795s] Info: 19 nets with fixed/cover wires excluded.
[01/24 19:43:14    795s] Info: 19 clock nets excluded from IPO operation.
[01/24 19:43:14    795s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.34
[01/24 19:43:14    795s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:43:14    795s] ### Creating PhyDesignMc. totSessionCpu=0:13:16 mem=2413.8M
[01/24 19:43:14    795s] OPERPROF: Starting DPlace-Init at level 1, MEM:2413.8M, EPOCH TIME: 1706118194.157587
[01/24 19:43:14    795s] Processing tracks to init pin-track alignment.
[01/24 19:43:14    795s] z: 2, totalTracks: 1
[01/24 19:43:14    795s] z: 4, totalTracks: 1
[01/24 19:43:14    795s] z: 6, totalTracks: 1
[01/24 19:43:14    795s] z: 8, totalTracks: 1
[01/24 19:43:14    795s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:43:14    795s] All LLGs are deleted
[01/24 19:43:14    795s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:43:14    795s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:43:14    795s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2413.8M, EPOCH TIME: 1706118194.169118
[01/24 19:43:14    795s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2413.8M, EPOCH TIME: 1706118194.169474
[01/24 19:43:14    795s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2413.8M, EPOCH TIME: 1706118194.172695
[01/24 19:43:14    795s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:43:14    795s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:43:14    795s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2413.8M, EPOCH TIME: 1706118194.175027
[01/24 19:43:14    795s] Max number of tech site patterns supported in site array is 256.
[01/24 19:43:14    795s] Core basic site is CoreSite
[01/24 19:43:14    795s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2413.8M, EPOCH TIME: 1706118194.224728
[01/24 19:43:14    795s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 19:43:14    795s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 19:43:14    795s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2413.8M, EPOCH TIME: 1706118194.227040
[01/24 19:43:14    795s] Fast DP-INIT is on for default
[01/24 19:43:14    795s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 19:43:14    795s] Atter site array init, number of instance map data is 0.
[01/24 19:43:14    795s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.059, MEM:2413.8M, EPOCH TIME: 1706118194.234375
[01/24 19:43:14    795s] 
[01/24 19:43:14    795s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:43:14    795s] 
[01/24 19:43:14    795s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 19:43:14    795s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.065, MEM:2413.8M, EPOCH TIME: 1706118194.237854
[01/24 19:43:14    795s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2413.8M, EPOCH TIME: 1706118194.237950
[01/24 19:43:14    795s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2413.8M, EPOCH TIME: 1706118194.238029
[01/24 19:43:14    795s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2413.8MB).
[01/24 19:43:14    795s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.083, MEM:2413.8M, EPOCH TIME: 1706118194.240249
[01/24 19:43:14    796s] TotalInstCnt at PhyDesignMc Initialization: 9340
[01/24 19:43:14    796s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:16 mem=2413.8M
[01/24 19:43:14    796s] ### Creating RouteCongInterface, started
[01/24 19:43:14    796s] 
[01/24 19:43:14    796s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/24 19:43:14    796s] 
[01/24 19:43:14    796s] #optDebug: {0, 1.000}
[01/24 19:43:14    796s] ### Creating RouteCongInterface, finished
[01/24 19:43:14    796s] {MG  {8 0 3.6 0.0883025}  {10 0 12.7 0.306666} }
[01/24 19:43:14    796s] ### Creating LA Mngr. totSessionCpu=0:13:16 mem=2413.8M
[01/24 19:43:14    796s] ### Creating LA Mngr, finished. totSessionCpu=0:13:16 mem=2413.8M
[01/24 19:43:15    796s] [GPS-DRV] Optimizer parameters ============================= 
[01/24 19:43:15    796s] [GPS-DRV] maxDensity (design): 0.95
[01/24 19:43:15    796s] [GPS-DRV] maxLocalDensity: 0.98
[01/24 19:43:15    796s] [GPS-DRV] All active and enabled setup views
[01/24 19:43:15    796s] [GPS-DRV]     default_emulate_view
[01/24 19:43:15    796s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/24 19:43:15    796s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/24 19:43:15    796s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/24 19:43:15    796s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/24 19:43:15    796s] [GPS-DRV] timing-driven DRV settings
[01/24 19:43:15    796s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/24 19:43:15    796s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2448.2M, EPOCH TIME: 1706118195.056315
[01/24 19:43:15    796s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2448.2M, EPOCH TIME: 1706118195.057301
[01/24 19:43:15    797s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:43:15    797s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/24 19:43:15    797s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:43:15    797s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/24 19:43:15    797s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:43:15    797s] Info: violation cost 6.333928 (cap = 0.000000, tran = 6.333928, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 19:43:15    797s] |    35|   159|    -0.13|     0|     0|     0.00|     0|     0|     0|     0|     1.85|     0.00|       0|       0|       0| 71.35%|          |         |
[01/24 19:43:16    798s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 19:43:16    798s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.04|     0.00|      29|       3|      10| 71.47%| 0:00:01.0|  2502.3M|
[01/24 19:43:16    798s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 19:43:16    798s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.04|     0.00|       0|       0|       0| 71.47%| 0:00:00.0|  2502.3M|
[01/24 19:43:16    798s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:43:16    798s] Bottom Preferred Layer:
[01/24 19:43:16    798s] +---------------+------------+----------+
[01/24 19:43:16    798s] |     Layer     |    CLK     |   Rule   |
[01/24 19:43:16    798s] +---------------+------------+----------+
[01/24 19:43:16    798s] | Metal5 (z=5)  |         16 | default  |
[01/24 19:43:16    798s] +---------------+------------+----------+
[01/24 19:43:16    798s] | Metal5 (z=5)  |          3 | NDR_13   |
[01/24 19:43:16    798s] +---------------+------------+----------+
[01/24 19:43:16    798s] Via Pillar Rule:
[01/24 19:43:16    798s]     None
[01/24 19:43:16    798s] 
[01/24 19:43:16    798s] *** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=2502.3M) ***
[01/24 19:43:16    798s] 
[01/24 19:43:16    798s] Total-nets :: 11813, Stn-nets :: 2, ratio :: 0.0169305 %, Total-len 225632, Stn-len 365.05
[01/24 19:43:16    798s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2483.3M, EPOCH TIME: 1706118196.479388
[01/24 19:43:16    798s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9372).
[01/24 19:43:16    798s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:43:16    798s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:43:16    798s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:43:16    798s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.071, MEM:2397.3M, EPOCH TIME: 1706118196.550806
[01/24 19:43:16    798s] TotalInstCnt at PhyDesignMc Destruction: 9372
[01/24 19:43:16    798s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.34
[01/24 19:43:16    798s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:13:18.3/0:47:24.7 (0.3), mem = 2397.3M
[01/24 19:43:16    798s] 
[01/24 19:43:16    798s] =============================================================================================
[01/24 19:43:16    798s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     21.35-s114_1
[01/24 19:43:16    798s] =============================================================================================
[01/24 19:43:16    798s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:43:16    798s] ---------------------------------------------------------------------------------------------
[01/24 19:43:16    798s] [ SlackTraversorInit     ]      1   0:00:00.4  (  17.5 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 19:43:16    798s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:43:16    798s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.2 % )     0:00:00.2 /  0:00:00.2    0.9
[01/24 19:43:16    798s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[01/24 19:43:16    798s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 19:43:16    798s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:43:16    798s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.9 /  0:00:00.9    1.0
[01/24 19:43:16    798s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.7 /  0:00:00.8    1.0
[01/24 19:43:16    798s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:43:16    798s] [ OptEval                ]      3   0:00:00.3  (  13.5 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:43:16    798s] [ OptCommit              ]      3   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.1
[01/24 19:43:16    798s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.2    0.9
[01/24 19:43:16    798s] [ IncrDelayCalc          ]     15   0:00:00.2  (   7.6 % )     0:00:00.2 /  0:00:00.2    0.9
[01/24 19:43:16    798s] [ DrvFindVioNets         ]      3   0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:43:16    798s] [ DrvComputeSummary      ]      3   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    0.9
[01/24 19:43:16    798s] [ IncrTimingUpdate       ]      3   0:00:00.2  (   7.3 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:43:16    798s] [ MISC                   ]          0:00:00.8  (  32.8 % )     0:00:00.8 /  0:00:00.8    1.0
[01/24 19:43:16    798s] ---------------------------------------------------------------------------------------------
[01/24 19:43:16    798s]  DrvOpt #2 TOTAL                    0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.4    1.0
[01/24 19:43:16    798s] ---------------------------------------------------------------------------------------------
[01/24 19:43:16    798s] 
[01/24 19:43:16    798s] End: GigaOpt postEco DRV Optimization
[01/24 19:43:16    798s] **INFO: Flow update: Design timing is met.
[01/24 19:43:16    798s] Running refinePlace -preserveRouting true -hardFence false
[01/24 19:43:16    798s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2397.3M, EPOCH TIME: 1706118196.561893
[01/24 19:43:16    798s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2397.3M, EPOCH TIME: 1706118196.562009
[01/24 19:43:16    798s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2397.3M, EPOCH TIME: 1706118196.562139
[01/24 19:43:16    798s] Processing tracks to init pin-track alignment.
[01/24 19:43:16    798s] z: 2, totalTracks: 1
[01/24 19:43:16    798s] z: 4, totalTracks: 1
[01/24 19:43:16    798s] z: 6, totalTracks: 1
[01/24 19:43:16    798s] z: 8, totalTracks: 1
[01/24 19:43:16    798s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:43:16    798s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2397.3M, EPOCH TIME: 1706118196.574622
[01/24 19:43:16    798s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:43:16    798s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:43:16    798s] 
[01/24 19:43:16    798s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:43:16    798s] 
[01/24 19:43:16    798s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 19:43:16    798s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.050, REAL:0.053, MEM:2397.3M, EPOCH TIME: 1706118196.627533
[01/24 19:43:16    798s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2397.3M, EPOCH TIME: 1706118196.627653
[01/24 19:43:16    798s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2397.3M, EPOCH TIME: 1706118196.627734
[01/24 19:43:16    798s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2397.3MB).
[01/24 19:43:16    798s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.070, REAL:0.074, MEM:2397.3M, EPOCH TIME: 1706118196.635746
[01/24 19:43:16    798s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.070, REAL:0.074, MEM:2397.3M, EPOCH TIME: 1706118196.635823
[01/24 19:43:16    798s] TDRefine: refinePlace mode is spiral
[01/24 19:43:16    798s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.82999.19
[01/24 19:43:16    798s] OPERPROF:   Starting RefinePlace at level 2, MEM:2397.3M, EPOCH TIME: 1706118196.635923
[01/24 19:43:16    798s] *** Starting refinePlace (0:13:18 mem=2397.3M) ***
[01/24 19:43:16    798s] Total net bbox length = 1.876e+05 (9.820e+04 8.935e+04) (ext = 1.291e+04)
[01/24 19:43:16    798s] 
[01/24 19:43:16    798s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:43:16    798s] (I)      Default pattern map key = picorv32_default.
[01/24 19:43:16    798s] (I)      Default pattern map key = picorv32_default.
[01/24 19:43:16    798s] 
[01/24 19:43:16    798s] Starting Small incrNP...
[01/24 19:43:16    798s] User Input Parameters:
[01/24 19:43:16    798s] - Congestion Driven    : Off
[01/24 19:43:16    798s] - Timing Driven        : Off
[01/24 19:43:16    798s] - Area-Violation Based : Off
[01/24 19:43:16    798s] - Start Rollback Level : -5
[01/24 19:43:16    798s] - Legalized            : On
[01/24 19:43:16    798s] - Window Based         : Off
[01/24 19:43:16    798s] - eDen incr mode       : Off
[01/24 19:43:16    798s] - Small incr mode      : On
[01/24 19:43:16    798s] 
[01/24 19:43:16    798s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2397.3M, EPOCH TIME: 1706118196.660479
[01/24 19:43:16    798s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2397.3M, EPOCH TIME: 1706118196.662929
[01/24 19:43:16    798s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.006, MEM:2397.3M, EPOCH TIME: 1706118196.669159
[01/24 19:43:16    798s] default core: bins with density > 0.750 = 47.34 % ( 80 / 169 )
[01/24 19:43:16    798s] Density distribution unevenness ratio = 6.306%
[01/24 19:43:16    798s] Density distribution unevenness ratio (U70) = 6.306%
[01/24 19:43:16    798s] Density distribution unevenness ratio (U80) = 0.676%
[01/24 19:43:16    798s] Density distribution unevenness ratio (U90) = 0.000%
[01/24 19:43:16    798s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.009, MEM:2397.3M, EPOCH TIME: 1706118196.669359
[01/24 19:43:16    798s] cost 0.918605, thresh 1.000000
[01/24 19:43:16    798s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2397.3M)
[01/24 19:43:16    798s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[01/24 19:43:16    798s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2397.3M, EPOCH TIME: 1706118196.670186
[01/24 19:43:16    798s] Starting refinePlace ...
[01/24 19:43:16    798s] (I)      Default pattern map key = picorv32_default.
[01/24 19:43:16    798s] One DDP V2 for no tweak run.
[01/24 19:43:16    798s] (I)      Default pattern map key = picorv32_default.
[01/24 19:43:16    798s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2397.3M, EPOCH TIME: 1706118196.701996
[01/24 19:43:16    798s] DDP initSite1 nrRow 122 nrJob 122
[01/24 19:43:16    798s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2397.3M, EPOCH TIME: 1706118196.702116
[01/24 19:43:16    798s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2397.3M, EPOCH TIME: 1706118196.702420
[01/24 19:43:16    798s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2397.3M, EPOCH TIME: 1706118196.702509
[01/24 19:43:16    798s] DDP markSite nrRow 122 nrJob 122
[01/24 19:43:16    798s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2397.3M, EPOCH TIME: 1706118196.702985
[01/24 19:43:16    798s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2397.3M, EPOCH TIME: 1706118196.703062
[01/24 19:43:16    798s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/24 19:43:16    798s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2397.3M, EPOCH TIME: 1706118196.719943
[01/24 19:43:16    798s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2397.3M, EPOCH TIME: 1706118196.720032
[01/24 19:43:16    798s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.003, MEM:2397.3M, EPOCH TIME: 1706118196.722826
[01/24 19:43:16    798s] ** Cut row section cpu time 0:00:00.0.
[01/24 19:43:16    798s]  ** Cut row section real time 0:00:00.0.
[01/24 19:43:16    798s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.003, MEM:2397.3M, EPOCH TIME: 1706118196.722956
[01/24 19:43:16    798s]   Spread Effort: high, pre-route mode, useDDP on.
[01/24 19:43:16    798s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2397.3MB) @(0:13:18 - 0:13:19).
[01/24 19:43:16    798s] Move report: preRPlace moves 16 insts, mean move: 0.45 um, max move: 0.80 um 
[01/24 19:43:16    798s] 	Max move on inst (g186472__5107): (73.80, 86.83) --> (74.60, 86.83)
[01/24 19:43:16    798s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: NAND3X1
[01/24 19:43:16    798s] wireLenOptFixPriorityInst 494 inst fixed
[01/24 19:43:16    798s] 
[01/24 19:43:16    798s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[01/24 19:43:17    799s] Move report: legalization moves 52 insts, mean move: 2.34 um, max move: 9.00 um spiral
[01/24 19:43:17    799s] 	Max move on inst (FE_OFC888_n_3246): (37.40, 119.32) --> (46.40, 119.32)
[01/24 19:43:17    799s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:01.0)
[01/24 19:43:17    799s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/24 19:43:17    799s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=2400.3MB) @(0:13:19 - 0:13:19).
[01/24 19:43:17    799s] Move report: Detail placement moves 68 insts, mean move: 1.89 um, max move: 9.00 um 
[01/24 19:43:17    799s] 	Max move on inst (FE_OFC888_n_3246): (37.40, 119.32) --> (46.40, 119.32)
[01/24 19:43:17    799s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2400.3MB
[01/24 19:43:17    799s] Statistics of distance of Instance movement in refine placement:
[01/24 19:43:17    799s]   maximum (X+Y) =         9.00 um
[01/24 19:43:17    799s]   inst (FE_OFC888_n_3246) with max move: (37.4, 119.32) -> (46.4, 119.32)
[01/24 19:43:17    799s]   mean    (X+Y) =         1.89 um
[01/24 19:43:17    799s] Summary Report:
[01/24 19:43:17    799s] Instances move: 68 (out of 9354 movable)
[01/24 19:43:17    799s] Instances flipped: 0
[01/24 19:43:17    799s] Mean displacement: 1.89 um
[01/24 19:43:17    799s] Max displacement: 9.00 um (Instance: FE_OFC888_n_3246) (37.4, 119.32) -> (46.4, 119.32)
[01/24 19:43:17    799s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/24 19:43:17    799s] Total instances moved : 68
[01/24 19:43:17    799s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.630, REAL:0.630, MEM:2400.3M, EPOCH TIME: 1706118197.300058
[01/24 19:43:17    799s] Total net bbox length = 1.877e+05 (9.827e+04 8.938e+04) (ext = 1.291e+04)
[01/24 19:43:17    799s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2400.3MB
[01/24 19:43:17    799s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=2400.3MB) @(0:13:18 - 0:13:19).
[01/24 19:43:17    799s] *** Finished refinePlace (0:13:19 mem=2400.3M) ***
[01/24 19:43:17    799s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.82999.19
[01/24 19:43:17    799s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.670, REAL:0.670, MEM:2400.3M, EPOCH TIME: 1706118197.306286
[01/24 19:43:17    799s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2400.3M, EPOCH TIME: 1706118197.306383
[01/24 19:43:17    799s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9372).
[01/24 19:43:17    799s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:43:17    799s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:43:17    799s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:43:17    799s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.060, REAL:0.056, MEM:2397.3M, EPOCH TIME: 1706118197.362047
[01/24 19:43:17    799s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.800, REAL:0.800, MEM:2397.3M, EPOCH TIME: 1706118197.362253
[01/24 19:43:17    799s] **INFO: Flow update: Design timing is met.
[01/24 19:43:17    799s] **INFO: Flow update: Design timing is met.
[01/24 19:43:17    799s] **INFO: Flow update: Design timing is met.
[01/24 19:43:17    799s] #optDebug: fT-D <X 1 0 0 0>
[01/24 19:43:17    799s] Register exp ratio and priority group on 0 nets on 13691 nets : 
[01/24 19:43:17    799s] 
[01/24 19:43:17    799s] Active setup views:
[01/24 19:43:17    799s]  default_emulate_view
[01/24 19:43:17    799s]   Dominating endpoints: 0
[01/24 19:43:17    799s]   Dominating TNS: -0.000
[01/24 19:43:17    799s] 
[01/24 19:43:17    799s] Extraction called for design 'picorv32' of instances=9372 and nets=13886 using extraction engine 'preRoute' .
[01/24 19:43:17    799s] PreRoute RC Extraction called for design picorv32.
[01/24 19:43:17    799s] RC Extraction called in multi-corner(1) mode.
[01/24 19:43:17    799s] RCMode: PreRoute
[01/24 19:43:17    799s]       RC Corner Indexes            0   
[01/24 19:43:17    799s] Capacitance Scaling Factor   : 1.00000 
[01/24 19:43:17    799s] Resistance Scaling Factor    : 1.00000 
[01/24 19:43:17    799s] Clock Cap. Scaling Factor    : 1.00000 
[01/24 19:43:17    799s] Clock Res. Scaling Factor    : 1.00000 
[01/24 19:43:17    799s] Shrink Factor                : 1.00000
[01/24 19:43:17    799s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/24 19:43:17    799s] Using Quantus QRC technology file ...
[01/24 19:43:17    799s] 
[01/24 19:43:17    799s] Trim Metal Layers:
[01/24 19:43:17    799s] LayerId::1 widthSet size::2
[01/24 19:43:17    799s] LayerId::2 widthSet size::2
[01/24 19:43:17    799s] LayerId::3 widthSet size::2
[01/24 19:43:17    799s] LayerId::4 widthSet size::2
[01/24 19:43:17    799s] LayerId::5 widthSet size::2
[01/24 19:43:17    799s] LayerId::6 widthSet size::2
[01/24 19:43:17    799s] LayerId::7 widthSet size::2
[01/24 19:43:17    799s] LayerId::8 widthSet size::2
[01/24 19:43:17    799s] LayerId::9 widthSet size::2
[01/24 19:43:17    799s] LayerId::10 widthSet size::2
[01/24 19:43:17    799s] LayerId::11 widthSet size::2
[01/24 19:43:17    799s] Updating RC grid for preRoute extraction ...
[01/24 19:43:17    799s] eee: pegSigSF::1.070000
[01/24 19:43:17    799s] Initializing multi-corner resistance tables ...
[01/24 19:43:17    799s] eee: l::1 avDens::0.144702 usedTrk::2552.540421 availTrk::17640.000000 sigTrk::2552.540421
[01/24 19:43:17    799s] eee: l::2 avDens::0.263507 usedTrk::4122.956763 availTrk::15646.500000 sigTrk::4122.956763
[01/24 19:43:17    799s] eee: l::3 avDens::0.274425 usedTrk::4519.781007 availTrk::16470.000000 sigTrk::4519.781007
[01/24 19:43:17    799s] eee: l::4 avDens::0.141508 usedTrk::2081.015698 availTrk::14706.000000 sigTrk::2081.015698
[01/24 19:43:17    799s] eee: l::5 avDens::0.092271 usedTrk::1395.134562 availTrk::15120.000000 sigTrk::1395.134562
[01/24 19:43:17    799s] eee: l::6 avDens::0.015510 usedTrk::173.720174 availTrk::11200.500000 sigTrk::173.720174
[01/24 19:43:17    799s] eee: l::7 avDens::0.016845 usedTrk::75.800555 availTrk::4500.000000 sigTrk::75.800555
[01/24 19:43:17    799s] eee: l::8 avDens::0.010856 usedTrk::13.922485 availTrk::1282.500000 sigTrk::13.922485
[01/24 19:43:17    799s] eee: l::9 avDens::0.009992 usedTrk::6.294737 availTrk::630.000000 sigTrk::6.294737
[01/24 19:43:17    799s] eee: l::10 avDens::0.085734 usedTrk::123.147629 availTrk::1436.400000 sigTrk::123.147629
[01/24 19:43:17    799s] eee: l::11 avDens::0.054090 usedTrk::163.569531 availTrk::3024.000000 sigTrk::163.569531
[01/24 19:43:17    799s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:43:17    799s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.253657 uaWl=1.000000 uaWlH=0.269266 aWlH=0.000000 lMod=0 pMax=0.823200 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 19:43:17    799s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2380.965M)
[01/24 19:43:17    799s] Starting delay calculation for Setup views
[01/24 19:43:18    799s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/24 19:43:18    799s] #################################################################################
[01/24 19:43:18    799s] # Design Stage: PreRoute
[01/24 19:43:18    799s] # Design Name: picorv32
[01/24 19:43:18    799s] # Design Mode: 45nm
[01/24 19:43:18    799s] # Analysis Mode: MMMC Non-OCV 
[01/24 19:43:18    799s] # Parasitics Mode: No SPEF/RCDB 
[01/24 19:43:18    799s] # Signoff Settings: SI Off 
[01/24 19:43:18    799s] #################################################################################
[01/24 19:43:18    800s] Calculate delays in Single mode...
[01/24 19:43:18    800s] Topological Sorting (REAL = 0:00:00.0, MEM = 2383.0M, InitMEM = 2383.0M)
[01/24 19:43:18    800s] Start delay calculation (fullDC) (1 T). (MEM=2382.98)
[01/24 19:43:18    800s] End AAE Lib Interpolated Model. (MEM=2394.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:43:21    803s] Total number of fetched objects 13691
[01/24 19:43:21    803s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/24 19:43:21    803s] End delay calculation. (MEM=2410.92 CPU=0:00:02.5 REAL=0:00:02.0)
[01/24 19:43:21    803s] End delay calculation (fullDC). (MEM=2410.92 CPU=0:00:03.1 REAL=0:00:03.0)
[01/24 19:43:21    803s] *** CDM Built up (cpu=0:00:03.8  real=0:00:03.0  mem= 2410.9M) ***
[01/24 19:43:22    804s] *** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:05.0 totSessionCpu=0:13:24 mem=2410.9M)
[01/24 19:43:22    804s] Reported timing to dir ./timingReports
[01/24 19:43:22    804s] **optDesign ... cpu = 0:00:57, real = 0:00:57, mem = 1873.3M, totSessionCpu=0:13:24 **
[01/24 19:43:22    804s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2366.9M, EPOCH TIME: 1706118202.529985
[01/24 19:43:22    804s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:43:22    804s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:43:22    804s] 
[01/24 19:43:22    804s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:43:22    804s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.061, MEM:2366.9M, EPOCH TIME: 1706118202.590570
[01/24 19:43:22    804s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:43:22    804s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:43:27    806s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.039  |  2.116  |  2.039  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2382.4M, EPOCH TIME: 1706118207.239952
[01/24 19:43:27    806s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:43:27    806s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:43:27    806s] 
[01/24 19:43:27    806s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:43:27    806s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.055, MEM:2382.4M, EPOCH TIME: 1706118207.294884
[01/24 19:43:27    806s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:43:27    806s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:43:27    806s] Density: 71.470%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2382.4M, EPOCH TIME: 1706118207.314870
[01/24 19:43:27    806s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:43:27    806s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:43:27    806s] 
[01/24 19:43:27    806s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:43:27    806s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.055, MEM:2382.4M, EPOCH TIME: 1706118207.369891
[01/24 19:43:27    806s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:43:27    806s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:43:27    806s] **optDesign ... cpu = 0:00:59, real = 0:01:02, mem = 1874.8M, totSessionCpu=0:13:26 **
[01/24 19:43:27    806s] 
[01/24 19:43:27    806s] TimeStamp Deleting Cell Server Begin ...
[01/24 19:43:27    806s] Deleting Lib Analyzer.
[01/24 19:43:27    806s] 
[01/24 19:43:27    806s] TimeStamp Deleting Cell Server End ...
[01/24 19:43:27    806s] *** Finished optDesign ***
[01/24 19:43:27    806s] 
[01/24 19:43:27    806s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:02 real=  0:01:06)
[01/24 19:43:27    806s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[01/24 19:43:27    806s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:05.4 real=0:00:05.4)
[01/24 19:43:27    806s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:07.7 real=0:00:07.7)
[01/24 19:43:27    806s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/24 19:43:27    806s] Info: Destroy the CCOpt slew target map.
[01/24 19:43:27    806s] clean pInstBBox. size 0
[01/24 19:43:27    806s] All LLGs are deleted
[01/24 19:43:27    806s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:43:27    806s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:43:27    806s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2382.4M, EPOCH TIME: 1706118207.973952
[01/24 19:43:27    806s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2382.4M, EPOCH TIME: 1706118207.974138
[01/24 19:43:27    806s] Info: pop threads available for lower-level modules during optimization.
[01/24 19:43:27    806s] *** optDesign #1 [finish] : cpu/real = 0:00:58.7/0:01:02.0 (0.9), totSession cpu/real = 0:13:26.4/0:47:36.1 (0.3), mem = 2382.4M
[01/24 19:43:27    806s] 
[01/24 19:43:27    806s] =============================================================================================
[01/24 19:43:27    806s]  Final TAT Report : optDesign #1                                                21.35-s114_1
[01/24 19:43:27    806s] =============================================================================================
[01/24 19:43:27    806s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:43:27    806s] ---------------------------------------------------------------------------------------------
[01/24 19:43:27    806s] [ InitOpt                ]      1   0:00:02.1  (   3.4 % )     0:00:03.1 /  0:00:03.1    1.0
[01/24 19:43:27    806s] [ GlobalOpt              ]      1   0:00:02.2  (   3.5 % )     0:00:02.2 /  0:00:02.1    1.0
[01/24 19:43:27    806s] [ DrvOpt                 ]      2   0:00:03.1  (   5.0 % )     0:00:03.1 /  0:00:03.1    1.0
[01/24 19:43:27    806s] [ AreaOpt                ]      2   0:00:14.4  (  23.2 % )     0:00:15.2 /  0:00:15.3    1.0
[01/24 19:43:27    806s] [ ViewPruning            ]      8   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:43:27    806s] [ OptSummaryReport       ]      2   0:00:00.4  (   0.6 % )     0:00:05.4 /  0:00:02.6    0.5
[01/24 19:43:27    806s] [ DrvReport              ]      2   0:00:03.8  (   6.1 % )     0:00:03.8 /  0:00:00.9    0.2
[01/24 19:43:27    806s] [ CongRefineRouteType    ]      2   0:00:00.8  (   1.3 % )     0:00:00.8 /  0:00:00.8    1.0
[01/24 19:43:27    806s] [ SlackTraversorInit     ]      4   0:00:00.9  (   1.4 % )     0:00:00.9 /  0:00:00.9    1.0
[01/24 19:43:27    806s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.7
[01/24 19:43:27    806s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:43:27    806s] [ PlacerInterfaceInit    ]      2   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:43:27    806s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:43:27    806s] [ ReportTranViolation    ]      2   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:43:27    806s] [ ReportCapViolation     ]      2   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:43:27    806s] [ RefinePlace            ]      2   0:00:01.6  (   2.6 % )     0:00:01.7 /  0:00:01.7    1.0
[01/24 19:43:27    806s] [ EarlyGlobalRoute       ]      1   0:00:01.4  (   2.2 % )     0:00:01.4 /  0:00:01.3    1.0
[01/24 19:43:27    806s] [ ExtractRC              ]      2   0:00:00.5  (   0.7 % )     0:00:00.5 /  0:00:00.5    1.0
[01/24 19:43:27    806s] [ TimingUpdate           ]     24   0:00:02.8  (   4.6 % )     0:00:06.6 /  0:00:06.6    1.0
[01/24 19:43:27    806s] [ FullDelayCalc          ]      3   0:00:11.1  (  17.9 % )     0:00:11.1 /  0:00:11.2    1.0
[01/24 19:43:27    806s] [ TimingReport           ]      2   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:43:27    806s] [ GenerateReports        ]      1   0:00:00.5  (   0.9 % )     0:00:00.5 /  0:00:00.5    1.0
[01/24 19:43:27    806s] [ MISC                   ]          0:00:15.2  (  24.5 % )     0:00:15.2 /  0:00:14.8    1.0
[01/24 19:43:27    806s] ---------------------------------------------------------------------------------------------
[01/24 19:43:27    806s]  optDesign #1 TOTAL                 0:01:02.0  ( 100.0 % )     0:01:02.0 /  0:00:58.7    0.9
[01/24 19:43:27    806s] ---------------------------------------------------------------------------------------------
[01/24 19:43:27    806s] 
[01/24 19:43:45    808s] <CMD> report_power > report_power_step14.txt
[01/24 19:43:45    808s] env CDS_WORKAREA is set to /home/p/paschalk
[01/24 19:43:46    808s] 
[01/24 19:43:46    808s] Begin Power Analysis
[01/24 19:43:46    808s] 
[01/24 19:43:46    808s]              0V	    VSS
[01/24 19:43:46    808s]            0.9V	    VDD
[01/24 19:43:46    809s] Begin Processing Timing Library for Power Calculation
[01/24 19:43:46    809s] 
[01/24 19:43:46    809s] Begin Processing Timing Library for Power Calculation
[01/24 19:43:46    809s] 
[01/24 19:43:46    809s] 
[01/24 19:43:46    809s] 
[01/24 19:43:46    809s] Begin Processing Power Net/Grid for Power Calculation
[01/24 19:43:46    809s] 
[01/24 19:43:46    809s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1875.85MB/3870.94MB/1917.66MB)
[01/24 19:43:46    809s] 
[01/24 19:43:46    809s] Begin Processing Timing Window Data for Power Calculation
[01/24 19:43:46    809s] 
[01/24 19:43:46    809s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1875.85MB/3870.94MB/1917.66MB)
[01/24 19:43:46    809s] 
[01/24 19:43:46    809s] Begin Processing User Attributes
[01/24 19:43:46    809s] 
[01/24 19:43:46    809s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1875.85MB/3870.94MB/1917.66MB)
[01/24 19:43:46    809s] 
[01/24 19:43:46    809s] Begin Processing Signal Activity
[01/24 19:43:46    809s] 
[01/24 19:43:47    810s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1875.99MB/3870.94MB/1917.66MB)
[01/24 19:43:47    810s] 
[01/24 19:43:47    810s] Begin Power Computation
[01/24 19:43:47    810s] 
[01/24 19:43:47    810s]       ----------------------------------------------------------
[01/24 19:43:47    810s]       # of cell(s) missing both power/leakage table: 0
[01/24 19:43:47    810s]       # of cell(s) missing power table: 0
[01/24 19:43:47    810s]       # of cell(s) missing leakage table: 0
[01/24 19:43:47    810s]       ----------------------------------------------------------
[01/24 19:43:47    810s] 
[01/24 19:43:47    810s] 
[01/24 19:43:48    811s]       # of MSMV cell(s) missing power_level: 0
[01/24 19:43:48    811s] Ended Power Computation: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=1875.99MB/3870.94MB/1917.66MB)
[01/24 19:43:48    811s] 
[01/24 19:43:48    811s] Begin Processing User Attributes
[01/24 19:43:48    811s] 
[01/24 19:43:48    811s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1875.99MB/3870.94MB/1917.66MB)
[01/24 19:43:48    811s] 
[01/24 19:43:48    811s] Ended Power Analysis: (cpu=0:00:01, real=0:00:02, mem(process/total/peak)=1875.99MB/3870.94MB/1917.66MB)
[01/24 19:43:48    811s] 
[01/24 19:43:48    811s] *



[01/24 19:43:48    811s] Total Power
[01/24 19:43:48    811s] -----------------------------------------------------------------------------------------
[01/24 19:43:48    811s] Total Internal Power:        0.56224816 	   66.8647%
[01/24 19:43:48    811s] Total Switching Power:       0.27792359 	   33.0517%
[01/24 19:43:48    811s] Total Leakage Power:         0.00070315 	    0.0836%
[01/24 19:43:48    811s] Total Power:                 0.84087490
[01/24 19:43:48    811s] -----------------------------------------------------------------------------------------
[01/24 19:43:49    811s] Processing average sequential pin duty cycle 
[01/24 19:43:49    811s] 
[01/24 19:43:49    811s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 19:43:49    811s] Summary for sequential cells identification: 
[01/24 19:43:49    811s]   Identified SBFF number: 104
[01/24 19:43:49    811s]   Identified MBFF number: 16
[01/24 19:43:49    811s]   Identified SB Latch number: 0
[01/24 19:43:49    811s]   Identified MB Latch number: 0
[01/24 19:43:49    811s]   Not identified SBFF number: 16
[01/24 19:43:49    811s]   Not identified MBFF number: 0
[01/24 19:43:49    811s]   Not identified SB Latch number: 0
[01/24 19:43:49    811s]   Not identified MB Latch number: 0
[01/24 19:43:49    811s]   Number of sequential cells which are not FFs: 32
[01/24 19:43:49    811s]  Visiting view : default_emulate_view
[01/24 19:43:49    811s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 19:43:49    811s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:43:49    811s]  Visiting view : default_emulate_view
[01/24 19:43:49    811s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 19:43:49    811s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:43:49    811s] TLC MultiMap info (StdDelay):
[01/24 19:43:49    811s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 19:43:49    811s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 19:43:49    811s]  Setting StdDelay to: 38ps
[01/24 19:43:49    811s] 
[01/24 19:43:49    811s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 19:43:51    812s] <CMD> report_area > report_area_step14.txt
[01/24 19:43:58    813s] <CMD> report_timing > report_timing_step14.txt
[01/24 19:44:05    813s] <CMD> report_ccopt_clock_trees > report_ccopt_clock_trees_step14.txt
[01/24 19:44:05    813s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early...
[01/24 19:44:05    813s] End AAE Lib Interpolated Model. (MEM=2382.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:44:05    813s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 19:44:05    813s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/24 19:44:05    813s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:44:05    813s] Clock DAG hash : 2264194037495954856 9271849647149985663
[01/24 19:44:05    813s] CTS services accumulated run-time stats :
[01/24 19:44:05    813s]   delay calculator: calls=8739, total_wall_time=0.461s, mean_wall_time=0.053ms
[01/24 19:44:05    813s]   legalizer: calls=1440, total_wall_time=0.048s, mean_wall_time=0.033ms
[01/24 19:44:05    813s]   steiner router: calls=7224, total_wall_time=0.941s, mean_wall_time=0.130ms
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] Clock DAG stats:
[01/24 19:44:05    813s] ================
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] --------------------------------------------------------
[01/24 19:44:05    813s] Cell type                 Count    Area      Capacitance
[01/24 19:44:05    813s] --------------------------------------------------------
[01/24 19:44:05    813s] Buffers                    18      42.408       0.007
[01/24 19:44:05    813s] Inverters                   0       0.000       0.000
[01/24 19:44:05    813s] Integrated Clock Gates      0       0.000       0.000
[01/24 19:44:05    813s] Discrete Clock Gates        0       0.000       0.000
[01/24 19:44:05    813s] Clock Logic                 0       0.000       0.000
[01/24 19:44:05    813s] All                        18      42.408       0.007
[01/24 19:44:05    813s] --------------------------------------------------------
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] Clock DAG sink counts:
[01/24 19:44:05    813s] ======================
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] -------------------------
[01/24 19:44:05    813s] Sink type           Count
[01/24 19:44:05    813s] -------------------------
[01/24 19:44:05    813s] Regular              494
[01/24 19:44:05    813s] Enable Latch           0
[01/24 19:44:05    813s] Load Capacitance       0
[01/24 19:44:05    813s] Antenna Diode          0
[01/24 19:44:05    813s] Node Sink              0
[01/24 19:44:05    813s] Total                494
[01/24 19:44:05    813s] -------------------------
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] Clock DAG wire lengths:
[01/24 19:44:05    813s] =======================
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] --------------------
[01/24 19:44:05    813s] Type     Wire Length
[01/24 19:44:05    813s] --------------------
[01/24 19:44:05    813s] Top          0.000
[01/24 19:44:05    813s] Trunk      413.220
[01/24 19:44:05    813s] Leaf      3618.550
[01/24 19:44:05    813s] Total     4031.770
[01/24 19:44:05    813s] --------------------
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] Clock DAG hp wire lengths:
[01/24 19:44:05    813s] ==========================
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] -----------------------
[01/24 19:44:05    813s] Type     hp Wire Length
[01/24 19:44:05    813s] -----------------------
[01/24 19:44:05    813s] Top            0.000
[01/24 19:44:05    813s] Trunk        271.330
[01/24 19:44:05    813s] Leaf        1635.515
[01/24 19:44:05    813s] Total       1906.845
[01/24 19:44:05    813s] -----------------------
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] Clock DAG capacitances:
[01/24 19:44:05    813s] =======================
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] --------------------------------
[01/24 19:44:05    813s] Type     Gate     Wire     Total
[01/24 19:44:05    813s] --------------------------------
[01/24 19:44:05    813s] Top      0.000    0.000    0.000
[01/24 19:44:05    813s] Trunk    0.007    0.034    0.041
[01/24 19:44:05    813s] Leaf     0.104    0.269    0.373
[01/24 19:44:05    813s] Total    0.111    0.303    0.414
[01/24 19:44:05    813s] --------------------------------
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] Clock DAG sink capacitances:
[01/24 19:44:05    813s] ============================
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] -----------------------------------------------
[01/24 19:44:05    813s] Total    Average    Std. Dev.    Min      Max
[01/24 19:44:05    813s] -----------------------------------------------
[01/24 19:44:05    813s] 0.104     0.000       0.000      0.000    0.000
[01/24 19:44:05    813s] -----------------------------------------------
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] Clock DAG net violations:
[01/24 19:44:05    813s] =========================
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] ------------------------------------------------------------------------------------------------
[01/24 19:44:05    813s] Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[01/24 19:44:05    813s] ------------------------------------------------------------------------------------------------
[01/24 19:44:05    813s] Remaining Transition    ns         3       0.003       0.003      0.010    [0.006, 0.004, 0.000]
[01/24 19:44:05    813s] ------------------------------------------------------------------------------------------------
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] Clock DAG primary half-corner transition distribution:
[01/24 19:44:05    813s] ======================================================
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:44:05    813s] Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[01/24 19:44:05    813s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:44:05    813s] Trunk       0.200       3       0.143       0.009      0.133    0.148    {0 <= 0.120ns, 3 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}                                      -
[01/24 19:44:05    813s] Leaf        0.200      16       0.165       0.038      0.107    0.206    {3 <= 0.120ns, 3 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 4 <= 0.200ns}    {3 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 19:44:05    813s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] Clock DAG library cell distribution:
[01/24 19:44:05    813s] ====================================
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] -----------------------------------------
[01/24 19:44:05    813s] Name        Type      Inst     Inst Area 
[01/24 19:44:05    813s]                       Count    (um^2)
[01/24 19:44:05    813s] -----------------------------------------
[01/24 19:44:05    813s] CLKBUFX4    buffer     16        38.304
[01/24 19:44:05    813s] CLKBUFX3    buffer      2         4.104
[01/24 19:44:05    813s] -----------------------------------------
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] Clock Tree Summary:
[01/24 19:44:05    813s] ===================
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] ----------------------------------------------------------------------------------------------------------------------
[01/24 19:44:05    813s] Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max      Max          Standard   Wire   Gate   Clock Tree Root
[01/24 19:44:05    813s] Name        Gates              Clock  Non-leaf  Leaf    Length   Source-sink  cell area  cap    cap    
[01/24 19:44:05    813s]                                Cells  Fanout    Fanout  (um)     Resistance   (um^2)     (pF)   (pF)   
[01/24 19:44:05    813s]                                                                  (Ohms)                                
[01/24 19:44:05    813s] ----------------------------------------------------------------------------------------------------------------------
[01/24 19:44:05    813s] clk           0     18    0      0       8        43    138.335    2098.73     42.408    0.303  0.111  clk
[01/24 19:44:05    813s] ----------------------------------------------------------------------------------------------------------------------
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] Clock Sink Summary:
[01/24 19:44:05    813s] ===================
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] -------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:44:05    813s] Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
[01/24 19:44:05    813s] Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
[01/24 19:44:05    813s]                                                                                                           Pins    Sinks   Sinks       
[01/24 19:44:05    813s] -------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:44:05    813s] clk              0             0             0            0           0          0        494       0       0       0         0         0
[01/24 19:44:05    813s] -------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] Summary across all clock trees:
[01/24 19:44:05    813s] ===============================
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] ------------------------------------------------------------------------------------------------------------
[01/24 19:44:05    813s] Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
[01/24 19:44:05    813s] Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
[01/24 19:44:05    813s]                    Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
[01/24 19:44:05    813s]                                                                         (Ohms)                         
[01/24 19:44:05    813s] ------------------------------------------------------------------------------------------------------------
[01/24 19:44:05    813s]   0     18    0      0       8         6        43    30.875   138.335    209.873     42.408    0.303  0.111
[01/24 19:44:05    813s] ------------------------------------------------------------------------------------------------------------
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] Clock Sink Summary across all clock trees:
[01/24 19:44:05    813s] ==========================================
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] -------------------------------------------------------------------------------------------------------------------------------
[01/24 19:44:05    813s] Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
[01/24 19:44:05    813s] exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
[01/24 19:44:05    813s]                                                                                               Pins    Sinks   Sinks       
[01/24 19:44:05    813s] -------------------------------------------------------------------------------------------------------------------------------
[01/24 19:44:05    813s]      0             0             0            0           0          0        494       0       0       0         0         0
[01/24 19:44:05    813s] -------------------------------------------------------------------------------------------------------------------------------
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] Physical metrics across all clock trees:
[01/24 19:44:05    813s] ========================================
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] -----------------------------------------------------------------------
[01/24 19:44:05    813s] Metric                               Minimum  Average  Maximum  Std.dev
[01/24 19:44:05    813s] -----------------------------------------------------------------------
[01/24 19:44:05    813s] Source-sink routed net length (um)   38.525    82.429  138.335  22.955
[01/24 19:44:05    813s] Source-sink manhattan distance (um)  36.555    79.874  134.055  23.451
[01/24 19:44:05    813s] Source-sink resistance (Ohm)         93.412   141.869  209.873  27.115
[01/24 19:44:05    813s] -----------------------------------------------------------------------
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] Transition distribution for half-corner default_emulate_delay_corner:both.late:
[01/24 19:44:05    813s] ===============================================================================
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:44:05    813s] Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[01/24 19:44:05    813s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:44:05    813s] Trunk       0.200       3       0.143       0.009      0.133    0.148    {0 <= 0.120ns, 3 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}                                      -
[01/24 19:44:05    813s] Leaf        0.200      16       0.165       0.038      0.107    0.206    {3 <= 0.120ns, 3 <= 0.160ns, 2 <= 0.180ns, 1 <= 0.190ns, 4 <= 0.200ns}    {3 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/24 19:44:05    813s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] Count of violations across all clock trees:
[01/24 19:44:05    813s] ===========================================
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] ---------------------------------------------------------------------------------------
[01/24 19:44:05    813s] Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
[01/24 19:44:05    813s] Name        violations         violations        violations    violations    violations
[01/24 19:44:05    813s] ---------------------------------------------------------------------------------------
[01/24 19:44:05    813s] clk                 0                 0               0             0           125
[01/24 19:44:05    813s] ---------------------------------------------------------------------------------------
[01/24 19:44:05    813s] Total               0                 0               0             0           125
[01/24 19:44:05    813s] ---------------------------------------------------------------------------------------
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] Found a total of 0 clock tree pins with max capacitance violations.
[01/24 19:44:05    813s] Found a total of 0 clock tree nets with max resistance violations.
[01/24 19:44:05    813s] Found a total of 0 clock tree nets with max length violations.
[01/24 19:44:05    813s] Found a total of 0 clock tree nets with max fanout violations.
[01/24 19:44:05    813s] Found a total of 125 clock tree pins with a slew violation.
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] Slew violation summary across all clock trees - Top 10 violating pins:
[01/24 19:44:05    813s] ======================================================================
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] Target and measured clock slews (in ns):
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:44:05    813s] Half corner                             Violation  Slew    Slew      Dont   Ideal  Target    Pin
[01/24 19:44:05    813s]                                         amount     target  achieved  touch  net?   source    
[01/24 19:44:05    813s]                                                                      net?                    
[01/24 19:44:05    813s] ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:44:05    813s] default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  CDN_MBIT_decoded_rs2_reg[0]_MB_decoded_rs2_reg[1]_MB_decoded_rs2_reg[2]_MB_decoded_rs2_reg[3]/CK
[01/24 19:44:05    813s] default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  CDN_MBIT_reg_sh_reg[4]_MB_trap_reg_MB_decoded_rd_reg[4]_MB_latched_rd_reg[4]/CK
[01/24 19:44:05    813s] default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  CDN_MBIT_decoded_rs1_reg[4]_MB_decoded_rs2_reg[4]_MB_instr_lb_reg_MB_instr_lh_reg/CK
[01/24 19:44:05    813s] default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  CDN_MBIT_instr_lw_reg_MB_instr_or_reg_MB_instr_sb_reg_MB_instr_sh_reg/CK
[01/24 19:44:05    813s] default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  CDN_MBIT_instr_sw_reg_MB_instr_add_reg_MB_instr_and_reg_MB_instr_beq_reg/CK
[01/24 19:44:05    813s] default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  CDN_MBIT_instr_lbu_reg_MB_instr_lhu_reg_MB_instr_lui_reg_MB_instr_ori_reg/CK
[01/24 19:44:05    813s] default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  CDN_MBIT_instr_sll_reg_MB_instr_slt_reg_MB_instr_sra_reg_MB_instr_srl_reg/CK
[01/24 19:44:05    813s] default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  CDN_MBIT_instr_bltu_reg_MB_instr_jalr_reg_MB_instr_slli_reg_MB_instr_slti_reg/CK
[01/24 19:44:05    813s] default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  CDN_MBIT_instr_sltu_reg_MB_instr_srai_reg_MB_instr_srli_reg_MB_instr_xori_reg/CK
[01/24 19:44:05    813s] default_emulate_delay_corner:both.late    0.006    0.200    0.206    N      N      explicit  CTS_ccl_a_buf_00003/Y
[01/24 19:44:05    813s] ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] Target sources:
[01/24 19:44:05    813s] auto extracted - target was extracted from SDC.
[01/24 19:44:05    813s] auto computed - target was computed when balancing trees.
[01/24 19:44:05    813s] explicit - target is explicitly set via target_max_trans property.
[01/24 19:44:05    813s] pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[01/24 19:44:05    813s] liberty explicit - target is explicitly set via max_transition from liberty library.
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] Found 0 pins on nets marked dont_touch that have slew violations.
[01/24 19:44:05    813s] Found 0 pins on nets marked dont_touch that do not have slew violations.
[01/24 19:44:05    813s] Found 0 pins on nets marked ideal_network that have slew violations.
[01/24 19:44:05    813s] Found 0 pins on nets marked ideal_network that do not have slew violations.
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] Report for clock tree: clk:
[01/24 19:44:05    813s] ===========================
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] Clock Tree Gating Structure (Logical):
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] # Full cycle clock gates   : 0
[01/24 19:44:05    813s] Minimum clock gating depth : 0
[01/24 19:44:05    813s] Maximum clock gating depth : 0
[01/24 19:44:05    813s] Clock gate area (um^2)     : 0.000
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] Clock Tree Buffering Structure (Logical):
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] # Buffers             : 18
[01/24 19:44:05    813s] # Inverters           :  0
[01/24 19:44:05    813s]   Total               : 18
[01/24 19:44:05    813s] Minimum depth         :  2
[01/24 19:44:05    813s] Maximum depth         :  2
[01/24 19:44:05    813s] Buffering area (um^2) : 42.408
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] Clock Tree Level Structure (Logical):
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] -----------------------------------------------------------------
[01/24 19:44:05    813s] Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
[01/24 19:44:05    813s]        Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
[01/24 19:44:05    813s]                                 Pins    Sinks   Sinks       
[01/24 19:44:05    813s] -----------------------------------------------------------------
[01/24 19:44:05    813s] root     0      494       0       0       0         0         0
[01/24 19:44:05    813s] -----------------------------------------------------------------
[01/24 19:44:05    813s] Total    0      494       0       0       0         0         0
[01/24 19:44:05    813s] -----------------------------------------------------------------
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] Target and measured clock slews (in ns):
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] --------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:44:05    813s] Timing Corner                            Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
[01/24 19:44:05    813s]                                          Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
[01/24 19:44:05    813s] --------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:44:05    813s] default_emulate_delay_corner:both.early     0.170          0.205         0.121          0.148      ignored          -      ignored          -
[01/24 19:44:05    813s] default_emulate_delay_corner:both.late      0.170          0.206         0.123          0.148      explicit     *0.200     explicit      0.200
[01/24 19:44:05    813s] --------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] * - indicates that target was not met.
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] auto extracted - target was extracted from SDC.
[01/24 19:44:05    813s] auto computed - target was computed when balancing trees.
[01/24 19:44:05    813s] 
[01/24 19:44:05    813s] 
[01/24 19:44:12    814s] <CMD> report_ccopt_skew_groups > report_ccopt_skew_groups_step14.txt
[01/24 19:44:12    814s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early...
[01/24 19:44:12    814s] End AAE Lib Interpolated Model. (MEM=2420.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:44:12    814s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:44:12    814s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/24 19:44:12    814s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:44:12    814s] 
[01/24 19:44:12    814s] Skew Group Structure:
[01/24 19:44:12    814s] =====================
[01/24 19:44:12    814s] 
[01/24 19:44:12    814s] ------------------------------------------------------------------------------------------
[01/24 19:44:12    814s] Skew Group                             Sources    Constrained Sinks    Unconstrained Sinks
[01/24 19:44:12    814s] ------------------------------------------------------------------------------------------
[01/24 19:44:12    814s] clk/default_emulate_constraint_mode       1              494                    0
[01/24 19:44:12    814s] ------------------------------------------------------------------------------------------
[01/24 19:44:12    814s] 
[01/24 19:44:12    814s] Skew Group Summary:
[01/24 19:44:12    814s] ===================
[01/24 19:44:12    814s] 
[01/24 19:44:12    814s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:44:12    814s] Timing Corner                              Skew Group                             ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
[01/24 19:44:12    814s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:44:12    814s] default_emulate_delay_corner:both.early    clk/default_emulate_constraint_mode        -        0.303     0.348     0.334        0.016       ignored                  -         0.045              -
[01/24 19:44:12    814s] default_emulate_delay_corner:both.late     clk/default_emulate_constraint_mode    none         0.342     0.388     0.374        0.016       explicit             0.200         0.045    100% {0.342, 0.388}
[01/24 19:44:12    814s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:44:12    814s] 
[01/24 19:44:12    814s] * - indicates that target was not met.
[01/24 19:44:12    814s] 
[01/24 19:44:12    814s] Skew Group Min/Max path pins:
[01/24 19:44:12    814s] =============================
[01/24 19:44:12    814s] 
[01/24 19:44:12    814s] ----------------------------------------------------------------------------------------------------------------------
[01/24 19:44:12    814s] Timing Corner                              Skew Group                             Min ID    PathID    Max ID    PathID
[01/24 19:44:12    814s] ----------------------------------------------------------------------------------------------------------------------
[01/24 19:44:12    814s] default_emulate_delay_corner:both.early    clk/default_emulate_constraint_mode    0.303       1       0.348       2
[01/24 19:44:12    814s] -    min CDN_MBIT_cpuregs_reg[3][20]_MB_cpuregs_reg[3][21]_MB_cpuregs_reg[3][22]_MB_cpuregs_reg[3][23]/CK
[01/24 19:44:12    814s] -    max CDN_MBIT_instr_lbu_reg_MB_instr_lhu_reg_MB_instr_lui_reg_MB_instr_ori_reg/CK
[01/24 19:44:12    814s] default_emulate_delay_corner:both.late     clk/default_emulate_constraint_mode    0.342       3       0.388       4
[01/24 19:44:12    814s] -    min CDN_MBIT_cpuregs_reg[31][20]_MB_cpuregs_reg[31][21]_MB_cpuregs_reg[31][22]_MB_cpuregs_reg[31][23]/CK
[01/24 19:44:12    814s] -    max CDN_MBIT_instr_lbu_reg_MB_instr_lhu_reg_MB_instr_lui_reg_MB_instr_ori_reg/CK
[01/24 19:44:12    814s] ----------------------------------------------------------------------------------------------------------------------
[01/24 19:44:12    814s] 
[01/24 19:44:12    814s] Timing for timing corner default_emulate_delay_corner:both.early, min clock_path:
[01/24 19:44:12    814s] =================================================================================
[01/24 19:44:12    814s] 
[01/24 19:44:12    814s] PathID    : 1
[01/24 19:44:12    814s] Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
[01/24 19:44:12    814s] Start     : clk
[01/24 19:44:12    814s] End       : CDN_MBIT_cpuregs_reg[3][20]_MB_cpuregs_reg[3][21]_MB_cpuregs_reg[3][22]_MB_cpuregs_reg[3][23]/CK
[01/24 19:44:12    814s] Delay     : 0.303
[01/24 19:44:12    814s] 
[01/24 19:44:12    814s] ------------------------------------------------------------------------------------------------
[01/24 19:44:12    814s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
[01/24 19:44:12    814s]                        (ns)   (ns)     (ns)   (pF)                     (um)              
[01/24 19:44:12    814s] -- Clockpath trace -----------------------------------------------------------------------------
[01/24 19:44:12    814s] clk
[01/24 19:44:12    814s] -     -         rise   -       0.000   0.037  0.009  (111.100,0.000)   -            2    
[01/24 19:44:12    814s] CTS_ccl_a_buf_00015/A
[01/24 19:44:12    814s] -     CLKBUFX3  rise   0.000   0.000   0.037  -      (112.100,43.225)   44.225   -       
[01/24 19:44:12    814s] CTS_ccl_a_buf_00015/Y
[01/24 19:44:12    814s] -     CLKBUFX3  rise   0.134   0.134   0.121  0.016  (111.885,42.640)    0.800      8    
[01/24 19:44:12    814s] CTS_ccl_a_buf_00010/A
[01/24 19:44:12    814s] -     CLKBUFX4  rise   0.001   0.135   0.121  -      (110.630,53.480)   12.095   -       
[01/24 19:44:12    814s] CTS_ccl_a_buf_00010/Y
[01/24 19:44:12    814s] -     CLKBUFX4  rise   0.168   0.303   0.090  0.014  (110.360,53.860)    0.650     20    
[01/24 19:44:12    814s] CDN_MBIT_cpuregs_reg[3][20]_MB_cpuregs_reg[3][21]_MB_cpuregs_reg[3][22]_MB_cpuregs_reg[3][23]/CK
[01/24 19:44:12    814s] -     DFF4X1    rise   0.001   0.303   0.090  -      (109.500,62.035)    9.035   -       
[01/24 19:44:12    814s] ------------------------------------------------------------------------------------------------
[01/24 19:44:12    814s] 
[01/24 19:44:12    814s] Timing for timing corner default_emulate_delay_corner:both.early, max clock_path:
[01/24 19:44:12    814s] =================================================================================
[01/24 19:44:12    814s] 
[01/24 19:44:12    814s] PathID    : 2
[01/24 19:44:12    814s] Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
[01/24 19:44:12    814s] Start     : clk
[01/24 19:44:12    814s] End       : CDN_MBIT_decoded_rs1_reg[0]_MB_decoded_rs1_reg[1]_MB_decoded_rs1_reg[2]_MB_decoded_rs1_reg[3]/CK
[01/24 19:44:12    814s] Delay     : 0.348
[01/24 19:44:12    814s] 
[01/24 19:44:12    814s] ------------------------------------------------------------------------------------------------
[01/24 19:44:12    814s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
[01/24 19:44:12    814s]                        (ns)   (ns)     (ns)   (pF)                     (um)              
[01/24 19:44:12    814s] -- Clockpath trace -----------------------------------------------------------------------------
[01/24 19:44:12    814s] clk
[01/24 19:44:12    814s] -     -         rise   -       0.000   0.037  0.009  (111.100,0.000)   -            2    
[01/24 19:44:12    814s] CTS_ccl_a_buf_00015/A
[01/24 19:44:12    814s] -     CLKBUFX3  rise   0.000   0.000   0.037  -      (112.100,43.225)   44.225   -       
[01/24 19:44:12    814s] CTS_ccl_a_buf_00015/Y
[01/24 19:44:12    814s] -     CLKBUFX3  rise   0.134   0.134   0.121  0.016  (111.885,42.640)    0.800      8    
[01/24 19:44:12    814s] CTS_ccl_a_buf_00003/A
[01/24 19:44:12    814s] -     CLKBUFX4  rise   0.001   0.135   0.121  -      (60.630,44.940)    53.555   -       
[01/24 19:44:12    814s] CTS_ccl_a_buf_00003/Y
[01/24 19:44:12    814s] -     CLKBUFX4  rise   0.212   0.347   0.170  0.030  (60.360,44.560)     0.650     43    
[01/24 19:44:12    814s] CDN_MBIT_decoded_rs1_reg[0]_MB_decoded_rs1_reg[1]_MB_decoded_rs1_reg[2]_MB_decoded_rs1_reg[3]/CK
[01/24 19:44:12    814s] -     DFF4X1    rise   0.002   0.348   0.170  -      (34.900,85.975)    66.875   -       
[01/24 19:44:12    814s] ------------------------------------------------------------------------------------------------
[01/24 19:44:12    814s] 
[01/24 19:44:12    814s] Timing for timing corner default_emulate_delay_corner:both.late, min clock_path:
[01/24 19:44:12    814s] ================================================================================
[01/24 19:44:12    814s] 
[01/24 19:44:12    814s] PathID    : 3
[01/24 19:44:12    814s] Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
[01/24 19:44:12    814s] Start     : clk
[01/24 19:44:12    814s] End       : CDN_MBIT_cpuregs_reg[31][20]_MB_cpuregs_reg[31][21]_MB_cpuregs_reg[31][22]_MB_cpuregs_reg[31][23]/CK
[01/24 19:44:12    814s] Delay     : 0.342
[01/24 19:44:12    814s] 
[01/24 19:44:12    814s] ----------------------------------------------------------------------------------------------------
[01/24 19:44:12    814s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
[01/24 19:44:12    814s]                        (ns)   (ns)     (ns)   (pF)                     (um)              
[01/24 19:44:12    814s] -- Clockpath trace ---------------------------------------------------------------------------------
[01/24 19:44:12    814s] clk
[01/24 19:44:12    814s] -     -         rise   -       0.000   0.111  0.009  (111.100,0.000)   -            2    
[01/24 19:44:12    814s] CTS_ccl_a_buf_00015/A
[01/24 19:44:12    814s] -     CLKBUFX3  rise   0.001   0.001   0.111  -      (112.100,43.225)   44.225   -       
[01/24 19:44:12    814s] CTS_ccl_a_buf_00015/Y
[01/24 19:44:12    814s] -     CLKBUFX3  rise   0.172   0.172   0.123  0.016  (111.885,42.640)    0.800      8    
[01/24 19:44:12    814s] CTS_ccl_a_buf_00010/A
[01/24 19:44:12    814s] -     CLKBUFX4  rise   0.001   0.173   0.123  -      (110.630,53.480)   12.095   -       
[01/24 19:44:12    814s] CTS_ccl_a_buf_00010/Y
[01/24 19:44:12    814s] -     CLKBUFX4  rise   0.169   0.342   0.090  0.014  (110.360,53.860)    0.650     20    
[01/24 19:44:12    814s] CDN_MBIT_cpuregs_reg[31][20]_MB_cpuregs_reg[31][21]_MB_cpuregs_reg[31][22]_MB_cpuregs_reg[31][23]/CK
[01/24 19:44:12    814s] -     DFF4X1    rise   0.001   0.342   0.090  -      (124.300,58.615)   18.695   -       
[01/24 19:44:12    814s] ----------------------------------------------------------------------------------------------------
[01/24 19:44:12    814s] 
[01/24 19:44:12    814s] Timing for timing corner default_emulate_delay_corner:both.late, max clock_path:
[01/24 19:44:12    814s] ================================================================================
[01/24 19:44:12    814s] 
[01/24 19:44:12    814s] PathID    : 4
[01/24 19:44:12    814s] Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
[01/24 19:44:12    814s] Start     : clk
[01/24 19:44:12    814s] End       : CDN_MBIT_decoded_rs1_reg[0]_MB_decoded_rs1_reg[1]_MB_decoded_rs1_reg[2]_MB_decoded_rs1_reg[3]/CK
[01/24 19:44:12    814s] Delay     : 0.388
[01/24 19:44:12    814s] 
[01/24 19:44:12    814s] ------------------------------------------------------------------------------------------------
[01/24 19:44:12    814s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
[01/24 19:44:12    814s]                        (ns)   (ns)     (ns)   (pF)                     (um)              
[01/24 19:44:12    814s] -- Clockpath trace -----------------------------------------------------------------------------
[01/24 19:44:12    814s] clk
[01/24 19:44:12    814s] -     -         rise   -       0.000   0.111  0.009  (111.100,0.000)   -            2    
[01/24 19:44:12    814s] CTS_ccl_a_buf_00015/A
[01/24 19:44:12    814s] -     CLKBUFX3  rise   0.001   0.001   0.111  -      (112.100,43.225)   44.225   -       
[01/24 19:44:12    814s] CTS_ccl_a_buf_00015/Y
[01/24 19:44:12    814s] -     CLKBUFX3  rise   0.172   0.172   0.123  0.016  (111.885,42.640)    0.800      8    
[01/24 19:44:12    814s] CTS_ccl_a_buf_00003/A
[01/24 19:44:12    814s] -     CLKBUFX4  rise   0.001   0.173   0.123  -      (60.630,44.940)    53.555   -       
[01/24 19:44:12    814s] CTS_ccl_a_buf_00003/Y
[01/24 19:44:12    814s] -     CLKBUFX4  rise   0.213   0.386   0.170  0.030  (60.360,44.560)     0.650     43    
[01/24 19:44:12    814s] CDN_MBIT_decoded_rs1_reg[0]_MB_decoded_rs1_reg[1]_MB_decoded_rs1_reg[2]_MB_decoded_rs1_reg[3]/CK
[01/24 19:44:12    814s] -     DFF4X1    rise   0.002   0.388   0.170  -      (34.900,85.975)    66.875   -       
[01/24 19:44:12    814s] ------------------------------------------------------------------------------------------------
[01/24 19:44:12    814s] 
[01/24 19:44:12    814s] 
[01/24 19:44:43    818s] <CMD> getCTSMode -engine -quiet
[01/24 19:44:48    818s] <CMD> ctd_win -side none -id ctd_window
[01/24 19:47:42    839s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/24 19:47:42    839s] <CMD> setEndCapMode -reset
[01/24 19:47:42    839s] <CMD> setEndCapMode -boundary_tap false
[01/24 19:47:42    839s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[01/24 19:47:42    839s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[01/24 19:47:42    839s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[01/24 19:47:45    840s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/24 19:47:45    840s] <CMD> setEndCapMode -reset
[01/24 19:47:45    840s] <CMD> setEndCapMode -boundary_tap false
[01/24 19:47:45    840s] <CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort medium
[01/24 19:47:45    840s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[01/24 19:47:47    840s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/24 19:47:47    840s] <CMD> setEndCapMode -reset
[01/24 19:47:47    840s] <CMD> setEndCapMode -boundary_tap false
[01/24 19:47:47    840s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[01/24 19:48:20    843s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/24 19:48:20    843s] <CMD> setEndCapMode -reset
[01/24 19:48:20    843s] <CMD> setEndCapMode -boundary_tap false
[01/24 19:48:20    843s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[01/24 19:48:21    843s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/24 19:48:21    843s] <CMD> setEndCapMode -reset
[01/24 19:48:21    843s] <CMD> setEndCapMode -boundary_tap false
[01/24 19:48:21    844s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[01/24 19:48:33    845s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 11
[01/24 19:48:33    845s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[01/24 19:48:33    845s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[01/24 19:48:33    845s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[01/24 19:48:33    845s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[01/24 19:48:33    845s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[01/24 19:48:33    845s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[01/24 19:48:33    845s] <CMD> routeDesign -globalDetail
[01/24 19:48:33    845s] ### Time Record (routeDesign) is installed.
[01/24 19:48:33    845s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1771.34 (MB), peak = 1918.55 (MB)
[01/24 19:48:33    845s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[01/24 19:48:33    845s] #**INFO: setDesignMode -flowEffort standard
[01/24 19:48:33    845s] #**INFO: setDesignMode -powerEffort none
[01/24 19:48:33    845s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[01/24 19:48:33    845s] **INFO: User settings:
[01/24 19:48:33    845s] setNanoRouteMode -droutePostRouteSpreadWire     1
[01/24 19:48:33    845s] setNanoRouteMode -droutePostRouteWidenWireRule  LEFSpecialRouteSpec
[01/24 19:48:33    845s] setNanoRouteMode -drouteUseMultiCutViaEffort    medium
[01/24 19:48:33    845s] setNanoRouteMode -extractThirdPartyCompatible   false
[01/24 19:48:33    845s] setNanoRouteMode -grouteExpTdStdDelay           41.7
[01/24 19:48:33    845s] setNanoRouteMode -routeBottomRoutingLayer       1
[01/24 19:48:33    845s] setNanoRouteMode -routeTopRoutingLayer          11
[01/24 19:48:33    845s] setNanoRouteMode -routeWithSiDriven             true
[01/24 19:48:33    845s] setNanoRouteMode -routeWithTimingDriven         true
[01/24 19:48:33    845s] setNanoRouteMode -timingEngine                  {}
[01/24 19:48:33    845s] setDesignMode -process                          45
[01/24 19:48:33    845s] setExtractRCMode -coupling_c_th                 0.1
[01/24 19:48:33    845s] setExtractRCMode -engine                        preRoute
[01/24 19:48:33    845s] setExtractRCMode -relative_c_th                 1
[01/24 19:48:33    845s] setExtractRCMode -total_c_th                    0
[01/24 19:48:33    845s] setDelayCalMode -enable_high_fanout             true
[01/24 19:48:33    845s] setDelayCalMode -engine                         aae
[01/24 19:48:33    845s] setDelayCalMode -ignoreNetLoad                  false
[01/24 19:48:33    845s] setDelayCalMode -socv_accuracy_mode             low
[01/24 19:48:33    845s] setSIMode -separate_delta_delay_on_data         true
[01/24 19:48:33    845s] 
[01/24 19:48:33    845s] #**INFO: multi-cut via swapping will not be performed after routing.
[01/24 19:48:33    845s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[01/24 19:48:33    845s] OPERPROF: Starting checkPlace at level 1, MEM:2283.5M, EPOCH TIME: 1706118513.381710
[01/24 19:48:33    845s] Processing tracks to init pin-track alignment.
[01/24 19:48:33    845s] z: 2, totalTracks: 1
[01/24 19:48:33    845s] z: 4, totalTracks: 1
[01/24 19:48:33    845s] z: 6, totalTracks: 1
[01/24 19:48:33    845s] z: 8, totalTracks: 1
[01/24 19:48:33    845s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:48:33    845s] All LLGs are deleted
[01/24 19:48:33    845s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:48:33    845s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:48:33    845s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2283.5M, EPOCH TIME: 1706118513.392441
[01/24 19:48:33    845s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.000, MEM:2283.5M, EPOCH TIME: 1706118513.392914
[01/24 19:48:33    845s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2283.5M, EPOCH TIME: 1706118513.393395
[01/24 19:48:33    845s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:48:33    845s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:48:33    845s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2283.5M, EPOCH TIME: 1706118513.395797
[01/24 19:48:33    845s] Max number of tech site patterns supported in site array is 256.
[01/24 19:48:33    845s] Core basic site is CoreSite
[01/24 19:48:33    845s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2283.5M, EPOCH TIME: 1706118513.396406
[01/24 19:48:33    845s] After signature check, allow fast init is false, keep pre-filter is true.
[01/24 19:48:33    845s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/24 19:48:33    845s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2283.5M, EPOCH TIME: 1706118513.398453
[01/24 19:48:33    845s] SiteArray: non-trimmed site array dimensions = 122 x 1062
[01/24 19:48:33    845s] SiteArray: use 782,336 bytes
[01/24 19:48:33    845s] SiteArray: current memory after site array memory allocation 2283.5M
[01/24 19:48:33    845s] SiteArray: FP blocked sites are writable
[01/24 19:48:33    845s] SiteArray: number of non floorplan blocked sites for llg default is 129564
[01/24 19:48:33    845s] Atter site array init, number of instance map data is 0.
[01/24 19:48:33    845s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.009, MEM:2283.5M, EPOCH TIME: 1706118513.404511
[01/24 19:48:33    845s] 
[01/24 19:48:33    845s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:48:33    845s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2283.5M, EPOCH TIME: 1706118513.405582
[01/24 19:48:33    845s] Begin checking placement ... (start mem=2283.5M, init mem=2283.5M)
[01/24 19:48:33    845s] Begin checking exclusive groups violation ...
[01/24 19:48:33    845s] There are 0 groups to check, max #box is 0, total #box is 0
[01/24 19:48:33    845s] Finished checking exclusive groups violations. Found 0 Vio.
[01/24 19:48:33    845s] 
[01/24 19:48:33    845s] Running CheckPlace using 1 thread in normal mode...
[01/24 19:48:33    845s] 
[01/24 19:48:33    845s] ...checkPlace normal is done!
[01/24 19:48:33    845s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2283.5M, EPOCH TIME: 1706118513.551637
[01/24 19:48:33    845s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.011, MEM:2283.5M, EPOCH TIME: 1706118513.562922
[01/24 19:48:33    845s] *info: Placed = 9372           (Fixed = 18)
[01/24 19:48:33    845s] *info: Unplaced = 0           
[01/24 19:48:33    845s] Placement Density:71.47%(31669/44311)
[01/24 19:48:33    845s] Placement Density (including fixed std cells):71.47%(31669/44311)
[01/24 19:48:33    845s] All LLGs are deleted
[01/24 19:48:33    845s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9372).
[01/24 19:48:33    845s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:48:33    845s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2283.5M, EPOCH TIME: 1706118513.567157
[01/24 19:48:33    845s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2283.5M, EPOCH TIME: 1706118513.567568
[01/24 19:48:33    845s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:48:33    845s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:48:33    845s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2283.5M)
[01/24 19:48:33    845s] OPERPROF: Finished checkPlace at level 1, CPU:0.200, REAL:0.188, MEM:2283.5M, EPOCH TIME: 1706118513.569289
[01/24 19:48:33    845s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[01/24 19:48:33    845s] 
[01/24 19:48:33    845s] changeUseClockNetStatus Option :  -noFixedNetWires 
[01/24 19:48:33    845s] *** Changed status on (19) nets in Clock.
[01/24 19:48:33    845s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2283.5M) ***
[01/24 19:48:33    845s] 
[01/24 19:48:33    845s] globalDetailRoute
[01/24 19:48:33    845s] 
[01/24 19:48:33    845s] #Start globalDetailRoute on Wed Jan 24 19:48:33 2024
[01/24 19:48:33    845s] #
[01/24 19:48:33    845s] ### Time Record (globalDetailRoute) is installed.
[01/24 19:48:33    845s] ### Time Record (Pre Callback) is installed.
[01/24 19:48:33    845s] ### Time Record (Pre Callback) is uninstalled.
[01/24 19:48:33    845s] ### Time Record (DB Import) is installed.
[01/24 19:48:33    845s] ### Time Record (Timing Data Generation) is installed.
[01/24 19:48:33    845s] #Generating timing data, please wait...
[01/24 19:48:33    845s] #13691 total nets, 11813 already routed, 11813 will ignore in trialRoute
[01/24 19:48:33    845s] ### run_trial_route starts on Wed Jan 24 19:48:33 2024 with memory = 1762.23 (MB), peak = 1918.55 (MB)
[01/24 19:48:34    846s] ### run_trial_route cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:1.9 GB
[01/24 19:48:34    846s] ### dump_timing_file starts on Wed Jan 24 19:48:34 2024 with memory = 1745.78 (MB), peak = 1918.55 (MB)
[01/24 19:48:34    846s] ### extractRC starts on Wed Jan 24 19:48:34 2024 with memory = 1741.21 (MB), peak = 1918.55 (MB)
[01/24 19:48:34    846s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:48:34    846s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[01/24 19:48:34    846s] ### view default_emulate_view is active and enabled.
[01/24 19:48:34    846s] 0 out of 1 active views are pruned
[01/24 19:48:34    846s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1737.10 (MB), peak = 1918.55 (MB)
[01/24 19:48:34    846s] ### generate_timing_data starts on Wed Jan 24 19:48:34 2024 with memory = 1737.11 (MB), peak = 1918.55 (MB)
[01/24 19:48:34    846s] #Reporting timing...
[01/24 19:48:34    846s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[01/24 19:48:35    847s] ### report_timing starts on Wed Jan 24 19:48:35 2024 with memory = 1749.99 (MB), peak = 1918.55 (MB)
[01/24 19:48:40    852s] ### report_timing cpu:00:00:05, real:00:00:05, mem:1.7 GB, peak:1.9 GB
[01/24 19:48:40    852s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
[01/24 19:48:40    852s] #Stage 1: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1780.91 (MB), peak = 1918.55 (MB)
[01/24 19:48:40    852s] #Library Standard Delay: 41.70ps
[01/24 19:48:40    852s] #Slack threshold: 83.40ps
[01/24 19:48:40    852s] ### generate_net_cdm_timing starts on Wed Jan 24 19:48:40 2024 with memory = 1780.91 (MB), peak = 1918.55 (MB)
[01/24 19:48:41    853s] ### generate_net_cdm_timing cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:1.9 GB
[01/24 19:48:41    853s] #*** Analyzed 0 timing critical paths, and collected 0.
[01/24 19:48:41    853s] #Stage 2: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1780.94 (MB), peak = 1918.55 (MB)
[01/24 19:48:41    853s] ### Use bna from skp: 0
[01/24 19:48:41    853s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:48:41    853s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1788.36 (MB), peak = 1918.55 (MB)
[01/24 19:48:41    853s] #Default setup view is reset to default_emulate_view.
[01/24 19:48:41    853s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1788.38 (MB), peak = 1918.55 (MB)
[01/24 19:48:41    853s] ### generate_timing_data cpu:00:00:07, real:00:00:07, mem:1.7 GB, peak:1.9 GB
[01/24 19:48:41    853s] #Current view: default_emulate_view 
[01/24 19:48:41    853s] #Current enabled view: default_emulate_view 
[01/24 19:48:42    854s] #Generating timing data took: cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1787.61 (MB), peak = 1918.55 (MB)
[01/24 19:48:42    854s] ### dump_timing_file cpu:00:00:08, real:00:00:08, mem:1.7 GB, peak:1.9 GB
[01/24 19:48:42    854s] #Done generating timing data.
[01/24 19:48:42    854s] ### Time Record (Timing Data Generation) is uninstalled.
[01/24 19:48:42    854s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[01/24 19:48:42    854s] ### Net info: total nets: 13886
[01/24 19:48:42    854s] ### Net info: dirty nets: 2
[01/24 19:48:42    854s] ### Net info: marked as disconnected nets: 0
[01/24 19:48:42    854s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/24 19:48:42    854s] #num needed restored net=0
[01/24 19:48:42    854s] #need_extraction net=0 (total=13886)
[01/24 19:48:42    854s] ### Net info: fully routed nets: 19
[01/24 19:48:42    854s] ### Net info: trivial (< 2 pins) nets: 2072
[01/24 19:48:42    854s] ### Net info: unrouted nets: 11795
[01/24 19:48:42    854s] ### Net info: re-extraction nets: 0
[01/24 19:48:42    854s] ### Net info: ignored nets: 0
[01/24 19:48:42    854s] ### Net info: skip routing nets: 0
[01/24 19:48:42    854s] ### import design signature (11): route=1072346653 fixed_route=1532759869 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1607548229 dirty_area=0 del_dirty_area=0 cell=1117221640 placement=1426241950 pin_access=2034188343 inst_pattern=1
[01/24 19:48:42    854s] ### Time Record (DB Import) is uninstalled.
[01/24 19:48:42    854s] #NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
[01/24 19:48:42    854s] #RTESIG:78da9594cb6ec3201045bbee578c4816ae94b8cc18306c2ba5abaaadd2c73672639258f2
[01/24 19:48:42    854s] #       a3b2f1a27f5fa2aea22686b042e830dcb95c98cd3f576b608469269703a2d8203caf89b8
[01/24 19:48:42    854s] #       415a12e7e29e708372f9f1c06e67f397d777321a76453d5848bebaae5e40f9d3164db585
[01/24 19:48:42    854s] #       d2ee8ab1763058e7aa767ff787e79c8021836470bd5f5dc038d8fe1fa3813dad1edfbeed
[01/24 19:48:42    854s] #       b62aea75373a7b9c077665065863cb6a6ca641e45ec389e4b390c9c1f5e32483a44f98e9
[01/24 19:48:42    854s] #       d6bd99d955b8e4d7e0241078ca25f703925ddd15eebc6a5212d8a1da1f0236511e5bd0e8
[01/24 19:48:42    854s] #       a0558244d8739169109054adb37bdb5f607c9bc720a69c07850995838c030d602a2340ad
[01/24 19:48:42    854s] #       80a22a1a13f444228f602882c9c28c8ca8234598f14e094cf3b00352cb7035a3c2a950c7
[01/24 19:48:42    854s] #       2f23ea61ab08b3727f8318c8586e30ea8568ed950dae68cba22f3d6bdbb1b94466c0daae
[01/24 19:48:42    854s] #       b5531461381084caeb0f3440e8bd67d3e23da3c287e9a914dffc020d40df32
[01/24 19:48:42    854s] #
[01/24 19:48:42    854s] ### Time Record (Data Preparation) is installed.
[01/24 19:48:42    854s] #RTESIG:78da95944f4fc3300cc539f329ac6c87216d25769336b9228d130234fe5ca7b2665ba5ae
[01/24 19:48:42    854s] #       456d7ae0db93c16962d4594f55f58bfdfcf2dcc9f47db9024198a47ad123aa35c2e38a48
[01/24 19:48:42    854s] #       5aa40549a96e09d7a8176f77e27a327d7a7e256b605bd4bd83d947dbd67328bf9ae2506d
[01/24 19:48:42    854s] #       a074db62a83df4cefbaad9ddfce2b924102860d6fb2e7c9dc3d0bbee0f63403c2cef5f3e
[01/24 19:48:42    854s] #       dda62aea553b78777c674ea516c4c195d570180751060d2792cf423607df0da30c923961
[01/24 19:48:42    854s] #       c6470f66a617e15a5e8293429089d4323c30dbd66de1cfaba64c83d857bb3d6313e5b105
[01/24 19:48:42    854s] #       ad61ad52a478cf556a40c1ac6abcdbb9ee1f268c790c6222252b4c6539e838d002263a02
[01/24 19:48:42    854s] #       34195054456b594f34ca08862298946774441dad782638a530c97907b4d17c359bf1a9c8
[01/24 19:48:42    854s] #       8ebf8ca8c5ce22cccac30d2293b1dc62d486181394f5be68caa22b03eb9ae1f01f998268
[01/24 19:48:42    854s] #       dac68d5296c266fef831de98904f0e6116066526250c9724b866c131b699198bfbd537ee
[01/24 19:48:42    854s] #       0bebe7
[01/24 19:48:42    854s] #
[01/24 19:48:42    854s] ### Time Record (Data Preparation) is uninstalled.
[01/24 19:48:42    854s] ### Time Record (Global Routing) is installed.
[01/24 19:48:42    854s] ### Time Record (Global Routing) is uninstalled.
[01/24 19:48:42    854s] ### Time Record (Data Preparation) is installed.
[01/24 19:48:42    854s] #Start routing data preparation on Wed Jan 24 19:48:42 2024
[01/24 19:48:42    854s] #
[01/24 19:48:42    854s] #Minimum voltage of a net in the design = 0.000.
[01/24 19:48:42    854s] #Maximum voltage of a net in the design = 0.900.
[01/24 19:48:42    854s] #Voltage range [0.000 - 0.900] has 13811 nets.
[01/24 19:48:42    854s] #Voltage range [0.000 - 0.000] has 74 nets.
[01/24 19:48:42    854s] #Voltage range [0.900 - 0.900] has 1 net.
[01/24 19:48:42    854s] #Build and mark too close pins for the same net.
[01/24 19:48:42    854s] ### Time Record (Cell Pin Access) is installed.
[01/24 19:48:42    854s] #Rebuild pin access data for design.
[01/24 19:48:42    854s] #Initial pin access analysis.
[01/24 19:48:47    859s] #Detail pin access analysis.
[01/24 19:48:47    859s] ### Time Record (Cell Pin Access) is uninstalled.
[01/24 19:48:47    859s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/24 19:48:47    859s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 19:48:47    859s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 19:48:47    859s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 19:48:47    859s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 19:48:47    859s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 19:48:47    859s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 19:48:47    859s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 19:48:47    859s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 19:48:47    859s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/24 19:48:47    859s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/24 19:48:47    859s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1793.16 (MB), peak = 1918.55 (MB)
[01/24 19:48:47    859s] #Regenerating Ggrids automatically.
[01/24 19:48:47    859s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/24 19:48:47    859s] #Using automatically generated G-grids.
[01/24 19:48:47    859s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/24 19:48:49    861s] #Done routing data preparation.
[01/24 19:48:49    861s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1857.22 (MB), peak = 1918.55 (MB)
[01/24 19:48:49    861s] ### Time Record (Data Preparation) is uninstalled.
[01/24 19:48:49    861s] #
[01/24 19:48:49    861s] #Summary of active signal nets routing constraints set by OPT:
[01/24 19:48:49    861s] #	preferred routing layers      : 0
[01/24 19:48:49    861s] #	preferred routing layer effort: 0
[01/24 19:48:49    861s] #	preferred extra space         : 0
[01/24 19:48:49    861s] #	preferred multi-cut via       : 0
[01/24 19:48:49    861s] #	avoid detour                  : 0
[01/24 19:48:49    861s] #	expansion ratio               : 0
[01/24 19:48:49    861s] #	net priority                  : 0
[01/24 19:48:49    861s] #	s2s control                   : 0
[01/24 19:48:49    861s] #	avoid chaining                : 0
[01/24 19:48:49    861s] #	inst-based stacking via       : 0
[01/24 19:48:49    861s] #
[01/24 19:48:49    861s] #Summary of active signal nets routing constraints set by USER:
[01/24 19:48:49    861s] #	preferred routing layers      : 0
[01/24 19:48:49    861s] #	preferred routing layer effort     : 0
[01/24 19:48:49    861s] #	preferred extra space              : 0
[01/24 19:48:49    861s] #	preferred multi-cut via            : 0
[01/24 19:48:49    861s] #	avoid detour                       : 0
[01/24 19:48:49    861s] #	net weight                         : 0
[01/24 19:48:49    861s] #	avoid chaining                     : 0
[01/24 19:48:49    861s] #	cell-based stacking via (required) : 0
[01/24 19:48:49    861s] #	cell-based stacking via (optional) : 0
[01/24 19:48:49    861s] #
[01/24 19:48:49    861s] #Start timing driven prevention iteration...
[01/24 19:48:49    861s] ### td_prevention_read_timing_data starts on Wed Jan 24 19:48:49 2024 with memory = 1857.23 (MB), peak = 1918.55 (MB)
[01/24 19:48:49    861s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 19:48:49    861s] #
[01/24 19:48:49    861s] #----------------------------------------------------
[01/24 19:48:49    861s] # Summary of active signal nets routing constraints
[01/24 19:48:49    861s] #+--------------------------+-----------+
[01/24 19:48:49    861s] #+--------------------------+-----------+
[01/24 19:48:49    861s] #
[01/24 19:48:49    861s] #----------------------------------------------------
[01/24 19:48:49    861s] #Done timing-driven prevention
[01/24 19:48:49    861s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1860.62 (MB), peak = 1918.55 (MB)
[01/24 19:48:49    861s] #Total number of trivial nets (e.g. < 2 pins) = 2072 (skipped).
[01/24 19:48:49    861s] #Total number of routable nets = 11814.
[01/24 19:48:49    861s] #Total number of nets in the design = 13886.
[01/24 19:48:49    861s] #11796 routable nets do not have any wires.
[01/24 19:48:49    861s] #18 routable nets have routed wires.
[01/24 19:48:49    861s] #11796 nets will be global routed.
[01/24 19:48:49    861s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/24 19:48:49    861s] #18 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/24 19:48:49    861s] ### Time Record (Data Preparation) is installed.
[01/24 19:48:50    861s] #
[01/24 19:48:50    861s] #Connectivity extraction summary:
[01/24 19:48:50    861s] #19 routed net(s) are imported.
[01/24 19:48:50    861s] #11795 (84.94%) nets are without wires.
[01/24 19:48:50    861s] #2072 nets are fixed|skipped|trivial (not extracted).
[01/24 19:48:50    861s] #Total number of nets = 13886.
[01/24 19:48:50    861s] ### Total number of dirty nets = 9.
[01/24 19:48:50    861s] #
[01/24 19:48:50    861s] #
[01/24 19:48:50    861s] #Finished routing data preparation on Wed Jan 24 19:48:50 2024
[01/24 19:48:50    861s] #
[01/24 19:48:50    861s] #Cpu time = 00:00:00
[01/24 19:48:50    861s] #Elapsed time = 00:00:00
[01/24 19:48:50    861s] #Increased memory = 0.12 (MB)
[01/24 19:48:50    861s] #Total memory = 1860.75 (MB)
[01/24 19:48:50    861s] #Peak memory = 1918.55 (MB)
[01/24 19:48:50    861s] #
[01/24 19:48:50    861s] ### Time Record (Data Preparation) is uninstalled.
[01/24 19:48:50    861s] ### Time Record (Global Routing) is installed.
[01/24 19:48:50    861s] #
[01/24 19:48:50    861s] #Start global routing on Wed Jan 24 19:48:50 2024
[01/24 19:48:50    861s] #
[01/24 19:48:50    861s] #
[01/24 19:48:50    861s] #Start global routing initialization on Wed Jan 24 19:48:50 2024
[01/24 19:48:50    861s] #
[01/24 19:48:50    861s] #Number of eco nets is 1
[01/24 19:48:50    861s] #
[01/24 19:48:50    861s] #Start global routing data preparation on Wed Jan 24 19:48:50 2024
[01/24 19:48:50    861s] #
[01/24 19:48:50    861s] ### build_merged_routing_blockage_rect_list starts on Wed Jan 24 19:48:50 2024 with memory = 1861.42 (MB), peak = 1918.55 (MB)
[01/24 19:48:50    861s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 19:48:50    861s] #Start routing resource analysis on Wed Jan 24 19:48:50 2024
[01/24 19:48:50    861s] #
[01/24 19:48:50    861s] ### init_is_bin_blocked starts on Wed Jan 24 19:48:50 2024 with memory = 1861.43 (MB), peak = 1918.55 (MB)
[01/24 19:48:50    861s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 19:48:50    861s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed Jan 24 19:48:50 2024 with memory = 1862.72 (MB), peak = 1918.55 (MB)
[01/24 19:48:50    862s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 19:48:50    862s] ### adjust_flow_cap starts on Wed Jan 24 19:48:50 2024 with memory = 1863.16 (MB), peak = 1918.55 (MB)
[01/24 19:48:50    862s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 19:48:50    862s] ### adjust_flow_per_partial_route_obs starts on Wed Jan 24 19:48:50 2024 with memory = 1863.16 (MB), peak = 1918.55 (MB)
[01/24 19:48:50    862s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 19:48:50    862s] ### set_via_blocked starts on Wed Jan 24 19:48:50 2024 with memory = 1863.16 (MB), peak = 1918.55 (MB)
[01/24 19:48:50    862s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 19:48:50    862s] ### copy_flow starts on Wed Jan 24 19:48:50 2024 with memory = 1863.16 (MB), peak = 1918.55 (MB)
[01/24 19:48:50    862s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 19:48:50    862s] #Routing resource analysis is done on Wed Jan 24 19:48:50 2024
[01/24 19:48:50    862s] #
[01/24 19:48:50    862s] ### report_flow_cap starts on Wed Jan 24 19:48:50 2024 with memory = 1863.17 (MB), peak = 1918.55 (MB)
[01/24 19:48:50    862s] #  Resource Analysis:
[01/24 19:48:50    862s] #
[01/24 19:48:50    862s] #               Routing  #Avail      #Track     #Total     %Gcell
[01/24 19:48:50    862s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[01/24 19:48:50    862s] #  --------------------------------------------------------------
[01/24 19:48:50    862s] #  Metal1         H         334         922        7140    60.24%
[01/24 19:48:50    862s] #  Metal2         V        1153          59        7140     1.71%
[01/24 19:48:50    862s] #  Metal3         H        1236          20        7140     0.00%
[01/24 19:48:50    862s] #  Metal4         V        1155          57        7140     1.71%
[01/24 19:48:50    862s] #  Metal5         H        1233          23        7140     0.00%
[01/24 19:48:50    862s] #  Metal6         V        1154          58        7140     1.71%
[01/24 19:48:50    862s] #  Metal7         H        1244          12        7140     0.00%
[01/24 19:48:50    862s] #  Metal8         V        1161          51        7140     1.71%
[01/24 19:48:50    862s] #  Metal9         H        1232          24        7140     0.00%
[01/24 19:48:50    862s] #  Metal10        V         447          37        7140     4.54%
[01/24 19:48:50    862s] #  Metal11        H         406          96        7140    10.24%
[01/24 19:48:50    862s] #  --------------------------------------------------------------
[01/24 19:48:50    862s] #  Total                  10758      11.34%       78540     7.44%
[01/24 19:48:50    862s] #
[01/24 19:48:50    862s] #
[01/24 19:48:50    862s] #
[01/24 19:48:50    862s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 19:48:50    862s] ### analyze_m2_tracks starts on Wed Jan 24 19:48:50 2024 with memory = 1863.17 (MB), peak = 1918.55 (MB)
[01/24 19:48:50    862s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 19:48:50    862s] ### report_initial_resource starts on Wed Jan 24 19:48:50 2024 with memory = 1863.18 (MB), peak = 1918.55 (MB)
[01/24 19:48:50    862s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 19:48:50    862s] ### mark_pg_pins_accessibility starts on Wed Jan 24 19:48:50 2024 with memory = 1863.18 (MB), peak = 1918.55 (MB)
[01/24 19:48:50    862s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 19:48:50    862s] ### set_net_region starts on Wed Jan 24 19:48:50 2024 with memory = 1863.18 (MB), peak = 1918.55 (MB)
[01/24 19:48:50    862s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 19:48:50    862s] #
[01/24 19:48:50    862s] #Global routing data preparation is done on Wed Jan 24 19:48:50 2024
[01/24 19:48:50    862s] #
[01/24 19:48:50    862s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1863.19 (MB), peak = 1918.55 (MB)
[01/24 19:48:50    862s] #
[01/24 19:48:50    862s] ### prepare_level starts on Wed Jan 24 19:48:50 2024 with memory = 1863.19 (MB), peak = 1918.55 (MB)
[01/24 19:48:50    862s] ### init level 1 starts on Wed Jan 24 19:48:50 2024 with memory = 1863.20 (MB), peak = 1918.55 (MB)
[01/24 19:48:50    862s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 19:48:50    862s] ### Level 1 hgrid = 85 X 84
[01/24 19:48:50    862s] ### prepare_level_flow starts on Wed Jan 24 19:48:50 2024 with memory = 1863.24 (MB), peak = 1918.55 (MB)
[01/24 19:48:50    862s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 19:48:50    862s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 19:48:50    862s] #
[01/24 19:48:50    862s] #Global routing initialization is done on Wed Jan 24 19:48:50 2024
[01/24 19:48:50    862s] #
[01/24 19:48:50    862s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1863.25 (MB), peak = 1918.55 (MB)
[01/24 19:48:50    862s] #
[01/24 19:48:50    862s] #Skip 1/3 round for no nets in the round...
[01/24 19:48:50    862s] #Route nets in 2/3 round...
[01/24 19:48:50    862s] #start global routing iteration 1...
[01/24 19:48:50    862s] ### init_flow_edge starts on Wed Jan 24 19:48:50 2024 with memory = 1863.30 (MB), peak = 1918.55 (MB)
[01/24 19:48:50    862s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 19:48:50    862s] ### cal_flow starts on Wed Jan 24 19:48:50 2024 with memory = 1866.23 (MB), peak = 1918.55 (MB)
[01/24 19:48:50    862s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 19:48:50    862s] ### routing at level 1 (topmost level) iter 0
[01/24 19:48:50    862s] ### measure_qor starts on Wed Jan 24 19:48:50 2024 with memory = 1866.85 (MB), peak = 1918.55 (MB)
[01/24 19:48:50    862s] ### measure_congestion starts on Wed Jan 24 19:48:50 2024 with memory = 1866.85 (MB), peak = 1918.55 (MB)
[01/24 19:48:50    862s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 19:48:50    862s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 19:48:50    862s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1866.59 (MB), peak = 1918.55 (MB)
[01/24 19:48:50    862s] #
[01/24 19:48:50    862s] #start global routing iteration 2...
[01/24 19:48:50    862s] ### routing at level 1 (topmost level) iter 1
[01/24 19:48:50    862s] ### measure_qor starts on Wed Jan 24 19:48:50 2024 with memory = 1866.59 (MB), peak = 1918.55 (MB)
[01/24 19:48:50    862s] ### measure_congestion starts on Wed Jan 24 19:48:50 2024 with memory = 1866.59 (MB), peak = 1918.55 (MB)
[01/24 19:48:50    862s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 19:48:50    862s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 19:48:50    862s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1866.59 (MB), peak = 1918.55 (MB)
[01/24 19:48:50    862s] #
[01/24 19:48:50    862s] #Route nets in 3/3 round...
[01/24 19:48:50    862s] #start global routing iteration 3...
[01/24 19:48:50    862s] ### init_flow_edge starts on Wed Jan 24 19:48:50 2024 with memory = 1866.59 (MB), peak = 1918.55 (MB)
[01/24 19:48:50    862s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 19:48:50    862s] ### cal_flow starts on Wed Jan 24 19:48:50 2024 with memory = 1866.88 (MB), peak = 1918.55 (MB)
[01/24 19:48:50    862s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 19:48:50    862s] ### routing at level 1 (topmost level) iter 0
[01/24 19:49:00    872s] ### measure_qor starts on Wed Jan 24 19:49:00 2024 with memory = 1909.20 (MB), peak = 1918.55 (MB)
[01/24 19:49:00    872s] ### measure_congestion starts on Wed Jan 24 19:49:00 2024 with memory = 1909.20 (MB), peak = 1918.55 (MB)
[01/24 19:49:00    872s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:00    872s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:00    872s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1902.34 (MB), peak = 1918.55 (MB)
[01/24 19:49:00    872s] #
[01/24 19:49:00    872s] #start global routing iteration 4...
[01/24 19:49:00    872s] ### routing at level 1 (topmost level) iter 1
[01/24 19:49:04    876s] ### measure_qor starts on Wed Jan 24 19:49:04 2024 with memory = 1906.58 (MB), peak = 1918.55 (MB)
[01/24 19:49:04    876s] ### measure_congestion starts on Wed Jan 24 19:49:04 2024 with memory = 1906.58 (MB), peak = 1918.55 (MB)
[01/24 19:49:04    876s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:04    876s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:04    876s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1903.68 (MB), peak = 1918.55 (MB)
[01/24 19:49:04    876s] #
[01/24 19:49:04    876s] ### route_end starts on Wed Jan 24 19:49:04 2024 with memory = 1903.69 (MB), peak = 1918.55 (MB)
[01/24 19:49:04    876s] #
[01/24 19:49:04    876s] #Total number of trivial nets (e.g. < 2 pins) = 2072 (skipped).
[01/24 19:49:04    876s] #Total number of routable nets = 11814.
[01/24 19:49:04    876s] #Total number of nets in the design = 13886.
[01/24 19:49:04    876s] #
[01/24 19:49:04    876s] #11814 routable nets have routed wires.
[01/24 19:49:04    876s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/24 19:49:04    876s] #18 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/24 19:49:04    876s] #
[01/24 19:49:04    876s] #Routed nets constraints summary:
[01/24 19:49:04    876s] #---------------------------------------------------------
[01/24 19:49:04    876s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[01/24 19:49:04    876s] #---------------------------------------------------------
[01/24 19:49:04    876s] #      Default            0              0           11795  
[01/24 19:49:04    876s] #       NDR_13            1              1               0  
[01/24 19:49:04    876s] #---------------------------------------------------------
[01/24 19:49:04    876s] #        Total            1              1           11795  
[01/24 19:49:04    876s] #---------------------------------------------------------
[01/24 19:49:04    876s] #
[01/24 19:49:04    876s] #Routing constraints summary of the whole design:
[01/24 19:49:04    876s] #---------------------------------------------------------
[01/24 19:49:04    876s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[01/24 19:49:04    876s] #---------------------------------------------------------
[01/24 19:49:04    876s] #      Default           16             16           11795  
[01/24 19:49:04    876s] #       NDR_13            3              3               0  
[01/24 19:49:04    876s] #---------------------------------------------------------
[01/24 19:49:04    876s] #        Total           19             19           11795  
[01/24 19:49:04    876s] #---------------------------------------------------------
[01/24 19:49:04    876s] #
[01/24 19:49:04    876s] ### adjust_flow_per_partial_route_obs starts on Wed Jan 24 19:49:04 2024 with memory = 1903.71 (MB), peak = 1918.55 (MB)
[01/24 19:49:04    876s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:04    876s] ### cal_base_flow starts on Wed Jan 24 19:49:04 2024 with memory = 1903.71 (MB), peak = 1918.55 (MB)
[01/24 19:49:04    876s] ### init_flow_edge starts on Wed Jan 24 19:49:04 2024 with memory = 1903.71 (MB), peak = 1918.55 (MB)
[01/24 19:49:04    876s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:04    876s] ### cal_flow starts on Wed Jan 24 19:49:04 2024 with memory = 1903.71 (MB), peak = 1918.55 (MB)
[01/24 19:49:04    876s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:04    876s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:04    876s] ### report_overcon starts on Wed Jan 24 19:49:04 2024 with memory = 1903.71 (MB), peak = 1918.55 (MB)
[01/24 19:49:04    876s] #
[01/24 19:49:04    876s] #  Congestion Analysis: (blocked Gcells are excluded)
[01/24 19:49:04    876s] #
[01/24 19:49:04    876s] #                 OverCon       OverCon          
[01/24 19:49:04    876s] #                  #Gcell        #Gcell    %Gcell
[01/24 19:49:04    876s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[01/24 19:49:04    876s] #  ------------------------------------------------------------
[01/24 19:49:04    876s] #  Metal1        0(0.00%)      0(0.00%)   (0.00%)     0.59  
[01/24 19:49:04    876s] #  Metal2        9(0.13%)      3(0.04%)   (0.17%)     0.44  
[01/24 19:49:04    876s] #  Metal3        3(0.04%)      0(0.00%)   (0.04%)     0.42  
[01/24 19:49:04    876s] #  Metal4        0(0.00%)      0(0.00%)   (0.00%)     0.28  
[01/24 19:49:04    876s] #  Metal5        0(0.00%)      0(0.00%)   (0.00%)     0.17  
[01/24 19:49:04    876s] #  Metal6        0(0.00%)      0(0.00%)   (0.00%)     0.06  
[01/24 19:49:04    876s] #  Metal7        0(0.00%)      0(0.00%)   (0.00%)     0.01  
[01/24 19:49:04    876s] #  Metal8        0(0.00%)      0(0.00%)   (0.00%)     0.04  
[01/24 19:49:04    876s] #  Metal9        0(0.00%)      0(0.00%)   (0.00%)     0.02  
[01/24 19:49:04    876s] #  Metal10       0(0.00%)      0(0.00%)   (0.00%)     0.00  
[01/24 19:49:04    876s] #  Metal11       0(0.00%)      0(0.00%)   (0.00%)     0.00  
[01/24 19:49:04    876s] #  ------------------------------------------------------------
[01/24 19:49:04    876s] #     Total     12(0.02%)      3(0.00%)   (0.02%)
[01/24 19:49:04    876s] #
[01/24 19:49:04    876s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[01/24 19:49:04    876s] #  Overflow after GR: 0.00% H + 0.02% V
[01/24 19:49:04    876s] #
[01/24 19:49:04    876s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:04    876s] ### cal_base_flow starts on Wed Jan 24 19:49:04 2024 with memory = 1903.73 (MB), peak = 1918.55 (MB)
[01/24 19:49:04    876s] ### init_flow_edge starts on Wed Jan 24 19:49:04 2024 with memory = 1903.73 (MB), peak = 1918.55 (MB)
[01/24 19:49:04    876s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:04    876s] ### cal_flow starts on Wed Jan 24 19:49:04 2024 with memory = 1903.73 (MB), peak = 1918.55 (MB)
[01/24 19:49:04    876s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:04    876s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:04    876s] ### generate_cong_map_content starts on Wed Jan 24 19:49:04 2024 with memory = 1903.73 (MB), peak = 1918.55 (MB)
[01/24 19:49:04    876s] ### Sync with Inovus CongMap starts on Wed Jan 24 19:49:04 2024 with memory = 1903.90 (MB), peak = 1918.55 (MB)
[01/24 19:49:04    876s] #Hotspot report including placement blocked areas
[01/24 19:49:04    876s] OPERPROF: Starting HotSpotCal at level 1, MEM:2456.8M, EPOCH TIME: 1706118544.341678
[01/24 19:49:04    876s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/24 19:49:04    876s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[01/24 19:49:04    876s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/24 19:49:04    876s] [hotspot] |   Metal1(H)    |              1.00 |             11.00 |   191.52    41.04   198.36    47.88 |
[01/24 19:49:04    876s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[01/24 19:49:04    876s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[01/24 19:49:04    876s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[01/24 19:49:04    876s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[01/24 19:49:04    876s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[01/24 19:49:04    876s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[01/24 19:49:04    876s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[01/24 19:49:04    876s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[01/24 19:49:04    876s] [hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[01/24 19:49:04    876s] [hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[01/24 19:49:04    876s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/24 19:49:04    876s] [hotspot] |      worst     | (Metal1)     1.00 | (Metal1)    11.00 |                                     |
[01/24 19:49:04    876s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/24 19:49:04    876s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[01/24 19:49:04    876s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/24 19:49:04    876s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/24 19:49:04    876s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[01/24 19:49:04    876s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/24 19:49:04    876s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.012, MEM:2456.8M, EPOCH TIME: 1706118544.353470
[01/24 19:49:04    876s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:04    876s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:04    876s] ### update starts on Wed Jan 24 19:49:04 2024 with memory = 1903.96 (MB), peak = 1918.55 (MB)
[01/24 19:49:04    876s] #Complete Global Routing.
[01/24 19:49:04    876s] #Total number of nets with non-default rule or having extra spacing = 3
[01/24 19:49:04    876s] #Total wire length = 217585 um.
[01/24 19:49:04    876s] #Total half perimeter of net bounding box = 199028 um.
[01/24 19:49:04    876s] #Total wire length on LAYER Metal1 = 57 um.
[01/24 19:49:04    876s] #Total wire length on LAYER Metal2 = 46898 um.
[01/24 19:49:04    876s] #Total wire length on LAYER Metal3 = 69276 um.
[01/24 19:49:04    876s] #Total wire length on LAYER Metal4 = 52416 um.
[01/24 19:49:04    876s] #Total wire length on LAYER Metal5 = 41412 um.
[01/24 19:49:04    876s] #Total wire length on LAYER Metal6 = 5739 um.
[01/24 19:49:04    876s] #Total wire length on LAYER Metal7 = 1212 um.
[01/24 19:49:04    876s] #Total wire length on LAYER Metal8 = 154 um.
[01/24 19:49:04    876s] #Total wire length on LAYER Metal9 = 382 um.
[01/24 19:49:04    876s] #Total wire length on LAYER Metal10 = 0 um.
[01/24 19:49:04    876s] #Total wire length on LAYER Metal11 = 40 um.
[01/24 19:49:04    876s] #Total number of vias = 77517
[01/24 19:49:04    876s] #Up-Via Summary (total 77517):
[01/24 19:49:04    876s] #           
[01/24 19:49:04    876s] #-----------------------
[01/24 19:49:04    876s] # Metal1          38553
[01/24 19:49:04    876s] # Metal2          26759
[01/24 19:49:04    876s] # Metal3           7904
[01/24 19:49:04    876s] # Metal4           3563
[01/24 19:49:04    876s] # Metal5            640
[01/24 19:49:04    876s] # Metal6             57
[01/24 19:49:04    876s] # Metal7             20
[01/24 19:49:04    876s] # Metal8             17
[01/24 19:49:04    876s] # Metal9              2
[01/24 19:49:04    876s] # Metal10             2
[01/24 19:49:04    876s] #-----------------------
[01/24 19:49:04    876s] #                 77517 
[01/24 19:49:04    876s] #
[01/24 19:49:04    876s] #Total number of involved regular nets 2425
[01/24 19:49:04    876s] #Maximum src to sink distance  330.4
[01/24 19:49:04    876s] #Average of max src_to_sink distance  47.2
[01/24 19:49:04    876s] #Average of ave src_to_sink distance  29.9
[01/24 19:49:04    876s] #Total number of involved priority nets 1
[01/24 19:49:04    876s] #Maximum src to sink distance for priority net 85.0
[01/24 19:49:04    876s] #Average of max src_to_sink distance for priority net 85.0
[01/24 19:49:04    876s] #Average of ave src_to_sink distance for priority net 54.5
[01/24 19:49:04    876s] ### update cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:04    876s] ### report_overcon starts on Wed Jan 24 19:49:04 2024 with memory = 1904.39 (MB), peak = 1918.55 (MB)
[01/24 19:49:04    876s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:04    876s] ### report_overcon starts on Wed Jan 24 19:49:04 2024 with memory = 1904.39 (MB), peak = 1918.55 (MB)
[01/24 19:49:04    876s] #Max overcon = 2 tracks.
[01/24 19:49:04    876s] #Total overcon = 0.02%.
[01/24 19:49:04    876s] #Worst layer Gcell overcon rate = 0.04%.
[01/24 19:49:04    876s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:04    876s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:04    876s] ### global_route design signature (14): route=253298694 net_attr=1343660749
[01/24 19:49:04    876s] #
[01/24 19:49:04    876s] #Global routing statistics:
[01/24 19:49:04    876s] #Cpu time = 00:00:14
[01/24 19:49:04    876s] #Elapsed time = 00:00:14
[01/24 19:49:04    876s] #Increased memory = 43.23 (MB)
[01/24 19:49:04    876s] #Total memory = 1903.97 (MB)
[01/24 19:49:04    876s] #Peak memory = 1918.55 (MB)
[01/24 19:49:04    876s] #
[01/24 19:49:04    876s] #Finished global routing on Wed Jan 24 19:49:04 2024
[01/24 19:49:04    876s] #
[01/24 19:49:04    876s] #
[01/24 19:49:04    876s] ### Time Record (Global Routing) is uninstalled.
[01/24 19:49:04    876s] ### Time Record (Data Preparation) is installed.
[01/24 19:49:04    876s] ### Time Record (Data Preparation) is uninstalled.
[01/24 19:49:04    876s] ### track-assign external-init starts on Wed Jan 24 19:49:04 2024 with memory = 1902.72 (MB), peak = 1918.55 (MB)
[01/24 19:49:04    876s] ### Time Record (Track Assignment) is installed.
[01/24 19:49:04    876s] ### Time Record (Track Assignment) is uninstalled.
[01/24 19:49:04    876s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:04    876s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1902.73 (MB), peak = 1918.55 (MB)
[01/24 19:49:04    876s] ### track-assign engine-init starts on Wed Jan 24 19:49:04 2024 with memory = 1902.74 (MB), peak = 1918.55 (MB)
[01/24 19:49:04    876s] ### Time Record (Track Assignment) is installed.
[01/24 19:49:04    876s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:04    876s] ### track-assign core-engine starts on Wed Jan 24 19:49:04 2024 with memory = 1902.78 (MB), peak = 1918.55 (MB)
[01/24 19:49:04    876s] #Start Track Assignment.
[01/24 19:49:05    877s] #Done with 19632 horizontal wires in 3 hboxes and 18126 vertical wires in 3 hboxes.
[01/24 19:49:08    880s] #Done with 4946 horizontal wires in 3 hboxes and 4548 vertical wires in 3 hboxes.
[01/24 19:49:08    880s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[01/24 19:49:08    880s] #
[01/24 19:49:08    880s] #Track assignment summary:
[01/24 19:49:08    880s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[01/24 19:49:08    880s] #------------------------------------------------------------------------
[01/24 19:49:08    880s] # Metal1        56.54 	  0.00%  	  0.00% 	  0.00%
[01/24 19:49:08    880s] # Metal2     45706.19 	  0.07%  	  0.00% 	  0.00%
[01/24 19:49:08    880s] # Metal3     67690.88 	  0.17%  	  0.00% 	  0.00%
[01/24 19:49:08    880s] # Metal4     51548.87 	  0.03%  	  0.00% 	  0.00%
[01/24 19:49:08    880s] # Metal5     39974.54 	  0.01%  	  0.00% 	  0.00%
[01/24 19:49:08    880s] # Metal6      4408.66 	  0.00%  	  0.00% 	  0.00%
[01/24 19:49:08    880s] # Metal7      1224.20 	  0.00%  	  0.00% 	  0.00%
[01/24 19:49:08    880s] # Metal8       149.66 	  0.00%  	  0.00% 	  0.00%
[01/24 19:49:08    880s] # Metal9       379.32 	  0.00%  	  0.00% 	  0.00%
[01/24 19:49:08    880s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[01/24 19:49:08    880s] # Metal11       40.07 	  0.00%  	  0.00% 	  0.00%
[01/24 19:49:08    880s] #------------------------------------------------------------------------
[01/24 19:49:08    880s] # All      211178.91  	  0.08% 	  0.00% 	  0.00%
[01/24 19:49:08    880s] #Complete Track Assignment.
[01/24 19:49:08    880s] #Total number of nets with non-default rule or having extra spacing = 3
[01/24 19:49:08    880s] #Total wire length = 214376 um.
[01/24 19:49:08    880s] #Total half perimeter of net bounding box = 199028 um.
[01/24 19:49:08    880s] #Total wire length on LAYER Metal1 = 56 um.
[01/24 19:49:08    880s] #Total wire length on LAYER Metal2 = 45534 um.
[01/24 19:49:08    880s] #Total wire length on LAYER Metal3 = 67916 um.
[01/24 19:49:08    880s] #Total wire length on LAYER Metal4 = 51981 um.
[01/24 19:49:08    880s] #Total wire length on LAYER Metal5 = 41360 um.
[01/24 19:49:08    880s] #Total wire length on LAYER Metal6 = 5740 um.
[01/24 19:49:08    880s] #Total wire length on LAYER Metal7 = 1221 um.
[01/24 19:49:08    880s] #Total wire length on LAYER Metal8 = 149 um.
[01/24 19:49:08    880s] #Total wire length on LAYER Metal9 = 378 um.
[01/24 19:49:08    880s] #Total wire length on LAYER Metal10 = 0 um.
[01/24 19:49:08    880s] #Total wire length on LAYER Metal11 = 40 um.
[01/24 19:49:08    880s] #Total number of vias = 77517
[01/24 19:49:08    880s] #Up-Via Summary (total 77517):
[01/24 19:49:08    880s] #           
[01/24 19:49:08    880s] #-----------------------
[01/24 19:49:08    880s] # Metal1          38553
[01/24 19:49:08    880s] # Metal2          26759
[01/24 19:49:08    880s] # Metal3           7904
[01/24 19:49:08    880s] # Metal4           3563
[01/24 19:49:08    880s] # Metal5            640
[01/24 19:49:08    880s] # Metal6             57
[01/24 19:49:08    880s] # Metal7             20
[01/24 19:49:08    880s] # Metal8             17
[01/24 19:49:08    880s] # Metal9              2
[01/24 19:49:08    880s] # Metal10             2
[01/24 19:49:08    880s] #-----------------------
[01/24 19:49:08    880s] #                 77517 
[01/24 19:49:08    880s] #
[01/24 19:49:08    880s] ### track_assign design signature (17): route=736488496
[01/24 19:49:08    880s] ### track-assign core-engine cpu:00:00:04, real:00:00:04, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:08    880s] ### Time Record (Track Assignment) is uninstalled.
[01/24 19:49:08    880s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1903.09 (MB), peak = 1918.55 (MB)
[01/24 19:49:08    880s] #
[01/24 19:49:08    880s] #number of short segments in preferred routing layers
[01/24 19:49:08    880s] #	
[01/24 19:49:08    880s] #	
[01/24 19:49:08    880s] #
[01/24 19:49:08    880s] #Start post global route fixing for timing critical nets ...
[01/24 19:49:08    880s] #
[01/24 19:49:08    880s] ### update_timing_after_routing starts on Wed Jan 24 19:49:08 2024 with memory = 1903.41 (MB), peak = 1918.55 (MB)
[01/24 19:49:08    880s] ### Time Record (Timing Data Generation) is installed.
[01/24 19:49:08    880s] #* Updating design timing data...
[01/24 19:49:08    880s] #Extracting RC...
[01/24 19:49:08    880s] Un-suppress "**WARN ..." messages.
[01/24 19:49:08    880s] #
[01/24 19:49:08    880s] #Start tQuantus RC extraction...
[01/24 19:49:08    880s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[01/24 19:49:08    880s] #Extract in track assign mode
[01/24 19:49:08    880s] #Start building rc corner(s)...
[01/24 19:49:08    880s] #Number of RC Corner = 1
[01/24 19:49:08    880s] #Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
[01/24 19:49:08    880s] #METAL_1 -> Metal1 (1)
[01/24 19:49:08    880s] #METAL_2 -> Metal2 (2)
[01/24 19:49:08    880s] #METAL_3 -> Metal3 (3)
[01/24 19:49:08    880s] #METAL_4 -> Metal4 (4)
[01/24 19:49:08    880s] #METAL_5 -> Metal5 (5)
[01/24 19:49:08    880s] #METAL_6 -> Metal6 (6)
[01/24 19:49:08    880s] #METAL_7 -> Metal7 (7)
[01/24 19:49:08    880s] #METAL_8 -> Metal8 (8)
[01/24 19:49:08    880s] #METAL_9 -> Metal9 (9)
[01/24 19:49:08    880s] #METAL_10 -> Metal10 (10)
[01/24 19:49:08    880s] #METAL_11 -> Metal11 (11)
[01/24 19:49:08    880s] #SADV_On
[01/24 19:49:08    880s] # Corner(s) : 
[01/24 19:49:08    880s] #default_emulate_rc_corner [125.00]
[01/24 19:49:10    881s] # Corner id: 0
[01/24 19:49:10    881s] # Layout Scale: 1.000000
[01/24 19:49:10    881s] # Has Metal Fill model: yes
[01/24 19:49:10    881s] # Temperature was set
[01/24 19:49:10    881s] # Temperature : 125.000000
[01/24 19:49:10    881s] # Ref. Temp   : 25.000000
[01/24 19:49:10    881s] #SADV_Off
[01/24 19:49:10    881s] #total pattern=286 [11, 792]
[01/24 19:49:10    881s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[01/24 19:49:10    881s] #found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
[01/24 19:49:10    881s] #found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
[01/24 19:49:10    881s] #number model r/c [1,1] [11,792] read
[01/24 19:49:10    882s] #Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1907.05 (MB), peak = 1918.55 (MB)
[01/24 19:49:12    884s] #Finish check_net_pin_list step Enter extract
[01/24 19:49:12    884s] #Start init net ripin tree building
[01/24 19:49:12    884s] #Finish init net ripin tree building
[01/24 19:49:12    884s] #Cpu time = 00:00:00
[01/24 19:49:12    884s] #Elapsed time = 00:00:00
[01/24 19:49:12    884s] #Increased memory = 0.23 (MB)
[01/24 19:49:12    884s] #Total memory = 1912.14 (MB)
[01/24 19:49:12    884s] #Peak memory = 1918.55 (MB)
[01/24 19:49:12    884s] #begin processing metal fill model file
[01/24 19:49:12    884s] #end processing metal fill model file
[01/24 19:49:12    884s] ### track-assign external-init starts on Wed Jan 24 19:49:12 2024 with memory = 1912.15 (MB), peak = 1918.55 (MB)
[01/24 19:49:12    884s] ### Time Record (Track Assignment) is installed.
[01/24 19:49:12    884s] ### Time Record (Track Assignment) is uninstalled.
[01/24 19:49:12    884s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:12    884s] ### track-assign engine-init starts on Wed Jan 24 19:49:12 2024 with memory = 1912.20 (MB), peak = 1918.55 (MB)
[01/24 19:49:12    884s] ### Time Record (Track Assignment) is installed.
[01/24 19:49:12    884s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:12    884s] #
[01/24 19:49:12    884s] #Start Post Track Assignment Wire Spread.
[01/24 19:49:13    885s] #Done with 5763 horizontal wires in 3 hboxes and 5197 vertical wires in 3 hboxes.
[01/24 19:49:14    885s] #Complete Post Track Assignment Wire Spread.
[01/24 19:49:14    885s] #
[01/24 19:49:14    885s] ### Time Record (Track Assignment) is uninstalled.
[01/24 19:49:14    885s] #Length limit = 200 pitches
[01/24 19:49:14    885s] #opt mode = 2
[01/24 19:49:14    885s] #Finish check_net_pin_list step Fix net pin list
[01/24 19:49:14    885s] #Start generate extraction boxes.
[01/24 19:49:14    885s] #
[01/24 19:49:14    885s] #Extract using 30 x 30 Hboxes
[01/24 19:49:14    885s] #4x4 initial hboxes
[01/24 19:49:14    885s] #Use area based hbox pruning.
[01/24 19:49:14    885s] #0/0 hboxes pruned.
[01/24 19:49:14    885s] #Complete generating extraction boxes.
[01/24 19:49:14    885s] #Extract 9 hboxes with single thread on machine with  2.30GHz 512KB Cache 12CPU...
[01/24 19:49:14    885s] #Process 0 special clock nets for rc extraction
[01/24 19:49:14    886s] #Total 11813 nets were built. 487 nodes added to break long wires. 0 net(s) have incomplete routes.
[01/24 19:49:18    889s] #Run Statistics for Extraction:
[01/24 19:49:18    889s] #   Cpu time = 00:00:04, elapsed time = 00:00:04 .
[01/24 19:49:18    889s] #   Increased memory =    47.61 (MB), total memory =  1958.36 (MB), peak memory =  1958.40 (MB)
[01/24 19:49:18    889s] #
[01/24 19:49:18    889s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[01/24 19:49:18    890s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1924.01 (MB), peak = 1958.40 (MB)
[01/24 19:49:18    890s] #RC Statistics: 53262 Res, 34587 Ground Cap, 5107 XCap (Edge to Edge)
[01/24 19:49:18    890s] #RC V/H edge ratio: 0.46, Avg V/H Edge Length: 3753.61 (35384), Avg L-Edge Length: 15040.83 (10245)
[01/24 19:49:18    890s] #Register nets and terms for rcdb /tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_EScukT.rcdb.d
[01/24 19:49:18    890s] #Finish registering nets and terms for rcdb.
[01/24 19:49:18    890s] #Start writing RC data.
[01/24 19:49:19    890s] #Finish writing RC data
[01/24 19:49:19    890s] #Finish writing rcdb with 74963 nodes, 63150 edges, and 11992 xcaps
[01/24 19:49:19    890s] #487 inserted nodes are removed
[01/24 19:49:19    890s] ### track-assign external-init starts on Wed Jan 24 19:49:19 2024 with memory = 1928.65 (MB), peak = 1958.40 (MB)
[01/24 19:49:19    890s] ### Time Record (Track Assignment) is installed.
[01/24 19:49:19    890s] ### Time Record (Track Assignment) is uninstalled.
[01/24 19:49:19    890s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:19    890s] ### track-assign engine-init starts on Wed Jan 24 19:49:19 2024 with memory = 1928.66 (MB), peak = 1958.40 (MB)
[01/24 19:49:19    890s] ### Time Record (Track Assignment) is installed.
[01/24 19:49:19    890s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:19    890s] #Remove Post Track Assignment Wire Spread
[01/24 19:49:19    890s] ### Time Record (Track Assignment) is uninstalled.
[01/24 19:49:19    890s] Restoring parasitic data from file '/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_EScukT.rcdb.d' ...
[01/24 19:49:19    890s] Opening parasitic data file '/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_EScukT.rcdb.d' for reading (mem: 2500.180M)
[01/24 19:49:19    890s] Reading RCDB with compressed RC data.
[01/24 19:49:19    890s] Opening parasitic data file '/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_EScukT.rcdb.d' for content verification (mem: 2500.180M)
[01/24 19:49:19    890s] Reading RCDB with compressed RC data.
[01/24 19:49:19    890s] Closing parasitic data file '/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_EScukT.rcdb.d': 0 access done (mem: 2500.180M)
[01/24 19:49:19    890s] Closing parasitic data file '/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_EScukT.rcdb.d': 0 access done (mem: 2500.180M)
[01/24 19:49:19    890s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2500.180M)
[01/24 19:49:19    890s] Following multi-corner parasitics specified:
[01/24 19:49:19    890s] 	/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_EScukT.rcdb.d (rcdb)
[01/24 19:49:19    890s] Opening parasitic data file '/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_EScukT.rcdb.d' for reading (mem: 2500.180M)
[01/24 19:49:19    890s] Reading RCDB with compressed RC data.
[01/24 19:49:19    890s] 		Cell picorv32 has rcdb /tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_EScukT.rcdb.d specified
[01/24 19:49:19    890s] Cell picorv32, hinst 
[01/24 19:49:19    890s] processing rcdb (/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_EScukT.rcdb.d) for hinst (top) of cell (picorv32);
[01/24 19:49:19    890s] Closing parasitic data file '/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_EScukT.rcdb.d': 0 access done (mem: 2500.180M)
[01/24 19:49:19    890s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2476.180M)
[01/24 19:49:19    890s] Opening parasitic data file '/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/picorv32_82999_rA0buw.rcdb.d/picorv32.rcdb.d' for reading (mem: 2476.180M)
[01/24 19:49:19    890s] Reading RCDB with compressed RC data.
[01/24 19:49:20    891s] Closing parasitic data file '/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/picorv32_82999_rA0buw.rcdb.d/picorv32.rcdb.d': 0 access done (mem: 2476.180M)
[01/24 19:49:20    891s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=2476.180M)
[01/24 19:49:20    891s] Done read_parasitics... (cpu: 0:00:00.9 real: 0:00:01.0 mem: 2476.180M)
[01/24 19:49:20    891s] #
[01/24 19:49:20    891s] #Restore RCDB.
[01/24 19:49:20    891s] ### track-assign external-init starts on Wed Jan 24 19:49:20 2024 with memory = 1926.31 (MB), peak = 1958.40 (MB)
[01/24 19:49:20    891s] ### Time Record (Track Assignment) is installed.
[01/24 19:49:20    891s] ### Time Record (Track Assignment) is uninstalled.
[01/24 19:49:20    891s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:20    891s] ### track-assign engine-init starts on Wed Jan 24 19:49:20 2024 with memory = 1926.31 (MB), peak = 1958.40 (MB)
[01/24 19:49:20    891s] ### Time Record (Track Assignment) is installed.
[01/24 19:49:20    891s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:20    891s] #Remove Post Track Assignment Wire Spread
[01/24 19:49:20    891s] ### Time Record (Track Assignment) is uninstalled.
[01/24 19:49:20    891s] #
[01/24 19:49:20    891s] #Complete tQuantus RC extraction.
[01/24 19:49:20    891s] #Cpu time = 00:00:11
[01/24 19:49:20    891s] #Elapsed time = 00:00:12
[01/24 19:49:20    891s] #Increased memory = 21.59 (MB)
[01/24 19:49:20    891s] #Total memory = 1925.00 (MB)
[01/24 19:49:20    891s] #Peak memory = 1958.40 (MB)
[01/24 19:49:20    891s] #
[01/24 19:49:20    891s] Un-suppress "**WARN ..." messages.
[01/24 19:49:20    891s] #RC Extraction Completed...
[01/24 19:49:20    891s] ### update_timing starts on Wed Jan 24 19:49:20 2024 with memory = 1925.00 (MB), peak = 1958.40 (MB)
[01/24 19:49:20    891s] AAE_INFO: switching -siAware from false to true ...
[01/24 19:49:20    891s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[01/24 19:49:20    891s] ### generate_timing_data starts on Wed Jan 24 19:49:20 2024 with memory = 1907.27 (MB), peak = 1958.40 (MB)
[01/24 19:49:20    891s] #Reporting timing...
[01/24 19:49:20    891s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[01/24 19:49:21    892s] ### report_timing starts on Wed Jan 24 19:49:21 2024 with memory = 1907.30 (MB), peak = 1958.40 (MB)
[01/24 19:49:30    901s] ### report_timing cpu:00:00:09, real:00:00:09, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:30    901s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
[01/24 19:49:30    901s] #Stage 1: cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1930.14 (MB), peak = 1958.40 (MB)
[01/24 19:49:30    901s] #Library Standard Delay: 41.70ps
[01/24 19:49:30    901s] #Slack threshold: 0.00ps
[01/24 19:49:30    901s] ### generate_net_cdm_timing starts on Wed Jan 24 19:49:30 2024 with memory = 1930.14 (MB), peak = 1958.40 (MB)
[01/24 19:49:30    901s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:30    901s] #*** Analyzed 0 timing critical paths, and collected 0.
[01/24 19:49:30    901s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1931.18 (MB), peak = 1958.40 (MB)
[01/24 19:49:30    901s] ### Use bna from skp: 0
[01/24 19:49:30    901s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1931.82 (MB), peak = 1958.40 (MB)
[01/24 19:49:30    901s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[01/24 19:49:32    903s] Worst slack reported in the design = 1.762851 (late)
[01/24 19:49:32    903s] *** writeDesignTiming (0:00:01.4) ***
[01/24 19:49:32    903s] #Stage 4: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1932.19 (MB), peak = 1958.40 (MB)
[01/24 19:49:32    903s] Un-suppress "**WARN ..." messages.
[01/24 19:49:32    903s] ### generate_timing_data cpu:00:00:11, real:00:00:12, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:33    904s] #Number of victim nets: 0
[01/24 19:49:33    904s] #Number of aggressor nets: 0
[01/24 19:49:33    904s] #Number of weak nets: 0
[01/24 19:49:33    904s] #Number of critical nets: 0
[01/24 19:49:33    904s] #	level 1 [   0.0, -1000.0]: 0 nets
[01/24 19:49:33    904s] #	level 2 [   0.0, -1000.0]: 0 nets
[01/24 19:49:33    904s] #	level 3 [   0.0, -1000.0]: 0 nets
[01/24 19:49:33    904s] #Total number of nets: 11813
[01/24 19:49:33    904s] ### update_timing cpu:00:00:13, real:00:00:13, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:33    904s] ### Time Record (Timing Data Generation) is uninstalled.
[01/24 19:49:33    904s] ### update_timing_after_routing cpu:00:00:24, real:00:00:25, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:33    904s] #Total number of significant detoured timing critical nets is 0
[01/24 19:49:33    904s] #Total number of selected detoured timing critical nets is 0
[01/24 19:49:33    904s] #
[01/24 19:49:33    904s] #----------------------------------------------------
[01/24 19:49:33    904s] # Summary of active signal nets routing constraints
[01/24 19:49:33    904s] #+--------------------------+-----------+
[01/24 19:49:33    904s] #+--------------------------+-----------+
[01/24 19:49:33    904s] #
[01/24 19:49:33    904s] #----------------------------------------------------
[01/24 19:49:33    904s] ### run_free_timing_graph starts on Wed Jan 24 19:49:33 2024 with memory = 1932.22 (MB), peak = 1958.40 (MB)
[01/24 19:49:33    904s] ### Time Record (Timing Data Generation) is installed.
[01/24 19:49:33    904s] ### Time Record (Timing Data Generation) is uninstalled.
[01/24 19:49:33    904s] ### run_free_timing_graph cpu:00:00:00, real:00:00:01, mem:1.9 GB, peak:1.9 GB
[01/24 19:49:33    904s] ### run_build_timing_graph starts on Wed Jan 24 19:49:33 2024 with memory = 1916.90 (MB), peak = 1958.40 (MB)
[01/24 19:49:33    904s] ### Time Record (Timing Data Generation) is installed.
[01/24 19:49:33    904s] Current (total cpu=0:15:05, real=0:53:44, peak res=1958.4M, current mem=1862.1M)
[01/24 19:49:34    905s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=1872.8M, current mem=1872.8M)
[01/24 19:49:34    905s] Current (total cpu=0:15:05, real=0:53:45, peak res=1958.4M, current mem=1872.8M)
[01/24 19:49:34    905s] ### Time Record (Timing Data Generation) is uninstalled.
[01/24 19:49:34    905s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 19:49:34    905s] ### track-assign external-init starts on Wed Jan 24 19:49:34 2024 with memory = 1872.97 (MB), peak = 1958.40 (MB)
[01/24 19:49:34    905s] ### Time Record (Track Assignment) is installed.
[01/24 19:49:34    905s] ### Time Record (Track Assignment) is uninstalled.
[01/24 19:49:34    905s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 19:49:34    905s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1872.97 (MB), peak = 1958.40 (MB)
[01/24 19:49:34    905s] #* Importing design timing data...
[01/24 19:49:34    905s] #Number of victim nets: 0
[01/24 19:49:34    905s] #Number of aggressor nets: 0
[01/24 19:49:34    905s] #Number of weak nets: 0
[01/24 19:49:34    905s] #Number of critical nets: 0
[01/24 19:49:34    905s] #	level 1 [   0.0, -1000.0]: 0 nets
[01/24 19:49:34    905s] #	level 2 [   0.0, -1000.0]: 0 nets
[01/24 19:49:34    905s] #	level 3 [   0.0, -1000.0]: 0 nets
[01/24 19:49:34    905s] #Total number of nets: 11813
[01/24 19:49:34    905s] ### track-assign engine-init starts on Wed Jan 24 19:49:34 2024 with memory = 1872.98 (MB), peak = 1958.40 (MB)
[01/24 19:49:34    905s] ### Time Record (Track Assignment) is installed.
[01/24 19:49:34    905s] #
[01/24 19:49:34    905s] #timing driven effort level: 3
[01/24 19:49:34    905s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 19:49:34    905s] ### track-assign core-engine starts on Wed Jan 24 19:49:34 2024 with memory = 1872.98 (MB), peak = 1958.40 (MB)
[01/24 19:49:34    905s] #Start Track Assignment With Timing Driven.
[01/24 19:49:35    906s] #Done with 784 horizontal wires in 3 hboxes and 713 vertical wires in 3 hboxes.
[01/24 19:49:36    907s] #Done with 161 horizontal wires in 3 hboxes and 162 vertical wires in 3 hboxes.
[01/24 19:49:36    907s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[01/24 19:49:36    907s] #
[01/24 19:49:36    907s] #Track assignment summary:
[01/24 19:49:36    907s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[01/24 19:49:36    907s] #------------------------------------------------------------------------
[01/24 19:49:36    907s] # Metal1        56.34 	  0.00%  	  0.00% 	  0.00%
[01/24 19:49:36    907s] # Metal2     45593.68 	  0.02%  	  0.00% 	  0.00%
[01/24 19:49:36    907s] # Metal3     67727.24 	  0.14%  	  0.00% 	  0.00%
[01/24 19:49:36    907s] # Metal4     51555.02 	  0.01%  	  0.00% 	  0.00%
[01/24 19:49:36    907s] # Metal5     39969.18 	  0.01%  	  0.00% 	  0.00%
[01/24 19:49:36    907s] # Metal6      4409.04 	  0.00%  	  0.00% 	  0.00%
[01/24 19:49:36    907s] # Metal7      1224.40 	  0.00%  	  0.00% 	  0.00%
[01/24 19:49:36    907s] # Metal8       149.66 	  0.00%  	  0.00% 	  0.00%
[01/24 19:49:36    907s] # Metal9       379.32 	  0.00%  	  0.00% 	  0.00%
[01/24 19:49:36    907s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[01/24 19:49:36    907s] # Metal11       40.07 	  0.00%  	  0.00% 	  0.00%
[01/24 19:49:36    907s] #------------------------------------------------------------------------
[01/24 19:49:36    907s] # All      211103.93  	  0.05% 	  0.00% 	  0.00%
[01/24 19:49:36    907s] #Complete Track Assignment With Timing Driven.
[01/24 19:49:36    907s] #Total number of nets with non-default rule or having extra spacing = 3
[01/24 19:49:36    907s] #Total wire length = 214346 um.
[01/24 19:49:36    907s] #Total half perimeter of net bounding box = 199028 um.
[01/24 19:49:36    907s] #Total wire length on LAYER Metal1 = 56 um.
[01/24 19:49:36    907s] #Total wire length on LAYER Metal2 = 45440 um.
[01/24 19:49:36    907s] #Total wire length on LAYER Metal3 = 67966 um.
[01/24 19:49:36    907s] #Total wire length on LAYER Metal4 = 51996 um.
[01/24 19:49:36    907s] #Total wire length on LAYER Metal5 = 41360 um.
[01/24 19:49:36    907s] #Total wire length on LAYER Metal6 = 5741 um.
[01/24 19:49:36    907s] #Total wire length on LAYER Metal7 = 1222 um.
[01/24 19:49:36    907s] #Total wire length on LAYER Metal8 = 149 um.
[01/24 19:49:36    907s] #Total wire length on LAYER Metal9 = 378 um.
[01/24 19:49:36    907s] #Total wire length on LAYER Metal10 = 0 um.
[01/24 19:49:36    907s] #Total wire length on LAYER Metal11 = 40 um.
[01/24 19:49:36    907s] #Total number of vias = 77517
[01/24 19:49:36    907s] #Up-Via Summary (total 77517):
[01/24 19:49:36    907s] #           
[01/24 19:49:36    907s] #-----------------------
[01/24 19:49:36    907s] # Metal1          38553
[01/24 19:49:36    907s] # Metal2          26759
[01/24 19:49:36    907s] # Metal3           7904
[01/24 19:49:36    907s] # Metal4           3563
[01/24 19:49:36    907s] # Metal5            640
[01/24 19:49:36    907s] # Metal6             57
[01/24 19:49:36    907s] # Metal7             20
[01/24 19:49:36    907s] # Metal8             17
[01/24 19:49:36    907s] # Metal9              2
[01/24 19:49:36    907s] # Metal10             2
[01/24 19:49:36    907s] #-----------------------
[01/24 19:49:36    907s] #                 77517 
[01/24 19:49:36    907s] #
[01/24 19:49:36    907s] ### track-assign core-engine cpu:00:00:02, real:00:00:02, mem:1.8 GB, peak:1.9 GB
[01/24 19:49:36    907s] ### Time Record (Track Assignment) is uninstalled.
[01/24 19:49:36    907s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1873.07 (MB), peak = 1958.40 (MB)
[01/24 19:49:36    907s] #
[01/24 19:49:36    907s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[01/24 19:49:36    907s] #Cpu time = 00:00:53
[01/24 19:49:36    907s] #Elapsed time = 00:00:54
[01/24 19:49:36    907s] #Increased memory = 84.80 (MB)
[01/24 19:49:36    907s] #Total memory = 1873.07 (MB)
[01/24 19:49:36    907s] #Peak memory = 1958.40 (MB)
[01/24 19:49:36    907s] ### Time Record (Detail Routing) is installed.
[01/24 19:49:36    907s] #Start reading timing information from file .timing_file_82999.tif.gz ...
[01/24 19:49:37    907s] #Read in timing information for 409 ports, 9372 instances from timing file .timing_file_82999.tif.gz.
[01/24 19:49:37    908s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/24 19:49:37    908s] #
[01/24 19:49:37    908s] #Start Detail Routing..
[01/24 19:49:37    908s] #start initial detail routing ...
[01/24 19:49:37    908s] ### Design has 9 dirty nets, 16649 dirty-areas)
[01/24 19:51:05    996s] #   number of violations = 145
[01/24 19:51:05    996s] #
[01/24 19:51:05    996s] #    By Layer and Type :
[01/24 19:51:05    996s] #	         MetSpc   EOLSpc    Short     Loop   CutSpc   Totals
[01/24 19:51:05    996s] #	Metal1        3       40       73        0        1      117
[01/24 19:51:05    996s] #	Metal2        1        0       26        1        0       28
[01/24 19:51:05    996s] #	Totals        4       40       99        1        1      145
[01/24 19:51:05    996s] #4488 out of 9372 instances (47.9%) need to be verified(marked ipoed), dirty area = 17.5%.
[01/24 19:51:12   1003s] ### Routing stats: routing = 91.33% drc-check-only = 4.80% dirty-area = 78.31%
[01/24 19:51:12   1003s] #   number of violations = 147
[01/24 19:51:12   1003s] #
[01/24 19:51:12   1003s] #    By Layer and Type :
[01/24 19:51:12   1003s] #	         MetSpc   EOLSpc    Short     Loop   CutSpc   Totals
[01/24 19:51:12   1003s] #	Metal1        3       42       73        0        1      119
[01/24 19:51:12   1003s] #	Metal2        1        0       26        1        0       28
[01/24 19:51:12   1003s] #	Totals        4       42       99        1        1      147
[01/24 19:51:12   1003s] #cpu time = 00:01:35, elapsed time = 00:01:35, memory = 1867.87 (MB), peak = 1983.96 (MB)
[01/24 19:51:14   1005s] #start 1st optimization iteration ...
[01/24 19:51:20   1011s] ### Routing stats: routing = 91.39% drc-check-only = 4.75% dirty-area = 78.31%
[01/24 19:51:20   1011s] #   number of violations = 21
[01/24 19:51:20   1011s] #
[01/24 19:51:20   1011s] #    By Layer and Type :
[01/24 19:51:20   1011s] #	         MetSpc    Short     Loop   Totals
[01/24 19:51:20   1011s] #	Metal1        1        3        0        4
[01/24 19:51:20   1011s] #	Metal2        1       15        1       17
[01/24 19:51:20   1011s] #	Totals        2       18        1       21
[01/24 19:51:20   1011s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1867.98 (MB), peak = 1986.52 (MB)
[01/24 19:51:20   1011s] #start 2nd optimization iteration ...
[01/24 19:51:22   1013s] ### Routing stats: routing = 91.39% drc-check-only = 4.75% dirty-area = 78.31%
[01/24 19:51:22   1013s] #   number of violations = 16
[01/24 19:51:22   1013s] #
[01/24 19:51:22   1013s] #    By Layer and Type :
[01/24 19:51:22   1013s] #	         MetSpc    Short   Totals
[01/24 19:51:22   1013s] #	Metal1        1        0        1
[01/24 19:51:22   1013s] #	Metal2        5       10       15
[01/24 19:51:22   1013s] #	Totals        6       10       16
[01/24 19:51:22   1013s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1869.34 (MB), peak = 1986.52 (MB)
[01/24 19:51:22   1013s] #start 3rd optimization iteration ...
[01/24 19:51:23   1014s] ### Routing stats: routing = 91.39% drc-check-only = 4.75% dirty-area = 78.31%
[01/24 19:51:23   1014s] #   number of violations = 0
[01/24 19:51:23   1014s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1868.87 (MB), peak = 1986.52 (MB)
[01/24 19:51:23   1014s] #Complete Detail Routing.
[01/24 19:51:23   1014s] #Total number of nets with non-default rule or having extra spacing = 3
[01/24 19:51:23   1014s] #Total wire length = 228150 um.
[01/24 19:51:23   1014s] #Total half perimeter of net bounding box = 199028 um.
[01/24 19:51:23   1014s] #Total wire length on LAYER Metal1 = 3827 um.
[01/24 19:51:23   1014s] #Total wire length on LAYER Metal2 = 56973 um.
[01/24 19:51:23   1014s] #Total wire length on LAYER Metal3 = 67551 um.
[01/24 19:51:23   1014s] #Total wire length on LAYER Metal4 = 51556 um.
[01/24 19:51:23   1014s] #Total wire length on LAYER Metal5 = 40411 um.
[01/24 19:51:23   1014s] #Total wire length on LAYER Metal6 = 6075 um.
[01/24 19:51:23   1014s] #Total wire length on LAYER Metal7 = 1230 um.
[01/24 19:51:23   1014s] #Total wire length on LAYER Metal8 = 167 um.
[01/24 19:51:23   1014s] #Total wire length on LAYER Metal9 = 305 um.
[01/24 19:51:23   1014s] #Total wire length on LAYER Metal10 = 7 um.
[01/24 19:51:23   1014s] #Total wire length on LAYER Metal11 = 45 um.
[01/24 19:51:23   1014s] #Total number of vias = 84281
[01/24 19:51:23   1014s] #Total number of multi-cut vias = 60804 ( 72.1%)
[01/24 19:51:23   1014s] #Total number of single cut vias = 23477 ( 27.9%)
[01/24 19:51:23   1014s] #Up-Via Summary (total 84281):
[01/24 19:51:23   1014s] #                   single-cut          multi-cut      Total
[01/24 19:51:23   1014s] #-----------------------------------------------------------
[01/24 19:51:23   1014s] # Metal1         11822 ( 29.1%)     28809 ( 70.9%)      40631
[01/24 19:51:23   1014s] # Metal2          7803 ( 25.8%)     22478 ( 74.2%)      30281
[01/24 19:51:23   1014s] # Metal3          2452 ( 27.9%)      6335 ( 72.1%)       8787
[01/24 19:51:23   1014s] # Metal4          1006 ( 26.7%)      2768 ( 73.3%)       3774
[01/24 19:51:23   1014s] # Metal5           387 ( 54.7%)       320 ( 45.3%)        707
[01/24 19:51:23   1014s] # Metal6             4 (  6.7%)        56 ( 93.3%)         60
[01/24 19:51:23   1014s] # Metal7             1 (  5.0%)        19 ( 95.0%)         20
[01/24 19:51:23   1014s] # Metal8             2 ( 11.8%)        15 ( 88.2%)         17
[01/24 19:51:23   1014s] # Metal9             0 (  0.0%)         2 (100.0%)          2
[01/24 19:51:23   1014s] # Metal10            0 (  0.0%)         2 (100.0%)          2
[01/24 19:51:23   1014s] #-----------------------------------------------------------
[01/24 19:51:23   1014s] #                23477 ( 27.9%)     60804 ( 72.1%)      84281 
[01/24 19:51:23   1014s] #
[01/24 19:51:23   1014s] #Total number of DRC violations = 0
[01/24 19:51:23   1014s] ### Time Record (Detail Routing) is uninstalled.
[01/24 19:51:23   1014s] #Cpu time = 00:01:47
[01/24 19:51:23   1014s] #Elapsed time = 00:01:47
[01/24 19:51:23   1014s] #Increased memory = -4.20 (MB)
[01/24 19:51:23   1014s] #Total memory = 1868.88 (MB)
[01/24 19:51:23   1014s] #Peak memory = 1986.52 (MB)
[01/24 19:51:23   1014s] ### Time Record (Antenna Fixing) is installed.
[01/24 19:51:23   1014s] #
[01/24 19:51:23   1014s] #start routing for process antenna violation fix ...
[01/24 19:51:23   1014s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/24 19:51:25   1016s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1868.91 (MB), peak = 1986.52 (MB)
[01/24 19:51:25   1016s] #
[01/24 19:51:25   1016s] #Total number of nets with non-default rule or having extra spacing = 3
[01/24 19:51:25   1016s] #Total wire length = 228150 um.
[01/24 19:51:25   1016s] #Total half perimeter of net bounding box = 199028 um.
[01/24 19:51:25   1016s] #Total wire length on LAYER Metal1 = 3827 um.
[01/24 19:51:25   1016s] #Total wire length on LAYER Metal2 = 56973 um.
[01/24 19:51:25   1016s] #Total wire length on LAYER Metal3 = 67551 um.
[01/24 19:51:25   1016s] #Total wire length on LAYER Metal4 = 51556 um.
[01/24 19:51:25   1016s] #Total wire length on LAYER Metal5 = 40411 um.
[01/24 19:51:25   1016s] #Total wire length on LAYER Metal6 = 6075 um.
[01/24 19:51:25   1016s] #Total wire length on LAYER Metal7 = 1230 um.
[01/24 19:51:25   1016s] #Total wire length on LAYER Metal8 = 167 um.
[01/24 19:51:25   1016s] #Total wire length on LAYER Metal9 = 305 um.
[01/24 19:51:25   1016s] #Total wire length on LAYER Metal10 = 7 um.
[01/24 19:51:25   1016s] #Total wire length on LAYER Metal11 = 45 um.
[01/24 19:51:25   1016s] #Total number of vias = 84281
[01/24 19:51:25   1016s] #Total number of multi-cut vias = 60804 ( 72.1%)
[01/24 19:51:25   1016s] #Total number of single cut vias = 23477 ( 27.9%)
[01/24 19:51:25   1016s] #Up-Via Summary (total 84281):
[01/24 19:51:25   1016s] #                   single-cut          multi-cut      Total
[01/24 19:51:25   1016s] #-----------------------------------------------------------
[01/24 19:51:25   1016s] # Metal1         11822 ( 29.1%)     28809 ( 70.9%)      40631
[01/24 19:51:25   1016s] # Metal2          7803 ( 25.8%)     22478 ( 74.2%)      30281
[01/24 19:51:25   1016s] # Metal3          2452 ( 27.9%)      6335 ( 72.1%)       8787
[01/24 19:51:25   1016s] # Metal4          1006 ( 26.7%)      2768 ( 73.3%)       3774
[01/24 19:51:25   1016s] # Metal5           387 ( 54.7%)       320 ( 45.3%)        707
[01/24 19:51:25   1016s] # Metal6             4 (  6.7%)        56 ( 93.3%)         60
[01/24 19:51:25   1016s] # Metal7             1 (  5.0%)        19 ( 95.0%)         20
[01/24 19:51:25   1016s] # Metal8             2 ( 11.8%)        15 ( 88.2%)         17
[01/24 19:51:25   1016s] # Metal9             0 (  0.0%)         2 (100.0%)          2
[01/24 19:51:25   1016s] # Metal10            0 (  0.0%)         2 (100.0%)          2
[01/24 19:51:25   1016s] #-----------------------------------------------------------
[01/24 19:51:25   1016s] #                23477 ( 27.9%)     60804 ( 72.1%)      84281 
[01/24 19:51:25   1016s] #
[01/24 19:51:25   1016s] #Total number of DRC violations = 0
[01/24 19:51:25   1016s] #Total number of process antenna violations = 0
[01/24 19:51:25   1016s] #Total number of net violated process antenna rule = 0
[01/24 19:51:25   1016s] #
[01/24 19:51:26   1017s] #
[01/24 19:51:26   1017s] #Total number of nets with non-default rule or having extra spacing = 3
[01/24 19:51:26   1017s] #Total wire length = 228150 um.
[01/24 19:51:26   1017s] #Total half perimeter of net bounding box = 199028 um.
[01/24 19:51:26   1017s] #Total wire length on LAYER Metal1 = 3827 um.
[01/24 19:51:26   1017s] #Total wire length on LAYER Metal2 = 56973 um.
[01/24 19:51:26   1017s] #Total wire length on LAYER Metal3 = 67551 um.
[01/24 19:51:26   1017s] #Total wire length on LAYER Metal4 = 51556 um.
[01/24 19:51:26   1017s] #Total wire length on LAYER Metal5 = 40411 um.
[01/24 19:51:26   1017s] #Total wire length on LAYER Metal6 = 6075 um.
[01/24 19:51:26   1017s] #Total wire length on LAYER Metal7 = 1230 um.
[01/24 19:51:26   1017s] #Total wire length on LAYER Metal8 = 167 um.
[01/24 19:51:26   1017s] #Total wire length on LAYER Metal9 = 305 um.
[01/24 19:51:26   1017s] #Total wire length on LAYER Metal10 = 7 um.
[01/24 19:51:26   1017s] #Total wire length on LAYER Metal11 = 45 um.
[01/24 19:51:26   1017s] #Total number of vias = 84281
[01/24 19:51:26   1017s] #Total number of multi-cut vias = 60804 ( 72.1%)
[01/24 19:51:26   1017s] #Total number of single cut vias = 23477 ( 27.9%)
[01/24 19:51:26   1017s] #Up-Via Summary (total 84281):
[01/24 19:51:26   1017s] #                   single-cut          multi-cut      Total
[01/24 19:51:26   1017s] #-----------------------------------------------------------
[01/24 19:51:26   1017s] # Metal1         11822 ( 29.1%)     28809 ( 70.9%)      40631
[01/24 19:51:26   1017s] # Metal2          7803 ( 25.8%)     22478 ( 74.2%)      30281
[01/24 19:51:26   1017s] # Metal3          2452 ( 27.9%)      6335 ( 72.1%)       8787
[01/24 19:51:26   1017s] # Metal4          1006 ( 26.7%)      2768 ( 73.3%)       3774
[01/24 19:51:26   1017s] # Metal5           387 ( 54.7%)       320 ( 45.3%)        707
[01/24 19:51:26   1017s] # Metal6             4 (  6.7%)        56 ( 93.3%)         60
[01/24 19:51:26   1017s] # Metal7             1 (  5.0%)        19 ( 95.0%)         20
[01/24 19:51:26   1017s] # Metal8             2 ( 11.8%)        15 ( 88.2%)         17
[01/24 19:51:26   1017s] # Metal9             0 (  0.0%)         2 (100.0%)          2
[01/24 19:51:26   1017s] # Metal10            0 (  0.0%)         2 (100.0%)          2
[01/24 19:51:26   1017s] #-----------------------------------------------------------
[01/24 19:51:26   1017s] #                23477 ( 27.9%)     60804 ( 72.1%)      84281 
[01/24 19:51:26   1017s] #
[01/24 19:51:26   1017s] #Total number of DRC violations = 0
[01/24 19:51:26   1017s] #Total number of process antenna violations = 0
[01/24 19:51:26   1017s] #Total number of net violated process antenna rule = 0
[01/24 19:51:26   1017s] #
[01/24 19:51:26   1017s] ### Time Record (Antenna Fixing) is uninstalled.
[01/24 19:51:26   1017s] ### Time Record (Post Route Wire Spreading) is installed.
[01/24 19:51:26   1017s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/24 19:51:26   1017s] #
[01/24 19:51:26   1017s] #Start Post Route wire spreading..
[01/24 19:51:26   1017s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/24 19:51:26   1017s] #
[01/24 19:51:26   1017s] #Start DRC checking..
[01/24 19:51:33   1024s] #   number of violations = 0
[01/24 19:51:33   1024s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1866.71 (MB), peak = 1986.52 (MB)
[01/24 19:51:33   1024s] #CELL_VIEW picorv32,init has no DRC violation.
[01/24 19:51:33   1024s] #Total number of DRC violations = 0
[01/24 19:51:33   1024s] #Total number of process antenna violations = 0
[01/24 19:51:33   1024s] #Total number of net violated process antenna rule = 0
[01/24 19:51:33   1024s] #
[01/24 19:51:33   1024s] #Start data preparation for wire spreading...
[01/24 19:51:33   1024s] #
[01/24 19:51:33   1024s] #Data preparation is done on Wed Jan 24 19:51:33 2024
[01/24 19:51:33   1024s] #
[01/24 19:51:33   1024s] ### track-assign engine-init starts on Wed Jan 24 19:51:33 2024 with memory = 1866.71 (MB), peak = 1986.52 (MB)
[01/24 19:51:33   1024s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/24 19:51:33   1024s] #
[01/24 19:51:33   1024s] #Start Post Route Wire Spread.
[01/24 19:51:35   1026s] #Done with 3061 horizontal wires in 5 hboxes and 2626 vertical wires in 5 hboxes.
[01/24 19:51:35   1026s] #Complete Post Route Wire Spread.
[01/24 19:51:35   1026s] #
[01/24 19:51:35   1026s] #Total number of nets with non-default rule or having extra spacing = 3
[01/24 19:51:35   1026s] #Total wire length = 230498 um.
[01/24 19:51:35   1026s] #Total half perimeter of net bounding box = 199028 um.
[01/24 19:51:35   1026s] #Total wire length on LAYER Metal1 = 3863 um.
[01/24 19:51:35   1026s] #Total wire length on LAYER Metal2 = 57321 um.
[01/24 19:51:35   1026s] #Total wire length on LAYER Metal3 = 68383 um.
[01/24 19:51:35   1026s] #Total wire length on LAYER Metal4 = 52293 um.
[01/24 19:51:35   1026s] #Total wire length on LAYER Metal5 = 40781 um.
[01/24 19:51:35   1026s] #Total wire length on LAYER Metal6 = 6097 um.
[01/24 19:51:35   1026s] #Total wire length on LAYER Metal7 = 1234 um.
[01/24 19:51:35   1026s] #Total wire length on LAYER Metal8 = 168 um.
[01/24 19:51:35   1026s] #Total wire length on LAYER Metal9 = 306 um.
[01/24 19:51:35   1026s] #Total wire length on LAYER Metal10 = 7 um.
[01/24 19:51:35   1026s] #Total wire length on LAYER Metal11 = 45 um.
[01/24 19:51:35   1026s] #Total number of vias = 84281
[01/24 19:51:35   1026s] #Total number of multi-cut vias = 60804 ( 72.1%)
[01/24 19:51:35   1026s] #Total number of single cut vias = 23477 ( 27.9%)
[01/24 19:51:35   1026s] #Up-Via Summary (total 84281):
[01/24 19:51:35   1026s] #                   single-cut          multi-cut      Total
[01/24 19:51:35   1026s] #-----------------------------------------------------------
[01/24 19:51:35   1026s] # Metal1         11822 ( 29.1%)     28809 ( 70.9%)      40631
[01/24 19:51:35   1026s] # Metal2          7803 ( 25.8%)     22478 ( 74.2%)      30281
[01/24 19:51:35   1026s] # Metal3          2452 ( 27.9%)      6335 ( 72.1%)       8787
[01/24 19:51:35   1026s] # Metal4          1006 ( 26.7%)      2768 ( 73.3%)       3774
[01/24 19:51:35   1026s] # Metal5           387 ( 54.7%)       320 ( 45.3%)        707
[01/24 19:51:35   1026s] # Metal6             4 (  6.7%)        56 ( 93.3%)         60
[01/24 19:51:35   1026s] # Metal7             1 (  5.0%)        19 ( 95.0%)         20
[01/24 19:51:35   1026s] # Metal8             2 ( 11.8%)        15 ( 88.2%)         17
[01/24 19:51:35   1026s] # Metal9             0 (  0.0%)         2 (100.0%)          2
[01/24 19:51:35   1026s] # Metal10            0 (  0.0%)         2 (100.0%)          2
[01/24 19:51:35   1026s] #-----------------------------------------------------------
[01/24 19:51:35   1026s] #                23477 ( 27.9%)     60804 ( 72.1%)      84281 
[01/24 19:51:35   1026s] #
[01/24 19:51:35   1026s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/24 19:51:35   1026s] #
[01/24 19:51:35   1026s] #Start DRC checking..
[01/24 19:51:41   1032s] #   number of violations = 0
[01/24 19:51:41   1032s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1866.32 (MB), peak = 1986.52 (MB)
[01/24 19:51:41   1032s] #CELL_VIEW picorv32,init has no DRC violation.
[01/24 19:51:41   1032s] #Total number of DRC violations = 0
[01/24 19:51:41   1032s] #Total number of process antenna violations = 0
[01/24 19:51:41   1032s] #Total number of net violated process antenna rule = 0
[01/24 19:51:43   1034s] #   number of violations = 0
[01/24 19:51:43   1034s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1866.32 (MB), peak = 1986.52 (MB)
[01/24 19:51:43   1034s] #CELL_VIEW picorv32,init has no DRC violation.
[01/24 19:51:43   1034s] #Total number of DRC violations = 0
[01/24 19:51:43   1034s] #Total number of process antenna violations = 0
[01/24 19:51:43   1034s] #Total number of net violated process antenna rule = 0
[01/24 19:51:43   1034s] #Post Route wire spread is done.
[01/24 19:51:43   1034s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[01/24 19:51:43   1034s] #Total number of nets with non-default rule or having extra spacing = 3
[01/24 19:51:43   1034s] #Total wire length = 230498 um.
[01/24 19:51:43   1034s] #Total half perimeter of net bounding box = 199028 um.
[01/24 19:51:43   1034s] #Total wire length on LAYER Metal1 = 3863 um.
[01/24 19:51:43   1034s] #Total wire length on LAYER Metal2 = 57321 um.
[01/24 19:51:43   1034s] #Total wire length on LAYER Metal3 = 68383 um.
[01/24 19:51:43   1034s] #Total wire length on LAYER Metal4 = 52293 um.
[01/24 19:51:43   1034s] #Total wire length on LAYER Metal5 = 40781 um.
[01/24 19:51:43   1034s] #Total wire length on LAYER Metal6 = 6097 um.
[01/24 19:51:43   1034s] #Total wire length on LAYER Metal7 = 1234 um.
[01/24 19:51:43   1034s] #Total wire length on LAYER Metal8 = 168 um.
[01/24 19:51:43   1034s] #Total wire length on LAYER Metal9 = 306 um.
[01/24 19:51:43   1034s] #Total wire length on LAYER Metal10 = 7 um.
[01/24 19:51:43   1034s] #Total wire length on LAYER Metal11 = 45 um.
[01/24 19:51:43   1034s] #Total number of vias = 84281
[01/24 19:51:43   1034s] #Total number of multi-cut vias = 60804 ( 72.1%)
[01/24 19:51:43   1034s] #Total number of single cut vias = 23477 ( 27.9%)
[01/24 19:51:43   1034s] #Up-Via Summary (total 84281):
[01/24 19:51:43   1034s] #                   single-cut          multi-cut      Total
[01/24 19:51:43   1034s] #-----------------------------------------------------------
[01/24 19:51:43   1034s] # Metal1         11822 ( 29.1%)     28809 ( 70.9%)      40631
[01/24 19:51:43   1034s] # Metal2          7803 ( 25.8%)     22478 ( 74.2%)      30281
[01/24 19:51:43   1034s] # Metal3          2452 ( 27.9%)      6335 ( 72.1%)       8787
[01/24 19:51:43   1034s] # Metal4          1006 ( 26.7%)      2768 ( 73.3%)       3774
[01/24 19:51:43   1034s] # Metal5           387 ( 54.7%)       320 ( 45.3%)        707
[01/24 19:51:43   1034s] # Metal6             4 (  6.7%)        56 ( 93.3%)         60
[01/24 19:51:43   1034s] # Metal7             1 (  5.0%)        19 ( 95.0%)         20
[01/24 19:51:43   1034s] # Metal8             2 ( 11.8%)        15 ( 88.2%)         17
[01/24 19:51:43   1034s] # Metal9             0 (  0.0%)         2 (100.0%)          2
[01/24 19:51:43   1034s] # Metal10            0 (  0.0%)         2 (100.0%)          2
[01/24 19:51:43   1034s] #-----------------------------------------------------------
[01/24 19:51:43   1034s] #                23477 ( 27.9%)     60804 ( 72.1%)      84281 
[01/24 19:51:43   1034s] #
[01/24 19:51:43   1034s] #detailRoute Statistics:
[01/24 19:51:43   1034s] #Cpu time = 00:02:07
[01/24 19:51:43   1034s] #Elapsed time = 00:02:07
[01/24 19:51:43   1034s] #Increased memory = -6.75 (MB)
[01/24 19:51:43   1034s] #Total memory = 1866.33 (MB)
[01/24 19:51:43   1034s] #Peak memory = 1986.52 (MB)
[01/24 19:51:43   1034s] ### global_detail_route design signature (55): route=354864381 flt_obj=0 vio=1905142130 shield_wire=1
[01/24 19:51:43   1034s] ### Time Record (DB Export) is installed.
[01/24 19:51:43   1034s] ### export design design signature (56): route=354864381 fixed_route=1532759869 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1139807003 dirty_area=0 del_dirty_area=0 cell=1117221640 placement=1426241950 pin_access=915327843 inst_pattern=1
[01/24 19:51:44   1035s] #	no debugging net set
[01/24 19:51:44   1035s] ### Time Record (DB Export) is uninstalled.
[01/24 19:51:44   1035s] ### Time Record (Post Callback) is installed.
[01/24 19:51:44   1035s] ### Time Record (Post Callback) is uninstalled.
[01/24 19:51:44   1035s] #
[01/24 19:51:44   1035s] #globalDetailRoute statistics:
[01/24 19:51:44   1035s] #Cpu time = 00:03:10
[01/24 19:51:44   1035s] #Elapsed time = 00:03:11
[01/24 19:51:44   1035s] #Increased memory = 34.86 (MB)
[01/24 19:51:44   1035s] #Total memory = 1806.61 (MB)
[01/24 19:51:44   1035s] #Peak memory = 1986.52 (MB)
[01/24 19:51:44   1035s] #Number of warnings = 2
[01/24 19:51:44   1035s] #Total number of warnings = 6
[01/24 19:51:44   1035s] #Number of fails = 0
[01/24 19:51:44   1035s] #Total number of fails = 0
[01/24 19:51:44   1035s] #Complete globalDetailRoute on Wed Jan 24 19:51:44 2024
[01/24 19:51:44   1035s] #
[01/24 19:51:44   1035s] ### import design signature (57): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=915327843 inst_pattern=1
[01/24 19:51:44   1035s] ### Time Record (globalDetailRoute) is uninstalled.
[01/24 19:51:44   1035s] #Default setup view is reset to default_emulate_view.
[01/24 19:51:44   1035s] #Default setup view is reset to default_emulate_view.
[01/24 19:51:44   1035s] AAE_INFO: Post Route call back at the end of routeDesign
[01/24 19:51:44   1035s] #routeDesign: cpu time = 00:03:10, elapsed time = 00:03:12, memory = 1791.18 (MB), peak = 1986.52 (MB)
[01/24 19:51:44   1035s] 
[01/24 19:51:44   1035s] *** Summary of all messages that are not suppressed in this session:
[01/24 19:51:44   1035s] Severity  ID               Count  Summary                                  
[01/24 19:51:44   1035s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[01/24 19:51:44   1035s] WARNING   TCLCMD-1403          1  '%s'                                     
[01/24 19:51:44   1035s] *** Message Summary: 3 warning(s), 0 error(s)
[01/24 19:51:44   1035s] 
[01/24 19:51:44   1035s] ### Time Record (routeDesign) is uninstalled.
[01/24 19:51:44   1035s] ### 
[01/24 19:51:44   1035s] ###   Scalability Statistics
[01/24 19:51:44   1035s] ### 
[01/24 19:51:44   1035s] ### --------------------------------+----------------+----------------+----------------+
[01/24 19:51:44   1035s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[01/24 19:51:44   1035s] ### --------------------------------+----------------+----------------+----------------+
[01/24 19:51:44   1035s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/24 19:51:44   1035s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/24 19:51:44   1035s] ###   Timing Data Generation        |        00:00:32|        00:00:33|             1.0|
[01/24 19:51:44   1035s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[01/24 19:51:44   1035s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[01/24 19:51:44   1035s] ###   Cell Pin Access               |        00:00:04|        00:00:04|             1.0|
[01/24 19:51:44   1035s] ###   Data Preparation              |        00:00:03|        00:00:03|             1.0|
[01/24 19:51:44   1035s] ###   Global Routing                |        00:00:14|        00:00:14|             1.0|
[01/24 19:51:44   1035s] ###   Track Assignment              |        00:00:08|        00:00:08|             1.0|
[01/24 19:51:44   1035s] ###   Detail Routing                |        00:01:47|        00:01:47|             1.0|
[01/24 19:51:44   1035s] ###   Antenna Fixing                |        00:00:03|        00:00:03|             1.0|
[01/24 19:51:44   1035s] ###   Post Route Wire Spreading     |        00:00:17|        00:00:17|             1.0|
[01/24 19:51:44   1035s] ###   Entire Command                |        00:03:10|        00:03:12|             1.0|
[01/24 19:51:44   1035s] ### --------------------------------+----------------+----------------+----------------+
[01/24 19:51:44   1035s] ### 
[01/24 19:51:45   1036s] <CMD> zoomBox -30.48200 43.87600 137.91900 194.63100
[01/24 19:51:46   1036s] <CMD> zoomBox -35.28800 30.57400 162.83100 207.93300
[01/24 19:51:47   1036s] <CMD> zoomBox -40.94200 14.92450 192.14000 223.58250
[01/24 19:51:48   1036s] <CMD> zoomBox -47.59350 -3.48700 226.62100 241.99350
[01/24 19:51:48   1036s] <CMD> zoomBox -55.41850 -25.14700 267.18650 263.65350
[01/24 19:53:30   1048s] <CMD> setDelayCalMode -engine aae -SIAware true
[01/24 19:53:30   1048s] AAE_INFO: switching -siAware from false to true ...
[01/24 19:53:30   1048s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[01/24 19:53:36   1048s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[01/24 19:53:42   1049s] <CMD> optDesign -postRoute -setup -hold
[01/24 19:53:42   1049s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1792.1M, totSessionCpu=0:17:29 **
[01/24 19:53:42   1049s] *** optDesign #2 [begin] : totSession cpu/real = 0:17:29.4/0:57:51.0 (0.3), mem = 2364.4M
[01/24 19:53:42   1049s] Info: 1 threads available for lower-level modules during optimization.
[01/24 19:53:42   1049s] GigaOpt running with 1 threads.
[01/24 19:53:42   1049s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:17:29.4/0:57:51.0 (0.3), mem = 2364.4M
[01/24 19:53:42   1049s] **INFO: User settings:
[01/24 19:53:42   1049s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[01/24 19:53:42   1049s] setNanoRouteMode -droutePostRouteWidenWireRule                  LEFSpecialRouteSpec
[01/24 19:53:42   1049s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[01/24 19:53:42   1049s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[01/24 19:53:42   1049s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[01/24 19:53:42   1049s] setNanoRouteMode -extractThirdPartyCompatible                   false
[01/24 19:53:42   1049s] setNanoRouteMode -grouteExpTdStdDelay                           41.7
[01/24 19:53:42   1049s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[01/24 19:53:42   1049s] setNanoRouteMode -routeBottomRoutingLayer                       1
[01/24 19:53:42   1049s] setNanoRouteMode -routeTopRoutingLayer                          11
[01/24 19:53:42   1049s] setNanoRouteMode -routeWithSiDriven                             true
[01/24 19:53:42   1049s] setNanoRouteMode -routeWithTimingDriven                         true
[01/24 19:53:42   1049s] setNanoRouteMode -timingEngine                                  {}
[01/24 19:53:42   1049s] setDesignMode -process                                          45
[01/24 19:53:42   1049s] setExtractRCMode -coupling_c_th                                 0.1
[01/24 19:53:42   1049s] setExtractRCMode -engine                                        preRoute
[01/24 19:53:42   1049s] setExtractRCMode -relative_c_th                                 1
[01/24 19:53:42   1049s] setExtractRCMode -total_c_th                                    0
[01/24 19:53:42   1049s] setUsefulSkewMode -ecoRoute                                     false
[01/24 19:53:42   1049s] setUsefulSkewMode -maxAllowedDelay                              1
[01/24 19:53:42   1049s] setUsefulSkewMode -noBoundary                                   false
[01/24 19:53:42   1049s] setDelayCalMode -enable_high_fanout                             true
[01/24 19:53:42   1049s] setDelayCalMode -engine                                         aae
[01/24 19:53:42   1049s] setDelayCalMode -ignoreNetLoad                                  false
[01/24 19:53:42   1049s] setDelayCalMode -SIAware                                        true
[01/24 19:53:42   1049s] setDelayCalMode -socv_accuracy_mode                             low
[01/24 19:53:42   1049s] setOptMode -activeSetupViews                                    { default_emulate_view }
[01/24 19:53:42   1049s] setOptMode -autoSetupViews                                      { default_emulate_view}
[01/24 19:53:42   1049s] setOptMode -autoTDGRSetupViews                                  { default_emulate_view}
[01/24 19:53:42   1049s] setOptMode -drcMargin                                           0
[01/24 19:53:42   1049s] setOptMode -fixDrc                                              true
[01/24 19:53:42   1049s] setOptMode -optimizeFF                                          true
[01/24 19:53:42   1049s] setOptMode -preserveAllSequential                               false
[01/24 19:53:42   1049s] setOptMode -setupTargetSlack                                    0
[01/24 19:53:42   1049s] setSIMode -separate_delta_delay_on_data                         true
[01/24 19:53:42   1049s] setPlaceMode -place_detail_check_route                          false
[01/24 19:53:42   1049s] setPlaceMode -place_detail_preserve_routing                     true
[01/24 19:53:42   1049s] setPlaceMode -place_detail_remove_affected_routing              false
[01/24 19:53:42   1049s] setPlaceMode -place_detail_swap_eeq_cells                       false
[01/24 19:53:42   1049s] setPlaceMode -place_global_clock_gate_aware                     false
[01/24 19:53:42   1049s] setPlaceMode -place_global_cong_effort                          high
[01/24 19:53:42   1049s] setPlaceMode -place_global_ignore_scan                          true
[01/24 19:53:42   1049s] setPlaceMode -place_global_ignore_spare                         false
[01/24 19:53:42   1049s] setPlaceMode -place_global_module_aware_spare                   false
[01/24 19:53:42   1049s] setPlaceMode -place_global_place_io_pins                        true
[01/24 19:53:42   1049s] setPlaceMode -place_global_reorder_scan                         true
[01/24 19:53:42   1049s] setPlaceMode -powerDriven                                       false
[01/24 19:53:42   1049s] setPlaceMode -timingDriven                                      true
[01/24 19:53:42   1049s] setAnalysisMode -analysisType                                   onChipVariation
[01/24 19:53:42   1049s] setAnalysisMode -checkType                                      setup
[01/24 19:53:42   1049s] setAnalysisMode -clkSrcPath                                     true
[01/24 19:53:42   1049s] setAnalysisMode -clockPropagation                               sdcControl
[01/24 19:53:42   1049s] setAnalysisMode -cppr                                           both
[01/24 19:53:42   1049s] setAnalysisMode -usefulSkew                                     true
[01/24 19:53:42   1049s] 
[01/24 19:53:42   1049s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/24 19:53:42   1049s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[01/24 19:53:43   1050s] Need call spDPlaceInit before registerPrioInstLoc.
[01/24 19:53:43   1050s] OPERPROF: Starting DPlace-Init at level 1, MEM:2371.9M, EPOCH TIME: 1706118823.653592
[01/24 19:53:43   1050s] Processing tracks to init pin-track alignment.
[01/24 19:53:43   1050s] z: 2, totalTracks: 1
[01/24 19:53:43   1050s] z: 4, totalTracks: 1
[01/24 19:53:43   1050s] z: 6, totalTracks: 1
[01/24 19:53:43   1050s] z: 8, totalTracks: 1
[01/24 19:53:43   1050s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:53:43   1050s] All LLGs are deleted
[01/24 19:53:43   1050s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:53:43   1050s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:53:43   1050s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2371.9M, EPOCH TIME: 1706118823.668967
[01/24 19:53:43   1050s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2371.9M, EPOCH TIME: 1706118823.669468
[01/24 19:53:43   1050s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2371.9M, EPOCH TIME: 1706118823.673206
[01/24 19:53:43   1050s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:53:43   1050s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:53:43   1050s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2371.9M, EPOCH TIME: 1706118823.675764
[01/24 19:53:43   1050s] Max number of tech site patterns supported in site array is 256.
[01/24 19:53:43   1050s] Core basic site is CoreSite
[01/24 19:53:43   1050s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2371.9M, EPOCH TIME: 1706118823.723763
[01/24 19:53:43   1050s] After signature check, allow fast init is false, keep pre-filter is true.
[01/24 19:53:43   1050s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/24 19:53:43   1050s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.003, MEM:2371.9M, EPOCH TIME: 1706118823.726729
[01/24 19:53:43   1050s] SiteArray: non-trimmed site array dimensions = 122 x 1062
[01/24 19:53:43   1050s] SiteArray: use 782,336 bytes
[01/24 19:53:43   1050s] SiteArray: current memory after site array memory allocation 2371.9M
[01/24 19:53:43   1050s] SiteArray: FP blocked sites are writable
[01/24 19:53:43   1050s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/24 19:53:43   1050s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2371.9M, EPOCH TIME: 1706118823.731325
[01/24 19:53:43   1050s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2371.9M, EPOCH TIME: 1706118823.731577
[01/24 19:53:43   1050s] SiteArray: number of non floorplan blocked sites for llg default is 129564
[01/24 19:53:43   1050s] Atter site array init, number of instance map data is 0.
[01/24 19:53:43   1050s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.061, MEM:2371.9M, EPOCH TIME: 1706118823.736323
[01/24 19:53:43   1050s] 
[01/24 19:53:43   1050s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:53:43   1050s] OPERPROF:     Starting CMU at level 3, MEM:2371.9M, EPOCH TIME: 1706118823.738678
[01/24 19:53:43   1050s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2371.9M, EPOCH TIME: 1706118823.740277
[01/24 19:53:43   1050s] 
[01/24 19:53:43   1050s] Bad Lib Cell Checking (CMU) is done! (0)
[01/24 19:53:43   1050s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.069, MEM:2371.9M, EPOCH TIME: 1706118823.741904
[01/24 19:53:43   1050s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2371.9M, EPOCH TIME: 1706118823.741989
[01/24 19:53:43   1050s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2371.9M, EPOCH TIME: 1706118823.742069
[01/24 19:53:43   1050s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2371.9MB).
[01/24 19:53:43   1050s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.094, MEM:2371.9M, EPOCH TIME: 1706118823.747703
[01/24 19:53:43   1050s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2371.9M, EPOCH TIME: 1706118823.747844
[01/24 19:53:43   1050s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:53:43   1050s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:53:43   1050s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:53:43   1050s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:53:43   1050s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.088, MEM:2326.9M, EPOCH TIME: 1706118823.835689
[01/24 19:53:43   1050s] Effort level <high> specified for reg2reg path_group
[01/24 19:53:44   1050s] **WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[01/24 19:53:44   1050s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1772.1M, totSessionCpu=0:17:31 **
[01/24 19:53:44   1050s] Existing Dirty Nets : 0
[01/24 19:53:44   1050s] New Signature Flow (optDesignCheckOptions) ....
[01/24 19:53:44   1050s] #Taking db snapshot
[01/24 19:53:44   1050s] #Taking db snapshot ... done
[01/24 19:53:44   1050s] OPERPROF: Starting checkPlace at level 1, MEM:2328.9M, EPOCH TIME: 1706118824.363800
[01/24 19:53:44   1050s] Processing tracks to init pin-track alignment.
[01/24 19:53:44   1050s] z: 2, totalTracks: 1
[01/24 19:53:44   1050s] z: 4, totalTracks: 1
[01/24 19:53:44   1050s] z: 6, totalTracks: 1
[01/24 19:53:44   1050s] z: 8, totalTracks: 1
[01/24 19:53:44   1050s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:53:44   1050s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2328.9M, EPOCH TIME: 1706118824.372404
[01/24 19:53:44   1050s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:53:44   1050s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:53:44   1050s] 
[01/24 19:53:44   1050s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:53:44   1050s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.044, MEM:2328.9M, EPOCH TIME: 1706118824.416489
[01/24 19:53:44   1050s] Begin checking placement ... (start mem=2328.9M, init mem=2328.9M)
[01/24 19:53:44   1051s] Begin checking exclusive groups violation ...
[01/24 19:53:44   1051s] There are 0 groups to check, max #box is 0, total #box is 0
[01/24 19:53:44   1051s] Finished checking exclusive groups violations. Found 0 Vio.
[01/24 19:53:44   1051s] 
[01/24 19:53:44   1051s] Running CheckPlace using 1 thread in normal mode...
[01/24 19:53:44   1051s] 
[01/24 19:53:44   1051s] ...checkPlace normal is done!
[01/24 19:53:44   1051s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2328.9M, EPOCH TIME: 1706118824.586477
[01/24 19:53:44   1051s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.011, MEM:2328.9M, EPOCH TIME: 1706118824.597185
[01/24 19:53:44   1051s] *info: Placed = 9372           (Fixed = 18)
[01/24 19:53:44   1051s] *info: Unplaced = 0           
[01/24 19:53:44   1051s] Placement Density:71.47%(31669/44311)
[01/24 19:53:44   1051s] Placement Density (including fixed std cells):71.47%(31669/44311)
[01/24 19:53:44   1051s] All LLGs are deleted
[01/24 19:53:44   1051s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9372).
[01/24 19:53:44   1051s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:53:44   1051s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2328.9M, EPOCH TIME: 1706118824.601109
[01/24 19:53:44   1051s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2328.9M, EPOCH TIME: 1706118824.601379
[01/24 19:53:44   1051s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:53:44   1051s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:53:44   1051s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2328.9M)
[01/24 19:53:44   1051s] OPERPROF: Finished checkPlace at level 1, CPU:0.240, REAL:0.239, MEM:2328.9M, EPOCH TIME: 1706118824.602962
[01/24 19:53:44   1051s]  Initial DC engine is -> aae
[01/24 19:53:44   1051s]  
[01/24 19:53:44   1051s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[01/24 19:53:44   1051s]  
[01/24 19:53:44   1051s]  
[01/24 19:53:44   1051s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[01/24 19:53:44   1051s]  
[01/24 19:53:44   1051s] Reset EOS DB
[01/24 19:53:44   1051s] Ignoring AAE DB Resetting ...
[01/24 19:53:44   1051s]  Set Options for AAE Based Opt flow 
[01/24 19:53:44   1051s] *** optDesign -postRoute ***
[01/24 19:53:44   1051s] DRC Margin: user margin 0.0; extra margin 0
[01/24 19:53:44   1051s] Setup Target Slack: user slack 0
[01/24 19:53:44   1051s] Hold Target Slack: user slack 0
[01/24 19:53:44   1051s] All LLGs are deleted
[01/24 19:53:44   1051s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:53:44   1051s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:53:44   1051s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2328.9M, EPOCH TIME: 1706118824.659311
[01/24 19:53:44   1051s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2328.9M, EPOCH TIME: 1706118824.659661
[01/24 19:53:44   1051s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2328.9M, EPOCH TIME: 1706118824.662337
[01/24 19:53:44   1051s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:53:44   1051s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:53:44   1051s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2328.9M, EPOCH TIME: 1706118824.664161
[01/24 19:53:44   1051s] Max number of tech site patterns supported in site array is 256.
[01/24 19:53:44   1051s] Core basic site is CoreSite
[01/24 19:53:44   1051s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2328.9M, EPOCH TIME: 1706118824.700351
[01/24 19:53:44   1051s] After signature check, allow fast init is true, keep pre-filter is true.
[01/24 19:53:44   1051s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/24 19:53:44   1051s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:2328.9M, EPOCH TIME: 1706118824.702865
[01/24 19:53:44   1051s] Fast DP-INIT is on for default
[01/24 19:53:44   1051s] Atter site array init, number of instance map data is 0.
[01/24 19:53:44   1051s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.042, MEM:2328.9M, EPOCH TIME: 1706118824.706434
[01/24 19:53:44   1051s] 
[01/24 19:53:44   1051s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:53:44   1051s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.047, MEM:2328.9M, EPOCH TIME: 1706118824.708991
[01/24 19:53:44   1051s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:53:44   1051s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:53:44   1051s] Multi-VT timing optimization disabled based on library information.
[01/24 19:53:44   1051s] 
[01/24 19:53:44   1051s] TimeStamp Deleting Cell Server Begin ...
[01/24 19:53:44   1051s] Deleting Lib Analyzer.
[01/24 19:53:44   1051s] 
[01/24 19:53:44   1051s] TimeStamp Deleting Cell Server End ...
[01/24 19:53:44   1051s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/24 19:53:44   1051s] 
[01/24 19:53:44   1051s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 19:53:44   1051s] Summary for sequential cells identification: 
[01/24 19:53:44   1051s]   Identified SBFF number: 104
[01/24 19:53:44   1051s]   Identified MBFF number: 16
[01/24 19:53:44   1051s]   Identified SB Latch number: 0
[01/24 19:53:44   1051s]   Identified MB Latch number: 0
[01/24 19:53:44   1051s]   Not identified SBFF number: 16
[01/24 19:53:44   1051s]   Not identified MBFF number: 0
[01/24 19:53:44   1051s]   Not identified SB Latch number: 0
[01/24 19:53:44   1051s]   Not identified MB Latch number: 0
[01/24 19:53:44   1051s]   Number of sequential cells which are not FFs: 32
[01/24 19:53:44   1051s]  Visiting view : default_emulate_view
[01/24 19:53:44   1051s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 19:53:44   1051s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:53:44   1051s]  Visiting view : default_emulate_view
[01/24 19:53:44   1051s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 19:53:44   1051s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:53:44   1051s] TLC MultiMap info (StdDelay):
[01/24 19:53:44   1051s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 19:53:44   1051s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 19:53:44   1051s]  Setting StdDelay to: 38ps
[01/24 19:53:44   1051s] 
[01/24 19:53:44   1051s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 19:53:44   1051s] 
[01/24 19:53:44   1051s] TimeStamp Deleting Cell Server Begin ...
[01/24 19:53:44   1051s] 
[01/24 19:53:44   1051s] TimeStamp Deleting Cell Server End ...
[01/24 19:53:44   1051s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.9/0:00:02.0 (1.0), totSession cpu/real = 0:17:31.4/0:57:53.0 (0.3), mem = 2326.9M
[01/24 19:53:44   1051s] 
[01/24 19:53:44   1051s] =============================================================================================
[01/24 19:53:44   1051s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.35-s114_1
[01/24 19:53:44   1051s] =============================================================================================
[01/24 19:53:44   1051s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:53:44   1051s] ---------------------------------------------------------------------------------------------
[01/24 19:53:44   1051s] [ CellServerInit         ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.7
[01/24 19:53:44   1051s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:53:44   1051s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:53:44   1051s] [ CheckPlace             ]      1   0:00:00.2  (  12.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:53:44   1051s] [ MISC                   ]          0:00:01.7  (  87.0 % )     0:00:01.7 /  0:00:01.7    1.0
[01/24 19:53:44   1051s] ---------------------------------------------------------------------------------------------
[01/24 19:53:44   1051s]  InitOpt #1 TOTAL                   0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:01.9    1.0
[01/24 19:53:44   1051s] ---------------------------------------------------------------------------------------------
[01/24 19:53:44   1051s] 
[01/24 19:53:44   1051s] ** INFO : this run is activating 'postRoute' automaton
[01/24 19:53:44   1051s] **INFO: flowCheckPoint #1 InitialSummary
[01/24 19:53:44   1051s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[01/24 19:53:45   1051s] ### Net info: total nets: 13886
[01/24 19:53:45   1051s] ### Net info: dirty nets: 0
[01/24 19:53:45   1051s] ### Net info: marked as disconnected nets: 0
[01/24 19:53:45   1051s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/24 19:53:45   1051s] #num needed restored net=0
[01/24 19:53:45   1051s] #need_extraction net=0 (total=13886)
[01/24 19:53:45   1051s] ### Net info: fully routed nets: 11814
[01/24 19:53:45   1051s] ### Net info: trivial (< 2 pins) nets: 2072
[01/24 19:53:45   1051s] ### Net info: unrouted nets: 0
[01/24 19:53:45   1051s] ### Net info: re-extraction nets: 0
[01/24 19:53:45   1051s] ### Net info: ignored nets: 0
[01/24 19:53:45   1051s] ### Net info: skip routing nets: 0
[01/24 19:53:45   1052s] ### import design signature (58): route=415048831 fixed_route=415048831 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1572261587 dirty_area=0 del_dirty_area=0 cell=1117221640 placement=1426241950 pin_access=915327843 inst_pattern=1
[01/24 19:53:45   1052s] #Extract in post route mode
[01/24 19:53:45   1052s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[01/24 19:53:45   1052s] #Fast data preparation for tQuantus.
[01/24 19:53:45   1052s] #Start routing data preparation on Wed Jan 24 19:53:45 2024
[01/24 19:53:45   1052s] #
[01/24 19:53:46   1052s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/24 19:53:46   1052s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 19:53:46   1052s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 19:53:46   1052s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 19:53:46   1052s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 19:53:46   1052s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 19:53:46   1052s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 19:53:46   1052s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 19:53:46   1052s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 19:53:46   1052s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/24 19:53:46   1052s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/24 19:53:46   1052s] #Regenerating Ggrids automatically.
[01/24 19:53:46   1052s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/24 19:53:46   1052s] #Using automatically generated G-grids.
[01/24 19:53:46   1052s] #Done routing data preparation.
[01/24 19:53:46   1052s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1767.70 (MB), peak = 1986.52 (MB)
[01/24 19:53:46   1052s] #Start routing data preparation on Wed Jan 24 19:53:46 2024
[01/24 19:53:46   1052s] #
[01/24 19:53:46   1052s] #Minimum voltage of a net in the design = 0.000.
[01/24 19:53:46   1052s] #Maximum voltage of a net in the design = 0.900.
[01/24 19:53:46   1052s] #Voltage range [0.000 - 0.900] has 13811 nets.
[01/24 19:53:46   1052s] #Voltage range [0.000 - 0.000] has 74 nets.
[01/24 19:53:46   1052s] #Voltage range [0.900 - 0.900] has 1 net.
[01/24 19:53:46   1052s] #Build and mark too close pins for the same net.
[01/24 19:53:46   1053s] #Regenerating Ggrids automatically.
[01/24 19:53:46   1053s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/24 19:53:46   1053s] #Using automatically generated G-grids.
[01/24 19:53:46   1053s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/24 19:53:48   1055s] #Done routing data preparation.
[01/24 19:53:48   1055s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1812.61 (MB), peak = 1986.52 (MB)
[01/24 19:53:48   1055s] #
[01/24 19:53:48   1055s] #Start tQuantus RC extraction...
[01/24 19:53:48   1055s] #Start building rc corner(s)...
[01/24 19:53:48   1055s] #Number of RC Corner = 1
[01/24 19:53:48   1055s] #Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
[01/24 19:53:48   1055s] #METAL_1 -> Metal1 (1)
[01/24 19:53:48   1055s] #METAL_2 -> Metal2 (2)
[01/24 19:53:48   1055s] #METAL_3 -> Metal3 (3)
[01/24 19:53:48   1055s] #METAL_4 -> Metal4 (4)
[01/24 19:53:48   1055s] #METAL_5 -> Metal5 (5)
[01/24 19:53:48   1055s] #METAL_6 -> Metal6 (6)
[01/24 19:53:48   1055s] #METAL_7 -> Metal7 (7)
[01/24 19:53:48   1055s] #METAL_8 -> Metal8 (8)
[01/24 19:53:48   1055s] #METAL_9 -> Metal9 (9)
[01/24 19:53:48   1055s] #METAL_10 -> Metal10 (10)
[01/24 19:53:48   1055s] #METAL_11 -> Metal11 (11)
[01/24 19:53:48   1055s] #SADV-On
[01/24 19:53:48   1055s] # Corner(s) : 
[01/24 19:53:48   1055s] #default_emulate_rc_corner [125.00]
[01/24 19:53:49   1056s] # Corner id: 0
[01/24 19:53:49   1056s] # Layout Scale: 1.000000
[01/24 19:53:49   1056s] # Has Metal Fill model: yes
[01/24 19:53:49   1056s] # Temperature was set
[01/24 19:53:49   1056s] # Temperature : 125.000000
[01/24 19:53:49   1056s] # Ref. Temp   : 25.000000
[01/24 19:53:49   1056s] #SADV-Off
[01/24 19:53:49   1056s] #total pattern=286 [11, 792]
[01/24 19:53:49   1056s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[01/24 19:53:49   1056s] #found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
[01/24 19:53:49   1056s] #found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
[01/24 19:53:49   1056s] #number model r/c [1,1] [11,792] read
[01/24 19:53:49   1056s] #0 rcmodel(s) requires rebuild
[01/24 19:53:49   1056s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1815.27 (MB), peak = 1986.52 (MB)
[01/24 19:53:49   1056s] #Finish check_net_pin_list step Enter extract
[01/24 19:53:49   1056s] #Start init net ripin tree building
[01/24 19:53:49   1056s] #Finish init net ripin tree building
[01/24 19:53:49   1056s] #Cpu time = 00:00:00
[01/24 19:53:49   1056s] #Elapsed time = 00:00:00
[01/24 19:53:49   1056s] #Increased memory = 0.00 (MB)
[01/24 19:53:49   1056s] #Total memory = 1815.27 (MB)
[01/24 19:53:49   1056s] #Peak memory = 1986.52 (MB)
[01/24 19:53:49   1056s] #begin processing metal fill model file
[01/24 19:53:49   1056s] #end processing metal fill model file
[01/24 19:53:50   1056s] #Length limit = 200 pitches
[01/24 19:53:50   1056s] #opt mode = 2
[01/24 19:53:50   1056s] #Finish check_net_pin_list step Fix net pin list
[01/24 19:53:50   1056s] #Start generate extraction boxes.
[01/24 19:53:50   1056s] #
[01/24 19:53:50   1056s] #Extract using 30 x 30 Hboxes
[01/24 19:53:50   1056s] #4x4 initial hboxes
[01/24 19:53:50   1056s] #Use area based hbox pruning.
[01/24 19:53:50   1056s] #0/0 hboxes pruned.
[01/24 19:53:50   1056s] #Complete generating extraction boxes.
[01/24 19:53:50   1056s] #Extract 9 hboxes with single thread on machine with  2.30GHz 512KB Cache 12CPU...
[01/24 19:53:50   1056s] #Process 0 special clock nets for rc extraction
[01/24 19:53:50   1056s] #Total 11813 nets were built. 319 nodes added to break long wires. 0 net(s) have incomplete routes.
[01/24 19:53:57   1063s] #Run Statistics for Extraction:
[01/24 19:53:57   1063s] #   Cpu time = 00:00:07, elapsed time = 00:00:07 .
[01/24 19:53:57   1063s] #   Increased memory =    67.00 (MB), total memory =  1882.32 (MB), peak memory =  1986.52 (MB)
[01/24 19:53:57   1063s] #Register nets and terms for rcdb /tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_1ilpqv.rcdb.d
[01/24 19:53:57   1064s] #Finish registering nets and terms for rcdb.
[01/24 19:53:57   1064s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1844.41 (MB), peak = 1986.52 (MB)
[01/24 19:53:57   1064s] #RC Statistics: 65470 Res, 37072 Ground Cap, 10840 XCap (Edge to Edge)
[01/24 19:53:57   1064s] #RC V/H edge ratio: 0.44, Avg V/H Edge Length: 4009.22 (34247), Avg L-Edge Length: 8765.17 (20096)
[01/24 19:53:57   1064s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_1ilpqv.rcdb.d.
[01/24 19:53:57   1064s] #Start writing RC data.
[01/24 19:53:58   1064s] #Finish writing RC data
[01/24 19:53:58   1064s] #Finish writing rcdb with 77448 nodes, 65635 edges, and 22494 xcaps
[01/24 19:53:58   1064s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1838.37 (MB), peak = 1986.52 (MB)
[01/24 19:53:58   1064s] Restoring parasitic data from file '/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_1ilpqv.rcdb.d' ...
[01/24 19:53:58   1064s] Opening parasitic data file '/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_1ilpqv.rcdb.d' for reading (mem: 2395.020M)
[01/24 19:53:58   1064s] Reading RCDB with compressed RC data.
[01/24 19:53:58   1064s] Opening parasitic data file '/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_1ilpqv.rcdb.d' for content verification (mem: 2395.020M)
[01/24 19:53:58   1064s] Reading RCDB with compressed RC data.
[01/24 19:53:58   1064s] Closing parasitic data file '/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_1ilpqv.rcdb.d': 0 access done (mem: 2395.020M)
[01/24 19:53:58   1064s] Closing parasitic data file '/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_1ilpqv.rcdb.d': 0 access done (mem: 2395.020M)
[01/24 19:53:58   1064s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2395.020M)
[01/24 19:53:58   1064s] Following multi-corner parasitics specified:
[01/24 19:53:58   1064s] 	/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_1ilpqv.rcdb.d (rcdb)
[01/24 19:53:58   1064s] Opening parasitic data file '/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_1ilpqv.rcdb.d' for reading (mem: 2395.020M)
[01/24 19:53:58   1064s] Reading RCDB with compressed RC data.
[01/24 19:53:58   1064s] 		Cell picorv32 has rcdb /tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_1ilpqv.rcdb.d specified
[01/24 19:53:58   1064s] Cell picorv32, hinst 
[01/24 19:53:58   1064s] processing rcdb (/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_1ilpqv.rcdb.d) for hinst (top) of cell (picorv32);
[01/24 19:53:58   1064s] Closing parasitic data file '/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_1ilpqv.rcdb.d': 0 access done (mem: 2395.020M)
[01/24 19:53:58   1064s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2395.020M)
[01/24 19:53:58   1064s] Opening parasitic data file '/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/picorv32_82999_brpDbp.rcdb.d/picorv32.rcdb.d' for reading (mem: 2395.020M)
[01/24 19:53:58   1064s] Reading RCDB with compressed RC data.
[01/24 19:53:59   1065s] Closing parasitic data file '/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/picorv32_82999_brpDbp.rcdb.d/picorv32.rcdb.d': 0 access done (mem: 2387.758M)
[01/24 19:53:59   1065s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=2387.758M)
[01/24 19:53:59   1065s] Done read_parasitics... (cpu: 0:00:00.9 real: 0:00:01.0 mem: 2387.758M)
[01/24 19:53:59   1065s] #
[01/24 19:53:59   1065s] #Restore RCDB.
[01/24 19:53:59   1065s] #
[01/24 19:53:59   1065s] #Complete tQuantus RC extraction.
[01/24 19:53:59   1065s] #Cpu time = 00:00:10
[01/24 19:53:59   1065s] #Elapsed time = 00:00:10
[01/24 19:53:59   1065s] #Increased memory = 25.89 (MB)
[01/24 19:53:59   1065s] #Total memory = 1838.50 (MB)
[01/24 19:53:59   1065s] #Peak memory = 1986.52 (MB)
[01/24 19:53:59   1065s] #
[01/24 19:53:59   1065s] #319 inserted nodes are removed
[01/24 19:53:59   1065s] ### export design design signature (60): route=1153481686 fixed_route=1153481686 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=808493505 dirty_area=0 del_dirty_area=0 cell=1117221640 placement=1426241950 pin_access=915327843 inst_pattern=1
[01/24 19:53:59   1066s] #	no debugging net set
[01/24 19:53:59   1066s] ### import design signature (61): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=915327843 inst_pattern=1
[01/24 19:53:59   1066s] #Start Inst Signature in MT(0)
[01/24 19:53:59   1066s] #Start Net Signature in MT(56146355)
[01/24 19:53:59   1066s] #Calculate SNet Signature in MT (100139435)
[01/24 19:53:59   1066s] #Run time and memory report for RC extraction:
[01/24 19:53:59   1066s] #RC extraction running on  2.30GHz 512KB Cache 12CPU.
[01/24 19:53:59   1066s] #Run Statistics for snet signature:
[01/24 19:53:59   1066s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/24 19:53:59   1066s] #   Increased memory =     0.01 (MB), total memory =  1789.07 (MB), peak memory =  1986.52 (MB)
[01/24 19:53:59   1066s] #Run Statistics for Net Final Signature:
[01/24 19:53:59   1066s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/24 19:53:59   1066s] #   Increased memory =     0.00 (MB), total memory =  1789.07 (MB), peak memory =  1986.52 (MB)
[01/24 19:53:59   1066s] #Run Statistics for Net launch:
[01/24 19:53:59   1066s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/24 19:53:59   1066s] #   Increased memory =     0.00 (MB), total memory =  1789.07 (MB), peak memory =  1986.52 (MB)
[01/24 19:53:59   1066s] #Run Statistics for Net init_dbsNet_slist:
[01/24 19:53:59   1066s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/24 19:53:59   1066s] #   Increased memory =     0.00 (MB), total memory =  1789.00 (MB), peak memory =  1986.52 (MB)
[01/24 19:53:59   1066s] #Run Statistics for net signature:
[01/24 19:53:59   1066s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/24 19:53:59   1066s] #   Increased memory =     0.07 (MB), total memory =  1789.07 (MB), peak memory =  1986.52 (MB)
[01/24 19:53:59   1066s] #Run Statistics for inst signature:
[01/24 19:53:59   1066s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/24 19:53:59   1066s] #   Increased memory =    -0.04 (MB), total memory =  1789.00 (MB), peak memory =  1986.52 (MB)
[01/24 19:53:59   1066s] Opening parasitic data file '/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/picorv32_82999_brpDbp.rcdb.d/picorv32.rcdb.d' for reading (mem: 2338.754M)
[01/24 19:53:59   1066s] Reading RCDB with compressed RC data.
[01/24 19:53:59   1066s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2333.5M)
[01/24 19:54:00   1066s] AAE DB initialization (MEM=2371.65 CPU=0:00:00.0 REAL=0:00:01.0) 
[01/24 19:54:00   1066s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:17:46.4/0:58:08.2 (0.3), mem = 2371.6M
[01/24 19:54:00   1066s] AAE_INFO: switching -siAware from true to false ...
[01/24 19:54:00   1066s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[01/24 19:54:01   1067s] Starting delay calculation for Hold views
[01/24 19:54:01   1067s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/24 19:54:01   1067s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[01/24 19:54:01   1067s] AAE DB initialization (MEM=2377.66 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/24 19:54:01   1067s] #################################################################################
[01/24 19:54:01   1067s] # Design Stage: PostRoute
[01/24 19:54:01   1067s] # Design Name: picorv32
[01/24 19:54:01   1067s] # Design Mode: 45nm
[01/24 19:54:01   1067s] # Analysis Mode: MMMC OCV 
[01/24 19:54:01   1067s] # Parasitics Mode: SPEF/RCDB 
[01/24 19:54:01   1067s] # Signoff Settings: SI Off 
[01/24 19:54:01   1067s] #################################################################################
[01/24 19:54:01   1067s] Calculate late delays in OCV mode...
[01/24 19:54:01   1067s] Calculate early delays in OCV mode...
[01/24 19:54:01   1067s] Topological Sorting (REAL = 0:00:00.0, MEM = 2377.7M, InitMEM = 2377.7M)
[01/24 19:54:01   1067s] Start delay calculation (fullDC) (1 T). (MEM=2377.66)
[01/24 19:54:01   1067s] Start AAE Lib Loading. (MEM=2397.39)
[01/24 19:54:01   1067s] End AAE Lib Loading. (MEM=2416.47 CPU=0:00:00.0 Real=0:00:00.0)
[01/24 19:54:01   1067s] End AAE Lib Interpolated Model. (MEM=2416.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:54:04   1070s] Total number of fetched objects 13691
[01/24 19:54:04   1070s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/24 19:54:04   1070s] End delay calculation. (MEM=2452.7 CPU=0:00:02.5 REAL=0:00:03.0)
[01/24 19:54:04   1070s] End delay calculation (fullDC). (MEM=2416.08 CPU=0:00:03.1 REAL=0:00:03.0)
[01/24 19:54:04   1070s] *** CDM Built up (cpu=0:00:03.2  real=0:00:03.0  mem= 2416.1M) ***
[01/24 19:54:05   1071s] *** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:17:52 mem=2440.1M)
[01/24 19:54:05   1071s] Done building cte hold timing graph (HoldAware) cpu=0:00:05.4 real=0:00:05.0 totSessionCpu=0:17:52 mem=2440.1M ***
[01/24 19:54:06   1072s] AAE_INFO: switching -siAware from false to true ...
[01/24 19:54:06   1072s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[01/24 19:54:06   1073s] Starting delay calculation for Setup views
[01/24 19:54:07   1073s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/24 19:54:07   1073s] AAE_INFO: resetNetProps viewIdx 0 
[01/24 19:54:07   1073s] Starting SI iteration 1 using Infinite Timing Windows
[01/24 19:54:07   1073s] #################################################################################
[01/24 19:54:07   1073s] # Design Stage: PostRoute
[01/24 19:54:07   1073s] # Design Name: picorv32
[01/24 19:54:07   1073s] # Design Mode: 45nm
[01/24 19:54:07   1073s] # Analysis Mode: MMMC OCV 
[01/24 19:54:07   1073s] # Parasitics Mode: SPEF/RCDB 
[01/24 19:54:07   1073s] # Signoff Settings: SI On 
[01/24 19:54:07   1073s] #################################################################################
[01/24 19:54:07   1073s] AAE_INFO: 1 threads acquired from CTE.
[01/24 19:54:07   1073s] Setting infinite Tws ...
[01/24 19:54:07   1073s] First Iteration Infinite Tw... 
[01/24 19:54:07   1073s] Calculate early delays in OCV mode...
[01/24 19:54:07   1073s] Calculate late delays in OCV mode...
[01/24 19:54:07   1073s] Topological Sorting (REAL = 0:00:00.0, MEM = 2430.7M, InitMEM = 2430.7M)
[01/24 19:54:07   1073s] Start delay calculation (fullDC) (1 T). (MEM=2430.7)
[01/24 19:54:07   1073s] End AAE Lib Interpolated Model. (MEM=2442.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:54:11   1077s] Total number of fetched objects 13691
[01/24 19:54:11   1077s] AAE_INFO-618: Total number of nets in the design is 13886,  99.2 percent of the nets selected for SI analysis
[01/24 19:54:11   1078s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/24 19:54:11   1078s] End delay calculation. (MEM=2427.04 CPU=0:00:04.1 REAL=0:00:04.0)
[01/24 19:54:11   1078s] End delay calculation (fullDC). (MEM=2427.04 CPU=0:00:04.5 REAL=0:00:04.0)
[01/24 19:54:11   1078s] *** CDM Built up (cpu=0:00:04.7  real=0:00:04.0  mem= 2427.0M) ***
[01/24 19:54:13   1079s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2451.0M)
[01/24 19:54:13   1079s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/24 19:54:13   1079s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2451.0M)
[01/24 19:54:13   1079s] 
[01/24 19:54:13   1079s] Executing IPO callback for view pruning ..
[01/24 19:54:13   1079s] Starting SI iteration 2
[01/24 19:54:13   1080s] Calculate early delays in OCV mode...
[01/24 19:54:13   1080s] Calculate late delays in OCV mode...
[01/24 19:54:13   1080s] Start delay calculation (fullDC) (1 T). (MEM=2386.16)
[01/24 19:54:13   1080s] End AAE Lib Interpolated Model. (MEM=2386.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:54:13   1080s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 36. 
[01/24 19:54:13   1080s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 13691. 
[01/24 19:54:13   1080s] Total number of fetched objects 13691
[01/24 19:54:13   1080s] AAE_INFO-618: Total number of nets in the design is 13886,  0.1 percent of the nets selected for SI analysis
[01/24 19:54:13   1080s] End delay calculation. (MEM=2432.41 CPU=0:00:00.2 REAL=0:00:00.0)
[01/24 19:54:13   1080s] End delay calculation (fullDC). (MEM=2432.41 CPU=0:00:00.2 REAL=0:00:00.0)
[01/24 19:54:13   1080s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2432.4M) ***
[01/24 19:54:14   1081s] *** Done Building Timing Graph (cpu=0:00:08.1 real=0:00:08.0 totSessionCpu=0:18:01 mem=2456.4M)
[01/24 19:54:15   1081s] End AAE Lib Interpolated Model. (MEM=2456.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:54:15   1081s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2456.4M, EPOCH TIME: 1706118855.093277
[01/24 19:54:15   1081s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:15   1081s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:15   1081s] 
[01/24 19:54:15   1081s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:54:15   1081s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.034, MEM:2456.4M, EPOCH TIME: 1706118855.127063
[01/24 19:54:15   1081s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:54:15   1081s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:15   1081s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.133  |  2.297  |  2.133  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2471.7M, EPOCH TIME: 1706118855.632642
[01/24 19:54:15   1081s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:15   1081s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:15   1082s] 
[01/24 19:54:15   1082s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:54:15   1082s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.038, MEM:2471.7M, EPOCH TIME: 1706118855.670814
[01/24 19:54:15   1082s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:54:15   1082s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:15   1082s] Density: 71.470%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:15.6/0:00:15.6 (1.0), totSession cpu/real = 0:18:02.0/0:58:23.8 (0.3), mem = 2471.7M
[01/24 19:54:15   1082s] 
[01/24 19:54:15   1082s] =============================================================================================
[01/24 19:54:15   1082s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              21.35-s114_1
[01/24 19:54:15   1082s] =============================================================================================
[01/24 19:54:15   1082s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:54:15   1082s] ---------------------------------------------------------------------------------------------
[01/24 19:54:15   1082s] [ ViewPruning            ]      6   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[01/24 19:54:15   1082s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.8 % )     0:00:00.6 /  0:00:00.6    1.0
[01/24 19:54:15   1082s] [ DrvReport              ]      1   0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:54:15   1082s] [ SlackTraversorInit     ]      1   0:00:00.5  (   3.4 % )     0:00:00.5 /  0:00:00.5    1.0
[01/24 19:54:15   1082s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:54:15   1082s] [ TimingUpdate           ]      3   0:00:04.5  (  28.6 % )     0:00:12.5 /  0:00:12.4    1.0
[01/24 19:54:15   1082s] [ FullDelayCalc          ]      3   0:00:08.0  (  51.1 % )     0:00:08.0 /  0:00:08.1    1.0
[01/24 19:54:15   1082s] [ TimingReport           ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.1    1.0
[01/24 19:54:15   1082s] [ MISC                   ]          0:00:02.0  (  12.9 % )     0:00:02.0 /  0:00:02.0    1.0
[01/24 19:54:15   1082s] ---------------------------------------------------------------------------------------------
[01/24 19:54:15   1082s]  BuildHoldData #1 TOTAL             0:00:15.6  ( 100.0 % )     0:00:15.6 /  0:00:15.6    1.0
[01/24 19:54:15   1082s] ---------------------------------------------------------------------------------------------
[01/24 19:54:15   1082s] 
[01/24 19:54:15   1082s] **optDesign ... cpu = 0:00:33, real = 0:00:33, mem = 1859.8M, totSessionCpu=0:18:02 **
[01/24 19:54:15   1082s] OPTC: m1 20.0 20.0
[01/24 19:54:15   1082s] Setting latch borrow mode to budget during optimization.
[01/24 19:54:16   1083s] Info: Done creating the CCOpt slew target map.
[01/24 19:54:16   1083s] **INFO: flowCheckPoint #2 OptimizationPass1
[01/24 19:54:16   1083s] Glitch fixing enabled
[01/24 19:54:16   1083s] *** ClockDrv #1 [begin] (optDesign #2) : totSession cpu/real = 0:18:03.0/0:58:24.9 (0.3), mem = 2429.7M
[01/24 19:54:16   1083s] Running CCOpt-PRO on entire clock network
[01/24 19:54:16   1083s] Net route status summary:
[01/24 19:54:16   1083s]   Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=19, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 19:54:16   1083s]   Non-clock: 13867 (unrouted=2072, trialRouted=0, noStatus=0, routed=11795, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2072, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 19:54:16   1083s] Clock tree cells fixed by user: 0 out of 18 (0%)
[01/24 19:54:16   1083s] PRO...
[01/24 19:54:16   1083s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[01/24 19:54:16   1083s] Initializing clock structures...
[01/24 19:54:16   1083s]   Creating own balancer
[01/24 19:54:16   1083s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[01/24 19:54:16   1083s]   Removing CTS place status from clock tree and sinks.
[01/24 19:54:16   1083s]   Removed CTS place status from 18 clock cells (out of 20 ) and 0 clock sinks (out of 0 ).
[01/24 19:54:16   1083s]   Initializing legalizer
[01/24 19:54:16   1083s]   Using cell based legalization.
[01/24 19:54:16   1083s]   Leaving CCOpt scope - Initializing placement interface...
[01/24 19:54:16   1083s] OPERPROF: Starting DPlace-Init at level 1, MEM:2429.7M, EPOCH TIME: 1706118856.784409
[01/24 19:54:16   1083s] Processing tracks to init pin-track alignment.
[01/24 19:54:16   1083s] z: 2, totalTracks: 1
[01/24 19:54:16   1083s] z: 4, totalTracks: 1
[01/24 19:54:16   1083s] z: 6, totalTracks: 1
[01/24 19:54:16   1083s] z: 8, totalTracks: 1
[01/24 19:54:16   1083s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:54:16   1083s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2429.7M, EPOCH TIME: 1706118856.794451
[01/24 19:54:16   1083s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:16   1083s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:16   1083s] 
[01/24 19:54:16   1083s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:54:16   1083s] 
[01/24 19:54:16   1083s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 19:54:16   1083s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:2429.7M, EPOCH TIME: 1706118856.827339
[01/24 19:54:16   1083s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2429.7M, EPOCH TIME: 1706118856.827443
[01/24 19:54:16   1083s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2429.7M, EPOCH TIME: 1706118856.827525
[01/24 19:54:16   1083s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2429.7MB).
[01/24 19:54:16   1083s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.044, MEM:2429.7M, EPOCH TIME: 1706118856.828776
[01/24 19:54:16   1083s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:54:16   1083s] (I)      Default pattern map key = picorv32_default.
[01/24 19:54:16   1083s] (I)      Load db... (mem=2429.7M)
[01/24 19:54:16   1083s] (I)      Read data from FE... (mem=2429.7M)
[01/24 19:54:16   1083s] (I)      Number of ignored instance 0
[01/24 19:54:16   1083s] (I)      Number of inbound cells 0
[01/24 19:54:16   1083s] (I)      Number of opened ILM blockages 0
[01/24 19:54:16   1083s] (I)      Number of instances temporarily fixed by detailed placement 494
[01/24 19:54:16   1083s] (I)      numMoveCells=8878, numMacros=0  numPads=409  numMultiRowHeightInsts=0
[01/24 19:54:16   1083s] (I)      cell height: 3420, count: 9372
[01/24 19:54:16   1083s] (I)      Read rows... (mem=2431.8M)
[01/24 19:54:16   1083s] (I)      Reading non-standard rows with height 6840
[01/24 19:54:16   1083s] (I)      Done Read rows (cpu=0.000s, mem=2431.8M)
[01/24 19:54:16   1083s] (I)      Done Read data from FE (cpu=0.010s, mem=2431.8M)
[01/24 19:54:16   1083s] (I)      Done Load db (cpu=0.010s, mem=2431.8M)
[01/24 19:54:16   1083s] (I)      Constructing placeable region... (mem=2431.8M)
[01/24 19:54:16   1083s] (I)      Constructing bin map
[01/24 19:54:16   1083s] (I)      Initialize bin information with width=34200 height=34200
[01/24 19:54:16   1083s] (I)      Done constructing bin map
[01/24 19:54:16   1083s] (I)      Compute region effective width... (mem=2431.8M)
[01/24 19:54:16   1083s] (I)      Done Compute region effective width (cpu=0.000s, mem=2431.8M)
[01/24 19:54:16   1083s] (I)      Done Constructing placeable region (cpu=0.000s, mem=2431.8M)
[01/24 19:54:16   1083s]   Legalizer reserving space for clock trees
[01/24 19:54:16   1083s]   Accumulated time to calculate placeable region: 0.01
[01/24 19:54:16   1083s]   Accumulated time to calculate placeable region: 0.01
[01/24 19:54:16   1083s]   Reconstructing clock tree datastructures, skew aware...
[01/24 19:54:16   1083s]     Validating CTS configuration...
[01/24 19:54:16   1083s]     Checking module port directions...
[01/24 19:54:16   1083s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:54:16   1083s]     Non-default CCOpt properties:
[01/24 19:54:16   1083s]       Public non-default CCOpt properties:
[01/24 19:54:16   1083s]         adjacent_rows_legal: true (default: false)
[01/24 19:54:16   1083s]         cell_density is set for at least one object
[01/24 19:54:16   1083s]         cell_halo_rows: 0 (default: 1)
[01/24 19:54:16   1083s]         cell_halo_sites: 0 (default: 4)
[01/24 19:54:16   1083s]         original_names is set for at least one object
[01/24 19:54:16   1083s]         route_type is set for at least one object
[01/24 19:54:16   1083s]         source_driver is set for at least one object
[01/24 19:54:16   1083s]         target_insertion_delay is set for at least one object
[01/24 19:54:16   1083s]         target_max_trans is set for at least one object
[01/24 19:54:16   1083s]         target_max_trans_sdc is set for at least one object
[01/24 19:54:16   1083s]         target_skew is set for at least one object
[01/24 19:54:16   1083s]         target_skew_wire is set for at least one object
[01/24 19:54:16   1083s]       Private non-default CCOpt properties:
[01/24 19:54:16   1083s]         allow_non_fterm_identical_swaps: 0 (default: true)
[01/24 19:54:16   1083s]         clock_nets_detailed_routed: 1 (default: false)
[01/24 19:54:16   1083s]         exp_use_early_global_min_max_route_layers: 0 (default: true)
[01/24 19:54:16   1083s]         force_design_routing_status: 1 (default: auto)
[01/24 19:54:16   1083s]         pro_enable_post_commit_delay_update: 1 (default: false)
[01/24 19:54:16   1083s]     Route type trimming info:
[01/24 19:54:16   1083s]       No route type modifications were made.
[01/24 19:54:16   1083s] End AAE Lib Interpolated Model. (MEM=2434.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:54:16   1083s]     Accumulated time to calculate placeable region: 0.01
[01/24 19:54:16   1083s]     Accumulated time to calculate placeable region: 0.01
[01/24 19:54:16   1083s]     Accumulated time to calculate placeable region: 0.01
[01/24 19:54:16   1083s]     Accumulated time to calculate placeable region: 0.01
[01/24 19:54:16   1083s] (I)      Initializing Steiner engine. 
[01/24 19:54:16   1083s] (I)      ==================== Layers =====================
[01/24 19:54:16   1083s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:54:16   1083s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/24 19:54:16   1083s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:54:16   1083s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/24 19:54:16   1083s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/24 19:54:16   1083s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/24 19:54:16   1083s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/24 19:54:16   1083s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/24 19:54:16   1083s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/24 19:54:16   1083s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/24 19:54:16   1083s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/24 19:54:16   1083s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/24 19:54:16   1083s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/24 19:54:16   1083s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/24 19:54:16   1083s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/24 19:54:16   1083s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/24 19:54:16   1083s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/24 19:54:16   1083s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/24 19:54:16   1083s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/24 19:54:16   1083s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/24 19:54:16   1083s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/24 19:54:16   1083s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/24 19:54:16   1083s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/24 19:54:16   1083s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/24 19:54:16   1083s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/24 19:54:16   1083s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:54:16   1083s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/24 19:54:16   1083s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/24 19:54:16   1083s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/24 19:54:16   1083s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/24 19:54:16   1083s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/24 19:54:16   1083s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/24 19:54:16   1083s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/24 19:54:16   1083s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/24 19:54:16   1083s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/24 19:54:16   1083s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/24 19:54:16   1083s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/24 19:54:16   1083s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/24 19:54:16   1083s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/24 19:54:16   1083s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/24 19:54:16   1083s] (I)      +-----+----+---------+---------+--------+-------+
[01/24 19:54:17   1083s]     Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 2 of 6 cells
[01/24 19:54:17   1083s]     Original list had 6 cells:
[01/24 19:54:17   1083s]     CLKBUFX4 BUFX4 CLKBUFX3 BUFX3 CLKBUFX2 BUFX2 
[01/24 19:54:17   1083s]     New trimmed list has 4 cells:
[01/24 19:54:17   1083s]     CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2 
[01/24 19:54:17   1083s]     Accumulated time to calculate placeable region: 0.01
[01/24 19:54:17   1083s]     Accumulated time to calculate placeable region: 0.01
[01/24 19:54:17   1083s]     Accumulated time to calculate placeable region: 0.01
[01/24 19:54:17   1083s]     Accumulated time to calculate placeable region: 0.01
[01/24 19:54:17   1083s]     Accumulated time to calculate placeable region: 0.01
[01/24 19:54:17   1083s]     Accumulated time to calculate placeable region: 0.01
[01/24 19:54:17   1083s]     Accumulated time to calculate placeable region: 0.01
[01/24 19:54:17   1083s]     Library trimming inverters in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 3 of 7 cells
[01/24 19:54:17   1083s]     Original list had 7 cells:
[01/24 19:54:17   1083s]     INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
[01/24 19:54:17   1083s]     New trimmed list has 4 cells:
[01/24 19:54:17   1083s]     INVX3 INVX2 INVX1 INVXL 
[01/24 19:54:17   1083s]     Accumulated time to calculate placeable region: 0.01
[01/24 19:54:17   1083s]     Accumulated time to calculate placeable region: 0.01
[01/24 19:54:17   1083s]     Accumulated time to calculate placeable region: 0.01
[01/24 19:54:17   1083s]     Accumulated time to calculate placeable region: 0.01
[01/24 19:54:17   1083s]     Accumulated time to calculate placeable region: 0.01
[01/24 19:54:17   1083s]     Accumulated time to calculate placeable region: 0.01
[01/24 19:54:17   1083s]     Accumulated time to calculate placeable region: 0.01
[01/24 19:54:17   1083s]     Accumulated time to calculate placeable region: 0.01
[01/24 19:54:17   1083s]     Accumulated time to calculate placeable region: 0.01
[01/24 19:54:17   1083s]     Accumulated time to calculate placeable region: 0.01
[01/24 19:54:17   1083s]     Accumulated time to calculate placeable region: 0.01
[01/24 19:54:17   1083s]     Accumulated time to calculate placeable region: 0.01
[01/24 19:54:17   1083s]     Accumulated time to calculate placeable region: 0.01
[01/24 19:54:17   1083s]     Accumulated time to calculate placeable region: 0.01
[01/24 19:54:17   1083s]     Accumulated time to calculate placeable region: 0.01
[01/24 19:54:17   1083s]     Accumulated time to calculate placeable region: 0.01
[01/24 19:54:17   1084s]     Clock tree balancer configuration for clock_tree clk:
[01/24 19:54:17   1084s]     Non-default CCOpt properties:
[01/24 19:54:17   1084s]       Public non-default CCOpt properties:
[01/24 19:54:17   1084s]         cell_density: 1 (default: 0.75)
[01/24 19:54:17   1084s]         route_type (leaf): l_route_ccopt_autotrimmed (default: default)
[01/24 19:54:17   1084s]         route_type (top): default_route_type_nonleaf (default: default)
[01/24 19:54:17   1084s]         route_type (trunk): t_route_ccopt_autotrimmed (default: default)
[01/24 19:54:17   1084s]         source_driver: BUFX2/A BUFX2/Y (default: )
[01/24 19:54:17   1084s]       No private non-default CCOpt properties
[01/24 19:54:17   1084s]     For power domain auto-default:
[01/24 19:54:17   1084s]       Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
[01/24 19:54:17   1084s]       Inverters:   {INVX3 INVX2 INVX1 INVXL}
[01/24 19:54:17   1084s]       Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[01/24 19:54:17   1084s]       Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[01/24 19:54:17   1084s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 44310.888um^2
[01/24 19:54:17   1084s]     Top Routing info:
[01/24 19:54:17   1084s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[01/24 19:54:17   1084s]       Unshielded; Mask Constraint: 0; Source: route_type.
[01/24 19:54:17   1084s]     Trunk Routing info:
[01/24 19:54:17   1084s]       Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/24 19:54:17   1084s]       Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
[01/24 19:54:17   1084s]     Leaf Routing info:
[01/24 19:54:17   1084s]       Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/24 19:54:17   1084s]       Unshielded; Mask Constraint: 0; Source: route_type.
[01/24 19:54:17   1084s]     For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
[01/24 19:54:17   1084s]       Slew time target (leaf):    0.200ns
[01/24 19:54:17   1084s]       Slew time target (trunk):   0.200ns
[01/24 19:54:17   1084s]       Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
[01/24 19:54:17   1084s]       Buffer unit delay: 0.142ns
[01/24 19:54:17   1084s]       Buffer max distance: 145.732um
[01/24 19:54:17   1084s]     Fastest wire driving cells and distances:
[01/24 19:54:17   1084s]       Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=145.732um, saturatedSlew=0.145ns, speed=725.035um per ns, cellArea=16.427um^2 per 1000um}
[01/24 19:54:17   1084s]       Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=95.292um, saturatedSlew=0.141ns, speed=724.929um per ns, cellArea=14.356um^2 per 1000um}
[01/24 19:54:17   1084s]       Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=631.652um, saturatedSlew=0.147ns, speed=1570.102um per ns, cellArea=23.823um^2 per 1000um}
[01/24 19:54:17   1084s]       Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=632.069um, saturatedSlew=0.147ns, speed=1571.529um per ns, cellArea=21.643um^2 per 1000um}
[01/24 19:54:17   1084s]     
[01/24 19:54:17   1084s]     
[01/24 19:54:17   1084s]     Logic Sizing Table:
[01/24 19:54:17   1084s]     
[01/24 19:54:17   1084s]     ----------------------------------------------------------
[01/24 19:54:17   1084s]     Cell    Instance count    Source    Eligible library cells
[01/24 19:54:17   1084s]     ----------------------------------------------------------
[01/24 19:54:17   1084s]       (empty table)
[01/24 19:54:17   1084s]     ----------------------------------------------------------
[01/24 19:54:17   1084s]     
[01/24 19:54:17   1084s]     
[01/24 19:54:17   1084s]     Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
[01/24 19:54:17   1084s]       Sources:                     pin clk
[01/24 19:54:17   1084s]       Total number of sinks:       494
[01/24 19:54:17   1084s]       Delay constrained sinks:     494
[01/24 19:54:17   1084s]       Constrains:                  default
[01/24 19:54:17   1084s]       Non-leaf sinks:              0
[01/24 19:54:17   1084s]       Ignore pins:                 0
[01/24 19:54:17   1084s]      Timing corner default_emulate_delay_corner:both.late:
[01/24 19:54:17   1084s]       Skew target:                 0.200ns
[01/24 19:54:17   1084s]     Primary reporting skew groups are:
[01/24 19:54:17   1084s]     skew_group clk/default_emulate_constraint_mode with 494 clock sinks
[01/24 19:54:17   1084s]     
[01/24 19:54:17   1084s]     Clock DAG stats initial state:
[01/24 19:54:17   1084s]       cell counts      : b=18, i=0, icg=0, dcg=0, l=0, total=18
[01/24 19:54:17   1084s]       sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:54:17   1084s]       misc counts      : r=1, pp=0
[01/24 19:54:17   1084s]       cell areas       : b=42.408um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=42.408um^2
[01/24 19:54:17   1084s]       hp wire lengths  : top=0.000um, trunk=271.330um, leaf=1635.515um, total=1906.845um
[01/24 19:54:17   1084s]     Clock DAG library cell distribution initial state {count}:
[01/24 19:54:17   1084s]        Bufs: CLKBUFX4: 16 CLKBUFX3: 2 
[01/24 19:54:17   1084s]     Clock DAG hash initial state: 2264194037495954856 9271849647149985663
[01/24 19:54:17   1084s]     CTS services accumulated run-time stats initial state:
[01/24 19:54:17   1084s]       delay calculator: calls=13773, total_wall_time=0.555s, mean_wall_time=0.040ms
[01/24 19:54:17   1084s]       legalizer: calls=1458, total_wall_time=0.048s, mean_wall_time=0.033ms
[01/24 19:54:17   1084s]       steiner router: calls=12221, total_wall_time=0.986s, mean_wall_time=0.081ms
[01/24 19:54:17   1084s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[01/24 19:54:17   1084s]     Unshielded; Mask Constraint: 0; Source: route_type.
[01/24 19:54:17   1084s]     
[01/24 19:54:17   1084s]     Layer information for route type default_route_type_nonleaf:
[01/24 19:54:17   1084s]     
[01/24 19:54:17   1084s]     ----------------------------------------------------------------------
[01/24 19:54:17   1084s]     Layer      Preferred    Route    Res.          Cap.          RC
[01/24 19:54:17   1084s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/24 19:54:17   1084s]     ----------------------------------------------------------------------
[01/24 19:54:17   1084s]     Metal1     N            H          1.227         0.160         0.196
[01/24 19:54:17   1084s]     Metal2     N            V          0.755         0.143         0.108
[01/24 19:54:17   1084s]     Metal3     Y            H          0.755         0.151         0.114
[01/24 19:54:17   1084s]     Metal4     Y            V          0.755         0.146         0.110
[01/24 19:54:17   1084s]     Metal5     N            H          0.755         0.146         0.110
[01/24 19:54:17   1084s]     Metal6     N            V          0.755         0.150         0.113
[01/24 19:54:17   1084s]     Metal7     N            H          0.755         0.153         0.116
[01/24 19:54:17   1084s]     Metal8     N            V          0.268         0.153         0.041
[01/24 19:54:17   1084s]     Metal9     N            H          0.268         0.967         0.259
[01/24 19:54:17   1084s]     Metal10    N            V          0.097         0.459         0.045
[01/24 19:54:17   1084s]     Metal11    N            H          0.095         0.587         0.056
[01/24 19:54:17   1084s]     ----------------------------------------------------------------------
[01/24 19:54:17   1084s]     
[01/24 19:54:17   1084s]     Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/24 19:54:17   1084s]     Unshielded; Mask Constraint: 0; Source: route_type.
[01/24 19:54:17   1084s]     
[01/24 19:54:17   1084s]     Layer information for route type l_route_ccopt_autotrimmed:
[01/24 19:54:17   1084s]     
[01/24 19:54:17   1084s]     ----------------------------------------------------------------------
[01/24 19:54:17   1084s]     Layer      Preferred    Route    Res.          Cap.          RC
[01/24 19:54:17   1084s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/24 19:54:17   1084s]     ----------------------------------------------------------------------
[01/24 19:54:17   1084s]     Metal1     N            H          1.227         0.160         0.196
[01/24 19:54:17   1084s]     Metal2     N            V          0.755         0.143         0.108
[01/24 19:54:17   1084s]     Metal3     N            H          0.755         0.151         0.114
[01/24 19:54:17   1084s]     Metal4     N            V          0.755         0.146         0.110
[01/24 19:54:17   1084s]     Metal5     Y            H          0.755         0.146         0.110
[01/24 19:54:17   1084s]     Metal6     Y            V          0.755         0.150         0.113
[01/24 19:54:17   1084s]     Metal7     Y            H          0.755         0.153         0.116
[01/24 19:54:17   1084s]     Metal8     N            V          0.268         0.153         0.041
[01/24 19:54:17   1084s]     Metal9     N            H          0.268         0.967         0.259
[01/24 19:54:17   1084s]     Metal10    N            V          0.097         0.459         0.045
[01/24 19:54:17   1084s]     Metal11    N            H          0.095         0.587         0.056
[01/24 19:54:17   1084s]     ----------------------------------------------------------------------
[01/24 19:54:17   1084s]     
[01/24 19:54:17   1084s]     Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/24 19:54:17   1084s]     Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
[01/24 19:54:17   1084s]     
[01/24 19:54:17   1084s]     Layer information for route type t_route_ccopt_autotrimmed:
[01/24 19:54:17   1084s]     
[01/24 19:54:17   1084s]     ----------------------------------------------------------------------------------
[01/24 19:54:17   1084s]     Layer      Preferred    Route    Res.          Cap.          RC           Tracks
[01/24 19:54:17   1084s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[01/24 19:54:17   1084s]                                                                               to Layer
[01/24 19:54:17   1084s]     ----------------------------------------------------------------------------------
[01/24 19:54:17   1084s]     Metal1     N            H          0.818         0.190         0.156         3
[01/24 19:54:17   1084s]     Metal2     N            V          0.503         0.182         0.092         3
[01/24 19:54:17   1084s]     Metal3     N            H          0.503         0.189         0.095         3
[01/24 19:54:17   1084s]     Metal4     N            V          0.503         0.184         0.093         3
[01/24 19:54:17   1084s]     Metal5     Y            H          0.503         0.190         0.096         3
[01/24 19:54:17   1084s]     Metal6     Y            V          0.503         0.190         0.096         3
[01/24 19:54:17   1084s]     Metal7     Y            H          0.503         0.190         0.095         3
[01/24 19:54:17   1084s]     Metal8     N            V          0.178         0.192         0.034         3
[01/24 19:54:17   1084s]     Metal9     N            H          0.178         1.175         0.210         3
[01/24 19:54:17   1084s]     Metal10    N            V          0.065         0.402         0.026         7
[01/24 19:54:17   1084s]     Metal11    N            H          0.064         0.477         0.030         7
[01/24 19:54:17   1084s]     ----------------------------------------------------------------------------------
[01/24 19:54:17   1084s]     
[01/24 19:54:17   1084s]     
[01/24 19:54:17   1084s]     Via selection for estimated routes (rule default):
[01/24 19:54:17   1084s]     
[01/24 19:54:17   1084s]     ------------------------------------------------------------------------
[01/24 19:54:17   1084s]     Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[01/24 19:54:17   1084s]     Range                            (Ohm)    (fF)     (fs)     Only
[01/24 19:54:17   1084s]     ------------------------------------------------------------------------
[01/24 19:54:17   1084s]     Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
[01/24 19:54:17   1084s]     Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
[01/24 19:54:17   1084s]     Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
[01/24 19:54:17   1084s]     Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
[01/24 19:54:17   1084s]     Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
[01/24 19:54:17   1084s]     Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
[01/24 19:54:17   1084s]     Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
[01/24 19:54:17   1084s]     Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
[01/24 19:54:17   1084s]     Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
[01/24 19:54:17   1084s]     Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
[01/24 19:54:17   1084s]     ------------------------------------------------------------------------
[01/24 19:54:17   1084s]     
[01/24 19:54:17   1084s]     Via selection for estimated routes (rule NDR_13):
[01/24 19:54:17   1084s]     
[01/24 19:54:17   1084s]     ------------------------------------------------------------------------
[01/24 19:54:17   1084s]     Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[01/24 19:54:17   1084s]     Range                            (Ohm)    (fF)     (fs)     Only
[01/24 19:54:17   1084s]     ------------------------------------------------------------------------
[01/24 19:54:17   1084s]     Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
[01/24 19:54:17   1084s]     Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
[01/24 19:54:17   1084s]     Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
[01/24 19:54:17   1084s]     Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
[01/24 19:54:17   1084s]     Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
[01/24 19:54:17   1084s]     Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
[01/24 19:54:17   1084s]     Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
[01/24 19:54:17   1084s]     Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
[01/24 19:54:17   1084s]     Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
[01/24 19:54:17   1084s]     Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
[01/24 19:54:17   1084s]     ------------------------------------------------------------------------
[01/24 19:54:17   1084s]     
[01/24 19:54:17   1084s]     No ideal or dont_touch nets found in the clock tree
[01/24 19:54:17   1084s]     No dont_touch hnets found in the clock tree
[01/24 19:54:17   1084s]     No dont_touch hpins found in the clock network.
[01/24 19:54:17   1084s]     Checking for illegal sizes of clock logic instances...
[01/24 19:54:17   1084s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:54:17   1084s]     
[01/24 19:54:17   1084s]     Filtering reasons for cell type: buffer
[01/24 19:54:17   1084s]     =======================================
[01/24 19:54:17   1084s]     
[01/24 19:54:17   1084s]     ---------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:54:17   1084s]     Clock trees    Power domain    Reason                         Library cells
[01/24 19:54:17   1084s]     ---------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:54:17   1084s]     all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX20 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX6
[01/24 19:54:17   1084s]                                                                     CLKBUFX8 }
[01/24 19:54:17   1084s]     all            auto-default    Library trimming               { BUFX3 BUFX4 }
[01/24 19:54:17   1084s]     ---------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:54:17   1084s]     
[01/24 19:54:17   1084s]     Filtering reasons for cell type: inverter
[01/24 19:54:17   1084s]     =========================================
[01/24 19:54:17   1084s]     
[01/24 19:54:17   1084s]     --------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:54:17   1084s]     Clock trees    Power domain    Reason                         Library cells
[01/24 19:54:17   1084s]     --------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:54:17   1084s]     all            auto-default    Library trimming               { CLKINVX1 CLKINVX2 CLKINVX3 }
[01/24 19:54:17   1084s]     all            auto-default    Unbalanced rise/fall delays    { CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX6 CLKINVX8 INVX12 INVX16
[01/24 19:54:17   1084s]                                                                     INVX20 INVX4 INVX6 INVX8 }
[01/24 19:54:17   1084s]     --------------------------------------------------------------------------------------------------------------------------------------
[01/24 19:54:17   1084s]     
[01/24 19:54:17   1084s]     
[01/24 19:54:17   1084s]     Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.1)
[01/24 19:54:17   1084s]     CCOpt configuration status: all checks passed.
[01/24 19:54:17   1084s]   Reconstructing clock tree datastructures, skew aware done.
[01/24 19:54:17   1084s] Initializing clock structures done.
[01/24 19:54:17   1084s] PRO...
[01/24 19:54:17   1084s]   PRO active optimizations:
[01/24 19:54:17   1084s]    - DRV fixing with sizing
[01/24 19:54:17   1084s]   
[01/24 19:54:17   1084s]   Detected clock skew data from CTS
[01/24 19:54:17   1084s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/24 19:54:17   1084s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:54:17   1084s]   Clock DAG stats PRO initial state:
[01/24 19:54:17   1084s]     cell counts      : b=18, i=0, icg=0, dcg=0, l=0, total=18
[01/24 19:54:17   1084s]     sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:54:17   1084s]     misc counts      : r=1, pp=0
[01/24 19:54:17   1084s]     cell areas       : b=42.408um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=42.408um^2
[01/24 19:54:17   1084s]     cell capacitance : b=0.007pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.007pF
[01/24 19:54:17   1084s]     sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:54:17   1084s]     wire capacitance : top=0.000pF, trunk=0.028pF, leaf=0.242pF, total=0.270pF
[01/24 19:54:17   1084s]     wire lengths     : top=0.000um, trunk=413.210um, leaf=3613.600um, total=4026.810um
[01/24 19:54:17   1084s]     hp wire lengths  : top=0.000um, trunk=271.330um, leaf=1635.515um, total=1906.845um
[01/24 19:54:17   1084s]   Clock DAG net violations PRO initial state: none
[01/24 19:54:17   1084s]   Clock DAG primary half-corner transition distribution PRO initial state:
[01/24 19:54:17   1084s]     Trunk : target=0.200ns count=3 avg=0.122ns sd=0.008ns min=0.113ns max=0.127ns {1 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:54:17   1084s]     Leaf  : target=0.200ns count=16 avg=0.154ns sd=0.035ns min=0.098ns max=0.192ns {5 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 5 <= 0.190ns, 2 <= 0.200ns}
[01/24 19:54:17   1084s]   Clock DAG library cell distribution PRO initial state {count}:
[01/24 19:54:17   1084s]      Bufs: CLKBUFX4: 16 CLKBUFX3: 2 
[01/24 19:54:17   1084s]   Clock DAG hash PRO initial state: 2264194037495954856 9271849647149985663
[01/24 19:54:17   1084s]   CTS services accumulated run-time stats PRO initial state:
[01/24 19:54:17   1084s]     delay calculator: calls=13792, total_wall_time=0.555s, mean_wall_time=0.040ms
[01/24 19:54:17   1084s]     legalizer: calls=1458, total_wall_time=0.048s, mean_wall_time=0.033ms
[01/24 19:54:17   1084s]     steiner router: calls=12221, total_wall_time=0.986s, mean_wall_time=0.081ms
[01/24 19:54:17   1084s]   Primary reporting skew groups PRO initial state:
[01/24 19:54:17   1084s]     skew_group default.clk/default_emulate_constraint_mode: unconstrained
[01/24 19:54:17   1084s]         min path sink: CDN_MBIT_genblk2.pcpi_div_dividend_reg[24]_MB_genblk2.pcpi_div_dividend_reg[25]_MB_genblk2.pcpi_div_dividend_reg[26]_MB_genblk2.pcpi_div_dividend_reg[27]/CK
[01/24 19:54:17   1084s]         max path sink: CDN_MBIT_cpuregs_reg[19][8]_MB_cpuregs_reg[19][9]_MB_cpuregs_reg[19][10]_MB_cpuregs_reg[19][11]/CK
[01/24 19:54:17   1084s]   Skew group summary PRO initial state:
[01/24 19:54:17   1084s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.313, max=0.355, avg=0.342, sd=0.014], skew [0.042 vs 0.200], 100% {0.313, 0.355} (wid=0.003 ws=0.002) (gid=0.352 gs=0.040)
[01/24 19:54:17   1084s]   Recomputing CTS skew targets...
[01/24 19:54:17   1084s]   Resolving skew group constraints...
[01/24 19:54:18   1084s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/24 19:54:18   1084s]   Resolving skew group constraints done.
[01/24 19:54:18   1084s]   Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 19:54:18   1084s]   PRO Fixing DRVs...
[01/24 19:54:18   1084s]     Clock DAG hash before 'PRO Fixing DRVs': 2264194037495954856 9271849647149985663
[01/24 19:54:18   1084s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[01/24 19:54:18   1084s]       delay calculator: calls=13804, total_wall_time=0.556s, mean_wall_time=0.040ms
[01/24 19:54:18   1084s]       legalizer: calls=1458, total_wall_time=0.048s, mean_wall_time=0.033ms
[01/24 19:54:18   1084s]       steiner router: calls=12233, total_wall_time=0.986s, mean_wall_time=0.081ms
[01/24 19:54:18   1084s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[01/24 19:54:18   1084s]     CCOpt-PRO: considered: 19, tested: 19, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[01/24 19:54:18   1084s]     
[01/24 19:54:18   1084s]     Statistics: Fix DRVs (cell sizing):
[01/24 19:54:18   1084s]     ===================================
[01/24 19:54:18   1084s]     
[01/24 19:54:18   1084s]     Cell changes by Net Type:
[01/24 19:54:18   1084s]     
[01/24 19:54:18   1084s]     -------------------------------------------------------------------------------------------------
[01/24 19:54:18   1084s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[01/24 19:54:18   1084s]     -------------------------------------------------------------------------------------------------
[01/24 19:54:18   1084s]     top                0            0           0            0                    0                0
[01/24 19:54:18   1084s]     trunk              0            0           0            0                    0                0
[01/24 19:54:18   1084s]     leaf               0            0           0            0                    0                0
[01/24 19:54:18   1084s]     -------------------------------------------------------------------------------------------------
[01/24 19:54:18   1084s]     Total              0            0           0            0                    0                0
[01/24 19:54:18   1084s]     -------------------------------------------------------------------------------------------------
[01/24 19:54:18   1084s]     
[01/24 19:54:18   1084s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[01/24 19:54:18   1084s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[01/24 19:54:18   1084s]     
[01/24 19:54:18   1084s]     Clock DAG stats after 'PRO Fixing DRVs':
[01/24 19:54:18   1084s]       cell counts      : b=18, i=0, icg=0, dcg=0, l=0, total=18
[01/24 19:54:18   1084s]       sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:54:18   1084s]       misc counts      : r=1, pp=0
[01/24 19:54:18   1084s]       cell areas       : b=42.408um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=42.408um^2
[01/24 19:54:18   1084s]       cell capacitance : b=0.007pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.007pF
[01/24 19:54:18   1084s]       sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:54:18   1084s]       wire capacitance : top=0.000pF, trunk=0.028pF, leaf=0.242pF, total=0.270pF
[01/24 19:54:18   1084s]       wire lengths     : top=0.000um, trunk=413.210um, leaf=3613.600um, total=4026.810um
[01/24 19:54:18   1084s]       hp wire lengths  : top=0.000um, trunk=271.330um, leaf=1635.515um, total=1906.845um
[01/24 19:54:18   1084s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[01/24 19:54:18   1084s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[01/24 19:54:18   1084s]       Trunk : target=0.200ns count=3 avg=0.122ns sd=0.008ns min=0.113ns max=0.127ns {1 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:54:18   1084s]       Leaf  : target=0.200ns count=16 avg=0.154ns sd=0.035ns min=0.098ns max=0.192ns {5 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 5 <= 0.190ns, 2 <= 0.200ns}
[01/24 19:54:18   1084s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[01/24 19:54:18   1084s]        Bufs: CLKBUFX4: 16 CLKBUFX3: 2 
[01/24 19:54:18   1084s]     Clock DAG hash after 'PRO Fixing DRVs': 2264194037495954856 9271849647149985663
[01/24 19:54:18   1084s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[01/24 19:54:18   1084s]       delay calculator: calls=13804, total_wall_time=0.556s, mean_wall_time=0.040ms
[01/24 19:54:18   1084s]       legalizer: calls=1458, total_wall_time=0.048s, mean_wall_time=0.033ms
[01/24 19:54:18   1084s]       steiner router: calls=12233, total_wall_time=0.986s, mean_wall_time=0.081ms
[01/24 19:54:18   1084s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[01/24 19:54:18   1084s]       skew_group default.clk/default_emulate_constraint_mode: unconstrained
[01/24 19:54:18   1084s]           min path sink: CDN_MBIT_genblk2.pcpi_div_dividend_reg[24]_MB_genblk2.pcpi_div_dividend_reg[25]_MB_genblk2.pcpi_div_dividend_reg[26]_MB_genblk2.pcpi_div_dividend_reg[27]/CK
[01/24 19:54:18   1084s]           max path sink: CDN_MBIT_cpuregs_reg[19][8]_MB_cpuregs_reg[19][9]_MB_cpuregs_reg[19][10]_MB_cpuregs_reg[19][11]/CK
[01/24 19:54:18   1084s]     Skew group summary after 'PRO Fixing DRVs':
[01/24 19:54:18   1084s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.313, max=0.355], skew [0.042 vs 0.200]
[01/24 19:54:18   1084s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/24 19:54:18   1084s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:54:18   1084s]   
[01/24 19:54:18   1084s]   Slew Diagnostics: After DRV fixing
[01/24 19:54:18   1084s]   ==================================
[01/24 19:54:18   1084s]   
[01/24 19:54:18   1084s]   Global Causes:
[01/24 19:54:18   1084s]   
[01/24 19:54:18   1084s]   -------------------------------------
[01/24 19:54:18   1084s]   Cause
[01/24 19:54:18   1084s]   -------------------------------------
[01/24 19:54:18   1084s]   DRV fixing with buffering is disabled
[01/24 19:54:18   1084s]   -------------------------------------
[01/24 19:54:18   1084s]   
[01/24 19:54:18   1084s]   Top 5 overslews:
[01/24 19:54:18   1084s]   
[01/24 19:54:18   1084s]   ---------------------------------
[01/24 19:54:18   1084s]   Overslew    Causes    Driving Pin
[01/24 19:54:18   1084s]   ---------------------------------
[01/24 19:54:18   1084s]     (empty table)
[01/24 19:54:18   1084s]   ---------------------------------
[01/24 19:54:18   1084s]   
[01/24 19:54:18   1084s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[01/24 19:54:18   1084s]   
[01/24 19:54:18   1084s]   -------------------
[01/24 19:54:18   1084s]   Cause    Occurences
[01/24 19:54:18   1084s]   -------------------
[01/24 19:54:18   1084s]     (empty table)
[01/24 19:54:18   1084s]   -------------------
[01/24 19:54:18   1084s]   
[01/24 19:54:18   1084s]   Violation diagnostics counts from the 0 nodes that have violations:
[01/24 19:54:18   1084s]   
[01/24 19:54:18   1084s]   -------------------
[01/24 19:54:18   1084s]   Cause    Occurences
[01/24 19:54:18   1084s]   -------------------
[01/24 19:54:18   1084s]     (empty table)
[01/24 19:54:18   1084s]   -------------------
[01/24 19:54:18   1084s]   
[01/24 19:54:18   1084s]   Reconnecting optimized routes...
[01/24 19:54:18   1084s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:54:18   1084s]   Set dirty flag on 0 instances, 0 nets
[01/24 19:54:18   1084s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/24 19:54:18   1084s] End AAE Lib Interpolated Model. (MEM=2493.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:54:18   1084s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:54:18   1084s]   Clock DAG stats PRO final:
[01/24 19:54:18   1084s]     cell counts      : b=18, i=0, icg=0, dcg=0, l=0, total=18
[01/24 19:54:18   1084s]     sink counts      : regular=494, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=494
[01/24 19:54:18   1084s]     misc counts      : r=1, pp=0
[01/24 19:54:18   1084s]     cell areas       : b=42.408um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=42.408um^2
[01/24 19:54:18   1084s]     cell capacitance : b=0.007pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.007pF
[01/24 19:54:18   1084s]     sink capacitance : total=0.104pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/24 19:54:18   1084s]     wire capacitance : top=0.000pF, trunk=0.028pF, leaf=0.242pF, total=0.270pF
[01/24 19:54:18   1084s]     wire lengths     : top=0.000um, trunk=413.210um, leaf=3613.600um, total=4026.810um
[01/24 19:54:18   1084s]     hp wire lengths  : top=0.000um, trunk=271.330um, leaf=1635.515um, total=1906.845um
[01/24 19:54:18   1084s]   Clock DAG net violations PRO final: none
[01/24 19:54:18   1084s]   Clock DAG primary half-corner transition distribution PRO final:
[01/24 19:54:18   1084s]     Trunk : target=0.200ns count=3 avg=0.122ns sd=0.008ns min=0.113ns max=0.127ns {1 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/24 19:54:18   1084s]     Leaf  : target=0.200ns count=16 avg=0.154ns sd=0.035ns min=0.098ns max=0.192ns {5 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 5 <= 0.190ns, 2 <= 0.200ns}
[01/24 19:54:18   1084s]   Clock DAG library cell distribution PRO final {count}:
[01/24 19:54:18   1084s]      Bufs: CLKBUFX4: 16 CLKBUFX3: 2 
[01/24 19:54:18   1084s]   Clock DAG hash PRO final: 2264194037495954856 9271849647149985663
[01/24 19:54:18   1084s]   CTS services accumulated run-time stats PRO final:
[01/24 19:54:18   1084s]     delay calculator: calls=13823, total_wall_time=0.557s, mean_wall_time=0.040ms
[01/24 19:54:18   1084s]     legalizer: calls=1458, total_wall_time=0.048s, mean_wall_time=0.033ms
[01/24 19:54:18   1084s]     steiner router: calls=12233, total_wall_time=0.986s, mean_wall_time=0.081ms
[01/24 19:54:18   1084s]   Primary reporting skew groups PRO final:
[01/24 19:54:18   1084s]     skew_group default.clk/default_emulate_constraint_mode: unconstrained
[01/24 19:54:18   1084s]         min path sink: CDN_MBIT_genblk2.pcpi_div_dividend_reg[24]_MB_genblk2.pcpi_div_dividend_reg[25]_MB_genblk2.pcpi_div_dividend_reg[26]_MB_genblk2.pcpi_div_dividend_reg[27]/CK
[01/24 19:54:18   1084s]         max path sink: CDN_MBIT_cpuregs_reg[19][8]_MB_cpuregs_reg[19][9]_MB_cpuregs_reg[19][10]_MB_cpuregs_reg[19][11]/CK
[01/24 19:54:18   1084s]   Skew group summary PRO final:
[01/24 19:54:18   1084s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.313, max=0.355, avg=0.342, sd=0.014], skew [0.042 vs 0.200], 100% {0.313, 0.355} (wid=0.003 ws=0.002) (gid=0.352 gs=0.040)
[01/24 19:54:18   1084s] PRO done.
[01/24 19:54:18   1084s] Restoring CTS place status for unmodified clock tree cells and sinks.
[01/24 19:54:18   1084s] numClockCells = 20, numClockCellsFixed = 0, numClockCellsRestored = 18, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[01/24 19:54:18   1084s] Net route status summary:
[01/24 19:54:18   1084s]   Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=19, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 19:54:18   1084s]   Non-clock: 13867 (unrouted=2072, trialRouted=0, noStatus=0, routed=11795, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2072, (crossesIlmBoundary AND tooFewTerms=0)])
[01/24 19:54:18   1084s] Updating delays...
[01/24 19:54:18   1084s] Updating delays done.
[01/24 19:54:18   1084s] PRO done. (took cpu=0:00:01.6 real=0:00:01.6)
[01/24 19:54:18   1084s] Leaving CCOpt scope - Cleaning up placement interface...
[01/24 19:54:18   1084s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2551.1M, EPOCH TIME: 1706118858.357773
[01/24 19:54:18   1084s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:494).
[01/24 19:54:18   1084s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:18   1084s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:18   1084s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:18   1084s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.090, REAL:0.090, MEM:2437.1M, EPOCH TIME: 1706118858.447319
[01/24 19:54:18   1084s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/24 19:54:18   1084s] *** ClockDrv #1 [finish] (optDesign #2) : cpu/real = 0:00:01.8/0:00:01.7 (1.0), totSession cpu/real = 0:18:04.8/0:58:26.6 (0.3), mem = 2437.1M
[01/24 19:54:18   1084s] 
[01/24 19:54:18   1084s] =============================================================================================
[01/24 19:54:18   1084s]  Step TAT Report : ClockDrv #1 / optDesign #2                                   21.35-s114_1
[01/24 19:54:18   1084s] =============================================================================================
[01/24 19:54:18   1084s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:54:18   1084s] ---------------------------------------------------------------------------------------------
[01/24 19:54:18   1084s] [ OptimizationStep       ]      1   0:00:01.5  (  87.5 % )     0:00:01.7 /  0:00:01.8    1.0
[01/24 19:54:18   1084s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:54:18   1084s] [ IncrDelayCalc          ]     10   0:00:00.2  (  11.6 % )     0:00:00.2 /  0:00:00.2    0.9
[01/24 19:54:18   1084s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:54:18   1084s] ---------------------------------------------------------------------------------------------
[01/24 19:54:18   1084s]  ClockDrv #1 TOTAL                  0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.8    1.0
[01/24 19:54:18   1084s] ---------------------------------------------------------------------------------------------
[01/24 19:54:18   1084s] 
[01/24 19:54:18   1085s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/24 19:54:18   1085s] **INFO: Start fixing DRV (Mem = 2434.12M) ...
[01/24 19:54:18   1085s] Begin: GigaOpt DRV Optimization
[01/24 19:54:18   1085s] Glitch fixing enabled
[01/24 19:54:18   1085s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[01/24 19:54:18   1085s] *** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:18:05.3/0:58:27.2 (0.3), mem = 2434.1M
[01/24 19:54:19   1085s] Info: 19 clock nets excluded from IPO operation.
[01/24 19:54:19   1085s] End AAE Lib Interpolated Model. (MEM=2434.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:54:19   1085s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.35
[01/24 19:54:19   1085s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/24 19:54:19   1085s] ### Creating PhyDesignMc. totSessionCpu=0:18:05 mem=2434.1M
[01/24 19:54:19   1085s] OPERPROF: Starting DPlace-Init at level 1, MEM:2434.1M, EPOCH TIME: 1706118859.088158
[01/24 19:54:19   1085s] Processing tracks to init pin-track alignment.
[01/24 19:54:19   1085s] z: 2, totalTracks: 1
[01/24 19:54:19   1085s] z: 4, totalTracks: 1
[01/24 19:54:19   1085s] z: 6, totalTracks: 1
[01/24 19:54:19   1085s] z: 8, totalTracks: 1
[01/24 19:54:19   1085s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/24 19:54:19   1085s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2434.1M, EPOCH TIME: 1706118859.103274
[01/24 19:54:19   1085s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:19   1085s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:19   1085s] 
[01/24 19:54:19   1085s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:54:19   1085s] 
[01/24 19:54:19   1085s]  Skipping Bad Lib Cell Checking (CMU) !
[01/24 19:54:19   1085s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.055, MEM:2434.1M, EPOCH TIME: 1706118859.158137
[01/24 19:54:19   1085s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2434.1M, EPOCH TIME: 1706118859.158316
[01/24 19:54:19   1085s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2434.1M, EPOCH TIME: 1706118859.158402
[01/24 19:54:19   1085s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2434.1MB).
[01/24 19:54:19   1085s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.073, MEM:2434.1M, EPOCH TIME: 1706118859.160673
[01/24 19:54:19   1085s] TotalInstCnt at PhyDesignMc Initialization: 9372
[01/24 19:54:19   1085s] ### Creating PhyDesignMc, finished. totSessionCpu=0:18:06 mem=2434.1M
[01/24 19:54:19   1085s] #optDebug: Start CG creation (mem=2434.1M)
[01/24 19:54:19   1085s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[01/24 19:54:19   1085s] (cpu=0:00:00.2, mem=2631.0M)
[01/24 19:54:19   1085s]  ...processing cgPrt (cpu=0:00:00.2, mem=2631.0M)
[01/24 19:54:19   1085s]  ...processing cgEgp (cpu=0:00:00.2, mem=2631.0M)
[01/24 19:54:19   1085s]  ...processing cgPbk (cpu=0:00:00.2, mem=2631.0M)
[01/24 19:54:19   1085s]  ...processing cgNrb(cpu=0:00:00.2, mem=2631.0M)
[01/24 19:54:19   1085s]  ...processing cgObs (cpu=0:00:00.2, mem=2631.0M)
[01/24 19:54:19   1085s]  ...processing cgCon (cpu=0:00:00.2, mem=2631.0M)
[01/24 19:54:19   1085s]  ...processing cgPdm (cpu=0:00:00.2, mem=2631.0M)
[01/24 19:54:19   1085s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2631.0M)
[01/24 19:54:19   1085s] ### Creating RouteCongInterface, started
[01/24 19:54:19   1085s] {MMLU 0 19 13691}
[01/24 19:54:19   1085s] ### Creating LA Mngr. totSessionCpu=0:18:06 mem=2631.0M
[01/24 19:54:19   1085s] ### Creating LA Mngr, finished. totSessionCpu=0:18:06 mem=2631.0M
[01/24 19:54:19   1085s] ### Creating RouteCongInterface, finished
[01/24 19:54:19   1085s] 
[01/24 19:54:19   1085s] Creating Lib Analyzer ...
[01/24 19:54:19   1085s] 
[01/24 19:54:19   1085s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 19:54:19   1085s] Summary for sequential cells identification: 
[01/24 19:54:19   1085s]   Identified SBFF number: 104
[01/24 19:54:19   1085s]   Identified MBFF number: 16
[01/24 19:54:19   1085s]   Identified SB Latch number: 0
[01/24 19:54:19   1085s]   Identified MB Latch number: 0
[01/24 19:54:19   1085s]   Not identified SBFF number: 16
[01/24 19:54:19   1085s]   Not identified MBFF number: 0
[01/24 19:54:19   1085s]   Not identified SB Latch number: 0
[01/24 19:54:19   1085s]   Not identified MB Latch number: 0
[01/24 19:54:19   1085s]   Number of sequential cells which are not FFs: 32
[01/24 19:54:19   1085s]  Visiting view : default_emulate_view
[01/24 19:54:19   1085s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/24 19:54:19   1085s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:54:19   1085s]  Visiting view : default_emulate_view
[01/24 19:54:19   1085s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/24 19:54:19   1085s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:54:19   1085s] TLC MultiMap info (StdDelay):
[01/24 19:54:19   1085s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 19:54:19   1085s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 41.7ps
[01/24 19:54:19   1085s]  Setting StdDelay to: 41.7ps
[01/24 19:54:19   1085s] 
[01/24 19:54:19   1085s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 19:54:19   1085s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 19:54:19   1085s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 19:54:19   1085s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 19:54:19   1085s] 
[01/24 19:54:19   1085s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:54:20   1086s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:18:07 mem=2647.0M
[01/24 19:54:20   1086s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:18:07 mem=2647.0M
[01/24 19:54:20   1086s] Creating Lib Analyzer, finished. 
[01/24 19:54:20   1086s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[01/24 19:54:20   1086s] [GPS-DRV] Optimizer parameters ============================= 
[01/24 19:54:20   1086s] [GPS-DRV] maxDensity (design): 0.95
[01/24 19:54:20   1086s] [GPS-DRV] maxLocalDensity: 0.96
[01/24 19:54:20   1086s] [GPS-DRV] MaintainWNS: 1
[01/24 19:54:20   1086s] [GPS-DRV] All active and enabled setup views
[01/24 19:54:20   1086s] [GPS-DRV]     default_emulate_view
[01/24 19:54:20   1086s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[01/24 19:54:20   1086s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[01/24 19:54:20   1086s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[01/24 19:54:20   1086s] [GPS-DRV] timing-driven DRV settings
[01/24 19:54:20   1086s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/24 19:54:20   1086s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2666.1M, EPOCH TIME: 1706118860.549689
[01/24 19:54:20   1086s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2666.1M, EPOCH TIME: 1706118860.550019
[01/24 19:54:20   1087s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:54:20   1087s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[01/24 19:54:20   1087s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:54:20   1087s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/24 19:54:20   1087s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:54:21   1087s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 19:54:21   1087s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     2.13|     0.00|       0|       0|       0| 71.47%|          |         |
[01/24 19:54:21   1087s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/24 19:54:21   1087s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     2.13|     0.00|       0|       0|       0| 71.47%| 0:00:00.0|  2666.1M|
[01/24 19:54:21   1087s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/24 19:54:21   1087s] Bottom Preferred Layer:
[01/24 19:54:21   1087s] +---------------+------------+----------+
[01/24 19:54:21   1087s] |     Layer     |    CLK     |   Rule   |
[01/24 19:54:21   1087s] +---------------+------------+----------+
[01/24 19:54:21   1087s] | Metal5 (z=5)  |         16 | default  |
[01/24 19:54:21   1087s] +---------------+------------+----------+
[01/24 19:54:21   1087s] | Metal5 (z=5)  |          3 | NDR_13   |
[01/24 19:54:21   1087s] +---------------+------------+----------+
[01/24 19:54:21   1087s] Via Pillar Rule:
[01/24 19:54:21   1087s]     None
[01/24 19:54:21   1087s] 
[01/24 19:54:21   1087s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=2666.1M) ***
[01/24 19:54:21   1087s] 
[01/24 19:54:21   1087s] Total-nets :: 11813, Stn-nets :: 0, ratio :: 0 %, Total-len 230489, Stn-len 0
[01/24 19:54:21   1087s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2647.0M, EPOCH TIME: 1706118861.219731
[01/24 19:54:21   1087s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9372).
[01/24 19:54:21   1087s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:21   1087s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:21   1087s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:21   1087s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.060, MEM:2562.0M, EPOCH TIME: 1706118861.279405
[01/24 19:54:21   1087s] TotalInstCnt at PhyDesignMc Destruction: 9372
[01/24 19:54:21   1087s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.35
[01/24 19:54:21   1087s] *** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:18:07.6/0:58:29.4 (0.3), mem = 2562.0M
[01/24 19:54:21   1087s] 
[01/24 19:54:21   1087s] =============================================================================================
[01/24 19:54:21   1087s]  Step TAT Report : DrvOpt #1 / optDesign #2                                     21.35-s114_1
[01/24 19:54:21   1087s] =============================================================================================
[01/24 19:54:21   1087s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:54:21   1087s] ---------------------------------------------------------------------------------------------
[01/24 19:54:21   1087s] [ SlackTraversorInit     ]      1   0:00:00.3  (  13.7 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:54:21   1087s] [ CellServerInit         ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.4
[01/24 19:54:21   1087s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  33.4 % )     0:00:00.8 /  0:00:00.8    1.0
[01/24 19:54:21   1087s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:54:21   1087s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   6.9 % )     0:00:00.2 /  0:00:00.1    1.0
[01/24 19:54:21   1087s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.1
[01/24 19:54:21   1087s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:54:21   1087s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   9.3 % )     0:00:00.2 /  0:00:00.2    1.1
[01/24 19:54:21   1087s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:54:21   1087s] [ DrvFindVioNets         ]      2   0:00:00.1  (   6.4 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:54:21   1087s] [ DrvComputeSummary      ]      2   0:00:00.1  (   6.5 % )     0:00:00.1 /  0:00:00.2    1.0
[01/24 19:54:21   1087s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:54:21   1087s] [ MISC                   ]          0:00:00.4  (  17.2 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 19:54:21   1087s] ---------------------------------------------------------------------------------------------
[01/24 19:54:21   1087s]  DrvOpt #1 TOTAL                    0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.3    1.0
[01/24 19:54:21   1087s] ---------------------------------------------------------------------------------------------
[01/24 19:54:21   1087s] 
[01/24 19:54:21   1087s] drv optimizer changes nothing and skips refinePlace
[01/24 19:54:21   1087s] End: GigaOpt DRV Optimization
[01/24 19:54:21   1087s] **optDesign ... cpu = 0:00:38, real = 0:00:39, mem = 1980.1M, totSessionCpu=0:18:08 **
[01/24 19:54:21   1087s] *info:
[01/24 19:54:21   1087s] **INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 2562.00M).
[01/24 19:54:21   1087s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2562.0M, EPOCH TIME: 1706118861.294591
[01/24 19:54:21   1087s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:21   1087s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:21   1087s] 
[01/24 19:54:21   1087s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:54:21   1087s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.032, MEM:2562.0M, EPOCH TIME: 1706118861.326357
[01/24 19:54:21   1087s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:54:21   1087s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:21   1088s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.04min real=0.05min mem=2562.0M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.133  |  2.297  |  2.133  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2610.2M, EPOCH TIME: 1706118861.827270
[01/24 19:54:21   1088s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:21   1088s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:21   1088s] 
[01/24 19:54:21   1088s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:54:21   1088s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.036, MEM:2610.2M, EPOCH TIME: 1706118861.863007
[01/24 19:54:21   1088s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:54:21   1088s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:21   1088s] Density: 71.470%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:39, real = 0:00:39, mem = 1981.8M, totSessionCpu=0:18:08 **
[01/24 19:54:22   1088s]   DRV Snapshot: (REF)
[01/24 19:54:22   1088s]          Tran DRV: 0 (0)
[01/24 19:54:22   1088s]           Cap DRV: 0 (0)
[01/24 19:54:22   1088s]        Fanout DRV: 0 (0)
[01/24 19:54:22   1088s]            Glitch: 0 (0)
[01/24 19:54:22   1088s] *** Timing Is met
[01/24 19:54:22   1088s] *** Check timing (0:00:00.0)
[01/24 19:54:22   1088s] *** Setup timing is met (target slack 0ns)
[01/24 19:54:22   1088s]   Timing Snapshot: (REF)
[01/24 19:54:22   1088s]      Weighted WNS: 0.000
[01/24 19:54:22   1088s]       All  PG WNS: 0.000
[01/24 19:54:22   1088s]       High PG WNS: 0.000
[01/24 19:54:22   1088s]       All  PG TNS: 0.000
[01/24 19:54:22   1088s]       High PG TNS: 0.000
[01/24 19:54:22   1088s]       Low  PG TNS: 0.000
[01/24 19:54:22   1088s]    Category Slack: { [L, 2.133] [H, 2.297] }
[01/24 19:54:22   1088s] 
[01/24 19:54:22   1088s] **INFO: flowCheckPoint #3 OptimizationHold
[01/24 19:54:22   1088s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/24 19:54:22   1088s] 
[01/24 19:54:22   1088s] TimeStamp Deleting Cell Server Begin ...
[01/24 19:54:22   1088s] Deleting Lib Analyzer.
[01/24 19:54:22   1088s] 
[01/24 19:54:22   1088s] TimeStamp Deleting Cell Server End ...
[01/24 19:54:22   1088s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/24 19:54:22   1088s] 
[01/24 19:54:22   1088s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 19:54:22   1088s] Summary for sequential cells identification: 
[01/24 19:54:22   1088s]   Identified SBFF number: 104
[01/24 19:54:22   1088s]   Identified MBFF number: 16
[01/24 19:54:22   1088s]   Identified SB Latch number: 0
[01/24 19:54:22   1088s]   Identified MB Latch number: 0
[01/24 19:54:22   1088s]   Not identified SBFF number: 16
[01/24 19:54:22   1088s]   Not identified MBFF number: 0
[01/24 19:54:22   1088s]   Not identified SB Latch number: 0
[01/24 19:54:22   1088s]   Not identified MB Latch number: 0
[01/24 19:54:22   1088s]   Number of sequential cells which are not FFs: 32
[01/24 19:54:22   1088s]  Visiting view : default_emulate_view
[01/24 19:54:22   1088s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 19:54:22   1088s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:54:22   1088s]  Visiting view : default_emulate_view
[01/24 19:54:22   1088s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 19:54:22   1088s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:54:22   1088s] TLC MultiMap info (StdDelay):
[01/24 19:54:22   1088s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 19:54:22   1088s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 19:54:22   1088s]  Setting StdDelay to: 38ps
[01/24 19:54:22   1088s] 
[01/24 19:54:22   1088s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 19:54:22   1088s] 
[01/24 19:54:22   1088s] TimeStamp Deleting Cell Server Begin ...
[01/24 19:54:22   1088s] 
[01/24 19:54:22   1088s] TimeStamp Deleting Cell Server End ...
[01/24 19:54:22   1088s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2600.3M, EPOCH TIME: 1706118862.352054
[01/24 19:54:22   1088s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:22   1088s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:22   1088s] 
[01/24 19:54:22   1088s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:54:22   1088s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.038, MEM:2600.3M, EPOCH TIME: 1706118862.390517
[01/24 19:54:22   1088s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:54:22   1088s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:22   1088s] GigaOpt Hold Optimizer is used
[01/24 19:54:22   1088s] End AAE Lib Interpolated Model. (MEM=2600.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:54:22   1088s] 
[01/24 19:54:22   1088s] Creating Lib Analyzer ...
[01/24 19:54:22   1088s] 
[01/24 19:54:22   1088s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 19:54:22   1088s] Summary for sequential cells identification: 
[01/24 19:54:22   1088s]   Identified SBFF number: 104
[01/24 19:54:22   1088s]   Identified MBFF number: 16
[01/24 19:54:22   1088s]   Identified SB Latch number: 0
[01/24 19:54:22   1088s]   Identified MB Latch number: 0
[01/24 19:54:22   1088s]   Not identified SBFF number: 16
[01/24 19:54:22   1088s]   Not identified MBFF number: 0
[01/24 19:54:22   1088s]   Not identified SB Latch number: 0
[01/24 19:54:22   1088s]   Not identified MB Latch number: 0
[01/24 19:54:22   1088s]   Number of sequential cells which are not FFs: 32
[01/24 19:54:22   1088s]  Visiting view : default_emulate_view
[01/24 19:54:22   1088s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 19:54:22   1088s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:54:22   1088s]  Visiting view : default_emulate_view
[01/24 19:54:22   1088s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 19:54:22   1088s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:54:22   1088s] TLC MultiMap info (StdDelay):
[01/24 19:54:22   1088s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 19:54:22   1088s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 19:54:22   1088s]  Setting StdDelay to: 38ps
[01/24 19:54:22   1088s] 
[01/24 19:54:22   1088s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 19:54:22   1088s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/24 19:54:22   1088s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/24 19:54:22   1088s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 19:54:22   1088s] 
[01/24 19:54:22   1088s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:54:23   1089s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:18:10 mem=2600.3M
[01/24 19:54:23   1089s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:18:10 mem=2600.3M
[01/24 19:54:23   1089s] Creating Lib Analyzer, finished. 
[01/24 19:54:23   1089s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:18:10 mem=2600.3M ***
[01/24 19:54:23   1089s] *** BuildHoldData #2 [begin] (optDesign #2) : totSession cpu/real = 0:18:09.5/0:58:31.4 (0.3), mem = 2600.3M
[01/24 19:54:23   1089s] Saving timing graph ...
[01/24 19:54:23   1090s] Done save timing graph
[01/24 19:54:23   1090s] Latch borrow mode reset to max_borrow
[01/24 19:54:23   1090s] 
[01/24 19:54:23   1090s] TimeStamp Deleting Cell Server Begin ...
[01/24 19:54:23   1090s] Deleting Lib Analyzer.
[01/24 19:54:23   1090s] 
[01/24 19:54:23   1090s] TimeStamp Deleting Cell Server End ...
[01/24 19:54:24   1090s] Starting delay calculation for Hold views
[01/24 19:54:24   1090s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/24 19:54:24   1090s] AAE_INFO: resetNetProps viewIdx 0 
[01/24 19:54:24   1090s] Starting SI iteration 1 using Infinite Timing Windows
[01/24 19:54:24   1090s] #################################################################################
[01/24 19:54:24   1090s] # Design Stage: PostRoute
[01/24 19:54:24   1090s] # Design Name: picorv32
[01/24 19:54:24   1090s] # Design Mode: 45nm
[01/24 19:54:24   1090s] # Analysis Mode: MMMC OCV 
[01/24 19:54:24   1090s] # Parasitics Mode: SPEF/RCDB 
[01/24 19:54:24   1090s] # Signoff Settings: SI On 
[01/24 19:54:24   1090s] #################################################################################
[01/24 19:54:24   1091s] AAE_INFO: 1 threads acquired from CTE.
[01/24 19:54:24   1091s] Setting infinite Tws ...
[01/24 19:54:24   1091s] First Iteration Infinite Tw... 
[01/24 19:54:24   1091s] Calculate late delays in OCV mode...
[01/24 19:54:24   1091s] Calculate early delays in OCV mode...
[01/24 19:54:24   1091s] Topological Sorting (REAL = 0:00:00.0, MEM = 2587.1M, InitMEM = 2587.1M)
[01/24 19:54:24   1091s] Start delay calculation (fullDC) (1 T). (MEM=2587.12)
[01/24 19:54:24   1091s] End AAE Lib Interpolated Model. (MEM=2598.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:54:29   1095s] Total number of fetched objects 13691
[01/24 19:54:29   1095s] AAE_INFO-618: Total number of nets in the design is 13886,  99.2 percent of the nets selected for SI analysis
[01/24 19:54:29   1095s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:54:29   1095s] End delay calculation. (MEM=2567.46 CPU=0:00:04.2 REAL=0:00:04.0)
[01/24 19:54:29   1095s] End delay calculation (fullDC). (MEM=2567.46 CPU=0:00:04.6 REAL=0:00:05.0)
[01/24 19:54:29   1095s] *** CDM Built up (cpu=0:00:04.7  real=0:00:05.0  mem= 2567.5M) ***
[01/24 19:54:30   1097s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2591.5M)
[01/24 19:54:30   1097s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/24 19:54:30   1097s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2591.5M)
[01/24 19:54:30   1097s] 
[01/24 19:54:30   1097s] Executing IPO callback for view pruning ..
[01/24 19:54:31   1097s] 
[01/24 19:54:31   1097s] Active hold views:
[01/24 19:54:31   1097s]  default_emulate_view
[01/24 19:54:31   1097s]   Dominating endpoints: 0
[01/24 19:54:31   1097s]   Dominating TNS: -0.000
[01/24 19:54:31   1097s] 
[01/24 19:54:31   1097s] Starting SI iteration 2
[01/24 19:54:31   1097s] Calculate late delays in OCV mode...
[01/24 19:54:31   1097s] Calculate early delays in OCV mode...
[01/24 19:54:31   1097s] Start delay calculation (fullDC) (1 T). (MEM=2528.85)
[01/24 19:54:31   1097s] End AAE Lib Interpolated Model. (MEM=2528.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:54:31   1098s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 36. 
[01/24 19:54:31   1098s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 13691. 
[01/24 19:54:31   1098s] Total number of fetched objects 13691
[01/24 19:54:31   1098s] AAE_INFO-618: Total number of nets in the design is 13886,  0.0 percent of the nets selected for SI analysis
[01/24 19:54:31   1098s] End delay calculation. (MEM=2547.73 CPU=0:00:00.2 REAL=0:00:00.0)
[01/24 19:54:31   1098s] End delay calculation (fullDC). (MEM=2547.73 CPU=0:00:00.2 REAL=0:00:00.0)
[01/24 19:54:31   1098s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2547.7M) ***
[01/24 19:54:32   1099s] *** Done Building Timing Graph (cpu=0:00:08.2 real=0:00:08.0 totSessionCpu=0:18:19 mem=2571.7M)
[01/24 19:54:32   1099s] Done building cte hold timing graph (fixHold) cpu=0:00:09.5 real=0:00:09.0 totSessionCpu=0:18:19 mem=2571.7M ***
[01/24 19:54:33   1099s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:10.1 real=0:00:10.0 totSessionCpu=0:18:20 mem=2587.0M ***
[01/24 19:54:33   1099s] Restoring timing graph ...
[01/24 19:54:34   1100s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[01/24 19:54:34   1100s] Done restore timing graph
[01/24 19:54:34   1100s] Done building cte setup timing graph (fixHold) cpu=0:00:11.0 real=0:00:11.0 totSessionCpu=0:18:21 mem=2593.5M ***
[01/24 19:54:34   1101s] *info: category slack lower bound [L 0.0] default
[01/24 19:54:34   1101s] *info: category slack lower bound [H 0.0] reg2reg 
[01/24 19:54:34   1101s] --------------------------------------------------- 
[01/24 19:54:34   1101s]    Setup Violation Summary with Target Slack (0.000 ns)
[01/24 19:54:34   1101s] --------------------------------------------------- 
[01/24 19:54:34   1101s]          WNS    reg2regWNS
[01/24 19:54:34   1101s]     2.133 ns      2.297 ns
[01/24 19:54:34   1101s] --------------------------------------------------- 
[01/24 19:54:34   1101s] OPTC: m1 20.0 20.0
[01/24 19:54:34   1101s] Setting latch borrow mode to budget during optimization.
[01/24 19:54:34   1101s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/24 19:54:34   1101s] 
[01/24 19:54:34   1101s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 19:54:34   1101s] Summary for sequential cells identification: 
[01/24 19:54:34   1101s]   Identified SBFF number: 104
[01/24 19:54:34   1101s]   Identified MBFF number: 16
[01/24 19:54:34   1101s]   Identified SB Latch number: 0
[01/24 19:54:34   1101s]   Identified MB Latch number: 0
[01/24 19:54:34   1101s]   Not identified SBFF number: 16
[01/24 19:54:34   1101s]   Not identified MBFF number: 0
[01/24 19:54:34   1101s]   Not identified SB Latch number: 0
[01/24 19:54:34   1101s]   Not identified MB Latch number: 0
[01/24 19:54:34   1101s]   Number of sequential cells which are not FFs: 32
[01/24 19:54:34   1101s]  Visiting view : default_emulate_view
[01/24 19:54:34   1101s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 19:54:34   1101s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:54:34   1101s]  Visiting view : default_emulate_view
[01/24 19:54:34   1101s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 19:54:34   1101s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:54:34   1101s] TLC MultiMap info (StdDelay):
[01/24 19:54:34   1101s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 19:54:34   1101s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 19:54:34   1101s]  Setting StdDelay to: 38ps
[01/24 19:54:34   1101s] 
[01/24 19:54:34   1101s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 19:54:34   1101s] 
[01/24 19:54:34   1101s] TimeStamp Deleting Cell Server Begin ...
[01/24 19:54:34   1101s] 
[01/24 19:54:34   1101s] TimeStamp Deleting Cell Server End ...
[01/24 19:54:34   1101s] 
[01/24 19:54:34   1101s] Creating Lib Analyzer ...
[01/24 19:54:34   1101s] 
[01/24 19:54:34   1101s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 19:54:34   1101s] Summary for sequential cells identification: 
[01/24 19:54:34   1101s]   Identified SBFF number: 104
[01/24 19:54:34   1101s]   Identified MBFF number: 16
[01/24 19:54:34   1101s]   Identified SB Latch number: 0
[01/24 19:54:34   1101s]   Identified MB Latch number: 0
[01/24 19:54:34   1101s]   Not identified SBFF number: 16
[01/24 19:54:34   1101s]   Not identified MBFF number: 0
[01/24 19:54:34   1101s]   Not identified SB Latch number: 0
[01/24 19:54:34   1101s]   Not identified MB Latch number: 0
[01/24 19:54:34   1101s]   Number of sequential cells which are not FFs: 32
[01/24 19:54:34   1101s]  Visiting view : default_emulate_view
[01/24 19:54:34   1101s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 19:54:34   1101s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:54:34   1101s]  Visiting view : default_emulate_view
[01/24 19:54:34   1101s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 19:54:34   1101s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:54:34   1101s] TLC MultiMap info (StdDelay):
[01/24 19:54:34   1101s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 19:54:34   1101s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 19:54:34   1101s]  Setting StdDelay to: 38ps
[01/24 19:54:34   1101s] 
[01/24 19:54:34   1101s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 19:54:34   1101s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/24 19:54:34   1101s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/24 19:54:34   1101s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 19:54:34   1101s] 
[01/24 19:54:34   1101s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:54:35   1102s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:18:22 mem=2617.5M
[01/24 19:54:35   1102s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:18:22 mem=2617.5M
[01/24 19:54:35   1102s] Creating Lib Analyzer, finished. 
[01/24 19:54:35   1102s] 
[01/24 19:54:35   1102s] *Info: minBufDelay = 66.8 ps, libStdDelay = 38.0 ps, minBufSize = 6840000 (5.0)
[01/24 19:54:35   1102s] *Info: worst delay setup view: default_emulate_view
[01/24 19:54:35   1102s] Footprint list for hold buffering (delay unit: ps)
[01/24 19:54:35   1102s] =================================================================
[01/24 19:54:35   1102s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[01/24 19:54:35   1102s] ------------------------------------------------------------------
[01/24 19:54:35   1102s] *Info:       66.8       1.00     62.33    5.0  62.29 CLKBUFX2 (A,Y)
[01/24 19:54:35   1102s] *Info:       66.8       1.00     62.33    5.0  62.29 BUFX2 (A,Y)
[01/24 19:54:35   1102s] *Info:       69.7       1.00     41.47    6.0  41.48 CLKBUFX3 (A,Y)
[01/24 19:54:35   1102s] *Info:       69.7       1.00     41.47    6.0  41.48 BUFX3 (A,Y)
[01/24 19:54:35   1102s] *Info:       79.0       1.00     31.16    7.0  31.18 CLKBUFX4 (A,Y)
[01/24 19:54:35   1102s] *Info:       79.0       1.00     31.16    7.0  31.18 BUFX4 (A,Y)
[01/24 19:54:35   1102s] *Info:       70.2       1.00     20.86    9.0  21.02 CLKBUFX6 (A,Y)
[01/24 19:54:35   1102s] *Info:       70.2       1.00     20.86    9.0  21.02 BUFX6 (A,Y)
[01/24 19:54:35   1102s] *Info:      147.7       1.00    124.41    9.0 124.22 DLY1X1 (A,Y)
[01/24 19:54:35   1102s] *Info:       79.1       1.00     16.06   11.0  16.01 CLKBUFX8 (A,Y)
[01/24 19:54:35   1102s] *Info:       79.1       1.00     16.06   11.0  16.01 BUFX8 (A,Y)
[01/24 19:54:35   1102s] *Info:      190.9       1.00     31.16   11.0  31.18 DLY1X4 (A,Y)
[01/24 19:54:35   1102s] *Info:       79.1       1.00     11.03   15.0  10.92 CLKBUFX12 (A,Y)
[01/24 19:54:35   1102s] *Info:       79.1       1.00     11.03   15.0  10.92 BUFX12 (A,Y)
[01/24 19:54:35   1102s] *Info:      298.4       1.00    124.17   17.0 124.22 DLY2X1 (A,Y)
[01/24 19:54:35   1102s] *Info:       79.2       1.00      8.15   20.0   8.38 CLKBUFX16 (A,Y)
[01/24 19:54:35   1102s] *Info:       79.2       1.00      8.15   20.0   8.38 BUFX16 (A,Y)
[01/24 19:54:35   1102s] *Info:      341.7       1.00     31.16   20.0  31.18 DLY2X4 (A,Y)
[01/24 19:54:35   1102s] *Info:       80.3       1.00      6.95   24.0   6.79 BUFX20 (A,Y)
[01/24 19:54:35   1102s] *Info:       80.3       1.00      6.95   24.0   6.79 CLKBUFX20 (A,Y)
[01/24 19:54:35   1102s] *Info:      449.0       1.00    124.41   24.0 124.22 DLY3X1 (A,Y)
[01/24 19:54:35   1102s] *Info:      492.3       1.00     31.16   26.0  31.18 DLY3X4 (A,Y)
[01/24 19:54:35   1102s] *Info:      599.6       1.00    124.17   29.0 124.22 DLY4X1 (A,Y)
[01/24 19:54:35   1102s] *Info:      643.0       1.00     31.16   31.0  31.18 DLY4X4 (A,Y)
[01/24 19:54:35   1102s] =================================================================
[01/24 19:54:35   1102s] Hold Timer stdDelay = 38.0ps
[01/24 19:54:35   1102s]  Visiting view : default_emulate_view
[01/24 19:54:35   1102s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 19:54:35   1102s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:54:35   1102s] Hold Timer stdDelay = 38.0ps (default_emulate_view)
[01/24 19:54:35   1102s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2617.5M, EPOCH TIME: 1706118875.765161
[01/24 19:54:35   1102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:35   1102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:35   1102s] 
[01/24 19:54:35   1102s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:54:35   1102s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.037, MEM:2617.5M, EPOCH TIME: 1706118875.801978
[01/24 19:54:35   1102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:54:35   1102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:36   1102s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view
Hold views included:
 default_emulate_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.133  |  2.297  |  2.133  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.388  |  0.535  |  0.388  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2636.6M, EPOCH TIME: 1706118876.159122
[01/24 19:54:36   1102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:36   1102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:36   1102s] 
[01/24 19:54:36   1102s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:54:36   1102s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.041, MEM:2636.6M, EPOCH TIME: 1706118876.200578
[01/24 19:54:36   1102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:54:36   1102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:36   1102s] Density: 71.470%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:53, real = 0:00:54, mem = 2021.4M, totSessionCpu=0:18:23 **
[01/24 19:54:36   1102s] *** BuildHoldData #2 [finish] (optDesign #2) : cpu/real = 0:00:13.0/0:00:13.0 (1.0), totSession cpu/real = 0:18:22.5/0:58:44.4 (0.3), mem = 2589.6M
[01/24 19:54:36   1102s] 
[01/24 19:54:36   1102s] =============================================================================================
[01/24 19:54:36   1102s]  Step TAT Report : BuildHoldData #2 / optDesign #2                              21.35-s114_1
[01/24 19:54:36   1102s] =============================================================================================
[01/24 19:54:36   1102s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:54:36   1102s] ---------------------------------------------------------------------------------------------
[01/24 19:54:36   1102s] [ ViewPruning            ]     10   0:00:00.3  (   2.0 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:54:36   1102s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.0 % )     0:00:00.5 /  0:00:00.5    1.0
[01/24 19:54:36   1102s] [ DrvReport              ]      1   0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:54:36   1102s] [ SlackTraversorInit     ]      2   0:00:00.4  (   3.4 % )     0:00:00.4 /  0:00:00.4    1.0
[01/24 19:54:36   1102s] [ CellServerInit         ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[01/24 19:54:36   1102s] [ LibAnalyzerInit        ]      1   0:00:00.9  (   6.9 % )     0:00:00.9 /  0:00:00.9    1.0
[01/24 19:54:36   1102s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:54:36   1102s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:54:36   1102s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:54:36   1102s] [ HoldTimerNodeList      ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:54:36   1102s] [ TimingUpdate           ]      6   0:00:03.1  (  23.7 % )     0:00:08.2 /  0:00:08.2    1.0
[01/24 19:54:36   1102s] [ FullDelayCalc          ]      3   0:00:04.9  (  37.9 % )     0:00:04.9 /  0:00:05.0    1.0
[01/24 19:54:36   1102s] [ TimingReport           ]      2   0:00:00.6  (   4.2 % )     0:00:00.6 /  0:00:00.6    1.0
[01/24 19:54:36   1102s] [ SaveTimingGraph        ]      1   0:00:00.5  (   4.1 % )     0:00:00.5 /  0:00:00.5    1.0
[01/24 19:54:36   1102s] [ RestoreTimingGraph     ]      1   0:00:00.5  (   3.5 % )     0:00:00.5 /  0:00:00.5    1.0
[01/24 19:54:36   1102s] [ MISC                   ]          0:00:01.2  (   9.2 % )     0:00:01.2 /  0:00:01.2    1.0
[01/24 19:54:36   1102s] ---------------------------------------------------------------------------------------------
[01/24 19:54:36   1102s]  BuildHoldData #2 TOTAL             0:00:13.0  ( 100.0 % )     0:00:13.0 /  0:00:13.0    1.0
[01/24 19:54:36   1102s] ---------------------------------------------------------------------------------------------
[01/24 19:54:36   1102s] 
[01/24 19:54:36   1102s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:18:22.5/0:58:44.4 (0.3), mem = 2589.6M
[01/24 19:54:36   1102s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.82999.36
[01/24 19:54:36   1102s] HoldSingleBuffer minRootGain=0.000
[01/24 19:54:36   1102s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 3420 dbu)
[01/24 19:54:36   1102s] HoldSingleBuffer minRootGain=0.000
[01/24 19:54:36   1102s] HoldSingleBuffer minRootGain=0.000
[01/24 19:54:36   1102s] HoldSingleBuffer minRootGain=0.000
[01/24 19:54:36   1102s] *info: Run optDesign holdfix with 1 thread.
[01/24 19:54:36   1102s] Info: 19 clock nets excluded from IPO operation.
[01/24 19:54:36   1102s] --------------------------------------------------- 
[01/24 19:54:36   1102s]    Hold Timing Summary  - Initial 
[01/24 19:54:36   1102s] --------------------------------------------------- 
[01/24 19:54:36   1102s]  Target slack:       0.0000 ns
[01/24 19:54:36   1102s]  View: default_emulate_view 
[01/24 19:54:36   1102s]    WNS:       0.3882
[01/24 19:54:36   1102s]    TNS:       0.0000
[01/24 19:54:36   1102s]    VP :            0
[01/24 19:54:36   1102s]    Worst hold path end point: CDN_MBIT_is_beq_bne_blt_bge_bltu_bgeu_reg_MB_is_alu_reg_reg_reg_MB_is_sll_srl_sra_reg_MB_last_mem_valid_reg/D4 
[01/24 19:54:36   1102s] --------------------------------------------------- 
[01/24 19:54:36   1102s] *** Hold timing is met. Hold fixing is not needed 
[01/24 19:54:36   1102s] **INFO: total 0 insts, 0 nets marked don't touch
[01/24 19:54:36   1102s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[01/24 19:54:36   1102s] **INFO: total 0 insts, 0 nets unmarked don't touch

[01/24 19:54:36   1102s] 
[01/24 19:54:36   1102s] Capturing REF for hold ...
[01/24 19:54:36   1102s]    Hold Timing Snapshot: (REF)
[01/24 19:54:36   1102s]              All PG WNS: 0.000
[01/24 19:54:36   1102s]              All PG TNS: 0.000
[01/24 19:54:36   1102s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.82999.36
[01/24 19:54:36   1102s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:18:22.6/0:58:44.5 (0.3), mem = 2627.8M
[01/24 19:54:36   1102s] 
[01/24 19:54:36   1102s] =============================================================================================
[01/24 19:54:36   1102s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    21.35-s114_1
[01/24 19:54:36   1102s] =============================================================================================
[01/24 19:54:36   1102s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:54:36   1102s] ---------------------------------------------------------------------------------------------
[01/24 19:54:36   1102s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:54:36   1102s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:54:36   1102s] [ MISC                   ]          0:00:00.1  (  99.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:54:36   1102s] ---------------------------------------------------------------------------------------------
[01/24 19:54:36   1102s]  HoldOpt #1 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:54:36   1102s] ---------------------------------------------------------------------------------------------
[01/24 19:54:36   1102s] 
[01/24 19:54:36   1102s] 
[01/24 19:54:36   1102s] TimeStamp Deleting Cell Server Begin ...
[01/24 19:54:36   1102s] Deleting Lib Analyzer.
[01/24 19:54:36   1102s] 
[01/24 19:54:36   1102s] TimeStamp Deleting Cell Server End ...
[01/24 19:54:36   1102s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/24 19:54:36   1102s] 
[01/24 19:54:36   1102s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 19:54:36   1102s] Summary for sequential cells identification: 
[01/24 19:54:36   1102s]   Identified SBFF number: 104
[01/24 19:54:36   1102s]   Identified MBFF number: 16
[01/24 19:54:36   1102s]   Identified SB Latch number: 0
[01/24 19:54:36   1102s]   Identified MB Latch number: 0
[01/24 19:54:36   1102s]   Not identified SBFF number: 16
[01/24 19:54:36   1102s]   Not identified MBFF number: 0
[01/24 19:54:36   1102s]   Not identified SB Latch number: 0
[01/24 19:54:36   1102s]   Not identified MB Latch number: 0
[01/24 19:54:36   1102s]   Number of sequential cells which are not FFs: 32
[01/24 19:54:36   1102s]  Visiting view : default_emulate_view
[01/24 19:54:36   1102s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 19:54:36   1102s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:54:36   1102s]  Visiting view : default_emulate_view
[01/24 19:54:36   1102s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 19:54:36   1102s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:54:36   1102s] TLC MultiMap info (StdDelay):
[01/24 19:54:36   1102s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 19:54:36   1102s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 19:54:36   1102s]  Setting StdDelay to: 38ps
[01/24 19:54:36   1102s] 
[01/24 19:54:36   1102s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 19:54:36   1102s] 
[01/24 19:54:36   1102s] TimeStamp Deleting Cell Server Begin ...
[01/24 19:54:36   1102s] 
[01/24 19:54:36   1102s] TimeStamp Deleting Cell Server End ...
[01/24 19:54:36   1102s] **INFO: flowCheckPoint #4 OptimizationPreEco
[01/24 19:54:36   1102s] Running postRoute recovery in preEcoRoute mode
[01/24 19:54:36   1102s] **optDesign ... cpu = 0:00:53, real = 0:00:54, mem = 2015.5M, totSessionCpu=0:18:23 **
[01/24 19:54:36   1103s]   DRV Snapshot: (TGT)
[01/24 19:54:36   1103s]          Tran DRV: 0 (0)
[01/24 19:54:36   1103s]           Cap DRV: 0 (0)
[01/24 19:54:36   1103s]        Fanout DRV: 0 (0)
[01/24 19:54:36   1103s]            Glitch: 0 (0)
[01/24 19:54:36   1103s] 
[01/24 19:54:36   1103s] Creating Lib Analyzer ...
[01/24 19:54:36   1103s] 
[01/24 19:54:36   1103s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 19:54:36   1103s] Summary for sequential cells identification: 
[01/24 19:54:36   1103s]   Identified SBFF number: 104
[01/24 19:54:36   1103s]   Identified MBFF number: 16
[01/24 19:54:36   1103s]   Identified SB Latch number: 0
[01/24 19:54:36   1103s]   Identified MB Latch number: 0
[01/24 19:54:36   1103s]   Not identified SBFF number: 16
[01/24 19:54:36   1103s]   Not identified MBFF number: 0
[01/24 19:54:36   1103s]   Not identified SB Latch number: 0
[01/24 19:54:36   1103s]   Not identified MB Latch number: 0
[01/24 19:54:36   1103s]   Number of sequential cells which are not FFs: 32
[01/24 19:54:36   1103s]  Visiting view : default_emulate_view
[01/24 19:54:36   1103s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/24 19:54:36   1103s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:54:36   1103s]  Visiting view : default_emulate_view
[01/24 19:54:36   1103s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/24 19:54:36   1103s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:54:36   1103s] TLC MultiMap info (StdDelay):
[01/24 19:54:36   1103s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 19:54:36   1103s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 41.7ps
[01/24 19:54:36   1103s]  Setting StdDelay to: 41.7ps
[01/24 19:54:36   1103s] 
[01/24 19:54:36   1103s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 19:54:36   1103s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/24 19:54:36   1103s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/24 19:54:36   1103s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/24 19:54:36   1103s] 
[01/24 19:54:36   1103s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/24 19:54:37   1103s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:18:24 mem=2619.9M
[01/24 19:54:37   1103s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:18:24 mem=2619.9M
[01/24 19:54:37   1103s] Creating Lib Analyzer, finished. 
[01/24 19:54:37   1103s] Checking DRV degradation...
[01/24 19:54:37   1103s] 
[01/24 19:54:37   1103s] Recovery Manager:
[01/24 19:54:37   1103s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[01/24 19:54:37   1103s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[01/24 19:54:37   1103s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[01/24 19:54:37   1103s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[01/24 19:54:37   1103s] 
[01/24 19:54:37   1103s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[01/24 19:54:37   1103s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2589.93M, totSessionCpu=0:18:24).
[01/24 19:54:37   1103s] **optDesign ... cpu = 0:00:54, real = 0:00:55, mem = 2021.7M, totSessionCpu=0:18:24 **
[01/24 19:54:37   1103s] 
[01/24 19:54:37   1104s]   DRV Snapshot: (REF)
[01/24 19:54:37   1104s]          Tran DRV: 0 (0)
[01/24 19:54:37   1104s]           Cap DRV: 0 (0)
[01/24 19:54:37   1104s]        Fanout DRV: 0 (0)
[01/24 19:54:37   1104s]            Glitch: 0 (0)
[01/24 19:54:37   1104s] Skipping pre eco harden opt
[01/24 19:54:37   1104s] **INFO: Skipping refine place as no legal commits were detected
[01/24 19:54:37   1104s] {MMLU 0 19 13691}
[01/24 19:54:37   1104s] ### Creating LA Mngr. totSessionCpu=0:18:24 mem=2628.1M
[01/24 19:54:37   1104s] ### Creating LA Mngr, finished. totSessionCpu=0:18:24 mem=2628.1M
[01/24 19:54:37   1104s] Default Rule : ""
[01/24 19:54:37   1104s] Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "NDR_13"
[01/24 19:54:37   1104s] Worst Slack : 2.297 ns
[01/24 19:54:37   1104s] 
[01/24 19:54:37   1104s] Start Layer Assignment ...
[01/24 19:54:37   1104s] WNS(2.297ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)
[01/24 19:54:37   1104s] 
[01/24 19:54:37   1104s] Select 0 cadidates out of 13886.
[01/24 19:54:37   1104s] No critical nets selected. Skipped !
[01/24 19:54:37   1104s] GigaOpt: setting up router preferences
[01/24 19:54:38   1104s] GigaOpt: 0 nets assigned router directives
[01/24 19:54:38   1104s] 
[01/24 19:54:38   1104s] Start Assign Priority Nets ...
[01/24 19:54:38   1104s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[01/24 19:54:38   1104s] Existing Priority Nets 0 (0.0%)
[01/24 19:54:38   1104s] Assigned Priority Nets 0 (0.0%)
[01/24 19:54:38   1104s] 
[01/24 19:54:38   1104s] Set Prefer Layer Routing Effort ...
[01/24 19:54:38   1104s] Total Net(13884) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[01/24 19:54:38   1104s] 
[01/24 19:54:38   1104s] {MMLU 0 19 13691}
[01/24 19:54:38   1104s] ### Creating LA Mngr. totSessionCpu=0:18:24 mem=2628.1M
[01/24 19:54:38   1104s] ### Creating LA Mngr, finished. totSessionCpu=0:18:24 mem=2628.1M
[01/24 19:54:38   1104s] #optDebug: Start CG creation (mem=2628.1M)
[01/24 19:54:38   1104s]  ...initializing CG  maxDriveDist 1536.419500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 153.641500 
[01/24 19:54:38   1104s] (cpu=0:00:00.2, mem=2703.1M)
[01/24 19:54:38   1104s]  ...processing cgPrt (cpu=0:00:00.2, mem=2703.1M)
[01/24 19:54:38   1104s]  ...processing cgEgp (cpu=0:00:00.2, mem=2703.1M)
[01/24 19:54:38   1104s]  ...processing cgPbk (cpu=0:00:00.2, mem=2703.1M)
[01/24 19:54:38   1104s]  ...processing cgNrb(cpu=0:00:00.2, mem=2703.1M)
[01/24 19:54:38   1104s]  ...processing cgObs (cpu=0:00:00.2, mem=2703.1M)
[01/24 19:54:38   1104s]  ...processing cgCon (cpu=0:00:00.2, mem=2703.1M)
[01/24 19:54:38   1104s]  ...processing cgPdm (cpu=0:00:00.2, mem=2703.1M)
[01/24 19:54:38   1104s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2703.1M)
[01/24 19:54:38   1104s] Default Rule : ""
[01/24 19:54:38   1104s] Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "NDR_13"
[01/24 19:54:38   1104s] Worst Slack : 2.133 ns
[01/24 19:54:38   1104s] 
[01/24 19:54:38   1104s] Start Layer Assignment ...
[01/24 19:54:38   1104s] WNS(2.133ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)
[01/24 19:54:38   1104s] 
[01/24 19:54:38   1104s] Select 0 cadidates out of 13886.
[01/24 19:54:38   1104s] No critical nets selected. Skipped !
[01/24 19:54:38   1104s] GigaOpt: setting up router preferences
[01/24 19:54:38   1104s] GigaOpt: 0 nets assigned router directives
[01/24 19:54:38   1104s] 
[01/24 19:54:38   1104s] Start Assign Priority Nets ...
[01/24 19:54:38   1104s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[01/24 19:54:38   1104s] Existing Priority Nets 0 (0.0%)
[01/24 19:54:38   1104s] Assigned Priority Nets 0 (0.0%)
[01/24 19:54:38   1104s] {MMLU 0 19 13691}
[01/24 19:54:38   1104s] ### Creating LA Mngr. totSessionCpu=0:18:25 mem=2703.1M
[01/24 19:54:38   1104s] ### Creating LA Mngr, finished. totSessionCpu=0:18:25 mem=2703.1M
[01/24 19:54:38   1104s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2703.1M, EPOCH TIME: 1706118878.444101
[01/24 19:54:38   1104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:38   1104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:38   1104s] 
[01/24 19:54:38   1104s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:54:38   1104s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.039, MEM:2703.1M, EPOCH TIME: 1706118878.482740
[01/24 19:54:38   1104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:54:38   1104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:38   1105s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.133  |  2.297  |  2.133  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2703.1M, EPOCH TIME: 1706118879.008936
[01/24 19:54:39   1105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:39   1105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:39   1105s] 
[01/24 19:54:39   1105s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:54:39   1105s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.040, MEM:2703.1M, EPOCH TIME: 1706118879.048892
[01/24 19:54:39   1105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:54:39   1105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:54:39   1105s] Density: 71.470%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:56, real = 0:00:57, mem = 1919.2M, totSessionCpu=0:18:25 **
[01/24 19:54:39   1105s] **INFO: flowCheckPoint #5 GlobalDetailRoute
[01/24 19:54:39   1105s] -routeWithEco false                       # bool, default=false
[01/24 19:54:39   1105s] -routeSelectedNetOnly false               # bool, default=false
[01/24 19:54:39   1105s] -routeWithTimingDriven true               # bool, default=false, user setting
[01/24 19:54:39   1105s] -routeWithSiDriven true                   # bool, default=false, user setting
[01/24 19:54:39   1105s] Existing Dirty Nets : 0
[01/24 19:54:39   1105s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[01/24 19:54:39   1105s] Reset Dirty Nets : 0
[01/24 19:54:39   1105s] *** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:18:25.4/0:58:47.3 (0.3), mem = 2495.6M
[01/24 19:54:39   1105s] 
[01/24 19:54:39   1105s] globalDetailRoute
[01/24 19:54:39   1105s] 
[01/24 19:54:39   1105s] #Start globalDetailRoute on Wed Jan 24 19:54:39 2024
[01/24 19:54:39   1105s] #
[01/24 19:54:39   1105s] ### Time Record (globalDetailRoute) is installed.
[01/24 19:54:39   1105s] ### Time Record (Pre Callback) is installed.
[01/24 19:54:39   1105s] Closing parasitic data file '/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/picorv32_82999_brpDbp.rcdb.d/picorv32.rcdb.d': 11813 access done (mem: 2476.551M)
[01/24 19:54:39   1105s] ### Time Record (Pre Callback) is uninstalled.
[01/24 19:54:39   1105s] ### Time Record (DB Import) is installed.
[01/24 19:54:39   1105s] ### Time Record (Timing Data Generation) is installed.
[01/24 19:54:39   1105s] ### Time Record (Timing Data Generation) is uninstalled.
[01/24 19:54:39   1105s] ### Net info: total nets: 13886
[01/24 19:54:39   1105s] ### Net info: dirty nets: 0
[01/24 19:54:39   1105s] ### Net info: marked as disconnected nets: 0
[01/24 19:54:39   1105s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/24 19:54:39   1106s] #num needed restored net=0
[01/24 19:54:39   1106s] #need_extraction net=0 (total=13886)
[01/24 19:54:39   1106s] ### Net info: fully routed nets: 11814
[01/24 19:54:39   1106s] ### Net info: trivial (< 2 pins) nets: 2072
[01/24 19:54:39   1106s] ### Net info: unrouted nets: 0
[01/24 19:54:39   1106s] ### Net info: re-extraction nets: 0
[01/24 19:54:39   1106s] ### Net info: ignored nets: 0
[01/24 19:54:39   1106s] ### Net info: skip routing nets: 0
[01/24 19:54:39   1106s] ### import design signature (62): route=680279780 fixed_route=1532759869 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1572261587 dirty_area=0 del_dirty_area=0 cell=1117221640 placement=1426241950 pin_access=915327843 inst_pattern=1
[01/24 19:54:39   1106s] ### Time Record (DB Import) is uninstalled.
[01/24 19:54:39   1106s] #NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
[01/24 19:54:39   1106s] #RTESIG:78da9592cf4bc33014c73dfb573cb21d2a6c332f6d7e5d8579129539bd8e6ccdb6409b4a
[01/24 19:54:39   1106s] #       9b1efcefcd108461d7b89c42f824f9bcef7b93e9c7720584e122e7f30eb1d8203caf18a3
[01/24 19:54:39   1106s] #       1ad99c515adc33dc209fbf3f90dbc9f4e575cdb482bda93a0bd9b669aa19945fded46e07
[01/24 19:54:39   1106s] #       a5dd9bbe0ad0d9109c3fdcfde09232204820eb421b4f67d077b6fdc328204fcbc7b74fbb
[01/24 19:54:39   1106s] #       73a65a357db0a77de256ce21b4fdafc720a281d4b6747d3dfe965208c811298a8242e67c
[01/24 19:54:39   1106s] #       b007db0ea25a46d976b7a99bd2568badf3e32f238d019ce53504215367b58c671abb945f
[01/24 19:54:39   1106s] #       85737a0dce85860217929e1664fbaa3161589b6b91ae4de03f021092a721a904e0787750
[01/24 19:54:39   1106s] #       a9386f5d30be346d195b637d5f5f227320bef1364189d494a1162ac5308a98649045a3a3
[01/24 19:54:39   1106s] #       3b1cc7478aa188392482602865fa4395166727a98b4237dfe46c4e3b
[01/24 19:54:39   1106s] #
[01/24 19:54:39   1106s] #Skip comparing routing design signature in db-snapshot flow
[01/24 19:54:39   1106s] ### Time Record (Data Preparation) is installed.
[01/24 19:54:39   1106s] #RTESIG:78da95923d4fc330108699f91527b74390dae2bbc48ebd229509012a1f6b95366e6b2971
[01/24 19:54:39   1106s] #       50e20cfc7b5c90902ad2987ab2acc7e7c7efdd64fabe5c01235ca462de21666b84c71511
[01/24 19:54:39   1106s] #       d74873e23cbb255ca398bfddb1ebc9f4e9f995b4825d517506924dd35433283f5d51db2d
[01/24 19:54:39   1106s] #       946657f49587ce786fddfee607cf3901430649e7db703a83be33ed1f46017b58debf7c98
[01/24 19:54:39   1106s] #       ad2daa55d37b73dc476ea5027cdbff7a0c221a586d4adbd7e3b594424081c851661c12eb
[01/24 19:54:39   1106s] #       bcd99b7610d579906db7ebba294db5d858375e197908e024af2108499dfc653cd3d0a5f4
[01/24 19:54:39   1106s] #       225cf04b70213564b8c8f97141b2ab9ac20f6b0b2de37f93f88f00642ee250ae24e07877
[01/24 19:54:39   1106s] #       50a9306f9d2f5c59b465688d717d7d8e4c81b9c69908256353869a04b06ffbc82c68a962
[01/24 19:54:39   1106s] #       c588234619a4a07eb0fbc3f87b84320416498c30cfe30faab8381da5ce0a5d7d018f675a
[01/24 19:54:39   1106s] #       f0
[01/24 19:54:39   1106s] #
[01/24 19:54:39   1106s] ### Time Record (Data Preparation) is uninstalled.
[01/24 19:54:39   1106s] ### Time Record (Global Routing) is installed.
[01/24 19:54:39   1106s] ### Time Record (Global Routing) is uninstalled.
[01/24 19:54:40   1106s] #Total number of trivial nets (e.g. < 2 pins) = 2072 (skipped).
[01/24 19:54:40   1106s] #Total number of routable nets = 11814.
[01/24 19:54:40   1106s] #Total number of nets in the design = 13886.
[01/24 19:54:40   1106s] #11814 routable nets have routed wires.
[01/24 19:54:40   1106s] #19 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/24 19:54:40   1106s] #No nets have been global routed.
[01/24 19:54:40   1106s] ### Time Record (Data Preparation) is installed.
[01/24 19:54:40   1106s] #Start routing data preparation on Wed Jan 24 19:54:40 2024
[01/24 19:54:40   1106s] #
[01/24 19:54:40   1106s] #Minimum voltage of a net in the design = 0.000.
[01/24 19:54:40   1106s] #Maximum voltage of a net in the design = 0.900.
[01/24 19:54:40   1106s] #Voltage range [0.000 - 0.900] has 13811 nets.
[01/24 19:54:40   1106s] #Voltage range [0.000 - 0.000] has 74 nets.
[01/24 19:54:40   1106s] #Voltage range [0.900 - 0.900] has 1 net.
[01/24 19:54:40   1106s] #Build and mark too close pins for the same net.
[01/24 19:54:40   1106s] ### Time Record (Cell Pin Access) is installed.
[01/24 19:54:40   1106s] #Initial pin access analysis.
[01/24 19:54:40   1106s] #Detail pin access analysis.
[01/24 19:54:40   1106s] ### Time Record (Cell Pin Access) is uninstalled.
[01/24 19:54:40   1106s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/24 19:54:40   1106s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 19:54:40   1106s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 19:54:40   1106s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 19:54:40   1106s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 19:54:40   1106s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 19:54:40   1106s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 19:54:40   1106s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 19:54:40   1106s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 19:54:40   1106s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/24 19:54:40   1106s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/24 19:54:40   1106s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[01/24 19:54:40   1107s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1920.36 (MB), peak = 2061.10 (MB)
[01/24 19:54:40   1107s] #Regenerating Ggrids automatically.
[01/24 19:54:40   1107s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/24 19:54:40   1107s] #Using automatically generated G-grids.
[01/24 19:54:40   1107s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/24 19:54:42   1109s] #Done routing data preparation.
[01/24 19:54:42   1109s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1961.41 (MB), peak = 2061.10 (MB)
[01/24 19:54:42   1109s] #Found 0 nets for post-route si or timing fixing.
[01/24 19:54:42   1109s] #
[01/24 19:54:42   1109s] #Finished routing data preparation on Wed Jan 24 19:54:42 2024
[01/24 19:54:42   1109s] #
[01/24 19:54:42   1109s] #Cpu time = 00:00:03
[01/24 19:54:42   1109s] #Elapsed time = 00:00:03
[01/24 19:54:42   1109s] #Increased memory = 45.07 (MB)
[01/24 19:54:42   1109s] #Total memory = 1961.42 (MB)
[01/24 19:54:42   1109s] #Peak memory = 2061.10 (MB)
[01/24 19:54:42   1109s] #
[01/24 19:54:42   1109s] ### Time Record (Data Preparation) is uninstalled.
[01/24 19:54:42   1109s] ### Time Record (Global Routing) is installed.
[01/24 19:54:42   1109s] #
[01/24 19:54:42   1109s] #Start global routing on Wed Jan 24 19:54:42 2024
[01/24 19:54:42   1109s] #
[01/24 19:54:42   1109s] #
[01/24 19:54:42   1109s] #Start global routing initialization on Wed Jan 24 19:54:42 2024
[01/24 19:54:42   1109s] #
[01/24 19:54:42   1109s] #WARNING (NRGR-22) Design is already detail routed.
[01/24 19:54:42   1109s] ### Time Record (Global Routing) is uninstalled.
[01/24 19:54:42   1109s] ### Time Record (Data Preparation) is installed.
[01/24 19:54:42   1109s] ### Time Record (Data Preparation) is uninstalled.
[01/24 19:54:43   1109s] ### track-assign external-init starts on Wed Jan 24 19:54:43 2024 with memory = 1961.42 (MB), peak = 2061.10 (MB)
[01/24 19:54:43   1109s] ### Time Record (Track Assignment) is installed.
[01/24 19:54:43   1109s] ### Time Record (Track Assignment) is uninstalled.
[01/24 19:54:43   1109s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[01/24 19:54:43   1109s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[01/24 19:54:43   1109s] #Cpu time = 00:00:03
[01/24 19:54:43   1109s] #Elapsed time = 00:00:03
[01/24 19:54:43   1109s] #Increased memory = 45.07 (MB)
[01/24 19:54:43   1109s] #Total memory = 1961.42 (MB)
[01/24 19:54:43   1109s] #Peak memory = 2061.10 (MB)
[01/24 19:54:43   1109s] ### Time Record (Detail Routing) is installed.
[01/24 19:54:43   1109s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/24 19:54:43   1109s] #
[01/24 19:54:43   1109s] #Start Detail Routing..
[01/24 19:54:43   1109s] #start initial detail routing ...
[01/24 19:54:43   1109s] ### Design has 0 dirty nets, has valid drcs
[01/24 19:54:43   1110s] ### Routing stats:
[01/24 19:54:43   1110s] #   number of violations = 0
[01/24 19:54:43   1110s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1961.37 (MB), peak = 2061.10 (MB)
[01/24 19:54:43   1110s] #Complete Detail Routing.
[01/24 19:54:44   1110s] #Total number of nets with non-default rule or having extra spacing = 3
[01/24 19:54:44   1110s] #Total wire length = 230498 um.
[01/24 19:54:44   1110s] #Total half perimeter of net bounding box = 199028 um.
[01/24 19:54:44   1110s] #Total wire length on LAYER Metal1 = 3863 um.
[01/24 19:54:44   1110s] #Total wire length on LAYER Metal2 = 57321 um.
[01/24 19:54:44   1110s] #Total wire length on LAYER Metal3 = 68383 um.
[01/24 19:54:44   1110s] #Total wire length on LAYER Metal4 = 52293 um.
[01/24 19:54:44   1110s] #Total wire length on LAYER Metal5 = 40781 um.
[01/24 19:54:44   1110s] #Total wire length on LAYER Metal6 = 6097 um.
[01/24 19:54:44   1110s] #Total wire length on LAYER Metal7 = 1234 um.
[01/24 19:54:44   1110s] #Total wire length on LAYER Metal8 = 168 um.
[01/24 19:54:44   1110s] #Total wire length on LAYER Metal9 = 306 um.
[01/24 19:54:44   1110s] #Total wire length on LAYER Metal10 = 7 um.
[01/24 19:54:44   1110s] #Total wire length on LAYER Metal11 = 45 um.
[01/24 19:54:44   1110s] #Total number of vias = 84281
[01/24 19:54:44   1110s] #Total number of multi-cut vias = 60804 ( 72.1%)
[01/24 19:54:44   1110s] #Total number of single cut vias = 23477 ( 27.9%)
[01/24 19:54:44   1110s] #Up-Via Summary (total 84281):
[01/24 19:54:44   1110s] #                   single-cut          multi-cut      Total
[01/24 19:54:44   1110s] #-----------------------------------------------------------
[01/24 19:54:44   1110s] # Metal1         11822 ( 29.1%)     28809 ( 70.9%)      40631
[01/24 19:54:44   1110s] # Metal2          7803 ( 25.8%)     22478 ( 74.2%)      30281
[01/24 19:54:44   1110s] # Metal3          2452 ( 27.9%)      6335 ( 72.1%)       8787
[01/24 19:54:44   1110s] # Metal4          1006 ( 26.7%)      2768 ( 73.3%)       3774
[01/24 19:54:44   1110s] # Metal5           387 ( 54.7%)       320 ( 45.3%)        707
[01/24 19:54:44   1110s] # Metal6             4 (  6.7%)        56 ( 93.3%)         60
[01/24 19:54:44   1110s] # Metal7             1 (  5.0%)        19 ( 95.0%)         20
[01/24 19:54:44   1110s] # Metal8             2 ( 11.8%)        15 ( 88.2%)         17
[01/24 19:54:44   1110s] # Metal9             0 (  0.0%)         2 (100.0%)          2
[01/24 19:54:44   1110s] # Metal10            0 (  0.0%)         2 (100.0%)          2
[01/24 19:54:44   1110s] #-----------------------------------------------------------
[01/24 19:54:44   1110s] #                23477 ( 27.9%)     60804 ( 72.1%)      84281 
[01/24 19:54:44   1110s] #
[01/24 19:54:44   1110s] #Total number of DRC violations = 0
[01/24 19:54:44   1110s] ### Time Record (Detail Routing) is uninstalled.
[01/24 19:54:44   1110s] #Cpu time = 00:00:01
[01/24 19:54:44   1110s] #Elapsed time = 00:00:01
[01/24 19:54:44   1110s] #Increased memory = -0.05 (MB)
[01/24 19:54:44   1110s] #Total memory = 1961.37 (MB)
[01/24 19:54:44   1110s] #Peak memory = 2061.10 (MB)
[01/24 19:54:44   1110s] ### Time Record (Antenna Fixing) is installed.
[01/24 19:54:44   1110s] #
[01/24 19:54:44   1110s] #start routing for process antenna violation fix ...
[01/24 19:54:44   1110s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/24 19:54:47   1113s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1961.75 (MB), peak = 2061.10 (MB)
[01/24 19:54:47   1113s] #
[01/24 19:54:47   1113s] #Total number of nets with non-default rule or having extra spacing = 3
[01/24 19:54:47   1113s] #Total wire length = 230498 um.
[01/24 19:54:47   1113s] #Total half perimeter of net bounding box = 199028 um.
[01/24 19:54:47   1113s] #Total wire length on LAYER Metal1 = 3863 um.
[01/24 19:54:47   1113s] #Total wire length on LAYER Metal2 = 57321 um.
[01/24 19:54:47   1113s] #Total wire length on LAYER Metal3 = 68383 um.
[01/24 19:54:47   1113s] #Total wire length on LAYER Metal4 = 52293 um.
[01/24 19:54:47   1113s] #Total wire length on LAYER Metal5 = 40781 um.
[01/24 19:54:47   1113s] #Total wire length on LAYER Metal6 = 6097 um.
[01/24 19:54:47   1113s] #Total wire length on LAYER Metal7 = 1234 um.
[01/24 19:54:47   1113s] #Total wire length on LAYER Metal8 = 168 um.
[01/24 19:54:47   1113s] #Total wire length on LAYER Metal9 = 306 um.
[01/24 19:54:47   1113s] #Total wire length on LAYER Metal10 = 7 um.
[01/24 19:54:47   1113s] #Total wire length on LAYER Metal11 = 45 um.
[01/24 19:54:47   1113s] #Total number of vias = 84281
[01/24 19:54:47   1113s] #Total number of multi-cut vias = 60804 ( 72.1%)
[01/24 19:54:47   1113s] #Total number of single cut vias = 23477 ( 27.9%)
[01/24 19:54:47   1113s] #Up-Via Summary (total 84281):
[01/24 19:54:47   1113s] #                   single-cut          multi-cut      Total
[01/24 19:54:47   1113s] #-----------------------------------------------------------
[01/24 19:54:47   1113s] # Metal1         11822 ( 29.1%)     28809 ( 70.9%)      40631
[01/24 19:54:47   1113s] # Metal2          7803 ( 25.8%)     22478 ( 74.2%)      30281
[01/24 19:54:47   1113s] # Metal3          2452 ( 27.9%)      6335 ( 72.1%)       8787
[01/24 19:54:47   1113s] # Metal4          1006 ( 26.7%)      2768 ( 73.3%)       3774
[01/24 19:54:47   1113s] # Metal5           387 ( 54.7%)       320 ( 45.3%)        707
[01/24 19:54:47   1113s] # Metal6             4 (  6.7%)        56 ( 93.3%)         60
[01/24 19:54:47   1113s] # Metal7             1 (  5.0%)        19 ( 95.0%)         20
[01/24 19:54:47   1113s] # Metal8             2 ( 11.8%)        15 ( 88.2%)         17
[01/24 19:54:47   1113s] # Metal9             0 (  0.0%)         2 (100.0%)          2
[01/24 19:54:47   1113s] # Metal10            0 (  0.0%)         2 (100.0%)          2
[01/24 19:54:47   1113s] #-----------------------------------------------------------
[01/24 19:54:47   1113s] #                23477 ( 27.9%)     60804 ( 72.1%)      84281 
[01/24 19:54:47   1113s] #
[01/24 19:54:47   1113s] #Total number of DRC violations = 0
[01/24 19:54:47   1113s] #Total number of process antenna violations = 0
[01/24 19:54:47   1113s] #Total number of net violated process antenna rule = 0
[01/24 19:54:47   1113s] #
[01/24 19:54:48   1114s] #
[01/24 19:54:48   1114s] #Total number of nets with non-default rule or having extra spacing = 3
[01/24 19:54:48   1114s] #Total wire length = 230498 um.
[01/24 19:54:48   1114s] #Total half perimeter of net bounding box = 199028 um.
[01/24 19:54:48   1114s] #Total wire length on LAYER Metal1 = 3863 um.
[01/24 19:54:48   1114s] #Total wire length on LAYER Metal2 = 57321 um.
[01/24 19:54:48   1114s] #Total wire length on LAYER Metal3 = 68383 um.
[01/24 19:54:48   1114s] #Total wire length on LAYER Metal4 = 52293 um.
[01/24 19:54:48   1114s] #Total wire length on LAYER Metal5 = 40781 um.
[01/24 19:54:48   1114s] #Total wire length on LAYER Metal6 = 6097 um.
[01/24 19:54:48   1114s] #Total wire length on LAYER Metal7 = 1234 um.
[01/24 19:54:48   1114s] #Total wire length on LAYER Metal8 = 168 um.
[01/24 19:54:48   1114s] #Total wire length on LAYER Metal9 = 306 um.
[01/24 19:54:48   1114s] #Total wire length on LAYER Metal10 = 7 um.
[01/24 19:54:48   1114s] #Total wire length on LAYER Metal11 = 45 um.
[01/24 19:54:48   1114s] #Total number of vias = 84281
[01/24 19:54:48   1114s] #Total number of multi-cut vias = 60804 ( 72.1%)
[01/24 19:54:48   1114s] #Total number of single cut vias = 23477 ( 27.9%)
[01/24 19:54:48   1114s] #Up-Via Summary (total 84281):
[01/24 19:54:48   1114s] #                   single-cut          multi-cut      Total
[01/24 19:54:48   1114s] #-----------------------------------------------------------
[01/24 19:54:48   1114s] # Metal1         11822 ( 29.1%)     28809 ( 70.9%)      40631
[01/24 19:54:48   1114s] # Metal2          7803 ( 25.8%)     22478 ( 74.2%)      30281
[01/24 19:54:48   1114s] # Metal3          2452 ( 27.9%)      6335 ( 72.1%)       8787
[01/24 19:54:48   1114s] # Metal4          1006 ( 26.7%)      2768 ( 73.3%)       3774
[01/24 19:54:48   1114s] # Metal5           387 ( 54.7%)       320 ( 45.3%)        707
[01/24 19:54:48   1114s] # Metal6             4 (  6.7%)        56 ( 93.3%)         60
[01/24 19:54:48   1114s] # Metal7             1 (  5.0%)        19 ( 95.0%)         20
[01/24 19:54:48   1114s] # Metal8             2 ( 11.8%)        15 ( 88.2%)         17
[01/24 19:54:48   1114s] # Metal9             0 (  0.0%)         2 (100.0%)          2
[01/24 19:54:48   1114s] # Metal10            0 (  0.0%)         2 (100.0%)          2
[01/24 19:54:48   1114s] #-----------------------------------------------------------
[01/24 19:54:48   1114s] #                23477 ( 27.9%)     60804 ( 72.1%)      84281 
[01/24 19:54:48   1114s] #
[01/24 19:54:48   1114s] #Total number of DRC violations = 0
[01/24 19:54:48   1114s] #Total number of process antenna violations = 0
[01/24 19:54:48   1114s] #Total number of net violated process antenna rule = 0
[01/24 19:54:48   1114s] #
[01/24 19:54:48   1114s] ### Time Record (Antenna Fixing) is uninstalled.
[01/24 19:54:48   1115s] ### Time Record (Post Route Wire Spreading) is installed.
[01/24 19:54:48   1115s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/24 19:54:48   1115s] #
[01/24 19:54:48   1115s] #Start Post Route wire spreading..
[01/24 19:54:48   1115s] #
[01/24 19:54:48   1115s] #Start data preparation for wire spreading...
[01/24 19:54:48   1115s] #
[01/24 19:54:48   1115s] #Data preparation is done on Wed Jan 24 19:54:48 2024
[01/24 19:54:48   1115s] #
[01/24 19:54:48   1115s] ### track-assign engine-init starts on Wed Jan 24 19:54:48 2024 with memory = 1962.18 (MB), peak = 2061.10 (MB)
[01/24 19:54:48   1115s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[01/24 19:54:48   1115s] #
[01/24 19:54:48   1115s] #Start Post Route Wire Spread.
[01/24 19:54:50   1116s] #Done with 104 horizontal wires in 5 hboxes and 268 vertical wires in 5 hboxes.
[01/24 19:54:50   1117s] #Complete Post Route Wire Spread.
[01/24 19:54:50   1117s] #
[01/24 19:54:50   1117s] #Total number of nets with non-default rule or having extra spacing = 3
[01/24 19:54:50   1117s] #Total wire length = 230529 um.
[01/24 19:54:50   1117s] #Total half perimeter of net bounding box = 199028 um.
[01/24 19:54:50   1117s] #Total wire length on LAYER Metal1 = 3864 um.
[01/24 19:54:50   1117s] #Total wire length on LAYER Metal2 = 57329 um.
[01/24 19:54:50   1117s] #Total wire length on LAYER Metal3 = 68391 um.
[01/24 19:54:50   1117s] #Total wire length on LAYER Metal4 = 52299 um.
[01/24 19:54:50   1117s] #Total wire length on LAYER Metal5 = 40787 um.
[01/24 19:54:50   1117s] #Total wire length on LAYER Metal6 = 6098 um.
[01/24 19:54:50   1117s] #Total wire length on LAYER Metal7 = 1234 um.
[01/24 19:54:50   1117s] #Total wire length on LAYER Metal8 = 168 um.
[01/24 19:54:50   1117s] #Total wire length on LAYER Metal9 = 306 um.
[01/24 19:54:50   1117s] #Total wire length on LAYER Metal10 = 7 um.
[01/24 19:54:50   1117s] #Total wire length on LAYER Metal11 = 45 um.
[01/24 19:54:50   1117s] #Total number of vias = 84281
[01/24 19:54:50   1117s] #Total number of multi-cut vias = 60804 ( 72.1%)
[01/24 19:54:50   1117s] #Total number of single cut vias = 23477 ( 27.9%)
[01/24 19:54:50   1117s] #Up-Via Summary (total 84281):
[01/24 19:54:50   1117s] #                   single-cut          multi-cut      Total
[01/24 19:54:50   1117s] #-----------------------------------------------------------
[01/24 19:54:50   1117s] # Metal1         11822 ( 29.1%)     28809 ( 70.9%)      40631
[01/24 19:54:50   1117s] # Metal2          7803 ( 25.8%)     22478 ( 74.2%)      30281
[01/24 19:54:50   1117s] # Metal3          2452 ( 27.9%)      6335 ( 72.1%)       8787
[01/24 19:54:50   1117s] # Metal4          1006 ( 26.7%)      2768 ( 73.3%)       3774
[01/24 19:54:50   1117s] # Metal5           387 ( 54.7%)       320 ( 45.3%)        707
[01/24 19:54:50   1117s] # Metal6             4 (  6.7%)        56 ( 93.3%)         60
[01/24 19:54:50   1117s] # Metal7             1 (  5.0%)        19 ( 95.0%)         20
[01/24 19:54:50   1117s] # Metal8             2 ( 11.8%)        15 ( 88.2%)         17
[01/24 19:54:50   1117s] # Metal9             0 (  0.0%)         2 (100.0%)          2
[01/24 19:54:50   1117s] # Metal10            0 (  0.0%)         2 (100.0%)          2
[01/24 19:54:50   1117s] #-----------------------------------------------------------
[01/24 19:54:50   1117s] #                23477 ( 27.9%)     60804 ( 72.1%)      84281 
[01/24 19:54:50   1117s] #
[01/24 19:54:52   1118s] #   number of violations = 0
[01/24 19:54:52   1118s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1963.77 (MB), peak = 2061.10 (MB)
[01/24 19:54:52   1118s] #CELL_VIEW picorv32,init has no DRC violation.
[01/24 19:54:52   1118s] #Total number of DRC violations = 0
[01/24 19:54:52   1118s] #Total number of process antenna violations = 0
[01/24 19:54:52   1118s] #Total number of net violated process antenna rule = 0
[01/24 19:54:52   1118s] #Post Route wire spread is done.
[01/24 19:54:52   1118s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[01/24 19:54:52   1118s] #Total number of nets with non-default rule or having extra spacing = 3
[01/24 19:54:52   1118s] #Total wire length = 230529 um.
[01/24 19:54:52   1118s] #Total half perimeter of net bounding box = 199028 um.
[01/24 19:54:52   1118s] #Total wire length on LAYER Metal1 = 3864 um.
[01/24 19:54:52   1118s] #Total wire length on LAYER Metal2 = 57329 um.
[01/24 19:54:52   1118s] #Total wire length on LAYER Metal3 = 68391 um.
[01/24 19:54:52   1118s] #Total wire length on LAYER Metal4 = 52299 um.
[01/24 19:54:52   1118s] #Total wire length on LAYER Metal5 = 40787 um.
[01/24 19:54:52   1118s] #Total wire length on LAYER Metal6 = 6098 um.
[01/24 19:54:52   1118s] #Total wire length on LAYER Metal7 = 1234 um.
[01/24 19:54:52   1118s] #Total wire length on LAYER Metal8 = 168 um.
[01/24 19:54:52   1118s] #Total wire length on LAYER Metal9 = 306 um.
[01/24 19:54:52   1118s] #Total wire length on LAYER Metal10 = 7 um.
[01/24 19:54:52   1118s] #Total wire length on LAYER Metal11 = 45 um.
[01/24 19:54:52   1118s] #Total number of vias = 84281
[01/24 19:54:52   1118s] #Total number of multi-cut vias = 60804 ( 72.1%)
[01/24 19:54:52   1118s] #Total number of single cut vias = 23477 ( 27.9%)
[01/24 19:54:52   1118s] #Up-Via Summary (total 84281):
[01/24 19:54:52   1118s] #                   single-cut          multi-cut      Total
[01/24 19:54:52   1118s] #-----------------------------------------------------------
[01/24 19:54:52   1118s] # Metal1         11822 ( 29.1%)     28809 ( 70.9%)      40631
[01/24 19:54:52   1118s] # Metal2          7803 ( 25.8%)     22478 ( 74.2%)      30281
[01/24 19:54:52   1118s] # Metal3          2452 ( 27.9%)      6335 ( 72.1%)       8787
[01/24 19:54:52   1118s] # Metal4          1006 ( 26.7%)      2768 ( 73.3%)       3774
[01/24 19:54:52   1118s] # Metal5           387 ( 54.7%)       320 ( 45.3%)        707
[01/24 19:54:52   1118s] # Metal6             4 (  6.7%)        56 ( 93.3%)         60
[01/24 19:54:52   1118s] # Metal7             1 (  5.0%)        19 ( 95.0%)         20
[01/24 19:54:52   1118s] # Metal8             2 ( 11.8%)        15 ( 88.2%)         17
[01/24 19:54:52   1118s] # Metal9             0 (  0.0%)         2 (100.0%)          2
[01/24 19:54:52   1118s] # Metal10            0 (  0.0%)         2 (100.0%)          2
[01/24 19:54:52   1118s] #-----------------------------------------------------------
[01/24 19:54:52   1118s] #                23477 ( 27.9%)     60804 ( 72.1%)      84281 
[01/24 19:54:52   1118s] #
[01/24 19:54:52   1118s] #detailRoute Statistics:
[01/24 19:54:52   1118s] #Cpu time = 00:00:09
[01/24 19:54:52   1118s] #Elapsed time = 00:00:09
[01/24 19:54:52   1118s] #Increased memory = 2.35 (MB)
[01/24 19:54:52   1118s] #Total memory = 1963.77 (MB)
[01/24 19:54:52   1118s] #Peak memory = 2061.10 (MB)
[01/24 19:54:52   1118s] #Skip updating routing design signature in db-snapshot flow
[01/24 19:54:52   1118s] ### global_detail_route design signature (78): route=876709393 flt_obj=0 vio=1905142130 shield_wire=1
[01/24 19:54:52   1118s] ### Time Record (DB Export) is installed.
[01/24 19:54:52   1118s] ### export design design signature (79): route=876709393 fixed_route=1532759869 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1246116883 dirty_area=0 del_dirty_area=0 cell=1117221640 placement=1426241950 pin_access=915327843 inst_pattern=1
[01/24 19:54:52   1119s] #	no debugging net set
[01/24 19:54:53   1119s] ### Time Record (DB Export) is uninstalled.
[01/24 19:54:53   1119s] ### Time Record (Post Callback) is installed.
[01/24 19:54:53   1119s] ### Time Record (Post Callback) is uninstalled.
[01/24 19:54:53   1119s] #
[01/24 19:54:53   1119s] #globalDetailRoute statistics:
[01/24 19:54:53   1119s] #Cpu time = 00:00:14
[01/24 19:54:53   1119s] #Elapsed time = 00:00:14
[01/24 19:54:53   1119s] #Increased memory = 0.55 (MB)
[01/24 19:54:53   1119s] #Total memory = 1919.76 (MB)
[01/24 19:54:53   1119s] #Peak memory = 2061.10 (MB)
[01/24 19:54:53   1119s] #Number of warnings = 1
[01/24 19:54:53   1119s] #Total number of warnings = 7
[01/24 19:54:53   1119s] #Number of fails = 0
[01/24 19:54:53   1119s] #Total number of fails = 0
[01/24 19:54:53   1119s] #Complete globalDetailRoute on Wed Jan 24 19:54:53 2024
[01/24 19:54:53   1119s] #
[01/24 19:54:53   1119s] ### import design signature (80): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=915327843 inst_pattern=1
[01/24 19:54:53   1119s] ### Time Record (globalDetailRoute) is uninstalled.
[01/24 19:54:53   1119s] ### 
[01/24 19:54:53   1119s] ###   Scalability Statistics
[01/24 19:54:53   1119s] ### 
[01/24 19:54:53   1119s] ### --------------------------------+----------------+----------------+----------------+
[01/24 19:54:53   1119s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[01/24 19:54:53   1119s] ### --------------------------------+----------------+----------------+----------------+
[01/24 19:54:53   1119s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/24 19:54:53   1119s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/24 19:54:53   1119s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[01/24 19:54:53   1119s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[01/24 19:54:53   1119s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[01/24 19:54:53   1119s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[01/24 19:54:53   1119s] ###   Data Preparation              |        00:00:03|        00:00:03|             1.0|
[01/24 19:54:53   1119s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[01/24 19:54:53   1119s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[01/24 19:54:53   1119s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[01/24 19:54:53   1119s] ###   Antenna Fixing                |        00:00:05|        00:00:05|             1.0|
[01/24 19:54:53   1119s] ###   Post Route Wire Spreading     |        00:00:04|        00:00:04|             1.0|
[01/24 19:54:53   1119s] ###   Entire Command                |        00:00:14|        00:00:14|             1.0|
[01/24 19:54:53   1119s] ### --------------------------------+----------------+----------------+----------------+
[01/24 19:54:53   1119s] ### 
[01/24 19:54:53   1119s] *** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:14.0/0:00:14.0 (1.0), totSession cpu/real = 0:18:39.4/0:59:01.3 (0.3), mem = 2478.4M
[01/24 19:54:53   1119s] 
[01/24 19:54:53   1119s] =============================================================================================
[01/24 19:54:53   1119s]  Step TAT Report : EcoRoute #1 / optDesign #2                                   21.35-s114_1
[01/24 19:54:53   1119s] =============================================================================================
[01/24 19:54:53   1119s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:54:53   1119s] ---------------------------------------------------------------------------------------------
[01/24 19:54:53   1119s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/24 19:54:53   1119s] [ DetailRoute            ]      1   0:00:00.7  (   5.3 % )     0:00:00.7 /  0:00:00.7    1.0
[01/24 19:54:53   1119s] [ MISC                   ]          0:00:13.2  (  94.7 % )     0:00:13.2 /  0:00:13.2    1.0
[01/24 19:54:53   1119s] ---------------------------------------------------------------------------------------------
[01/24 19:54:53   1119s]  EcoRoute #1 TOTAL                  0:00:14.0  ( 100.0 % )     0:00:14.0 /  0:00:14.0    1.0
[01/24 19:54:53   1119s] ---------------------------------------------------------------------------------------------
[01/24 19:54:53   1119s] 
[01/24 19:54:53   1119s] **optDesign ... cpu = 0:01:10, real = 0:01:11, mem = 1919.8M, totSessionCpu=0:18:39 **
[01/24 19:54:53   1119s] New Signature Flow (restoreNanoRouteOptions) ....
[01/24 19:54:53   1119s] **INFO: flowCheckPoint #6 PostEcoSummary
[01/24 19:54:53   1119s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[01/24 19:54:53   1119s] 
[01/24 19:54:53   1119s] Trim Metal Layers:
[01/24 19:54:53   1119s] LayerId::1 widthSet size::2
[01/24 19:54:53   1119s] LayerId::2 widthSet size::2
[01/24 19:54:53   1119s] LayerId::3 widthSet size::2
[01/24 19:54:53   1119s] LayerId::4 widthSet size::2
[01/24 19:54:53   1119s] LayerId::5 widthSet size::2
[01/24 19:54:53   1119s] LayerId::6 widthSet size::2
[01/24 19:54:53   1119s] LayerId::7 widthSet size::2
[01/24 19:54:53   1119s] LayerId::8 widthSet size::2
[01/24 19:54:53   1119s] LayerId::9 widthSet size::2
[01/24 19:54:53   1119s] LayerId::10 widthSet size::2
[01/24 19:54:53   1119s] LayerId::11 widthSet size::2
[01/24 19:54:53   1119s] eee: pegSigSF::1.070000
[01/24 19:54:53   1119s] Initializing multi-corner resistance tables ...
[01/24 19:54:53   1119s] eee: l::1 avDens::0.106794 usedTrk::1883.838780 availTrk::17640.000000 sigTrk::1883.838780
[01/24 19:54:53   1119s] eee: l::2 avDens::0.215579 usedTrk::3354.618149 availTrk::15561.000000 sigTrk::3354.618149
[01/24 19:54:53   1119s] eee: l::3 avDens::0.242734 usedTrk::4019.670233 availTrk::16560.000000 sigTrk::4019.670233
[01/24 19:54:53   1119s] eee: l::4 avDens::0.205924 usedTrk::3063.535973 availTrk::14877.000000 sigTrk::3063.535973
[01/24 19:54:53   1119s] eee: l::5 avDens::0.166502 usedTrk::2397.628503 availTrk::14400.000000 sigTrk::2397.628503
[01/24 19:54:53   1119s] eee: l::6 avDens::0.030925 usedTrk::356.952720 availTrk::11542.500000 sigTrk::356.952720
[01/24 19:54:53   1119s] eee: l::7 avDens::0.021243 usedTrk::74.562690 availTrk::3510.000000 sigTrk::74.562690
[01/24 19:54:53   1119s] eee: l::8 avDens::0.007201 usedTrk::9.851140 availTrk::1368.000000 sigTrk::9.851140
[01/24 19:54:53   1119s] eee: l::9 avDens::0.011876 usedTrk::20.307924 availTrk::1710.000000 sigTrk::20.307924
[01/24 19:54:53   1119s] eee: l::10 avDens::0.083972 usedTrk::123.489852 availTrk::1470.600000 sigTrk::123.489852
[01/24 19:54:53   1119s] eee: l::11 avDens::0.054937 usedTrk::166.128011 availTrk::3024.000000 sigTrk::166.128011
[01/24 19:54:53   1119s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.288208 uaWl=1.000000 uaWlH=0.430161 aWlH=0.000000 lMod=0 pMax=0.853900 pMod=81 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/24 19:54:53   1119s] ### Net info: total nets: 13886
[01/24 19:54:53   1119s] ### Net info: dirty nets: 0
[01/24 19:54:53   1119s] ### Net info: marked as disconnected nets: 0
[01/24 19:54:53   1119s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/24 19:54:53   1120s] #num needed restored net=0
[01/24 19:54:53   1120s] #need_extraction net=0 (total=13886)
[01/24 19:54:53   1120s] ### Net info: fully routed nets: 11814
[01/24 19:54:53   1120s] ### Net info: trivial (< 2 pins) nets: 2072
[01/24 19:54:53   1120s] ### Net info: unrouted nets: 0
[01/24 19:54:53   1120s] ### Net info: re-extraction nets: 0
[01/24 19:54:53   1120s] ### Net info: ignored nets: 0
[01/24 19:54:53   1120s] ### Net info: skip routing nets: 0
[01/24 19:54:53   1120s] ### import design signature (81): route=1796313511 fixed_route=1796313511 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1572261587 dirty_area=0 del_dirty_area=0 cell=1117221640 placement=1426241950 pin_access=915327843 inst_pattern=1
[01/24 19:54:53   1120s] #Extract in post route mode
[01/24 19:54:53   1120s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[01/24 19:54:53   1120s] #Fast data preparation for tQuantus.
[01/24 19:54:53   1120s] #Start routing data preparation on Wed Jan 24 19:54:53 2024
[01/24 19:54:53   1120s] #
[01/24 19:54:54   1120s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/24 19:54:54   1120s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 19:54:54   1120s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 19:54:54   1120s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 19:54:54   1120s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 19:54:54   1120s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 19:54:54   1120s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 19:54:54   1120s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/24 19:54:54   1120s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/24 19:54:54   1120s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/24 19:54:54   1120s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/24 19:54:54   1120s] #Regenerating Ggrids automatically.
[01/24 19:54:54   1120s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/24 19:54:54   1120s] #Using automatically generated G-grids.
[01/24 19:54:54   1120s] #Done routing data preparation.
[01/24 19:54:54   1120s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1920.84 (MB), peak = 2061.10 (MB)
[01/24 19:54:54   1120s] #Start routing data preparation on Wed Jan 24 19:54:54 2024
[01/24 19:54:54   1120s] #
[01/24 19:54:54   1120s] #Minimum voltage of a net in the design = 0.000.
[01/24 19:54:54   1120s] #Maximum voltage of a net in the design = 0.900.
[01/24 19:54:54   1120s] #Voltage range [0.000 - 0.900] has 13811 nets.
[01/24 19:54:54   1120s] #Voltage range [0.000 - 0.000] has 74 nets.
[01/24 19:54:54   1120s] #Voltage range [0.900 - 0.900] has 1 net.
[01/24 19:54:54   1120s] #Build and mark too close pins for the same net.
[01/24 19:54:54   1121s] #Regenerating Ggrids automatically.
[01/24 19:54:54   1121s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/24 19:54:54   1121s] #Using automatically generated G-grids.
[01/24 19:54:54   1121s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/24 19:54:57   1123s] #Done routing data preparation.
[01/24 19:54:57   1123s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1965.69 (MB), peak = 2061.10 (MB)
[01/24 19:54:57   1123s] #
[01/24 19:54:57   1123s] #Start tQuantus RC extraction...
[01/24 19:54:57   1123s] #Start building rc corner(s)...
[01/24 19:54:57   1123s] #Number of RC Corner = 1
[01/24 19:54:57   1123s] #Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
[01/24 19:54:57   1123s] #METAL_1 -> Metal1 (1)
[01/24 19:54:57   1123s] #METAL_2 -> Metal2 (2)
[01/24 19:54:57   1123s] #METAL_3 -> Metal3 (3)
[01/24 19:54:57   1123s] #METAL_4 -> Metal4 (4)
[01/24 19:54:57   1123s] #METAL_5 -> Metal5 (5)
[01/24 19:54:57   1123s] #METAL_6 -> Metal6 (6)
[01/24 19:54:57   1123s] #METAL_7 -> Metal7 (7)
[01/24 19:54:57   1123s] #METAL_8 -> Metal8 (8)
[01/24 19:54:57   1123s] #METAL_9 -> Metal9 (9)
[01/24 19:54:57   1123s] #METAL_10 -> Metal10 (10)
[01/24 19:54:57   1123s] #METAL_11 -> Metal11 (11)
[01/24 19:54:57   1123s] #SADV-On
[01/24 19:54:57   1123s] # Corner(s) : 
[01/24 19:54:57   1123s] #default_emulate_rc_corner [125.00]
[01/24 19:54:58   1124s] # Corner id: 0
[01/24 19:54:58   1124s] # Layout Scale: 1.000000
[01/24 19:54:58   1124s] # Has Metal Fill model: yes
[01/24 19:54:58   1124s] # Temperature was set
[01/24 19:54:58   1124s] # Temperature : 125.000000
[01/24 19:54:58   1124s] # Ref. Temp   : 25.000000
[01/24 19:54:58   1124s] #SADV-Off
[01/24 19:54:58   1124s] #total pattern=286 [11, 792]
[01/24 19:54:58   1124s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[01/24 19:54:58   1124s] #found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
[01/24 19:54:58   1124s] #found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
[01/24 19:54:58   1124s] #number model r/c [1,1] [11,792] read
[01/24 19:54:58   1124s] #0 rcmodel(s) requires rebuild
[01/24 19:54:58   1124s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1983.00 (MB), peak = 2061.10 (MB)
[01/24 19:54:58   1124s] #Finish check_net_pin_list step Enter extract
[01/24 19:54:58   1124s] #Start init net ripin tree building
[01/24 19:54:58   1124s] #Finish init net ripin tree building
[01/24 19:54:58   1124s] #Cpu time = 00:00:00
[01/24 19:54:58   1124s] #Elapsed time = 00:00:00
[01/24 19:54:58   1124s] #Increased memory = 0.00 (MB)
[01/24 19:54:58   1124s] #Total memory = 1983.00 (MB)
[01/24 19:54:58   1124s] #Peak memory = 2061.10 (MB)
[01/24 19:54:58   1124s] #begin processing metal fill model file
[01/24 19:54:58   1124s] #end processing metal fill model file
[01/24 19:54:58   1124s] #Length limit = 200 pitches
[01/24 19:54:58   1124s] #opt mode = 2
[01/24 19:54:58   1124s] #Finish check_net_pin_list step Fix net pin list
[01/24 19:54:58   1124s] #Start generate extraction boxes.
[01/24 19:54:58   1124s] #
[01/24 19:54:58   1124s] #Extract using 30 x 30 Hboxes
[01/24 19:54:58   1124s] #4x4 initial hboxes
[01/24 19:54:58   1124s] #Use area based hbox pruning.
[01/24 19:54:58   1124s] #0/0 hboxes pruned.
[01/24 19:54:58   1124s] #Complete generating extraction boxes.
[01/24 19:54:58   1124s] #Extract 9 hboxes with single thread on machine with  2.30GHz 512KB Cache 12CPU...
[01/24 19:54:58   1124s] #Process 0 special clock nets for rc extraction
[01/24 19:54:59   1124s] #Total 11813 nets were built. 309 nodes added to break long wires. 0 net(s) have incomplete routes.
[01/24 19:55:05   1131s] #Run Statistics for Extraction:
[01/24 19:55:05   1131s] #   Cpu time = 00:00:07, elapsed time = 00:00:07 .
[01/24 19:55:05   1131s] #   Increased memory =    90.03 (MB), total memory =  2073.17 (MB), peak memory =  2073.18 (MB)
[01/24 19:55:05   1131s] #Register nets and terms for rcdb /tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_5LscDR.rcdb.d
[01/24 19:55:05   1131s] #Finish registering nets and terms for rcdb.
[01/24 19:55:05   1131s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2040.23 (MB), peak = 2073.18 (MB)
[01/24 19:55:05   1131s] #RC Statistics: 65496 Res, 37098 Ground Cap, 10839 XCap (Edge to Edge)
[01/24 19:55:05   1131s] #RC V/H edge ratio: 0.44, Avg V/H Edge Length: 4000.86 (34262), Avg L-Edge Length: 8778.73 (20125)
[01/24 19:55:05   1131s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_5LscDR.rcdb.d.
[01/24 19:55:05   1131s] #Start writing RC data.
[01/24 19:55:06   1132s] #Finish writing RC data
[01/24 19:55:06   1132s] #Finish writing rcdb with 77474 nodes, 65661 edges, and 22492 xcaps
[01/24 19:55:06   1132s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2035.87 (MB), peak = 2073.18 (MB)
[01/24 19:55:06   1132s] Restoring parasitic data from file '/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_5LscDR.rcdb.d' ...
[01/24 19:55:06   1132s] Opening parasitic data file '/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_5LscDR.rcdb.d' for reading (mem: 2588.840M)
[01/24 19:55:06   1132s] Reading RCDB with compressed RC data.
[01/24 19:55:06   1132s] Opening parasitic data file '/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_5LscDR.rcdb.d' for content verification (mem: 2588.840M)
[01/24 19:55:06   1132s] Reading RCDB with compressed RC data.
[01/24 19:55:06   1132s] Closing parasitic data file '/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_5LscDR.rcdb.d': 0 access done (mem: 2588.840M)
[01/24 19:55:06   1132s] Closing parasitic data file '/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_5LscDR.rcdb.d': 0 access done (mem: 2588.840M)
[01/24 19:55:06   1132s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2588.840M)
[01/24 19:55:06   1132s] Following multi-corner parasitics specified:
[01/24 19:55:06   1132s] 	/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_5LscDR.rcdb.d (rcdb)
[01/24 19:55:06   1132s] Opening parasitic data file '/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_5LscDR.rcdb.d' for reading (mem: 2588.840M)
[01/24 19:55:06   1132s] Reading RCDB with compressed RC data.
[01/24 19:55:06   1132s] 		Cell picorv32 has rcdb /tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_5LscDR.rcdb.d specified
[01/24 19:55:06   1132s] Cell picorv32, hinst 
[01/24 19:55:06   1132s] processing rcdb (/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_5LscDR.rcdb.d) for hinst (top) of cell (picorv32);
[01/24 19:55:06   1132s] Closing parasitic data file '/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/nr82999_5LscDR.rcdb.d': 0 access done (mem: 2588.840M)
[01/24 19:55:06   1132s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2588.840M)
[01/24 19:55:06   1132s] Opening parasitic data file '/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/picorv32_82999_kIvZkv.rcdb.d/picorv32.rcdb.d' for reading (mem: 2588.840M)
[01/24 19:55:06   1132s] Reading RCDB with compressed RC data.
[01/24 19:55:06   1132s] Closing parasitic data file '/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/picorv32_82999_kIvZkv.rcdb.d/picorv32.rcdb.d': 0 access done (mem: 2588.844M)
[01/24 19:55:06   1132s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:00.0, current mem=2588.844M)
[01/24 19:55:06   1132s] Done read_parasitics... (cpu: 0:00:00.8 real: 0:00:00.0 mem: 2588.844M)
[01/24 19:55:06   1132s] #
[01/24 19:55:06   1132s] #Restore RCDB.
[01/24 19:55:06   1132s] #
[01/24 19:55:06   1132s] #Complete tQuantus RC extraction.
[01/24 19:55:06   1132s] #Cpu time = 00:00:10
[01/24 19:55:06   1132s] #Elapsed time = 00:00:10
[01/24 19:55:06   1132s] #Increased memory = 70.79 (MB)
[01/24 19:55:06   1132s] #Total memory = 2036.48 (MB)
[01/24 19:55:06   1132s] #Peak memory = 2073.18 (MB)
[01/24 19:55:06   1132s] #
[01/24 19:55:06   1132s] #309 inserted nodes are removed
[01/24 19:55:07   1133s] ### export design design signature (83): route=1049413069 fixed_route=1049413069 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=808493505 dirty_area=0 del_dirty_area=0 cell=1117221640 placement=1426241950 pin_access=915327843 inst_pattern=1
[01/24 19:55:07   1133s] #	no debugging net set
[01/24 19:55:07   1133s] ### import design signature (84): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=915327843 inst_pattern=1
[01/24 19:55:07   1133s] #Start Inst Signature in MT(0)
[01/24 19:55:07   1133s] #Start Net Signature in MT(56146355)
[01/24 19:55:07   1133s] #Calculate SNet Signature in MT (70774125)
[01/24 19:55:07   1134s] #Run time and memory report for RC extraction:
[01/24 19:55:07   1134s] #RC extraction running on  2.30GHz 512KB Cache 12CPU.
[01/24 19:55:07   1134s] #Run Statistics for snet signature:
[01/24 19:55:07   1134s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/24 19:55:07   1134s] #   Increased memory =     0.00 (MB), total memory =  1935.09 (MB), peak memory =  2073.18 (MB)
[01/24 19:55:07   1134s] #Run Statistics for Net Final Signature:
[01/24 19:55:07   1134s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/24 19:55:07   1134s] #   Increased memory =     0.00 (MB), total memory =  1935.09 (MB), peak memory =  2073.18 (MB)
[01/24 19:55:07   1134s] #Run Statistics for Net launch:
[01/24 19:55:07   1134s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/24 19:55:07   1134s] #   Increased memory =     0.00 (MB), total memory =  1935.09 (MB), peak memory =  2073.18 (MB)
[01/24 19:55:07   1134s] #Run Statistics for Net init_dbsNet_slist:
[01/24 19:55:07   1134s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/24 19:55:07   1134s] #   Increased memory =     0.00 (MB), total memory =  1935.04 (MB), peak memory =  2073.18 (MB)
[01/24 19:55:07   1134s] #Run Statistics for net signature:
[01/24 19:55:07   1134s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/24 19:55:07   1134s] #   Increased memory =     0.05 (MB), total memory =  1935.09 (MB), peak memory =  2073.18 (MB)
[01/24 19:55:07   1134s] #Run Statistics for inst signature:
[01/24 19:55:07   1134s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/24 19:55:07   1134s] #   Increased memory =    -0.05 (MB), total memory =  1935.04 (MB), peak memory =  2073.18 (MB)
[01/24 19:55:07   1134s] **optDesign ... cpu = 0:01:25, real = 0:01:25, mem = 1935.1M, totSessionCpu=0:18:54 **
[01/24 19:55:07   1134s] Starting delay calculation for Setup views
[01/24 19:55:08   1134s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/24 19:55:08   1134s] AAE_INFO: resetNetProps viewIdx 0 
[01/24 19:55:08   1134s] Starting SI iteration 1 using Infinite Timing Windows
[01/24 19:55:08   1134s] #################################################################################
[01/24 19:55:08   1134s] # Design Stage: PostRoute
[01/24 19:55:08   1134s] # Design Name: picorv32
[01/24 19:55:08   1134s] # Design Mode: 45nm
[01/24 19:55:08   1134s] # Analysis Mode: MMMC OCV 
[01/24 19:55:08   1134s] # Parasitics Mode: SPEF/RCDB 
[01/24 19:55:08   1134s] # Signoff Settings: SI On 
[01/24 19:55:08   1134s] #################################################################################
[01/24 19:55:08   1135s] AAE_INFO: 1 threads acquired from CTE.
[01/24 19:55:08   1135s] Setting infinite Tws ...
[01/24 19:55:08   1135s] First Iteration Infinite Tw... 
[01/24 19:55:08   1135s] Calculate early delays in OCV mode...
[01/24 19:55:08   1135s] Calculate late delays in OCV mode...
[01/24 19:55:09   1135s] Topological Sorting (REAL = 0:00:01.0, MEM = 2505.1M, InitMEM = 2505.1M)
[01/24 19:55:09   1135s] Start delay calculation (fullDC) (1 T). (MEM=2505.13)
[01/24 19:55:09   1135s] End AAE Lib Interpolated Model. (MEM=2516.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:55:09   1135s] Opening parasitic data file '/tmp/innovus_temp_82999_cn92.it.auth.gr_paschalk_mvMSYa/picorv32_82999_kIvZkv.rcdb.d/picorv32.rcdb.d' for reading (mem: 2516.738M)
[01/24 19:55:09   1135s] Reading RCDB with compressed RC data.
[01/24 19:55:09   1135s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2509.5M)
[01/24 19:55:13   1139s] Total number of fetched objects 13691
[01/24 19:55:13   1139s] AAE_INFO-618: Total number of nets in the design is 13886,  99.2 percent of the nets selected for SI analysis
[01/24 19:55:13   1139s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/24 19:55:13   1139s] End delay calculation. (MEM=2515.62 CPU=0:00:03.9 REAL=0:00:04.0)
[01/24 19:55:13   1139s] End delay calculation (fullDC). (MEM=2515.62 CPU=0:00:04.4 REAL=0:00:04.0)
[01/24 19:55:13   1139s] *** CDM Built up (cpu=0:00:05.2  real=0:00:05.0  mem= 2515.6M) ***
[01/24 19:55:14   1140s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2539.6M)
[01/24 19:55:14   1140s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/24 19:55:14   1140s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2539.6M)
[01/24 19:55:14   1140s] Starting SI iteration 2
[01/24 19:55:15   1141s] Calculate early delays in OCV mode...
[01/24 19:55:15   1141s] Calculate late delays in OCV mode...
[01/24 19:55:15   1141s] Start delay calculation (fullDC) (1 T). (MEM=2449.73)
[01/24 19:55:15   1141s] End AAE Lib Interpolated Model. (MEM=2449.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:55:15   1141s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 36. 
[01/24 19:55:15   1141s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 13691. 
[01/24 19:55:15   1141s] Total number of fetched objects 13691
[01/24 19:55:15   1141s] AAE_INFO-618: Total number of nets in the design is 13886,  0.1 percent of the nets selected for SI analysis
[01/24 19:55:15   1141s] End delay calculation. (MEM=2487.89 CPU=0:00:00.2 REAL=0:00:00.0)
[01/24 19:55:15   1141s] End delay calculation (fullDC). (MEM=2487.89 CPU=0:00:00.2 REAL=0:00:00.0)
[01/24 19:55:15   1141s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2487.9M) ***
[01/24 19:55:16   1142s] *** Done Building Timing Graph (cpu=0:00:08.9 real=0:00:09.0 totSessionCpu=0:19:03 mem=2511.9M)
[01/24 19:55:16   1142s] End AAE Lib Interpolated Model. (MEM=2511.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:55:16   1142s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2511.9M, EPOCH TIME: 1706118916.916926
[01/24 19:55:16   1142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:55:16   1142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:55:16   1143s] 
[01/24 19:55:16   1143s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:55:16   1143s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:2511.9M, EPOCH TIME: 1706118916.951546
[01/24 19:55:16   1143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:55:16   1143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:55:17   1143s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.132  |  2.297  |  2.132  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2546.2M, EPOCH TIME: 1706118917.450576
[01/24 19:55:17   1143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:55:17   1143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:55:17   1143s] 
[01/24 19:55:17   1143s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:55:17   1143s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.036, MEM:2546.2M, EPOCH TIME: 1706118917.486208
[01/24 19:55:17   1143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:55:17   1143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:55:17   1143s] Density: 71.470%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:34, real = 0:01:35, mem = 1936.6M, totSessionCpu=0:19:04 **
[01/24 19:55:17   1143s] Executing marking Critical Nets1
[01/24 19:55:17   1143s] **INFO: flowCheckPoint #7 OptimizationRecovery
[01/24 19:55:17   1143s] *** Timing Is met
[01/24 19:55:17   1143s] *** Check timing (0:00:00.0)
[01/24 19:55:17   1143s] Running postRoute recovery in postEcoRoute mode
[01/24 19:55:17   1143s] **optDesign ... cpu = 0:01:34, real = 0:01:35, mem = 1936.6M, totSessionCpu=0:19:04 **
[01/24 19:55:17   1143s]   Timing/DRV Snapshot: (TGT)
[01/24 19:55:17   1143s]      Weighted WNS: 0.000
[01/24 19:55:17   1143s]       All  PG WNS: 0.000
[01/24 19:55:17   1143s]       High PG WNS: 0.000
[01/24 19:55:17   1143s]       All  PG TNS: 0.000
[01/24 19:55:17   1143s]       High PG TNS: 0.000
[01/24 19:55:17   1143s]       Low  PG TNS: 0.000
[01/24 19:55:17   1143s]          Tran DRV: 0 (0)
[01/24 19:55:17   1143s]           Cap DRV: 0 (0)
[01/24 19:55:17   1143s]        Fanout DRV: 0 (0)
[01/24 19:55:17   1143s]            Glitch: 0 (0)
[01/24 19:55:17   1143s]    Category Slack: { [L, 2.132] [H, 2.297] }
[01/24 19:55:17   1143s] 
[01/24 19:55:17   1143s] Checking setup slack degradation ...
[01/24 19:55:17   1143s] 
[01/24 19:55:17   1143s] Recovery Manager:
[01/24 19:55:17   1143s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[01/24 19:55:17   1143s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[01/24 19:55:17   1143s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[01/24 19:55:17   1143s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[01/24 19:55:17   1143s] 
[01/24 19:55:17   1143s] Checking DRV degradation...
[01/24 19:55:17   1143s] 
[01/24 19:55:17   1143s] Recovery Manager:
[01/24 19:55:17   1143s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[01/24 19:55:17   1143s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[01/24 19:55:17   1143s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[01/24 19:55:17   1143s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[01/24 19:55:17   1143s] 
[01/24 19:55:17   1143s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[01/24 19:55:17   1143s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2489.47M, totSessionCpu=0:19:04).
[01/24 19:55:17   1143s] **optDesign ... cpu = 0:01:35, real = 0:01:35, mem = 1936.7M, totSessionCpu=0:19:04 **
[01/24 19:55:17   1143s] 
[01/24 19:55:17   1143s] Latch borrow mode reset to max_borrow
[01/24 19:55:18   1144s] **INFO: flowCheckPoint #8 FinalSummary
[01/24 19:55:18   1144s] Reported timing to dir ./timingReports
[01/24 19:55:18   1144s] **optDesign ... cpu = 0:01:35, real = 0:01:36, mem = 1934.7M, totSessionCpu=0:19:05 **
[01/24 19:55:18   1144s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2465.5M, EPOCH TIME: 1706118918.709313
[01/24 19:55:18   1144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:55:18   1144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:55:18   1144s] 
[01/24 19:55:18   1144s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:55:18   1144s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2465.5M, EPOCH TIME: 1706118918.742012
[01/24 19:55:18   1144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:55:18   1144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:55:18   1144s] Saving timing graph ...
[01/24 19:55:19   1145s] Done save timing graph
[01/24 19:55:19   1145s] 
[01/24 19:55:19   1145s] TimeStamp Deleting Cell Server Begin ...
[01/24 19:55:19   1145s] 
[01/24 19:55:19   1145s] TimeStamp Deleting Cell Server End ...
[01/24 19:55:20   1146s] Starting delay calculation for Hold views
[01/24 19:55:20   1146s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/24 19:55:20   1146s] AAE_INFO: resetNetProps viewIdx 0 
[01/24 19:55:20   1146s] Starting SI iteration 1 using Infinite Timing Windows
[01/24 19:55:20   1146s] #################################################################################
[01/24 19:55:20   1146s] # Design Stage: PostRoute
[01/24 19:55:20   1146s] # Design Name: picorv32
[01/24 19:55:20   1146s] # Design Mode: 45nm
[01/24 19:55:20   1146s] # Analysis Mode: MMMC OCV 
[01/24 19:55:20   1146s] # Parasitics Mode: SPEF/RCDB 
[01/24 19:55:20   1146s] # Signoff Settings: SI On 
[01/24 19:55:20   1146s] #################################################################################
[01/24 19:55:20   1146s] AAE_INFO: 1 threads acquired from CTE.
[01/24 19:55:20   1146s] Setting infinite Tws ...
[01/24 19:55:20   1146s] First Iteration Infinite Tw... 
[01/24 19:55:20   1146s] Calculate late delays in OCV mode...
[01/24 19:55:20   1146s] Calculate early delays in OCV mode...
[01/24 19:55:20   1146s] Topological Sorting (REAL = 0:00:00.0, MEM = 2476.3M, InitMEM = 2476.3M)
[01/24 19:55:20   1146s] Start delay calculation (fullDC) (1 T). (MEM=2476.28)
[01/24 19:55:20   1146s] End AAE Lib Interpolated Model. (MEM=2487.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:55:25   1151s] Total number of fetched objects 13691
[01/24 19:55:25   1151s] AAE_INFO-618: Total number of nets in the design is 13886,  99.2 percent of the nets selected for SI analysis
[01/24 19:55:25   1151s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/24 19:55:25   1151s] End delay calculation. (MEM=2491.7 CPU=0:00:04.1 REAL=0:00:04.0)
[01/24 19:55:25   1151s] End delay calculation (fullDC). (MEM=2491.7 CPU=0:00:04.5 REAL=0:00:05.0)
[01/24 19:55:25   1151s] *** CDM Built up (cpu=0:00:04.7  real=0:00:05.0  mem= 2491.7M) ***
[01/24 19:55:26   1152s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2515.7M)
[01/24 19:55:26   1152s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/24 19:55:26   1153s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2515.7M)
[01/24 19:55:26   1153s] Starting SI iteration 2
[01/24 19:55:27   1153s] Calculate late delays in OCV mode...
[01/24 19:55:27   1153s] Calculate early delays in OCV mode...
[01/24 19:55:27   1153s] Start delay calculation (fullDC) (1 T). (MEM=2442.82)
[01/24 19:55:27   1153s] End AAE Lib Interpolated Model. (MEM=2442.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/24 19:55:27   1153s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 36. 
[01/24 19:55:27   1153s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 13691. 
[01/24 19:55:27   1153s] Total number of fetched objects 13691
[01/24 19:55:27   1153s] AAE_INFO-618: Total number of nets in the design is 13886,  0.0 percent of the nets selected for SI analysis
[01/24 19:55:27   1153s] End delay calculation. (MEM=2481.98 CPU=0:00:00.1 REAL=0:00:00.0)
[01/24 19:55:27   1153s] End delay calculation (fullDC). (MEM=2481.98 CPU=0:00:00.2 REAL=0:00:00.0)
[01/24 19:55:27   1153s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2482.0M) ***
[01/24 19:55:28   1154s] *** Done Building Timing Graph (cpu=0:00:08.1 real=0:00:08.0 totSessionCpu=0:19:15 mem=2506.0M)
[01/24 19:55:29   1155s] Restoring timing graph ...
[01/24 19:55:30   1156s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[01/24 19:55:30   1156s] Done restore timing graph
[01/24 19:55:34   1158s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 
Hold views included:
 default_emulate_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.132  |  2.297  |  2.132  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.388  |  0.535  |  0.388  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2195   |  1961   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/24 19:55:34   1158s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2531.6M, EPOCH TIME: 1706118934.186897
[01/24 19:55:34   1158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:55:34   1158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:55:34   1158s] 
[01/24 19:55:34   1158s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:55:34   1158s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.057, MEM:2531.6M, EPOCH TIME: 1706118934.243487
[01/24 19:55:34   1158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:55:34   1158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:55:34   1158s] Density: 71.470%
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2531.6M, EPOCH TIME: 1706118934.265176
[01/24 19:55:34   1158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:55:34   1158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:55:34   1158s] 
[01/24 19:55:34   1158s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:55:34   1158s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.053, MEM:2531.6M, EPOCH TIME: 1706118934.318430
[01/24 19:55:34   1158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:55:34   1158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:55:34   1158s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2531.6M, EPOCH TIME: 1706118934.340942
[01/24 19:55:34   1158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:55:34   1158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:55:34   1158s] 
[01/24 19:55:34   1158s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/24 19:55:34   1158s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.052, MEM:2531.6M, EPOCH TIME: 1706118934.393205
[01/24 19:55:34   1158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[01/24 19:55:34   1158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:55:34   1158s] *** Final Summary (holdfix) CPU=0:00:13.5, REAL=0:00:16.0, MEM=2531.6M
[01/24 19:55:34   1158s] **optDesign ... cpu = 0:01:49, real = 0:01:52, mem = 1972.9M, totSessionCpu=0:19:18 **
[01/24 19:55:34   1158s]  ReSet Options after AAE Based Opt flow 
[01/24 19:55:34   1158s] *** Finished optDesign ***
[01/24 19:55:34   1158s] 
[01/24 19:55:34   1158s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:49 real=  0:01:52)
[01/24 19:55:34   1158s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:55:34   1158s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:29.6 real=0:00:30.0)
[01/24 19:55:34   1158s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:16.7 real=0:00:16.7)
[01/24 19:55:34   1158s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:55:34   1158s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:02.3 real=0:00:02.3)
[01/24 19:55:34   1158s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:03.2 real=0:00:03.2)
[01/24 19:55:34   1158s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[01/24 19:55:34   1158s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:15.5 real=0:00:15.5)
[01/24 19:55:34   1158s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[01/24 19:55:34   1158s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:14.0 real=0:00:14.0)
[01/24 19:55:34   1158s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:09.6 real=0:00:09.5)
[01/24 19:55:34   1158s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:55:34   1158s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[01/24 19:55:34   1158s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[01/24 19:55:34   1158s] Info: Destroy the CCOpt slew target map.
[01/24 19:55:34   1158s] clean pInstBBox. size 0
[01/24 19:55:34   1158s] All LLGs are deleted
[01/24 19:55:34   1158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:55:34   1158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/24 19:55:34   1158s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2507.6M, EPOCH TIME: 1706118934.553997
[01/24 19:55:34   1158s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2507.6M, EPOCH TIME: 1706118934.554218
[01/24 19:55:34   1158s] Info: pop threads available for lower-level modules during optimization.
[01/24 19:55:34   1158s] *** optDesign #2 [finish] : cpu/real = 0:01:49.0/0:01:51.7 (1.0), totSession cpu/real = 0:19:18.4/0:59:42.7 (0.3), mem = 2507.6M
[01/24 19:55:34   1158s] 
[01/24 19:55:34   1158s] =============================================================================================
[01/24 19:55:34   1158s]  Final TAT Report : optDesign #2                                                21.35-s114_1
[01/24 19:55:34   1158s] =============================================================================================
[01/24 19:55:34   1158s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/24 19:55:34   1158s] ---------------------------------------------------------------------------------------------
[01/24 19:55:34   1158s] [ InitOpt                ]      1   0:00:01.7  (   1.5 % )     0:00:02.0 /  0:00:01.9    1.0
[01/24 19:55:34   1158s] [ DrvOpt                 ]      1   0:00:02.3  (   2.1 % )     0:00:02.3 /  0:00:02.3    1.0
[01/24 19:55:34   1158s] [ HoldOpt                ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:55:34   1158s] [ ViewPruning            ]     22   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[01/24 19:55:34   1158s] [ LayerAssignment        ]      2   0:00:00.5  (   0.5 % )     0:00:00.5 /  0:00:00.5    1.0
[01/24 19:55:34   1158s] [ BuildHoldData          ]      2   0:00:06.3  (   5.6 % )     0:00:28.6 /  0:00:28.6    1.0
[01/24 19:55:34   1158s] [ OptSummaryReport       ]      6   0:00:03.3  (   3.0 % )     0:00:18.5 /  0:00:16.3    0.9
[01/24 19:55:34   1158s] [ DrvReport              ]     10   0:00:05.7  (   5.1 % )     0:00:05.7 /  0:00:03.6    0.6
[01/24 19:55:34   1158s] [ SlackTraversorInit     ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:55:34   1158s] [ CellServerInit         ]      4   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/24 19:55:34   1158s] [ LibAnalyzerInit        ]      2   0:00:01.6  (   1.4 % )     0:00:01.6 /  0:00:01.6    1.0
[01/24 19:55:34   1158s] [ CheckPlace             ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/24 19:55:34   1158s] [ ClockDrv               ]      1   0:00:01.7  (   1.6 % )     0:00:01.7 /  0:00:01.8    1.0
[01/24 19:55:34   1158s] [ EcoRoute               ]      1   0:00:14.0  (  12.5 % )     0:00:14.0 /  0:00:14.0    1.0
[01/24 19:55:34   1158s] [ ExtractRC              ]      2   0:00:30.0  (  26.8 % )     0:00:30.0 /  0:00:29.5    1.0
[01/24 19:55:34   1158s] [ TimingUpdate           ]     25   0:00:17.1  (  15.3 % )     0:00:40.5 /  0:00:40.6    1.0
[01/24 19:55:34   1158s] [ FullDelayCalc          ]     11   0:00:23.1  (  20.7 % )     0:00:23.1 /  0:00:23.4    1.0
[01/24 19:55:34   1158s] [ TimingReport           ]      8   0:00:01.7  (   1.5 % )     0:00:01.7 /  0:00:01.7    1.0
[01/24 19:55:34   1158s] [ GenerateReports        ]      2   0:00:00.8  (   0.7 % )     0:00:00.8 /  0:00:00.7    1.0
[01/24 19:55:34   1158s] [ MISC                   ]          0:00:00.9  (   0.8 % )     0:00:00.9 /  0:00:00.9    1.0
[01/24 19:55:34   1158s] ---------------------------------------------------------------------------------------------
[01/24 19:55:34   1158s]  optDesign #2 TOTAL                 0:01:51.7  ( 100.0 % )     0:01:51.7 /  0:01:49.0    1.0
[01/24 19:55:34   1158s] ---------------------------------------------------------------------------------------------
[01/24 19:55:34   1158s] 
[01/24 19:56:15   1162s] <CMD> report_power > report_power_step15.txt
[01/24 19:56:15   1162s] env CDS_WORKAREA is set to /home/p/paschalk
[01/24 19:56:16   1163s] 
[01/24 19:56:16   1163s] Begin Power Analysis
[01/24 19:56:16   1163s] 
[01/24 19:56:16   1163s]              0V	    VSS
[01/24 19:56:16   1163s]            0.9V	    VDD
[01/24 19:56:16   1163s] Begin Processing Timing Library for Power Calculation
[01/24 19:56:16   1163s] 
[01/24 19:56:16   1163s] Begin Processing Timing Library for Power Calculation
[01/24 19:56:16   1163s] 
[01/24 19:56:16   1163s] 
[01/24 19:56:16   1163s] 
[01/24 19:56:16   1163s] Begin Processing Power Net/Grid for Power Calculation
[01/24 19:56:16   1163s] 
[01/24 19:56:16   1163s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1983.00MB/4039.63MB/2022.70MB)
[01/24 19:56:16   1163s] 
[01/24 19:56:16   1163s] Begin Processing Timing Window Data for Power Calculation
[01/24 19:56:16   1163s] 
[01/24 19:56:16   1164s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1983.00MB/4039.63MB/2022.70MB)
[01/24 19:56:16   1164s] 
[01/24 19:56:16   1164s] Begin Processing User Attributes
[01/24 19:56:16   1164s] 
[01/24 19:56:16   1164s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1983.00MB/4039.63MB/2022.70MB)
[01/24 19:56:16   1164s] 
[01/24 19:56:16   1164s] Begin Processing Signal Activity
[01/24 19:56:16   1164s] 
[01/24 19:56:17   1165s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1983.14MB/4039.63MB/2022.70MB)
[01/24 19:56:17   1165s] 
[01/24 19:56:17   1165s] Begin Power Computation
[01/24 19:56:17   1165s] 
[01/24 19:56:17   1165s]       ----------------------------------------------------------
[01/24 19:56:17   1165s]       # of cell(s) missing both power/leakage table: 0
[01/24 19:56:17   1165s]       # of cell(s) missing power table: 0
[01/24 19:56:17   1165s]       # of cell(s) missing leakage table: 0
[01/24 19:56:17   1165s]       ----------------------------------------------------------
[01/24 19:56:17   1165s] 
[01/24 19:56:17   1165s] 
[01/24 19:56:19   1166s]       # of MSMV cell(s) missing power_level: 0
[01/24 19:56:19   1166s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1983.17MB/4039.63MB/2022.70MB)
[01/24 19:56:19   1166s] 
[01/24 19:56:19   1166s] Begin Processing User Attributes
[01/24 19:56:19   1166s] 
[01/24 19:56:19   1166s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1983.17MB/4039.63MB/2022.70MB)
[01/24 19:56:19   1166s] 
[01/24 19:56:19   1166s] Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1983.17MB/4039.63MB/2022.70MB)
[01/24 19:56:19   1166s] 
[01/24 19:56:19   1166s] *



[01/24 19:56:19   1166s] Total Power
[01/24 19:56:19   1166s] -----------------------------------------------------------------------------------------
[01/24 19:56:19   1166s] Total Internal Power:        0.56241925 	   67.4242%
[01/24 19:56:19   1166s] Total Switching Power:       0.27102834 	   32.4915%
[01/24 19:56:19   1166s] Total Leakage Power:         0.00070315 	    0.0843%
[01/24 19:56:19   1166s] Total Power:                 0.83415074
[01/24 19:56:19   1166s] -----------------------------------------------------------------------------------------
[01/24 19:56:19   1167s] Processing average sequential pin duty cycle 
[01/24 19:56:19   1167s] 
[01/24 19:56:19   1167s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/24 19:56:19   1167s] Summary for sequential cells identification: 
[01/24 19:56:19   1167s]   Identified SBFF number: 104
[01/24 19:56:19   1167s]   Identified MBFF number: 16
[01/24 19:56:19   1167s]   Identified SB Latch number: 0
[01/24 19:56:19   1167s]   Identified MB Latch number: 0
[01/24 19:56:19   1167s]   Not identified SBFF number: 16
[01/24 19:56:19   1167s]   Not identified MBFF number: 0
[01/24 19:56:19   1167s]   Not identified SB Latch number: 0
[01/24 19:56:19   1167s]   Not identified MB Latch number: 0
[01/24 19:56:19   1167s]   Number of sequential cells which are not FFs: 32
[01/24 19:56:19   1167s]  Visiting view : default_emulate_view
[01/24 19:56:19   1167s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 19:56:19   1167s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:56:19   1167s]  Visiting view : default_emulate_view
[01/24 19:56:19   1167s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/24 19:56:19   1167s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/24 19:56:19   1167s] TLC MultiMap info (StdDelay):
[01/24 19:56:19   1167s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/24 19:56:19   1167s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/24 19:56:19   1167s]  Setting StdDelay to: 38ps
[01/24 19:56:19   1167s] 
[01/24 19:56:19   1167s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/24 19:56:21   1167s] <CMD> report_area > report_area_step15.txt
[01/24 19:56:27   1168s] <CMD> report_timing > report_timing_step15.txt
[01/24 20:00:35   1194s] 
--------------------------------------------------------------------------------
Exiting Innovus on Wed Jan 24 20:00:35 2024
  Total CPU time:     0:20:12
  Total real time:    1:04:48
  Peak memory (main): 2022.70MB

[01/24 20:00:35   1194s] 
[01/24 20:00:35   1194s] *** Memory Usage v#1 (Current mem = 2535.719M, initial mem = 476.039M) ***
[01/24 20:00:35   1194s] 
[01/24 20:00:35   1194s] *** Summary of all messages that are not suppressed in this session:
[01/24 20:00:35   1194s] Severity  ID               Count  Summary                                  
[01/24 20:00:35   1194s] WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
[01/24 20:00:35   1194s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[01/24 20:00:35   1194s] WARNING   IMPLF-200            5  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/24 20:00:35   1194s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[01/24 20:00:35   1194s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[01/24 20:00:35   1194s] ERROR     IMPSYC-3602          1  Command 'create_route_type' failed becau...
[01/24 20:00:35   1194s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[01/24 20:00:35   1194s] WARNING   IMPSR-4058           1  Sroute option: %s should be used in conj...
[01/24 20:00:35   1194s] WARNING   IMPSP-9025           4  No scan chain specified/traced.          
[01/24 20:00:35   1194s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[01/24 20:00:35   1194s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[01/24 20:00:35   1194s] WARNING   IMPOPT-7320          1  Glitch fixing is enabled but glitch repo...
[01/24 20:00:35   1194s] WARNING   IMPCCOPT-1007        4  Did not meet the max transition constrai...
[01/24 20:00:35   1194s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[01/24 20:00:35   1194s] WARNING   IMPPSP-1003         14  Found use of '%s'. This will continue to...
[01/24 20:00:35   1194s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[01/24 20:00:35   1194s] WARNING   TCLCMD-1403          1  '%s'                                     
[01/24 20:00:35   1194s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[01/24 20:00:35   1194s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[01/24 20:00:35   1194s] WARNING   TECHLIB-459          1  Appending library '%s' to the previously...
[01/24 20:00:35   1194s] *** Message Summary: 83 warning(s), 1 error(s)
[01/24 20:00:35   1194s] 
[01/24 20:00:35   1194s] --- Ending "Innovus" (totcpu=0:19:54, real=1:04:46, mem=2535.7M) ---
