<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead><twExecVer>Release 10.1.03 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
D:/gpu_test_v3_1122_20110621/gpu_test_20110813/gpu_test_20110703.ise -intstyle
ise -v 3 -s 1 -xml top top.ncd -o top.twr top.pcf -ucf cpu_gpu.ucf

</twCmdLine><twDesign>top.ncd</twDesign><twPCF>top.pcf</twPCF><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.62 2008-08-19, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose"></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn>WARNING:Timing:3223 - Timing constraint PATH &quot;TS_U_TO_D_path&quot; TIG; ignored during timing analysis.</twWarn><twInfo>INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more information see the TSI report.</twInfo><twInfo>INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo>INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst twConstType="PERIOD" ><twConstHead uID="121EFEE0"><twConstName UCFConstName="Net fpga_0_SysACE_CompactFlash_SysACE_CLK_pin PERIOD = 30000 ps;">NET &quot;fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP/IBUFG&quot; PERIOD = 30 ns         HIGH 50%;</twConstName><twItemCnt>162</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>87</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.341</twMinPer></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>25.659</twSlack><twSrc BELType="FF">Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3</twSrc><twDest BELType="FF">Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG</twDest><twTotPathDel>4.280</twTotPathDel><twClkSkew dest = "1.378" src = "1.404">0.026</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3</twSrc><twDest BELType='FF'>Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X99Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X99Y73.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_wrce</twComp><twBEL>Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.718</twDelInfo><twComp>Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_wrce</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/PushData_r&lt;19&gt;</twComp><twBEL>Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/Sync_wrce_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y80.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_wrce_re</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/PushData_r&lt;19&gt;</twComp><twBEL>Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_cen_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y198.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.355</twDelInfo><twComp>Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_cen_cmb</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y198.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_CEN_pin_OBUF</twComp><twBEL>Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG</twBEL></twPathDel><twLogDel>1.072</twLogDel><twRouteDel>3.208</twRouteDel><twTotDel>4.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>26.073</twSlack><twSrc BELType="FF">Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2</twSrc><twDest BELType="FF">Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG</twDest><twTotPathDel>3.884</twTotPathDel><twClkSkew dest = "1.378" src = "1.386">0.008</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2</twSrc><twDest BELType='FF'>Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X97Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X97Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/wrce2</twComp><twBEL>Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y80.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/wrce2</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/PushData_r&lt;19&gt;</twComp><twBEL>Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/Sync_wrce_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y80.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_wrce_re</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/PushData_r&lt;19&gt;</twComp><twBEL>Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_cen_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y198.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.355</twDelInfo><twComp>Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_cen_cmb</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y198.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_CEN_pin_OBUF</twComp><twBEL>Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG</twBEL></twPathDel><twLogDel>1.072</twLogDel><twRouteDel>2.812</twRouteDel><twTotDel>3.884</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>26.183</twSlack><twSrc BELType="FF">Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG2</twSrc><twDest BELType="FF">Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG</twDest><twTotPathDel>3.761</twTotPathDel><twClkSkew dest = "1.378" src = "1.399">0.021</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG2</twSrc><twDest BELType='FF'>Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X99Y67.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/rdce2</twComp><twBEL>Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG2</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y80.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.428</twDelInfo><twComp>Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/rdce2</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/PushData_r&lt;19&gt;</twComp><twBEL>Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_cen_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y198.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.355</twDelInfo><twComp>Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_cen_cmb</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y198.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_CEN_pin_OBUF</twComp><twBEL>Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>2.783</twRouteDel><twTotDel>3.761</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0BCDF010"><twConstName UCFConstName="NET &quot;*/u_phy_io_0/en_dqs*&quot; MAXDELAY = 600 ps;">NET         &quot;Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;7&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.521</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.079</twSlack><twNet>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;7&gt;</twNet><twDel>0.521</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.079</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y131.AQ</twSrc><twDest>IODELAY_X0Y262.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.521</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0BCDF0D8"><twConstName UCFConstName="NET &quot;*/u_phy_io_0/gen_dqs*.u_iob_dqs/en_dqs_sync&quot; MAXDELAY = 850 ps;">NET         &quot;Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.838</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.012</twSlack><twNet>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync</twNet><twDel>0.838</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.012</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y262.DATAOUT</twSrc><twDest>ILOGIC_X0Y262.SR</twDest><twNetDelInfo twAcc="twRouted">0.838</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y262.DATAOUT</twSrc><twDest>ILOGIC_X0Y262.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0BCDF1A0"><twConstName UCFConstName="NET &quot;*/u_phy_io_0/en_dqs*&quot; MAXDELAY = 600 ps;">NET         &quot;Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;6&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.527</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.073</twSlack><twNet>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;6&gt;</twNet><twDel>0.527</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.073</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y130.AQ</twSrc><twDest>IODELAY_X0Y260.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.527</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0BCDF268"><twConstName UCFConstName="NET &quot;*/u_phy_io_0/gen_dqs*.u_iob_dqs/en_dqs_sync&quot; MAXDELAY = 850 ps;">NET         &quot;Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.838</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.012</twSlack><twNet>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync</twNet><twDel>0.838</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.012</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y260.DATAOUT</twSrc><twDest>ILOGIC_X0Y260.SR</twDest><twNetDelInfo twAcc="twRouted">0.838</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y260.DATAOUT</twSrc><twDest>ILOGIC_X0Y260.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0BCDD580"><twConstName UCFConstName="NET &quot;*/u_phy_io_0/en_dqs*&quot; MAXDELAY = 600 ps;">NET         &quot;Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;5&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.521</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.079</twSlack><twNet>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;5&gt;</twNet><twDel>0.521</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.079</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y128.AQ</twSrc><twDest>IODELAY_X0Y256.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.521</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0BCDD008"><twConstName UCFConstName="NET &quot;*/u_phy_io_0/gen_dqs*.u_iob_dqs/en_dqs_sync&quot; MAXDELAY = 850 ps;">NET         &quot;Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.835</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.015</twSlack><twNet>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync</twNet><twDel>0.835</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.015</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y256.DATAOUT</twSrc><twDest>ILOGIC_X0Y256.SR</twDest><twNetDelInfo twAcc="twRouted">0.835</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y256.DATAOUT</twSrc><twDest>ILOGIC_X0Y256.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0BCDCF40"><twConstName UCFConstName="NET &quot;*/u_phy_io_0/en_dqs*&quot; MAXDELAY = 600 ps;">NET         &quot;Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;4&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.521</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.079</twSlack><twNet>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;4&gt;</twNet><twDel>0.521</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.079</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y51.AQ</twSrc><twDest>IODELAY_X0Y102.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.521</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0BCDCE78"><twConstName UCFConstName="NET &quot;*/u_phy_io_0/gen_dqs*.u_iob_dqs/en_dqs_sync&quot; MAXDELAY = 850 ps;">NET         &quot;Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.838</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.012</twSlack><twNet>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync</twNet><twDel>0.838</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.012</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y102.DATAOUT</twSrc><twDest>ILOGIC_X0Y102.SR</twDest><twNetDelInfo twAcc="twRouted">0.838</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y102.DATAOUT</twSrc><twDest>ILOGIC_X0Y102.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0BCDCDB0"><twConstName UCFConstName="NET &quot;*/u_phy_io_0/en_dqs*&quot; MAXDELAY = 600 ps;">NET         &quot;Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;3&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.527</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.073</twSlack><twNet>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;3&gt;</twNet><twDel>0.527</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.073</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y50.AQ</twSrc><twDest>IODELAY_X0Y100.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.527</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0BCDCCE8"><twConstName UCFConstName="NET &quot;*/u_phy_io_0/gen_dqs*.u_iob_dqs/en_dqs_sync&quot; MAXDELAY = 850 ps;">NET         &quot;Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.838</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.012</twSlack><twNet>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync</twNet><twDel>0.838</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.012</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y100.DATAOUT</twSrc><twDest>ILOGIC_X0Y100.SR</twDest><twNetDelInfo twAcc="twRouted">0.838</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y100.DATAOUT</twSrc><twDest>ILOGIC_X0Y100.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0BCDD4B8"><twConstName UCFConstName="NET &quot;*/u_phy_io_0/en_dqs*&quot; MAXDELAY = 600 ps;">NET         &quot;Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;2&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.521</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.079</twSlack><twNet>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;2&gt;</twNet><twDel>0.521</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.079</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y31.AQ</twSrc><twDest>IODELAY_X0Y62.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.521</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0BCDD328"><twConstName UCFConstName="NET &quot;*/u_phy_io_0/gen_dqs*.u_iob_dqs/en_dqs_sync&quot; MAXDELAY = 850 ps;">NET         &quot;Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.838</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.012</twSlack><twNet>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync</twNet><twDel>0.838</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.012</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y62.DATAOUT</twSrc><twDest>ILOGIC_X0Y62.SR</twDest><twNetDelInfo twAcc="twRouted">0.838</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y62.DATAOUT</twSrc><twDest>ILOGIC_X0Y62.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0BCDD260"><twConstName UCFConstName="NET &quot;*/u_phy_io_0/en_dqs*&quot; MAXDELAY = 600 ps;">NET         &quot;Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;1&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.521</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.079</twSlack><twNet>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;1&gt;</twNet><twDel>0.521</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.079</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y29.AQ</twSrc><twDest>IODELAY_X0Y58.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.521</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0BCDD198"><twConstName UCFConstName="NET &quot;*/u_phy_io_0/gen_dqs*.u_iob_dqs/en_dqs_sync&quot; MAXDELAY = 850 ps;">NET         &quot;Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.835</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.015</twSlack><twNet>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync</twNet><twDel>0.835</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.015</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y58.DATAOUT</twSrc><twDest>ILOGIC_X0Y58.SR</twDest><twNetDelInfo twAcc="twRouted">0.835</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y58.DATAOUT</twSrc><twDest>ILOGIC_X0Y58.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0BCDD0D0"><twConstName UCFConstName="NET &quot;*/u_phy_io_0/en_dqs*&quot; MAXDELAY = 600 ps;">NET         &quot;Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;0&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.521</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.079</twSlack><twNet>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;0&gt;</twNet><twDel>0.521</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.079</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y48.AQ</twSrc><twDest>IODELAY_X0Y96.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.521</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0BCDF4C0"><twConstName UCFConstName="NET &quot;*/u_phy_io_0/gen_dqs*.u_iob_dqs/en_dqs_sync&quot; MAXDELAY = 850 ps;">NET         &quot;Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.835</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.015</twSlack><twNet>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync</twNet><twDel>0.835</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.015</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y96.DATAOUT</twSrc><twDest>ILOGIC_X0Y96.SR</twDest><twNetDelInfo twAcc="twRouted">0.835</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y96.DATAOUT</twSrc><twDest>ILOGIC_X0Y96.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="PERIOD" ><twConstHead uID="121E0CD0"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 10000 ps;">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst twConstType="PATHDELAY" ><twConstHead uID="0FEF2F38"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_RD_DATA_SEL&quot; = FROM &quot;TNM_RD_DATA_SEL&quot; TO FFS   &quot;TS_sys_clk_pin&quot; * 2;">TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;</twConstName><twItemCnt>384</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>384</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.231</twMaxDel></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>14.769</twSlack><twSrc BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_63</twDest><twTotPathDel>5.044</twTotPathDel><twClkSkew dest = "1.463" src = "1.478">0.015</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.274" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.172</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_63</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_cpu_0/dlmb_port_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X1Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;7&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y125.C4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.898</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y125.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp&lt;63&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y106.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.600</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp&lt;63&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y106.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r&lt;63&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_63</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>4.498</twRouteDel><twTotDel>5.044</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_cpu_0/dlmb_port_BRAM_Clk</twDestClk><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>14.820</twSlack><twSrc BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_63</twDest><twTotPathDel>4.978</twTotPathDel><twClkSkew dest = "1.448" src = "1.478">0.030</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.274" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.172</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_63</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_cpu_0/dlmb_port_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X1Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;7&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y125.B4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.918</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp&lt;63&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y111.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.521</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp&lt;127&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y111.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r&lt;63&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_63</twBEL></twPathDel><twLogDel>0.539</twLogDel><twRouteDel>4.439</twRouteDel><twTotDel>4.978</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_cpu_0/dlmb_port_BRAM_Clk</twDestClk><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>14.828</twSlack><twSrc BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_58</twDest><twTotPathDel>4.970</twTotPathDel><twClkSkew dest = "1.448" src = "1.478">0.030</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.274" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.172</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_cpu_0/dlmb_port_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X1Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;7&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y124.B4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.869</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y124.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/stg2b_out_rise</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y111.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.553</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y111.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r&lt;59&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_58</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>4.422</twRouteDel><twTotDel>4.970</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_cpu_0/dlmb_port_BRAM_Clk</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PATHDELAY" ><twConstHead uID="0FEF3138"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_PHY_INIT_DATA_SEL_0&quot; = FROM &quot;TNM_PHY_INIT_DATA_SEL&quot; TO  FFS &quot;TS_sys_clk_pin&quot; * 2;">TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_sys_clk_pin * 2;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst twConstType="PATHDELAY" ><twConstHead uID="0FEF3038"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_PHY_INIT_DATA_SEL_90&quot; = FROM &quot;TNM_PHY_INIT_DATA_SEL&quot; TO   FFS &quot;TS_sys_clk_pin&quot; * 2;">TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_sys_clk_pin * 2;</twConstName><twItemCnt>34</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>34</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.003</twMaxDel></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>15.997</twSlack><twSrc BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/odt_0_r1</twDest><twTotPathDel>3.552</twTotPathDel><twClkSkew dest = "3.337" src = "3.496">0.159</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.274" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/odt_0_r1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_cpu_0/dlmb_port_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X54Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y83.B2</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.884</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y90.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y90.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/odt_0_r1</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/odt_0_r1</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>3.006</twRouteDel><twTotDel>3.552</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>16.004</twSlack><twSrc BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_7</twDest><twTotPathDel>3.550</twTotPathDel><twClkSkew dest = "3.342" src = "3.496">0.154</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.274" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_cpu_0/dlmb_port_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X54Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y88.D5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.090</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y88.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux&lt;7&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_mux0000&lt;7&gt;1</twBEL><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_7</twBEL></twPathDel><twLogDel>0.460</twLogDel><twRouteDel>3.090</twRouteDel><twTotDel>3.550</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>16.005</twSlack><twSrc BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twDest><twTotPathDel>3.518</twTotPathDel><twClkSkew dest = "3.311" src = "3.496">0.185</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.274" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_cpu_0/dlmb_port_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X54Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y81.C4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.938</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;0&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y81.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>2.426</twRouteDel><twTotDel>3.518</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.750">Inst_cpu_0/DDR2_SDRAM_mpmc_clk_90_s</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PATHDELAY" ><twConstHead uID="0FEF3338"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_GATE_DLY&quot; = FROM &quot;TNM_GATE_DLY&quot; TO FFS &quot;TS_sys_clk_pin&quot; * 2;">TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;</twConstName><twItemCnt>40</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>40</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.448</twMaxDel></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>16.552</twSlack><twSrc BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[25].u_ff_gate_dly</twSrc><twDest BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twDest><twTotPathDel>2.999</twTotPathDel><twClkSkew dest = "3.622" src = "3.779">0.157</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.274" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[25].u_ff_gate_dly</twSrc><twDest BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_cpu_0/dlmb_port_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X2Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;27&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[25].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y128.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.542</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y128.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;5&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_gate_srl</twBEL><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>2.542</twRouteDel><twTotDel>2.999</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>16.662</twSlack><twSrc BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[24].u_ff_gate_dly</twSrc><twDest BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff</twDest><twTotPathDel>2.822</twTotPathDel><twClkSkew dest = "3.555" src = "3.779">0.224</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.274" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[24].u_ff_gate_dly</twSrc><twDest BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_cpu_0/dlmb_port_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X2Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;27&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[24].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y51.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.365</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;4&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_gate_srl</twBEL><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>2.365</twRouteDel><twTotDel>2.822</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>16.824</twSlack><twSrc BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[26].u_ff_gate_dly</twSrc><twDest BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twDest><twTotPathDel>2.727</twTotPathDel><twClkSkew dest = "3.622" src = "3.779">0.157</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.274" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[26].u_ff_gate_dly</twSrc><twDest BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_cpu_0/dlmb_port_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X2Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;27&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[26].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y128.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y128.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;5&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_gate_srl</twBEL><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>2.270</twRouteDel><twTotDel>2.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PATHDELAY" ><twConstHead uID="0FEF3238"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_RDEN_DLY&quot; = FROM &quot;TNM_RDEN_DLY&quot; TO FFS &quot;TS_sys_clk_pin&quot; * 2;">TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.956</twMaxDel></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>18.044</twSlack><twSrc BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[0].u_ff_rden_dly</twSrc><twDest BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.411</twTotPathDel><twClkSkew dest = "3.418" src = "3.671">0.253</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.274" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[0].u_ff_rden_dly</twSrc><twDest BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_cpu_0/dlmb_port_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X17Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;3&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[0].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y65.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2&lt;0&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl</twBEL><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.954</twRouteDel><twTotDel>1.411</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>18.301</twSlack><twSrc BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly</twSrc><twDest BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.154</twTotPathDel><twClkSkew dest = "3.418" src = "3.671">0.253</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.274" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly</twSrc><twDest BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_cpu_0/dlmb_port_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X17Y65.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;3&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y65.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2&lt;0&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl</twBEL><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.697</twRouteDel><twTotDel>1.154</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>18.393</twSlack><twSrc BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly</twSrc><twDest BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.062</twTotPathDel><twClkSkew dest = "3.418" src = "3.671">0.253</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.274" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly</twSrc><twDest BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_cpu_0/dlmb_port_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X17Y65.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;3&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y65.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2&lt;0&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl</twBEL><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.605</twRouteDel><twTotDel>1.062</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PATHDELAY" ><twConstHead uID="0FEF3538"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_CAL_RDEN_DLY&quot; = FROM &quot;TNM_CAL_RDEN_DLY&quot; TO FFS   &quot;TS_sys_clk_pin&quot; * 2;">TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.991</twMaxDel></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>18.009</twSlack><twSrc BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.415</twTotPathDel><twClkSkew dest = "3.414" src = "3.698">0.284</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.274" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_cpu_0/dlmb_port_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X18Y74.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y73.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl</twBEL><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.958</twRouteDel><twTotDel>1.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>18.195</twSlack><twSrc BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.229</twTotPathDel><twClkSkew dest = "3.414" src = "3.698">0.284</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.274" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_cpu_0/dlmb_port_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X18Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y73.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl</twBEL><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.772</twRouteDel><twTotDel>1.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>18.281</twSlack><twSrc BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.172</twTotPathDel><twClkSkew dest = "3.414" src = "3.669">0.255</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.274" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_cpu_0/dlmb_port_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X17Y73.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;4&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y73.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl</twBEL><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.715</twRouteDel><twTotDel>1.172</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PATHDELAY" ><twConstHead uID="0FEF3438"><twConstName UCFConstName="TIMESPEC &quot;TS_DQ_CE&quot; = FROM &quot;TNM_DQ_CE_IDDR&quot; TO &quot;TNM_DQS_FLOPS&quot; 1.9 ns;">TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;         1.9 ns;</twConstName><twItemCnt>128</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>64</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMaxDel>1.911</twMaxDel><twMinPer>3.774</twMinPer></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>-0.011</twSlack><twSrc BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_0m.u_iddr_dq</twDest><twTotPathDel>1.954</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_0m.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y256.CLKB</twSrcSite><twSrcClk twEdge ="twFalling">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y256.Q2</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y241.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y241.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/stg1_out_fall_0m</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_0m.u_iddr_dq</twBEL></twPathDel><twLogDel>1.111</twLogDel><twRouteDel>0.843</twRouteDel><twTotDel>1.954</twTotDel><twDestClk twEdge ="twFalling">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>56.9</twPctLog><twPctRoute>43.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>0.013</twSlack><twSrc BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_0m.u_iddr_dq</twDest><twTotPathDel>1.930</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>1.900</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_0m.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y256.CLKB</twSrcSite><twSrcClk twEdge ="twFalling">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y256.Q2</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y241.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y241.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/stg1_out_fall_0m</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_0m.u_iddr_dq</twBEL></twPathDel><twLogDel>1.087</twLogDel><twRouteDel>0.843</twRouteDel><twTotDel>1.930</twTotDel><twDestClk twEdge ="twRising">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>0.024</twSlack><twSrc BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_0s.u_iddr_dq</twDest><twTotPathDel>1.919</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_0s.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y256.CLKB</twSrcSite><twSrcClk twEdge ="twFalling">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y256.Q2</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y240.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y240.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/stg1_out_fall_0s</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_0s.u_iddr_dq</twBEL></twPathDel><twLogDel>1.111</twLogDel><twRouteDel>0.808</twRouteDel><twTotDel>1.919</twTotDel><twDestClk twEdge ="twFalling">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>57.9</twPctLog><twPctRoute>42.1</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PERIOD" ><twConstHead uID="121E0BB8"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 10000 ps;">TS_clk_100mhz1 = PERIOD TIMEGRP &quot;clk_100mhz1&quot; TS_sys_clk_pin HIGH 50%;</twConstName><twItemCnt>4711317011</twItemCnt><twErrCntSetup>1026</twErrCntSetup><twErrCntEndPt>1026</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>29406</twEndPtCnt><twPathErrCnt>4204100803</twPathErrCnt><twMinPer>16.173</twMinPer></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>-6.173</twSlack><twSrc BELType="FF">test/raster_sys_0/inst_tri_z_buffer/z1_value_1</twSrc><twDest BELType="FF">test/raster_sys_0/inst_tri_z_buffer/pix_data_o_215</twDest><twTotPathDel>15.902</twTotPathDel><twClkSkew dest = "1.286" src = "1.462">0.176</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>test/raster_sys_0/inst_tri_z_buffer/z1_value_1</twSrc><twDest BELType='FF'>test/raster_sys_0/inst_tri_z_buffer/pix_data_o_215</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X30Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X30Y117.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/z0_value&lt;3&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/z1_value_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y117.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/z1_value&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y117.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/z0_value&lt;3&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Msub_z10_lut&lt;1&gt;</twBEL><twBEL>test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y118.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y118.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/z0_value&lt;5&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y119.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y119.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/z0_value&lt;8&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y120.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y120.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/z0_value&lt;14&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y48.B14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/z10&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y48.P23</twSite><twDelType>Tdspdo_BP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/Mmult_u_z10</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Mmult_u_z10</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y123.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/u_z10&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y123.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/z2_value&lt;11&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_addsub0000_Madd_lut&lt;23&gt;</twBEL><twBEL>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_addsub0000_Madd_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_addsub0000_Madd_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y124.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/z2_value&lt;15&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_addsub0000_Madd_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y125.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/new_z_value_reg_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y125.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_cy&lt;27&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y126.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y126.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_cy&lt;31&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y127.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_cy&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y127.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/new_z_value_reg&lt;35&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_xor&lt;35&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y125.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/new_z_value_reg&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y125.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/state_cmp_le0000</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Mcompar_state_cmp_le0000_lut&lt;7&gt;</twBEL><twBEL>test/raster_sys_0/inst_tri_z_buffer/Mcompar_state_cmp_le0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y86.B6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.750</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/state_cmp_le0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/pix_data_o&lt;262&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/pix_data_o_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y90.A5</twSite><twDelType>net</twDelType><twFanCnt>181</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/pix_data_o_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y90.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/pix_data_o&lt;208&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/pix_data_o_215_rstpot</twBEL><twBEL>test/raster_sys_0/inst_tri_z_buffer/pix_data_o_215</twBEL></twPathDel><twLogDel>7.423</twLogDel><twRouteDel>8.479</twRouteDel><twTotDel>15.902</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twDestClk><twPctLog>46.7</twPctLog><twPctRoute>53.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>-6.173</twSlack><twSrc BELType="FF">test/raster_sys_0/inst_tri_z_buffer/z1_value_1</twSrc><twDest BELType="FF">test/raster_sys_0/inst_tri_z_buffer/pix_data_o_215</twDest><twTotPathDel>15.902</twTotPathDel><twClkSkew dest = "1.286" src = "1.462">0.176</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>test/raster_sys_0/inst_tri_z_buffer/z1_value_1</twSrc><twDest BELType='FF'>test/raster_sys_0/inst_tri_z_buffer/pix_data_o_215</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X30Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X30Y117.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/z0_value&lt;3&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/z1_value_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y117.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/z1_value&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y117.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/z0_value&lt;3&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Msub_z10_lut&lt;1&gt;</twBEL><twBEL>test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y118.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y118.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/z0_value&lt;5&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y119.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y119.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/z0_value&lt;8&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y120.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y120.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/z0_value&lt;14&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y48.B14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/z10&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y48.P23</twSite><twDelType>Tdspdo_BP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/Mmult_u_z10</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Mmult_u_z10</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y123.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/u_z10&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y123.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/z2_value&lt;11&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_addsub0000_Madd_lut&lt;23&gt;</twBEL><twBEL>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_addsub0000_Madd_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_addsub0000_Madd_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y124.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/z2_value&lt;15&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_addsub0000_Madd_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y125.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_addsub0000_Madd_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y125.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_addsub0000_Madd_cy&lt;31&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_addsub0000_Madd_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y126.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/new_z_value_reg_addsub0000&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y126.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_cy&lt;31&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y127.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_cy&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y127.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/new_z_value_reg&lt;35&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_xor&lt;35&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y125.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/new_z_value_reg&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y125.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/state_cmp_le0000</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Mcompar_state_cmp_le0000_lut&lt;7&gt;</twBEL><twBEL>test/raster_sys_0/inst_tri_z_buffer/Mcompar_state_cmp_le0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y86.B6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.750</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/state_cmp_le0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/pix_data_o&lt;262&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/pix_data_o_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y90.A5</twSite><twDelType>net</twDelType><twFanCnt>181</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/pix_data_o_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y90.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/pix_data_o&lt;208&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/pix_data_o_215_rstpot</twBEL><twBEL>test/raster_sys_0/inst_tri_z_buffer/pix_data_o_215</twBEL></twPathDel><twLogDel>7.423</twLogDel><twRouteDel>8.479</twRouteDel><twTotDel>15.902</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twDestClk><twPctLog>46.7</twPctLog><twPctRoute>53.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>-6.171</twSlack><twSrc BELType="FF">test/raster_sys_0/inst_tri_z_buffer/z1_value_1</twSrc><twDest BELType="FF">test/raster_sys_0/inst_tri_z_buffer/pix_data_o_203</twDest><twTotPathDel>15.900</twTotPathDel><twClkSkew dest = "1.286" src = "1.462">0.176</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>test/raster_sys_0/inst_tri_z_buffer/z1_value_1</twSrc><twDest BELType='FF'>test/raster_sys_0/inst_tri_z_buffer/pix_data_o_203</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X30Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X30Y117.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/z0_value&lt;3&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/z1_value_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y117.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/z1_value&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y117.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/z0_value&lt;3&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Msub_z10_lut&lt;1&gt;</twBEL><twBEL>test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y118.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y118.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/z0_value&lt;5&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y119.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y119.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/z0_value&lt;8&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y120.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y120.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/z0_value&lt;14&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y48.B14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/z10&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y48.P23</twSite><twDelType>Tdspdo_BP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/Mmult_u_z10</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Mmult_u_z10</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y123.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/u_z10&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y123.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/z2_value&lt;11&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_addsub0000_Madd_lut&lt;23&gt;</twBEL><twBEL>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_addsub0000_Madd_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_addsub0000_Madd_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y124.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/z2_value&lt;15&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_addsub0000_Madd_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y125.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/new_z_value_reg_addsub0000&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y125.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_cy&lt;27&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y126.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y126.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_cy&lt;31&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y127.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_cy&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y127.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/new_z_value_reg&lt;35&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_xor&lt;35&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y125.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/new_z_value_reg&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y125.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/state_cmp_le0000</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/Mcompar_state_cmp_le0000_lut&lt;7&gt;</twBEL><twBEL>test/raster_sys_0/inst_tri_z_buffer/Mcompar_state_cmp_le0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y86.B6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.750</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/state_cmp_le0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/pix_data_o&lt;262&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/pix_data_o_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y90.B5</twSite><twDelType>net</twDelType><twFanCnt>181</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/pix_data_o_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y90.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/pix_data_o&lt;208&gt;</twComp><twBEL>test/raster_sys_0/inst_tri_z_buffer/pix_data_o_203_rstpot</twBEL><twBEL>test/raster_sys_0/inst_tri_z_buffer/pix_data_o_203</twBEL></twPathDel><twLogDel>7.424</twLogDel><twRouteDel>8.476</twRouteDel><twTotDel>15.900</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twDestClk><twPctLog>46.7</twPctLog><twPctRoute>53.3</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PERIOD" ><twConstHead uID="121E0AA0"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 10000 ps;">TS_test_raster_sys_0_vga_clk1 = PERIOD TIMEGRP &quot;test_raster_sys_0_vga_clk1&quot;         TS_sys_clk_pin * 4 HIGH 50%;</twConstName><twItemCnt>1617</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>273</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>39.840</twMinPer></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.040</twSlack><twSrc BELType="FF">test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_2</twSrc><twDest BELType="FF">test/raster_sys_0/dvi_out_inst/DVI_D0</twDest><twTotPathDel>9.577</twTotPathDel><twClkSkew dest = "3.635" src = "3.733">0.098</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.180" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.285</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_2</twSrc><twDest BELType='FF'>test/raster_sys_0/dvi_out_inst/DVI_D0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X75Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe&lt;3&gt;</twComp><twBEL>test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y7.A4</twSite><twDelType>net</twDelType><twFanCnt>109</twFanCnt><twDelInfo twEdge="twRising">3.949</twDelInfo><twComp>test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_828</twComp><twBEL>test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_84</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.657</twDelInfo><twComp>test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_84</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y22.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_102</twComp><twBEL>test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_321</twBEL><twBEL>test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y68.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.601</twDelInfo><twComp>test/raster_sys_0/doutb_buf&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y68.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>dvi_d_0_OBUF</twComp><twBEL>test/raster_sys_0/dvi_out_inst/DVI_D0</twBEL></twPathDel><twLogDel>1.370</twLogDel><twRouteDel>8.207</twRouteDel><twTotDel>9.577</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="20.000">test/raster_sys_0/vga_clk</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.236</twSlack><twSrc BELType="FF">test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_2</twSrc><twDest BELType="FF">test/raster_sys_0/dvi_out_inst/DVI_D10</twDest><twTotPathDel>9.389</twTotPathDel><twClkSkew dest = "3.643" src = "3.733">0.090</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.180" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.285</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_2</twSrc><twDest BELType='FF'>test/raster_sys_0/dvi_out_inst/DVI_D10</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X75Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe&lt;3&gt;</twComp><twBEL>test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y7.B4</twSite><twDelType>net</twDelType><twFanCnt>109</twFanCnt><twDelInfo twEdge="twRising">3.950</twDelInfo><twComp>test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_828</twComp><twBEL>test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y19.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.197</twDelInfo><twComp>test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_8</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y19.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_10</twComp><twBEL>test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_31</twBEL><twBEL>test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y78.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.872</twDelInfo><twComp>test/raster_sys_0/doutb_buf&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y78.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>dvi_d_10_OBUF</twComp><twBEL>test/raster_sys_0/dvi_out_inst/DVI_D10</twBEL></twPathDel><twLogDel>1.370</twLogDel><twRouteDel>8.019</twRouteDel><twTotDel>9.389</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">test/raster_sys_0/vga_clk</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.343</twSlack><twSrc BELType="FF">test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_2</twSrc><twDest BELType="FF">test/raster_sys_0/dvi_out_inst/DVI_D7</twDest><twTotPathDel>9.280</twTotPathDel><twClkSkew dest = "3.641" src = "3.733">0.092</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.180" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.285</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_2</twSrc><twDest BELType='FF'>test/raster_sys_0/dvi_out_inst/DVI_D7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X75Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X75Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe&lt;3&gt;</twComp><twBEL>test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y7.C4</twSite><twDelType>net</twDelType><twFanCnt>109</twFanCnt><twDelInfo twEdge="twRising">3.799</twDelInfo><twComp>test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y7.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_830</twComp><twBEL>test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_830</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y18.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.434</twDelInfo><twComp>test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_830</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y18.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_1015</twComp><twBEL>test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_3151</twBEL><twBEL>test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_14</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y75.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.677</twDelInfo><twComp>test/raster_sys_0/doutb_buf&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y75.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>dvi_d_7_OBUF</twComp><twBEL>test/raster_sys_0/dvi_out_inst/DVI_D7</twBEL></twPathDel><twLogDel>1.370</twLogDel><twRouteDel>7.910</twRouteDel><twTotDel>9.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">test/raster_sys_0/vga_clk</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PERIOD" ><twConstHead uID="121E0988"><twConstName UCFConstName="">TS_Inst_cpu_0_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ = PERIOD         TIMEGRP         &quot;Inst_cpu_0_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_&quot;         TS_clk_100mhz1 / 2 HIGH 50%;</twConstName><twItemCnt>6708</twItemCnt><twErrCntSetup>68</twErrCntSetup><twErrCntEndPt>68</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>3832</twEndPtCnt><twPathErrCnt>75</twPathErrCnt><twMinPer>5.614</twMinPer></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>-0.545</twSlack><twSrc BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks</twSrc><twDest BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_17</twDest><twTotPathDel>5.120</twTotPathDel><twClkSkew dest = "3.448" src = "3.581">0.133</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.274" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks</twSrc><twDest BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_17</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_cpu_0/dlmb_port_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X52Y40.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y46.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.867</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_cmd_busy_reg</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_clr_plb_dreg_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y46.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/N47</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_cmd_busy_reg</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_clr_plb_dreg</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.821</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_clr_plb_dreg</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg&lt;19&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_17</twBEL></twPathDel><twLogDel>1.206</twLogDel><twRouteDel>3.914</twRouteDel><twTotDel>5.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>-0.545</twSlack><twSrc BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks</twSrc><twDest BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_19</twDest><twTotPathDel>5.120</twTotPathDel><twClkSkew dest = "3.448" src = "3.581">0.133</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.274" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks</twSrc><twDest BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_19</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_cpu_0/dlmb_port_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X52Y40.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y46.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.867</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_cmd_busy_reg</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_clr_plb_dreg_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y46.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/N47</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_cmd_busy_reg</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_clr_plb_dreg</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.821</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_clr_plb_dreg</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg&lt;19&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_19</twBEL></twPathDel><twLogDel>1.206</twLogDel><twRouteDel>3.914</twRouteDel><twTotDel>5.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>-0.545</twSlack><twSrc BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks</twSrc><twDest BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_18</twDest><twTotPathDel>5.120</twTotPathDel><twClkSkew dest = "3.448" src = "3.581">0.133</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.274" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks</twSrc><twDest BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_18</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_cpu_0/dlmb_port_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X52Y40.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y46.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.867</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_cmd_busy_reg</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_clr_plb_dreg_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y46.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/N47</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_cmd_busy_reg</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_clr_plb_dreg</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.821</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_clr_plb_dreg</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg&lt;19&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_18</twBEL></twPathDel><twLogDel>1.206</twLogDel><twRouteDel>3.914</twRouteDel><twTotDel>5.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PERIOD" ><twConstHead uID="121E0870"><twConstName UCFConstName="">TS_Inst_cpu_0_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_ = PERIOD         TIMEGRP         &quot;Inst_cpu_0_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_&quot;         TS_clk_100mhz1 / 2 PHASE 1.25 ns HIGH 50%;</twConstName><twItemCnt>894</twItemCnt><twErrCntSetup>20</twErrCntSetup><twErrCntEndPt>20</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>760</twEndPtCnt><twPathErrCnt>20</twPathErrCnt><twMinPer>5.752</twMinPer></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>-0.564</twSlack><twSrc BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/gen_noecc_skip.ctrl_bram_out_8_d1</twSrc><twDest BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twDest><twTotPathDel>3.733</twTotPathDel><twClkSkew dest = "3.311" src = "3.609">0.298</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.255" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.283</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/gen_noecc_skip.ctrl_bram_out_8_d1</twSrc><twDest BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X88Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s</twSrcClk><twPathDel><twSite>SLICE_X88Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/gen_noecc_skip.ctrl_bram_out_8_d1</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/gen_noecc_skip.ctrl_bram_out_8_d1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y81.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.132</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/gen_noecc_skip.ctrl_bram_out_8_d1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;0&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y81.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twBEL></twPathDel><twLogDel>1.113</twLogDel><twRouteDel>2.620</twRouteDel><twTotDel>3.733</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.750">Inst_cpu_0/DDR2_SDRAM_mpmc_clk_90_s</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>-0.552</twSlack><twSrc BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/gen_noecc_skip.ctrl_bram_out_8_d1</twSrc><twDest BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twDest><twTotPathDel>3.764</twTotPathDel><twClkSkew dest = "3.354" src = "3.609">0.255</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.255" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.283</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/gen_noecc_skip.ctrl_bram_out_8_d1</twSrc><twDest BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X88Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s</twSrcClk><twPathDel><twSite>SLICE_X88Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/gen_noecc_skip.ctrl_bram_out_8_d1</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/gen_noecc_skip.ctrl_bram_out_8_d1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y83.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.660</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/gen_noecc_skip.ctrl_bram_out_8_d1</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y84.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y84.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.009</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>3.208</twRouteDel><twTotDel>3.764</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.750">Inst_cpu_0/DDR2_SDRAM_mpmc_clk_90_s</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>-0.301</twSlack><twSrc BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_0</twSrc><twDest BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/u_tri_state_dq</twDest><twTotPathDel>5.266</twTotPathDel><twClkSkew dest = "1.570" src = "1.442">-0.128</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.255" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.163</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_0</twSrc><twDest BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/u_tri_state_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.250">Inst_cpu_0/DDR2_SDRAM_mpmc_clk_90_s</twSrcClk><twPathDel><twSite>SLICE_X3Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n&lt;1&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y276.T1</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">4.406</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y276.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/dq_out</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/u_tri_state_dq</twBEL></twPathDel><twLogDel>0.860</twLogDel><twRouteDel>4.406</twRouteDel><twTotDel>5.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">Inst_cpu_0/DDR2_SDRAM_mpmc_clk_90_s</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PERIOD" ><twConstHead uID="121E0758"><twConstName UCFConstName="">TS_Inst_cpu_0_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_ = PERIOD         TIMEGRP         &quot;Inst_cpu_0_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_&quot;         TS_clk_100mhz1 HIGH 50%;</twConstName><twItemCnt>464026</twItemCnt><twErrCntSetup>4</twErrCntSetup><twErrCntEndPt>4</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>20981</twEndPtCnt><twPathErrCnt>4</twPathErrCnt><twMinPer>10.094</twMinPer></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>-0.047</twSlack><twSrc BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy</twSrc><twDest BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dq_2</twDest><twTotPathDel>4.727</twTotPathDel><twClkSkew dest = "3.621" src = "3.649">0.028</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.274" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy</twSrc><twDest BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dq_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s</twSrcClk><twPathDel><twSite>SLICE_X16Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y35.SR</twSite><twDelType>net</twDelType><twFanCnt>209</twFanCnt><twDelInfo twEdge="twRising">3.709</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y35.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dq&lt;3&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dq_2</twBEL></twPathDel><twLogDel>1.018</twLogDel><twRouteDel>3.709</twRouteDel><twTotDel>4.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_cpu_0/dlmb_port_BRAM_Clk</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>-0.045</twSlack><twSrc BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy</twSrc><twDest BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dq_3</twDest><twTotPathDel>4.725</twTotPathDel><twClkSkew dest = "3.621" src = "3.649">0.028</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.274" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy</twSrc><twDest BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dq_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s</twSrcClk><twPathDel><twSite>SLICE_X16Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y35.SR</twSite><twDelType>net</twDelType><twFanCnt>209</twFanCnt><twDelInfo twEdge="twRising">3.709</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y35.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dq&lt;3&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dq_3</twBEL></twPathDel><twLogDel>1.016</twLogDel><twRouteDel>3.709</twRouteDel><twTotDel>4.725</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_cpu_0/dlmb_port_BRAM_Clk</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>-0.044</twSlack><twSrc BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy</twSrc><twDest BELType="FF">Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dq_1</twDest><twTotPathDel>4.724</twTotPathDel><twClkSkew dest = "3.621" src = "3.649">0.028</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.274" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy</twSrc><twDest BELType='FF'>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dq_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s</twSrcClk><twPathDel><twSite>SLICE_X16Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y35.SR</twSite><twDelType>net</twDelType><twFanCnt>209</twFanCnt><twDelInfo twEdge="twRising">3.709</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y35.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dq&lt;3&gt;</twComp><twBEL>Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dq_1</twBEL></twPathDel><twLogDel>1.015</twLogDel><twRouteDel>3.709</twRouteDel><twTotDel>4.724</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_cpu_0/dlmb_port_BRAM_Clk</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PATHDELAY" ><twConstHead uID="0FEF4438"><twConstName UCFConstName="">TS_J_TO_J = MAXDELAY FROM TIMEGRP &quot;J_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 30 ns;</twConstName><twItemCnt>18903</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>941</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>13.073</twMaxDel></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>16.927</twSlack><twSrc BELType="FF">test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twTotPathDel>13.038</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X76Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising">test/raster_sys_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X76Y120.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>test/raster_sys_0/icon1_inst/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y118.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>test/raster_sys_0/icon1_inst/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>test/view_translation_0/pix_fifo_0/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y102.C1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.091</twDelInfo><twComp>test/raster_sys_0/icon1_inst/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>test/raster_sys_0/v0_r&lt;31&gt;</twComp><twBEL>test/raster_sys_0/icon1_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y114.C5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.152</twDelInfo><twComp>test/raster_sys_0/CONTROL0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y114.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;9&gt;</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT&lt;17&gt;240</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y115.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT&lt;17&gt;240</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y115.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT&lt;17&gt;</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT&lt;17&gt;289</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y115.C6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y115.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT&lt;17&gt;</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT&lt;17&gt;_rt_pack_1</twBEL><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/U_MUX8A/YES_LUT6.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y115.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.217</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/MUXAB&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y115.BMUX</twSite><twDelType>Topcb</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>test/line_creator_0/pix_fifo_0/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/MUXAB&lt;0&gt;_rt</twBEL><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/MUXAB&lt;0&gt;_rt_pack_1</twBEL><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/YES_LUT6.U_MUXF8</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y116.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.480</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/MUXABCD&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y116.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>test/world_translation_0/translation_matrix/add_2_3_data2&lt;16&gt;</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX2/YES_LUT6.U_LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y117.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.711</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y117.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/YES_LUT6.U_CS_MUX/I1.U_MUX2/YES_LUT6.U_LUT6</twBEL><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.802</twLogDel><twRouteDel>11.236</twRouteDel><twTotDel>13.038</twTotDel><twDestClk twEdge ="twRising">test/raster_sys_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>16.978</twSlack><twSrc BELType="FF">test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twTotPathDel>12.987</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X76Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising">test/raster_sys_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X76Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>test/raster_sys_0/icon1_inst/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y118.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>test/raster_sys_0/icon1_inst/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>test/view_translation_0/pix_fifo_0/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y102.C1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.091</twDelInfo><twComp>test/raster_sys_0/icon1_inst/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>test/raster_sys_0/v0_r&lt;31&gt;</twComp><twBEL>test/raster_sys_0/icon1_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y114.C5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.152</twDelInfo><twComp>test/raster_sys_0/CONTROL0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y114.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;9&gt;</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT&lt;17&gt;240</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y115.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT&lt;17&gt;240</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y115.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT&lt;17&gt;</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT&lt;17&gt;289</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y115.C6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y115.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT&lt;17&gt;</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT&lt;17&gt;_rt_pack_1</twBEL><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/U_MUX8A/YES_LUT6.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y115.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.217</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/MUXAB&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y115.BMUX</twSite><twDelType>Topcb</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>test/line_creator_0/pix_fifo_0/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/MUXAB&lt;0&gt;_rt</twBEL><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/MUXAB&lt;0&gt;_rt_pack_1</twBEL><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/YES_LUT6.U_MUXF8</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y116.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.480</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/MUXABCD&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y116.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>test/world_translation_0/translation_matrix/add_2_3_data2&lt;16&gt;</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX2/YES_LUT6.U_LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y117.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.711</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y117.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/YES_LUT6.U_CS_MUX/I1.U_MUX2/YES_LUT6.U_LUT6</twBEL><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.802</twLogDel><twRouteDel>11.185</twRouteDel><twTotDel>12.987</twTotDel><twDestClk twEdge ="twRising">test/raster_sys_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>17.196</twSlack><twSrc BELType="FF">test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twTotPathDel>12.769</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X76Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising">test/raster_sys_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X76Y120.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>test/raster_sys_0/icon1_inst/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y118.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>test/raster_sys_0/icon1_inst/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>test/view_translation_0/pix_fifo_0/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y102.C1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.091</twDelInfo><twComp>test/raster_sys_0/icon1_inst/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>test/raster_sys_0/v0_r&lt;31&gt;</twComp><twBEL>test/raster_sys_0/icon1_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y114.C5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.152</twDelInfo><twComp>test/raster_sys_0/CONTROL0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y114.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;9&gt;</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT&lt;17&gt;240</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y115.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT&lt;17&gt;240</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y115.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT&lt;17&gt;</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT&lt;17&gt;289</twBEL><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/U_MUX8A/YES_LUT6.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y115.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.217</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/MUXAB&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y115.BMUX</twSite><twDelType>Topcb</twDelType><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>test/line_creator_0/pix_fifo_0/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/MUXAB&lt;0&gt;_rt</twBEL><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/MUXAB&lt;0&gt;_rt_pack_1</twBEL><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/YES_LUT6.U_MUXF8</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y116.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.480</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/MUXABCD&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y116.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>test/world_translation_0/translation_matrix/add_2_3_data2&lt;16&gt;</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX2/YES_LUT6.U_LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y117.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.711</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y117.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/YES_LUT6.U_CS_MUX/I1.U_MUX2/YES_LUT6.U_LUT6</twBEL><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.705</twLogDel><twRouteDel>11.064</twRouteDel><twTotDel>12.769</twTotDel><twDestClk twEdge ="twRising">test/raster_sys_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PATHDELAY" ><twConstHead uID="0FEF4338"><twConstName UCFConstName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.252</twMaxDel></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>10.748</twSlack><twSrc BELType="FF">test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twDest><twTotPathDel>4.217</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising">test/raster_sys_0/icon1_inst/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y81.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>test/raster_sys_0/icon1_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y101.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.919</twDelInfo><twComp>test/raster_sys_0/icon1_inst/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y101.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y120.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.528</twDelInfo><twComp>test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y120.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>test/raster_sys_0/icon1_inst/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.770</twLogDel><twRouteDel>3.447</twRouteDel><twTotDel>4.217</twTotDel><twDestClk twEdge ="twRising">test/raster_sys_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>10.748</twSlack><twSrc BELType="FF">test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twDest><twTotPathDel>4.217</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising">test/raster_sys_0/icon1_inst/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y81.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>test/raster_sys_0/icon1_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y101.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.919</twDelInfo><twComp>test/raster_sys_0/icon1_inst/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y101.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y120.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.528</twDelInfo><twComp>test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y120.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>test/raster_sys_0/icon1_inst/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twLogDel>0.770</twLogDel><twRouteDel>3.447</twRouteDel><twTotDel>4.217</twTotDel><twDestClk twEdge ="twRising">test/raster_sys_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>10.748</twSlack><twSrc BELType="FF">test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twTotPathDel>4.217</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising">test/raster_sys_0/icon1_inst/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y81.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>test/raster_sys_0/icon1_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y101.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.919</twDelInfo><twComp>test/raster_sys_0/icon1_inst/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y101.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y120.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.528</twDelInfo><twComp>test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y120.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>test/raster_sys_0/icon1_inst/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.770</twLogDel><twRouteDel>3.447</twRouteDel><twTotDel>4.217</twTotDel><twDestClk twEdge ="twRising">test/raster_sys_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PATHDELAY" ><twConstHead uID="0FEF4238"><twConstName UCFConstName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.875</twMaxDel></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>14.125</twSlack><twSrc BELType="FF">test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.840</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising">test/raster_sys_0/icon1_inst/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y81.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>test/raster_sys_0/icon1_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y81.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>test/raster_sys_0/icon1_inst/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>test/raster_sys_0/icon1_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.362</twRouteDel><twTotDel>0.840</twTotDel><twDestClk twEdge ="twRising">test/raster_sys_0/icon1_inst/U0/iUPDATE_OUT</twDestClk><twPctLog>56.9</twPctLog><twPctRoute>43.1</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PATHBLOCK" ><twConstHead uID="02415480"><twConstName UCFConstName="Net sys_rst_pin TIG;">PATH &quot;TS_U_TO_D_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst twConstType="PATHBLOCK" ><twConstHead uID="02415388"><twConstName UCFConstName="Net sys_rst_pin TIG;">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>318</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>194</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt><twUnconstPath twDataPathType = "twDataPathMaxDelay" ><twTotDel>4.077</twTotDel><twSrc BELType="FF">test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twDel>3.501</twDel><twSUTime>0.541</twSUTime><twTotPathDel>4.042</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising">test/raster_sys_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y105.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.518</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y100.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twBEL></twPathDel><twLogDel>2.524</twLogDel><twRouteDel>1.518</twRouteDel><twTotDel>4.042</twTotDel><twDestClk twEdge ="twRising">test/raster_sys_0/v0_push</twDestClk><twPctLog>62.4</twPctLog><twPctRoute>37.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt><twUnconstPath twDataPathType = "twDataPathMaxDelay" ><twTotDel>4.076</twTotDel><twSrc BELType="FF">test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twDel>3.500</twDel><twSUTime>0.541</twSUTime><twTotPathDel>4.041</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising">test/raster_sys_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y105.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.518</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y100.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twBEL></twPathDel><twLogDel>2.523</twLogDel><twRouteDel>1.518</twRouteDel><twTotDel>4.041</twTotDel><twDestClk twEdge ="twRising">test/raster_sys_0/v0_push</twDestClk><twPctLog>62.4</twPctLog><twPctRoute>37.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt><twUnconstPath twDataPathType = "twDataPathMaxDelay" ><twTotDel>4.068</twTotDel><twSrc BELType="FF">test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE</twDest><twDel>3.486</twDel><twSUTime>0.547</twSUTime><twTotPathDel>4.033</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising">test/raster_sys_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X24Y109.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>test/raster_sys_0/inst_tri_z_buffer/inst_z_buffer_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_mux000049</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y115.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y115.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;10&gt;</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE</twBEL></twPathDel><twLogDel>2.530</twLogDel><twRouteDel>1.503</twRouteDel><twTotDel>4.033</twTotDel><twDestClk twEdge ="twRising">test/raster_sys_0/v0_push</twDestClk><twPctLog>62.7</twPctLog><twPctRoute>37.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst twConstType="PATHBLOCK" ><twConstHead uID="02415290"><twConstName UCFConstName="Net sys_rst_pin TIG;">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>559</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>504</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt><twUnconstPath twDataPathType = "twDataPathMaxDelay" ><twTotDel>5.862</twTotDel><twSrc BELType="FF">test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twSrc><twDest BELType="FF">test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>5.817</twDel><twSUTime>0.010</twSUTime><twTotPathDel>5.827</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twSrc><twDest BELType='FF'>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X28Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">test/raster_sys_0/v0_push</twSrcClk><twPathDel><twSite>SLICE_X28Y121.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;4&gt;</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.289</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y121.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>test/world_translation_0/translation_matrix/mult_1/blk00000003/sig00000134</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/YES_LUT6.U_CS_MUX/I3.U_MUX8/U_MUX4B/YES_LUT6.U_LUT6</twBEL><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/YES_LUT6.U_CS_MUX/I3.U_MUX8/YES_LUT6.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y113.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.906</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/DSTAT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y113.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/YES_LUT6.U_CS_MUX/I3.U_MUX8/U_MUX4B/YES_LUT6.U_LUT6</twBEL><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/YES_LUT6.U_CS_MUX/I3.U_MUX8/YES_LUT6.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y117.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y117.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/YES_LUT6.U_CS_MUX/I1.U_MUX2/YES_LUT6.U_LUT6</twBEL><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.229</twLogDel><twRouteDel>4.598</twRouteDel><twTotDel>5.827</twTotDel><twDestClk twEdge ="twRising">test/raster_sys_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt><twUnconstPath twDataPathType = "twDataPathMaxDelay" ><twTotDel>5.836</twTotDel><twSrc BELType="FF">test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twSrc><twDest BELType="FF">test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>5.791</twDel><twSUTime>0.010</twSUTime><twTotPathDel>5.801</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twSrc><twDest BELType='FF'>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X28Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">test/raster_sys_0/v0_push</twSrcClk><twPathDel><twSite>SLICE_X28Y121.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;4&gt;</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y121.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.263</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y121.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>test/world_translation_0/translation_matrix/mult_1/blk00000003/sig00000134</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/YES_LUT6.U_CS_MUX/I3.U_MUX8/U_MUX4B/YES_LUT6.U_LUT6</twBEL><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/YES_LUT6.U_CS_MUX/I3.U_MUX8/YES_LUT6.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y113.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.906</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/DSTAT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y113.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/YES_LUT6.U_CS_MUX/I3.U_MUX8/U_MUX4B/YES_LUT6.U_LUT6</twBEL><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/YES_LUT6.U_CS_MUX/I3.U_MUX8/YES_LUT6.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y117.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y117.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/YES_LUT6.U_CS_MUX/I1.U_MUX2/YES_LUT6.U_LUT6</twBEL><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.229</twLogDel><twRouteDel>4.572</twRouteDel><twTotDel>5.801</twTotDel><twDestClk twEdge ="twRising">test/raster_sys_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt><twUnconstPath twDataPathType = "twDataPathMaxDelay" ><twTotDel>5.715</twTotDel><twSrc BELType="FF">test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ</twSrc><twDest BELType="FF">test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>5.670</twDel><twSUTime>0.010</twSUTime><twTotPathDel>5.680</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ</twSrc><twDest BELType='FF'>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X29Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">test/raster_sys_0/v0_push</twSrcClk><twPathDel><twSite>SLICE_X29Y121.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;0&gt;</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y121.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y121.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>test/world_translation_0/translation_matrix/mult_1/blk00000003/sig00000134</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/YES_LUT6.U_CS_MUX/I3.U_MUX8/U_MUX4A/YES_LUT6.U_LUT6</twBEL><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/YES_LUT6.U_CS_MUX/I3.U_MUX8/YES_LUT6.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y113.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.906</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/DSTAT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y113.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/YES_LUT6.U_CS_MUX/I3.U_MUX8/U_MUX4B/YES_LUT6.U_LUT6</twBEL><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/YES_LUT6.U_CS_MUX/I3.U_MUX8/YES_LUT6.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y117.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y117.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/YES_LUT6.U_CS_MUX/I1.U_MUX2/YES_LUT6.U_LUT6</twBEL><twBEL>test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.205</twLogDel><twRouteDel>4.475</twRouteDel><twTotDel>5.680</twTotDel><twDestClk twEdge ="twRising">test/raster_sys_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConstRollupTable uID="121E0CD0"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="N/A" actualRollup="16.173" errors="0" errorRollup="1118" items="0" itemsRollup="4711790724"/><twConstRollup name="TS_MC_RD_DATA_SEL" fullName="TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;" type="child" depth="1" requirement="20.000" prefType="maxdelay" actual="5.231" actualRollup="N/A" errors="0" errorRollup="0" items="384" itemsRollup="0"/><twConstRollup name="TS_MC_PHY_INIT_DATA_SEL_0" fullName="TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_sys_clk_pin * 2;" type="child" depth="1" requirement="20.000" prefType="maxdelay" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_MC_PHY_INIT_DATA_SEL_90" fullName="TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_sys_clk_pin * 2;" type="child" depth="1" requirement="20.000" prefType="maxdelay" actual="4.003" actualRollup="N/A" errors="0" errorRollup="0" items="34" itemsRollup="0"/><twConstRollup name="TS_MC_GATE_DLY" fullName="TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;" type="child" depth="1" requirement="20.000" prefType="maxdelay" actual="3.448" actualRollup="N/A" errors="0" errorRollup="0" items="40" itemsRollup="0"/><twConstRollup name="TS_MC_RDEN_DLY" fullName="TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;" type="child" depth="1" requirement="20.000" prefType="maxdelay" actual="1.956" actualRollup="N/A" errors="0" errorRollup="0" items="5" itemsRollup="0"/><twConstRollup name="TS_MC_CAL_RDEN_DLY" fullName="TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;" type="child" depth="1" requirement="20.000" prefType="maxdelay" actual="1.991" actualRollup="N/A" errors="0" errorRollup="0" items="5" itemsRollup="0"/><twConstRollup name="TS_clk_100mhz1" fullName="TS_clk_100mhz1 = PERIOD TIMEGRP &quot;clk_100mhz1&quot; TS_sys_clk_pin HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="16.173" actualRollup="11.504" errors="1026" errorRollup="92" items="4711317011" itemsRollup="471628"/><twConstRollup name="TS_Inst_cpu_0_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" fullName="TS_Inst_cpu_0_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ = PERIOD         TIMEGRP         &quot;Inst_cpu_0_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_&quot;         TS_clk_100mhz1 / 2 HIGH 50%;" type="child" depth="2" requirement="5.000" prefType="period" actual="5.614" actualRollup="N/A" errors="68" errorRollup="0" items="6708" itemsRollup="0"/><twConstRollup name="TS_Inst_cpu_0_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_" fullName="TS_Inst_cpu_0_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_ = PERIOD         TIMEGRP         &quot;Inst_cpu_0_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_&quot;         TS_clk_100mhz1 / 2 PHASE 1.25 ns HIGH 50%;" type="child" depth="2" requirement="5.000" prefType="period" actual="5.752" actualRollup="N/A" errors="20" errorRollup="0" items="894" itemsRollup="0"/><twConstRollup name="TS_Inst_cpu_0_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_" fullName="TS_Inst_cpu_0_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_ = PERIOD         TIMEGRP         &quot;Inst_cpu_0_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_&quot;         TS_clk_100mhz1 HIGH 50%;" type="child" depth="2" requirement="10.000" prefType="period" actual="10.094" actualRollup="N/A" errors="4" errorRollup="0" items="464026" itemsRollup="0"/><twConstRollup name="TS_test_raster_sys_0_vga_clk1" fullName="TS_test_raster_sys_0_vga_clk1 = PERIOD TIMEGRP &quot;test_raster_sys_0_vga_clk1&quot;         TS_sys_clk_pin * 4 HIGH 50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="39.840" actualRollup="N/A" errors="0" errorRollup="0" items="1617" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt>5</twUnmetConstCnt><twDataSheet twNameLen="33"><twClk2SUList twDestWidth = "31"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS&lt;0&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS&lt;0&gt;</twSrc><twFallRise>1.828</twFallRise><twFallFall>1.852</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n&lt;0&gt;</twSrc><twFallRise>1.828</twFallRise><twFallFall>1.852</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "31"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS&lt;1&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS&lt;1&gt;</twSrc><twFallRise>1.690</twFallRise><twFallFall>1.714</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n&lt;1&gt;</twSrc><twFallRise>1.690</twFallRise><twFallFall>1.714</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "31"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS&lt;2&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS&lt;2&gt;</twSrc><twFallRise>1.820</twFallRise><twFallFall>1.844</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n&lt;2&gt;</twSrc><twFallRise>1.820</twFallRise><twFallFall>1.844</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "31"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS&lt;3&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS&lt;3&gt;</twSrc><twFallRise>1.788</twFallRise><twFallFall>1.812</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n&lt;3&gt;</twSrc><twFallRise>1.788</twFallRise><twFallFall>1.812</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "31"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS&lt;4&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS&lt;4&gt;</twSrc><twFallRise>1.801</twFallRise><twFallFall>1.825</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n&lt;4&gt;</twSrc><twFallRise>1.801</twFallRise><twFallFall>1.825</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "31"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS&lt;5&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS&lt;5&gt;</twSrc><twFallRise>1.887</twFallRise><twFallFall>1.911</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n&lt;5&gt;</twSrc><twFallRise>1.887</twFallRise><twFallFall>1.911</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "31"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS&lt;6&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS&lt;6&gt;</twSrc><twFallRise>1.812</twFallRise><twFallFall>1.836</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n&lt;6&gt;</twSrc><twFallRise>1.812</twFallRise><twFallFall>1.836</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "31"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS&lt;7&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS&lt;7&gt;</twSrc><twFallRise>1.827</twFallRise><twFallFall>1.851</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n&lt;7&gt;</twSrc><twFallRise>1.827</twFallRise><twFallFall>1.851</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "31"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n&lt;0&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS&lt;0&gt;</twSrc><twFallRise>1.828</twFallRise><twFallFall>1.852</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n&lt;0&gt;</twSrc><twFallRise>1.828</twFallRise><twFallFall>1.852</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "31"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n&lt;1&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS&lt;1&gt;</twSrc><twFallRise>1.690</twFallRise><twFallFall>1.714</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n&lt;1&gt;</twSrc><twFallRise>1.690</twFallRise><twFallFall>1.714</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "31"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n&lt;2&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS&lt;2&gt;</twSrc><twFallRise>1.820</twFallRise><twFallFall>1.844</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n&lt;2&gt;</twSrc><twFallRise>1.820</twFallRise><twFallFall>1.844</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "31"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n&lt;3&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS&lt;3&gt;</twSrc><twFallRise>1.788</twFallRise><twFallFall>1.812</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n&lt;3&gt;</twSrc><twFallRise>1.788</twFallRise><twFallFall>1.812</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "31"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n&lt;4&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS&lt;4&gt;</twSrc><twFallRise>1.801</twFallRise><twFallFall>1.825</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n&lt;4&gt;</twSrc><twFallRise>1.801</twFallRise><twFallFall>1.825</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "31"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n&lt;5&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS&lt;5&gt;</twSrc><twFallRise>1.887</twFallRise><twFallFall>1.911</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n&lt;5&gt;</twSrc><twFallRise>1.887</twFallRise><twFallFall>1.911</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "31"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n&lt;6&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS&lt;6&gt;</twSrc><twFallRise>1.812</twFallRise><twFallFall>1.836</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n&lt;6&gt;</twSrc><twFallRise>1.812</twFallRise><twFallFall>1.836</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "31"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n&lt;7&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS&lt;7&gt;</twSrc><twFallRise>1.827</twFallRise><twFallFall>1.851</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n&lt;7&gt;</twSrc><twFallRise>1.827</twFallRise><twFallFall>1.851</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "41"><twDest>fpga_0_SysACE_CompactFlash_SysACE_CLK_pin</twDest><twClk2SU><twSrc>fpga_0_SysACE_CompactFlash_SysACE_CLK_pin</twSrc><twRiseRise>4.341</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "11"><twDest>sys_clk_pin</twDest><twClk2SU><twSrc>sys_clk_pin</twSrc><twRiseRise>16.173</twRiseRise><twFallRise>2.929</twFallRise><twRiseFall>9.960</twRiseFall><twFallFall>4.921</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum><twErrCnt>1119</twErrCnt><twScore>3531442</twScore><twConstCov><twPathCnt>4711810813</twPathCnt><twNetCnt>16</twNetCnt><twConnCnt>90441</twConnCnt></twConstCov><twStats><twMinPer>39.840</twMinPer><twFootnote number="1" /><twMaxFreq>25.100</twMaxFreq><twMaxFromToDel>13.073</twMaxFromToDel><twMaxNetDel>0.838</twMaxNetDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Sep 22 20:19:03 2011 </twTimestamp></twFoot><twClientInfo><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 672 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
