VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob126_circuit6_test.sv:35: $finish called at 565 (1ps)
Hint: Output 'q' has no mismatches.
Hint: Total mismatched samples is 0 out of 113 samples

Simulation finished at 565 ps
Mismatches: 0 in 113 samples
