{
  "module_name": "regs.h",
  "hash_id": "3ed86a71a6b550cc1009062bbb57c6109fa42df2cf42daeb604f3968813b24e1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/mediatek/mt76/mt7921/regs.h",
  "human_readable_source": " \n \n\n#ifndef __MT7921_REGS_H\n#define __MT7921_REGS_H\n\n#include \"../mt792x_regs.h\"\n\n#define MT_MDP_BASE\t\t\t0x820cd000\n#define MT_MDP(ofs)\t\t\t(MT_MDP_BASE + (ofs))\n\n#define MT_MDP_DCR0\t\t\tMT_MDP(0x000)\n#define MT_MDP_DCR0_DAMSDU_EN\t\tBIT(15)\n#define MT_MDP_DCR0_RX_HDR_TRANS_EN\tBIT(19)\n\n#define MT_MDP_DCR1\t\t\tMT_MDP(0x004)\n#define MT_MDP_DCR1_MAX_RX_LEN\t\tGENMASK(15, 3)\n\n#define MT_MDP_BNRCFR0(_band)\t\tMT_MDP(0x070 + ((_band) << 8))\n#define MT_MDP_RCFR0_MCU_RX_MGMT\tGENMASK(5, 4)\n#define MT_MDP_RCFR0_MCU_RX_CTL_NON_BAR\tGENMASK(7, 6)\n#define MT_MDP_RCFR0_MCU_RX_CTL_BAR\tGENMASK(9, 8)\n\n#define MT_MDP_BNRCFR1(_band)\t\tMT_MDP(0x074 + ((_band) << 8))\n#define MT_MDP_RCFR1_MCU_RX_BYPASS\tGENMASK(23, 22)\n#define MT_MDP_RCFR1_RX_DROPPED_UCAST\tGENMASK(28, 27)\n#define MT_MDP_RCFR1_RX_DROPPED_MCAST\tGENMASK(30, 29)\n#define MT_MDP_TO_HIF\t\t\t0\n#define MT_MDP_TO_WM\t\t\t1\n\n#define MT_WFDMA0_HOST_INT_ENA\t\tMT_WFDMA0(0x204)\n#define HOST_TX_DONE_INT_ENA8\t\tBIT(12)\n#define HOST_TX_DONE_INT_ENA9\t\tBIT(13)\n#define HOST_TX_DONE_INT_ENA10\t\tBIT(14)\n#define HOST_TX_DONE_INT_ENA11\t\tBIT(15)\n#define HOST_TX_DONE_INT_ENA12\t\tBIT(16)\n#define HOST_TX_DONE_INT_ENA13\t\tBIT(17)\n#define HOST_TX_DONE_INT_ENA14\t\tBIT(18)\n#define HOST_RX_DONE_INT_ENA4\t\tBIT(22)\n#define HOST_RX_DONE_INT_ENA5\t\tBIT(23)\n#define HOST_TX_DONE_INT_ENA16\t\tBIT(26)\n#define HOST_TX_DONE_INT_ENA17\t\tBIT(27)\n\n \n#define MT_INT_RX_DONE_DATA\t\tHOST_RX_DONE_INT_ENA2\n#define MT_INT_RX_DONE_WM\t\tHOST_RX_DONE_INT_ENA0\n#define MT_INT_RX_DONE_WM2\t\tHOST_RX_DONE_INT_ENA4\n#define MT_INT_RX_DONE_ALL\t\t(MT_INT_RX_DONE_DATA | \\\n\t\t\t\t\t MT_INT_RX_DONE_WM | \\\n\t\t\t\t\t MT_INT_RX_DONE_WM2)\n#define MT_INT_TX_DONE_MCU_WM\t\tHOST_TX_DONE_INT_ENA17\n#define MT_INT_TX_DONE_FWDL\t\tHOST_TX_DONE_INT_ENA16\n#define MT_INT_TX_DONE_BAND0\t\tHOST_TX_DONE_INT_ENA0\n\n#define MT_INT_TX_DONE_MCU\t\t(MT_INT_TX_DONE_MCU_WM |\t\\\n\t\t\t\t\t MT_INT_TX_DONE_FWDL)\n#define MT_INT_TX_DONE_ALL\t\t(MT_INT_TX_DONE_MCU_WM |\t\\\n\t\t\t\t\t MT_INT_TX_DONE_BAND0 |\t\\\n\t\t\t\t\tGENMASK(18, 4))\n\n#define MT_RX_DATA_RING_BASE\t\tMT_WFDMA0(0x520)\n\n#define MT_INFRA_CFG_BASE\t\t0xfe000\n#define MT_INFRA(ofs)\t\t\t(MT_INFRA_CFG_BASE + (ofs))\n\n#define MT_HIF_REMAP_L1\t\t\tMT_INFRA(0x24c)\n#define MT_HIF_REMAP_L1_MASK\t\tGENMASK(15, 0)\n#define MT_HIF_REMAP_L1_OFFSET\t\tGENMASK(15, 0)\n#define MT_HIF_REMAP_L1_BASE\t\tGENMASK(31, 16)\n#define MT_HIF_REMAP_BASE_L1\t\t0x40000\n\n#define MT_WFSYS_SW_RST_B\t\t0x18000140\n\n#define MT_WTBLON_TOP_WDUCR\t\tMT_WTBLON_TOP(0x200)\n#define MT_WTBLON_TOP_WDUCR_GROUP\tGENMASK(2, 0)\n\n#define MT_WTBL_UPDATE\t\t\tMT_WTBLON_TOP(0x230)\n#define MT_WTBL_UPDATE_WLAN_IDX\t\tGENMASK(9, 0)\n#define MT_WTBL_UPDATE_ADM_COUNT_CLEAR\tBIT(12)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}