
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chmod_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004014e8 <.init>:
  4014e8:	stp	x29, x30, [sp, #-16]!
  4014ec:	mov	x29, sp
  4014f0:	bl	401930 <__fxstatat@plt+0x60>
  4014f4:	ldp	x29, x30, [sp], #16
  4014f8:	ret

Disassembly of section .plt:

0000000000401500 <mbrtowc@plt-0x20>:
  401500:	stp	x16, x30, [sp, #-16]!
  401504:	adrp	x16, 41a000 <__fxstatat@plt+0x18730>
  401508:	ldr	x17, [x16, #4088]
  40150c:	add	x16, x16, #0xff8
  401510:	br	x17
  401514:	nop
  401518:	nop
  40151c:	nop

0000000000401520 <mbrtowc@plt>:
  401520:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401524:	ldr	x17, [x16]
  401528:	add	x16, x16, #0x0
  40152c:	br	x17

0000000000401530 <memcpy@plt>:
  401530:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401534:	ldr	x17, [x16, #8]
  401538:	add	x16, x16, #0x8
  40153c:	br	x17

0000000000401540 <memmove@plt>:
  401540:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401544:	ldr	x17, [x16, #16]
  401548:	add	x16, x16, #0x10
  40154c:	br	x17

0000000000401550 <_exit@plt>:
  401550:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401554:	ldr	x17, [x16, #24]
  401558:	add	x16, x16, #0x18
  40155c:	br	x17

0000000000401560 <strlen@plt>:
  401560:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401564:	ldr	x17, [x16, #32]
  401568:	add	x16, x16, #0x20
  40156c:	br	x17

0000000000401570 <exit@plt>:
  401570:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401574:	ldr	x17, [x16, #40]
  401578:	add	x16, x16, #0x28
  40157c:	br	x17

0000000000401580 <error@plt>:
  401580:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401584:	ldr	x17, [x16, #48]
  401588:	add	x16, x16, #0x30
  40158c:	br	x17

0000000000401590 <fchdir@plt>:
  401590:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401594:	ldr	x17, [x16, #56]
  401598:	add	x16, x16, #0x38
  40159c:	br	x17

00000000004015a0 <__cxa_atexit@plt>:
  4015a0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4015a4:	ldr	x17, [x16, #64]
  4015a8:	add	x16, x16, #0x40
  4015ac:	br	x17

00000000004015b0 <qsort@plt>:
  4015b0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4015b4:	ldr	x17, [x16, #72]
  4015b8:	add	x16, x16, #0x48
  4015bc:	br	x17

00000000004015c0 <lseek@plt>:
  4015c0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4015c4:	ldr	x17, [x16, #80]
  4015c8:	add	x16, x16, #0x50
  4015cc:	br	x17

00000000004015d0 <__fpending@plt>:
  4015d0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4015d4:	ldr	x17, [x16, #88]
  4015d8:	add	x16, x16, #0x58
  4015dc:	br	x17

00000000004015e0 <fileno@plt>:
  4015e0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4015e4:	ldr	x17, [x16, #96]
  4015e8:	add	x16, x16, #0x60
  4015ec:	br	x17

00000000004015f0 <fclose@plt>:
  4015f0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4015f4:	ldr	x17, [x16, #104]
  4015f8:	add	x16, x16, #0x68
  4015fc:	br	x17

0000000000401600 <nl_langinfo@plt>:
  401600:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401604:	ldr	x17, [x16, #112]
  401608:	add	x16, x16, #0x70
  40160c:	br	x17

0000000000401610 <malloc@plt>:
  401610:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401614:	ldr	x17, [x16, #120]
  401618:	add	x16, x16, #0x78
  40161c:	br	x17

0000000000401620 <open@plt>:
  401620:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401624:	ldr	x17, [x16, #128]
  401628:	add	x16, x16, #0x80
  40162c:	br	x17

0000000000401630 <strncmp@plt>:
  401630:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401634:	ldr	x17, [x16, #136]
  401638:	add	x16, x16, #0x88
  40163c:	br	x17

0000000000401640 <bindtextdomain@plt>:
  401640:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401644:	ldr	x17, [x16, #144]
  401648:	add	x16, x16, #0x90
  40164c:	br	x17

0000000000401650 <__libc_start_main@plt>:
  401650:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401654:	ldr	x17, [x16, #152]
  401658:	add	x16, x16, #0x98
  40165c:	br	x17

0000000000401660 <__printf_chk@plt>:
  401660:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401664:	ldr	x17, [x16, #160]
  401668:	add	x16, x16, #0xa0
  40166c:	br	x17

0000000000401670 <fstatfs@plt>:
  401670:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401674:	ldr	x17, [x16, #168]
  401678:	add	x16, x16, #0xa8
  40167c:	br	x17

0000000000401680 <memset@plt>:
  401680:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401684:	ldr	x17, [x16, #176]
  401688:	add	x16, x16, #0xb0
  40168c:	br	x17

0000000000401690 <calloc@plt>:
  401690:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401694:	ldr	x17, [x16, #184]
  401698:	add	x16, x16, #0xb8
  40169c:	br	x17

00000000004016a0 <bcmp@plt>:
  4016a0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4016a4:	ldr	x17, [x16, #192]
  4016a8:	add	x16, x16, #0xc0
  4016ac:	br	x17

00000000004016b0 <readdir@plt>:
  4016b0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4016b4:	ldr	x17, [x16, #200]
  4016b8:	add	x16, x16, #0xc8
  4016bc:	br	x17

00000000004016c0 <realloc@plt>:
  4016c0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4016c4:	ldr	x17, [x16, #208]
  4016c8:	add	x16, x16, #0xd0
  4016cc:	br	x17

00000000004016d0 <closedir@plt>:
  4016d0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4016d4:	ldr	x17, [x16, #216]
  4016d8:	add	x16, x16, #0xd8
  4016dc:	br	x17

00000000004016e0 <close@plt>:
  4016e0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4016e4:	ldr	x17, [x16, #224]
  4016e8:	add	x16, x16, #0xe0
  4016ec:	br	x17

00000000004016f0 <strrchr@plt>:
  4016f0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4016f4:	ldr	x17, [x16, #232]
  4016f8:	add	x16, x16, #0xe8
  4016fc:	br	x17

0000000000401700 <__gmon_start__@plt>:
  401700:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401704:	ldr	x17, [x16, #240]
  401708:	add	x16, x16, #0xf0
  40170c:	br	x17

0000000000401710 <fdopendir@plt>:
  401710:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401714:	ldr	x17, [x16, #248]
  401718:	add	x16, x16, #0xf8
  40171c:	br	x17

0000000000401720 <abort@plt>:
  401720:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401724:	ldr	x17, [x16, #256]
  401728:	add	x16, x16, #0x100
  40172c:	br	x17

0000000000401730 <mbsinit@plt>:
  401730:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401734:	ldr	x17, [x16, #264]
  401738:	add	x16, x16, #0x108
  40173c:	br	x17

0000000000401740 <textdomain@plt>:
  401740:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401744:	ldr	x17, [x16, #272]
  401748:	add	x16, x16, #0x110
  40174c:	br	x17

0000000000401750 <getopt_long@plt>:
  401750:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401754:	ldr	x17, [x16, #280]
  401758:	add	x16, x16, #0x118
  40175c:	br	x17

0000000000401760 <__fprintf_chk@plt>:
  401760:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401764:	ldr	x17, [x16, #288]
  401768:	add	x16, x16, #0x120
  40176c:	br	x17

0000000000401770 <strcmp@plt>:
  401770:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401774:	ldr	x17, [x16, #296]
  401778:	add	x16, x16, #0x128
  40177c:	br	x17

0000000000401780 <__ctype_b_loc@plt>:
  401780:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401784:	ldr	x17, [x16, #304]
  401788:	add	x16, x16, #0x130
  40178c:	br	x17

0000000000401790 <fseeko@plt>:
  401790:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401794:	ldr	x17, [x16, #312]
  401798:	add	x16, x16, #0x138
  40179c:	br	x17

00000000004017a0 <free@plt>:
  4017a0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4017a4:	ldr	x17, [x16, #320]
  4017a8:	add	x16, x16, #0x140
  4017ac:	br	x17

00000000004017b0 <__ctype_get_mb_cur_max@plt>:
  4017b0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4017b4:	ldr	x17, [x16, #328]
  4017b8:	add	x16, x16, #0x148
  4017bc:	br	x17

00000000004017c0 <fwrite@plt>:
  4017c0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4017c4:	ldr	x17, [x16, #336]
  4017c8:	add	x16, x16, #0x150
  4017cc:	br	x17

00000000004017d0 <fcntl@plt>:
  4017d0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4017d4:	ldr	x17, [x16, #344]
  4017d8:	add	x16, x16, #0x158
  4017dc:	br	x17

00000000004017e0 <fflush@plt>:
  4017e0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4017e4:	ldr	x17, [x16, #352]
  4017e8:	add	x16, x16, #0x160
  4017ec:	br	x17

00000000004017f0 <dirfd@plt>:
  4017f0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4017f4:	ldr	x17, [x16, #360]
  4017f8:	add	x16, x16, #0x168
  4017fc:	br	x17

0000000000401800 <__lxstat@plt>:
  401800:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401804:	ldr	x17, [x16, #368]
  401808:	add	x16, x16, #0x170
  40180c:	br	x17

0000000000401810 <__fxstat@plt>:
  401810:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401814:	ldr	x17, [x16, #376]
  401818:	add	x16, x16, #0x178
  40181c:	br	x17

0000000000401820 <dcgettext@plt>:
  401820:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401824:	ldr	x17, [x16, #384]
  401828:	add	x16, x16, #0x180
  40182c:	br	x17

0000000000401830 <fputs_unlocked@plt>:
  401830:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401834:	ldr	x17, [x16, #392]
  401838:	add	x16, x16, #0x188
  40183c:	br	x17

0000000000401840 <__freading@plt>:
  401840:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401844:	ldr	x17, [x16, #400]
  401848:	add	x16, x16, #0x190
  40184c:	br	x17

0000000000401850 <iswprint@plt>:
  401850:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401854:	ldr	x17, [x16, #408]
  401858:	add	x16, x16, #0x198
  40185c:	br	x17

0000000000401860 <umask@plt>:
  401860:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401864:	ldr	x17, [x16, #416]
  401868:	add	x16, x16, #0x1a0
  40186c:	br	x17

0000000000401870 <openat@plt>:
  401870:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401874:	ldr	x17, [x16, #424]
  401878:	add	x16, x16, #0x1a8
  40187c:	br	x17

0000000000401880 <__assert_fail@plt>:
  401880:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401884:	ldr	x17, [x16, #432]
  401888:	add	x16, x16, #0x1b0
  40188c:	br	x17

0000000000401890 <__errno_location@plt>:
  401890:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  401894:	ldr	x17, [x16, #440]
  401898:	add	x16, x16, #0x1b8
  40189c:	br	x17

00000000004018a0 <__xstat@plt>:
  4018a0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4018a4:	ldr	x17, [x16, #448]
  4018a8:	add	x16, x16, #0x1c0
  4018ac:	br	x17

00000000004018b0 <fchmodat@plt>:
  4018b0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4018b4:	ldr	x17, [x16, #456]
  4018b8:	add	x16, x16, #0x1c8
  4018bc:	br	x17

00000000004018c0 <setlocale@plt>:
  4018c0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4018c4:	ldr	x17, [x16, #464]
  4018c8:	add	x16, x16, #0x1d0
  4018cc:	br	x17

00000000004018d0 <__fxstatat@plt>:
  4018d0:	adrp	x16, 41b000 <__fxstatat@plt+0x19730>
  4018d4:	ldr	x17, [x16, #472]
  4018d8:	add	x16, x16, #0x1d8
  4018dc:	br	x17

Disassembly of section .text:

00000000004018e0 <.text>:
  4018e0:	mov	x29, #0x0                   	// #0
  4018e4:	mov	x30, #0x0                   	// #0
  4018e8:	mov	x5, x0
  4018ec:	ldr	x1, [sp]
  4018f0:	add	x2, sp, #0x8
  4018f4:	mov	x6, sp
  4018f8:	movz	x0, #0x0, lsl #48
  4018fc:	movk	x0, #0x0, lsl #32
  401900:	movk	x0, #0x40, lsl #16
  401904:	movk	x0, #0x1c98
  401908:	movz	x3, #0x0, lsl #48
  40190c:	movk	x3, #0x0, lsl #32
  401910:	movk	x3, #0x40, lsl #16
  401914:	movk	x3, #0x8d70
  401918:	movz	x4, #0x0, lsl #48
  40191c:	movk	x4, #0x0, lsl #32
  401920:	movk	x4, #0x40, lsl #16
  401924:	movk	x4, #0x8df0
  401928:	bl	401650 <__libc_start_main@plt>
  40192c:	bl	401720 <abort@plt>
  401930:	adrp	x0, 41a000 <__fxstatat@plt+0x18730>
  401934:	ldr	x0, [x0, #4064]
  401938:	cbz	x0, 401940 <__fxstatat@plt+0x70>
  40193c:	b	401700 <__gmon_start__@plt>
  401940:	ret
  401944:	nop
  401948:	adrp	x0, 41b000 <__fxstatat@plt+0x19730>
  40194c:	add	x0, x0, #0x260
  401950:	adrp	x1, 41b000 <__fxstatat@plt+0x19730>
  401954:	add	x1, x1, #0x260
  401958:	cmp	x1, x0
  40195c:	b.eq	401974 <__fxstatat@plt+0xa4>  // b.none
  401960:	adrp	x1, 408000 <__fxstatat@plt+0x6730>
  401964:	ldr	x1, [x1, #3616]
  401968:	cbz	x1, 401974 <__fxstatat@plt+0xa4>
  40196c:	mov	x16, x1
  401970:	br	x16
  401974:	ret
  401978:	adrp	x0, 41b000 <__fxstatat@plt+0x19730>
  40197c:	add	x0, x0, #0x260
  401980:	adrp	x1, 41b000 <__fxstatat@plt+0x19730>
  401984:	add	x1, x1, #0x260
  401988:	sub	x1, x1, x0
  40198c:	lsr	x2, x1, #63
  401990:	add	x1, x2, x1, asr #3
  401994:	cmp	xzr, x1, asr #1
  401998:	asr	x1, x1, #1
  40199c:	b.eq	4019b4 <__fxstatat@plt+0xe4>  // b.none
  4019a0:	adrp	x2, 408000 <__fxstatat@plt+0x6730>
  4019a4:	ldr	x2, [x2, #3624]
  4019a8:	cbz	x2, 4019b4 <__fxstatat@plt+0xe4>
  4019ac:	mov	x16, x2
  4019b0:	br	x16
  4019b4:	ret
  4019b8:	stp	x29, x30, [sp, #-32]!
  4019bc:	mov	x29, sp
  4019c0:	str	x19, [sp, #16]
  4019c4:	adrp	x19, 41b000 <__fxstatat@plt+0x19730>
  4019c8:	ldrb	w0, [x19, #656]
  4019cc:	cbnz	w0, 4019dc <__fxstatat@plt+0x10c>
  4019d0:	bl	401948 <__fxstatat@plt+0x78>
  4019d4:	mov	w0, #0x1                   	// #1
  4019d8:	strb	w0, [x19, #656]
  4019dc:	ldr	x19, [sp, #16]
  4019e0:	ldp	x29, x30, [sp], #32
  4019e4:	ret
  4019e8:	b	401978 <__fxstatat@plt+0xa8>
  4019ec:	sub	sp, sp, #0xa0
  4019f0:	stp	x20, x19, [sp, #144]
  4019f4:	mov	w19, w0
  4019f8:	stp	x29, x30, [sp, #112]
  4019fc:	stp	x22, x21, [sp, #128]
  401a00:	add	x29, sp, #0x70
  401a04:	cbnz	w0, 401c5c <__fxstatat@plt+0x38c>
  401a08:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401a0c:	add	x1, x1, #0x23f
  401a10:	mov	w2, #0x5                   	// #5
  401a14:	mov	x0, xzr
  401a18:	bl	401820 <dcgettext@plt>
  401a1c:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  401a20:	ldr	x2, [x8, #728]
  401a24:	mov	x1, x0
  401a28:	mov	w0, #0x1                   	// #1
  401a2c:	mov	x3, x2
  401a30:	mov	x4, x2
  401a34:	bl	401660 <__printf_chk@plt>
  401a38:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401a3c:	add	x1, x1, #0x2c6
  401a40:	mov	w2, #0x5                   	// #5
  401a44:	mov	x0, xzr
  401a48:	bl	401820 <dcgettext@plt>
  401a4c:	adrp	x22, 41b000 <__fxstatat@plt+0x19730>
  401a50:	ldr	x1, [x22, #640]
  401a54:	bl	401830 <fputs_unlocked@plt>
  401a58:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401a5c:	add	x1, x1, #0x32f
  401a60:	mov	w2, #0x5                   	// #5
  401a64:	mov	x0, xzr
  401a68:	bl	401820 <dcgettext@plt>
  401a6c:	ldr	x1, [x22, #640]
  401a70:	bl	401830 <fputs_unlocked@plt>
  401a74:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401a78:	add	x1, x1, #0x3f8
  401a7c:	mov	w2, #0x5                   	// #5
  401a80:	mov	x0, xzr
  401a84:	bl	401820 <dcgettext@plt>
  401a88:	ldr	x1, [x22, #640]
  401a8c:	bl	401830 <fputs_unlocked@plt>
  401a90:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401a94:	add	x1, x1, #0x478
  401a98:	mov	w2, #0x5                   	// #5
  401a9c:	mov	x0, xzr
  401aa0:	bl	401820 <dcgettext@plt>
  401aa4:	ldr	x1, [x22, #640]
  401aa8:	bl	401830 <fputs_unlocked@plt>
  401aac:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401ab0:	add	x1, x1, #0x4ba
  401ab4:	mov	w2, #0x5                   	// #5
  401ab8:	mov	x0, xzr
  401abc:	bl	401820 <dcgettext@plt>
  401ac0:	ldr	x1, [x22, #640]
  401ac4:	bl	401830 <fputs_unlocked@plt>
  401ac8:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401acc:	add	x1, x1, #0x4fd
  401ad0:	mov	w2, #0x5                   	// #5
  401ad4:	mov	x0, xzr
  401ad8:	bl	401820 <dcgettext@plt>
  401adc:	ldr	x1, [x22, #640]
  401ae0:	bl	401830 <fputs_unlocked@plt>
  401ae4:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401ae8:	add	x1, x1, #0x52a
  401aec:	mov	w2, #0x5                   	// #5
  401af0:	mov	x0, xzr
  401af4:	bl	401820 <dcgettext@plt>
  401af8:	ldr	x1, [x22, #640]
  401afc:	bl	401830 <fputs_unlocked@plt>
  401b00:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401b04:	add	x1, x1, #0x560
  401b08:	mov	w2, #0x5                   	// #5
  401b0c:	mov	x0, xzr
  401b10:	bl	401820 <dcgettext@plt>
  401b14:	ldr	x1, [x22, #640]
  401b18:	bl	401830 <fputs_unlocked@plt>
  401b1c:	adrp	x8, 409000 <__fxstatat@plt+0x7730>
  401b20:	add	x8, x8, #0x1a8
  401b24:	ldp	q0, q1, [x8, #48]
  401b28:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401b2c:	adrp	x20, 409000 <__fxstatat@plt+0x7730>
  401b30:	add	x1, x1, #0x6b7
  401b34:	str	q0, [sp, #48]
  401b38:	ldp	q2, q0, [x8, #80]
  401b3c:	mov	x21, sp
  401b40:	add	x20, x20, #0x5ab
  401b44:	stp	q1, q2, [sp, #64]
  401b48:	ldr	q1, [x8]
  401b4c:	str	q0, [sp, #96]
  401b50:	ldp	q0, q3, [x8, #16]
  401b54:	stp	q1, q0, [sp]
  401b58:	str	q3, [sp, #32]
  401b5c:	mov	x0, x20
  401b60:	bl	401770 <strcmp@plt>
  401b64:	cbz	w0, 401b70 <__fxstatat@plt+0x2a0>
  401b68:	ldr	x1, [x21, #16]!
  401b6c:	cbnz	x1, 401b5c <__fxstatat@plt+0x28c>
  401b70:	ldr	x8, [x21, #8]
  401b74:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401b78:	add	x1, x1, #0x716
  401b7c:	mov	w2, #0x5                   	// #5
  401b80:	cmp	x8, #0x0
  401b84:	mov	x0, xzr
  401b88:	csel	x21, x20, x8, eq  // eq = none
  401b8c:	bl	401820 <dcgettext@plt>
  401b90:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  401b94:	adrp	x3, 409000 <__fxstatat@plt+0x7730>
  401b98:	mov	x1, x0
  401b9c:	add	x2, x2, #0x607
  401ba0:	add	x3, x3, #0x72d
  401ba4:	mov	w0, #0x1                   	// #1
  401ba8:	bl	401660 <__printf_chk@plt>
  401bac:	mov	w0, #0x5                   	// #5
  401bb0:	mov	x1, xzr
  401bb4:	bl	4018c0 <setlocale@plt>
  401bb8:	cbz	x0, 401bec <__fxstatat@plt+0x31c>
  401bbc:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401bc0:	add	x1, x1, #0x755
  401bc4:	mov	w2, #0x3                   	// #3
  401bc8:	bl	401630 <strncmp@plt>
  401bcc:	cbz	w0, 401bec <__fxstatat@plt+0x31c>
  401bd0:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401bd4:	add	x1, x1, #0x759
  401bd8:	mov	w2, #0x5                   	// #5
  401bdc:	mov	x0, xzr
  401be0:	bl	401820 <dcgettext@plt>
  401be4:	ldr	x1, [x22, #640]
  401be8:	bl	401830 <fputs_unlocked@plt>
  401bec:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401bf0:	add	x1, x1, #0x7a0
  401bf4:	mov	w2, #0x5                   	// #5
  401bf8:	mov	x0, xzr
  401bfc:	bl	401820 <dcgettext@plt>
  401c00:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  401c04:	mov	x1, x0
  401c08:	add	x2, x2, #0x72d
  401c0c:	mov	w0, #0x1                   	// #1
  401c10:	mov	x3, x20
  401c14:	bl	401660 <__printf_chk@plt>
  401c18:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401c1c:	add	x1, x1, #0x7bb
  401c20:	mov	w2, #0x5                   	// #5
  401c24:	mov	x0, xzr
  401c28:	bl	401820 <dcgettext@plt>
  401c2c:	adrp	x8, 409000 <__fxstatat@plt+0x7730>
  401c30:	adrp	x9, 409000 <__fxstatat@plt+0x7730>
  401c34:	add	x8, x8, #0x32e
  401c38:	add	x9, x9, #0x6d3
  401c3c:	cmp	x21, x20
  401c40:	mov	x1, x0
  401c44:	csel	x3, x9, x8, eq  // eq = none
  401c48:	mov	w0, #0x1                   	// #1
  401c4c:	mov	x2, x21
  401c50:	bl	401660 <__printf_chk@plt>
  401c54:	mov	w0, w19
  401c58:	bl	401570 <exit@plt>
  401c5c:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  401c60:	ldr	x20, [x8, #616]
  401c64:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401c68:	add	x1, x1, #0x218
  401c6c:	mov	w2, #0x5                   	// #5
  401c70:	mov	x0, xzr
  401c74:	bl	401820 <dcgettext@plt>
  401c78:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  401c7c:	ldr	x3, [x8, #728]
  401c80:	mov	x2, x0
  401c84:	mov	w1, #0x1                   	// #1
  401c88:	mov	x0, x20
  401c8c:	bl	401760 <__fprintf_chk@plt>
  401c90:	mov	w0, w19
  401c94:	bl	401570 <exit@plt>
  401c98:	sub	sp, sp, #0x110
  401c9c:	stp	x29, x30, [sp, #176]
  401ca0:	stp	x28, x27, [sp, #192]
  401ca4:	stp	x26, x25, [sp, #208]
  401ca8:	stp	x24, x23, [sp, #224]
  401cac:	stp	x22, x21, [sp, #240]
  401cb0:	stp	x20, x19, [sp, #256]
  401cb4:	str	xzr, [sp, #16]
  401cb8:	ldr	x8, [x1]
  401cbc:	mov	w20, w0
  401cc0:	add	x29, sp, #0xb0
  401cc4:	mov	x19, x1
  401cc8:	mov	x0, x8
  401ccc:	bl	402e50 <__fxstatat@plt+0x1580>
  401cd0:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401cd4:	add	x1, x1, #0x32e
  401cd8:	mov	w0, #0x6                   	// #6
  401cdc:	bl	4018c0 <setlocale@plt>
  401ce0:	adrp	x21, 409000 <__fxstatat@plt+0x7730>
  401ce4:	add	x21, x21, #0x60b
  401ce8:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401cec:	add	x1, x1, #0x5b1
  401cf0:	mov	x0, x21
  401cf4:	bl	401640 <bindtextdomain@plt>
  401cf8:	mov	x0, x21
  401cfc:	bl	401740 <textdomain@plt>
  401d00:	adrp	x0, 402000 <__fxstatat@plt+0x730>
  401d04:	add	x0, x0, #0x7a0
  401d08:	bl	408df8 <__fxstatat@plt+0x7528>
  401d0c:	adrp	x24, 409000 <__fxstatat@plt+0x7730>
  401d10:	mov	w8, wzr
  401d14:	mov	x23, xzr
  401d18:	mov	x22, xzr
  401d1c:	adrp	x10, 41b000 <__fxstatat@plt+0x19730>
  401d20:	adrp	x9, 41b000 <__fxstatat@plt+0x19730>
  401d24:	adrp	x11, 41b000 <__fxstatat@plt+0x19730>
  401d28:	add	x24, x24, #0x48
  401d2c:	str	xzr, [sp, #8]
  401d30:	strb	wzr, [x10, #664]
  401d34:	strb	wzr, [x9, #665]
  401d38:	strb	wzr, [x11, #666]
  401d3c:	b	401d6c <__fxstatat@plt+0x49c>
  401d40:	mov	w8, #0x2c                  	// #44
  401d44:	add	x0, x22, x21
  401d48:	add	x2, x26, #0x1
  401d4c:	mov	x1, x25
  401d50:	strb	w8, [x22, x23]
  401d54:	bl	401530 <memcpy@plt>
  401d58:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  401d5c:	mov	w9, #0x1                   	// #1
  401d60:	strb	w9, [x8, #664]
  401d64:	mov	w8, w28
  401d68:	mov	x23, x27
  401d6c:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  401d70:	mov	w0, w20
  401d74:	mov	x1, x19
  401d78:	add	x2, x2, #0x5c3
  401d7c:	mov	x3, x24
  401d80:	mov	x4, xzr
  401d84:	mov	w28, w8
  401d88:	bl	401750 <getopt_long@plt>
  401d8c:	add	w8, w0, #0x3
  401d90:	cmp	w8, #0x105
  401d94:	b.hi	402718 <__fxstatat@plt+0xe48>  // b.pmore
  401d98:	adrp	x11, 408000 <__fxstatat@plt+0x6730>
  401d9c:	add	x11, x11, #0xe30
  401da0:	adr	x9, 401d6c <__fxstatat@plt+0x49c>
  401da4:	ldrh	w10, [x11, x8, lsl #1]
  401da8:	add	x9, x9, x10, lsl #2
  401dac:	mov	w8, wzr
  401db0:	br	x9
  401db4:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  401db8:	ldrsw	x8, [x8, #632]
  401dbc:	add	x8, x19, x8, lsl #3
  401dc0:	ldur	x25, [x8, #-8]
  401dc4:	mov	x0, x25
  401dc8:	bl	401560 <strlen@plt>
  401dcc:	ldr	x8, [sp, #16]
  401dd0:	cmp	x23, #0x0
  401dd4:	cinc	x21, x23, ne  // ne = any
  401dd8:	add	x27, x0, x21
  401ddc:	mov	x26, x0
  401de0:	cmp	x8, x27
  401de4:	b.hi	401d40 <__fxstatat@plt+0x470>  // b.pmore
  401de8:	add	x8, x27, #0x1
  401dec:	add	x1, sp, #0x10
  401df0:	mov	x0, x22
  401df4:	str	x8, [sp, #16]
  401df8:	bl	40505c <__fxstatat@plt+0x378c>
  401dfc:	mov	x22, x0
  401e00:	b	401d40 <__fxstatat@plt+0x470>
  401e04:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  401e08:	str	wzr, [x8, #496]
  401e0c:	mov	w8, w28
  401e10:	b	401d6c <__fxstatat@plt+0x49c>
  401e14:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  401e18:	mov	w9, #0x1                   	// #1
  401e1c:	strb	w9, [x8, #665]
  401e20:	mov	w8, w28
  401e24:	b	401d6c <__fxstatat@plt+0x49c>
  401e28:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  401e2c:	mov	w9, #0x1                   	// #1
  401e30:	strb	w9, [x8, #666]
  401e34:	mov	w8, w28
  401e38:	b	401d6c <__fxstatat@plt+0x49c>
  401e3c:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  401e40:	mov	w9, #0x1                   	// #1
  401e44:	str	w9, [x8, #496]
  401e48:	mov	w8, w28
  401e4c:	b	401d6c <__fxstatat@plt+0x49c>
  401e50:	mov	w8, #0x1                   	// #1
  401e54:	b	401d6c <__fxstatat@plt+0x49c>
  401e58:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  401e5c:	ldr	x8, [x8, #624]
  401e60:	str	x8, [sp, #8]
  401e64:	mov	w8, w28
  401e68:	b	401d6c <__fxstatat@plt+0x49c>
  401e6c:	ldr	x23, [sp, #8]
  401e70:	cbz	x23, 401e84 <__fxstatat@plt+0x5b4>
  401e74:	cbz	x22, 401e9c <__fxstatat@plt+0x5cc>
  401e78:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401e7c:	add	x1, x1, #0x632
  401e80:	b	402728 <__fxstatat@plt+0xe58>
  401e84:	cbnz	x22, 401e9c <__fxstatat@plt+0x5cc>
  401e88:	adrp	x10, 41b000 <__fxstatat@plt+0x19730>
  401e8c:	ldrsw	x8, [x10, #632]
  401e90:	add	w9, w8, #0x1
  401e94:	str	w9, [x10, #632]
  401e98:	ldr	x22, [x19, x8, lsl #3]
  401e9c:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  401ea0:	ldr	w8, [x8, #632]
  401ea4:	cmp	w8, w20
  401ea8:	b.ge	4026c8 <__fxstatat@plt+0xdf8>  // b.tcont
  401eac:	adrp	x21, 41b000 <__fxstatat@plt+0x19730>
  401eb0:	cbz	x23, 401ef4 <__fxstatat@plt+0x624>
  401eb4:	mov	x0, x23
  401eb8:	bl	402cdc <__fxstatat@plt+0x140c>
  401ebc:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  401ec0:	str	x0, [x8, #672]
  401ec4:	cbnz	x0, 401f18 <__fxstatat@plt+0x648>
  401ec8:	bl	401890 <__errno_location@plt>
  401ecc:	ldr	w19, [x0]
  401ed0:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401ed4:	add	x1, x1, #0x687
  401ed8:	mov	w2, #0x5                   	// #5
  401edc:	mov	x0, xzr
  401ee0:	bl	401820 <dcgettext@plt>
  401ee4:	mov	x20, x0
  401ee8:	mov	w0, #0x4                   	// #4
  401eec:	mov	x1, x23
  401ef0:	b	401f6c <__fxstatat@plt+0x69c>
  401ef4:	mov	x0, x22
  401ef8:	bl	4029a0 <__fxstatat@plt+0x10d0>
  401efc:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  401f00:	str	x0, [x8, #672]
  401f04:	cbz	x0, 40274c <__fxstatat@plt+0xe7c>
  401f08:	mov	w0, wzr
  401f0c:	bl	401860 <umask@plt>
  401f10:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  401f14:	str	w0, [x8, #680]
  401f18:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  401f1c:	ldrb	w8, [x8, #666]
  401f20:	adrp	x20, 41b000 <__fxstatat@plt+0x19730>
  401f24:	and	w8, w28, w8
  401f28:	tbz	w8, #0, 401f84 <__fxstatat@plt+0x6b4>
  401f2c:	adrp	x0, 41b000 <__fxstatat@plt+0x19730>
  401f30:	add	x0, x0, #0x2b0
  401f34:	bl	40476c <__fxstatat@plt+0x2e9c>
  401f38:	str	x0, [x20, #704]
  401f3c:	cbnz	x0, 401f88 <__fxstatat@plt+0x6b8>
  401f40:	bl	401890 <__errno_location@plt>
  401f44:	ldr	w19, [x0]
  401f48:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401f4c:	add	x1, x1, #0x687
  401f50:	mov	w2, #0x5                   	// #5
  401f54:	mov	x0, xzr
  401f58:	bl	401820 <dcgettext@plt>
  401f5c:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401f60:	mov	x20, x0
  401f64:	add	x1, x1, #0xbce
  401f68:	mov	w0, #0x4                   	// #4
  401f6c:	bl	4041b0 <__fxstatat@plt+0x28e0>
  401f70:	mov	x3, x0
  401f74:	mov	w0, #0x1                   	// #1
  401f78:	mov	w1, w19
  401f7c:	mov	x2, x20
  401f80:	bl	401580 <error@plt>
  401f84:	str	xzr, [x20, #704]
  401f88:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  401f8c:	ldrsw	x8, [x8, #632]
  401f90:	mov	w1, #0x411                 	// #1041
  401f94:	mov	x2, xzr
  401f98:	add	x0, x19, x8, lsl #3
  401f9c:	bl	405230 <__fxstatat@plt+0x3960>
  401fa0:	mov	x19, x0
  401fa4:	bl	405b28 <__fxstatat@plt+0x4258>
  401fa8:	cbz	x0, 4025d8 <__fxstatat@plt+0xd08>
  401fac:	add	x8, sp, #0x18
  401fb0:	sub	x9, x29, #0x14
  401fb4:	orr	x8, x8, #0x1
  401fb8:	mov	x23, x0
  401fbc:	mov	w26, #0x1                   	// #1
  401fc0:	str	x8, [sp, #8]
  401fc4:	orr	x8, x9, #0x1
  401fc8:	str	x8, [sp]
  401fcc:	b	402024 <__fxstatat@plt+0x754>
  401fd0:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  401fd4:	mov	w2, #0x5                   	// #5
  401fd8:	mov	x0, xzr
  401fdc:	add	x1, x1, #0x8ae
  401fe0:	bl	401820 <dcgettext@plt>
  401fe4:	mov	x20, x0
  401fe8:	mov	w1, #0x3                   	// #3
  401fec:	mov	w0, wzr
  401ff0:	mov	x2, x27
  401ff4:	bl	4043dc <__fxstatat@plt+0x2b0c>
  401ff8:	mov	x3, x0
  401ffc:	mov	w0, wzr
  402000:	mov	w1, wzr
  402004:	mov	x2, x20
  402008:	bl	401580 <error@plt>
  40200c:	mov	w25, wzr
  402010:	mov	x0, x19
  402014:	and	w26, w26, w25
  402018:	bl	405b28 <__fxstatat@plt+0x4258>
  40201c:	mov	x23, x0
  402020:	cbz	x0, 4025dc <__fxstatat@plt+0xd0c>
  402024:	ldrh	w8, [x23, #108]
  402028:	ldp	x20, x27, [x23, #48]
  40202c:	sub	w8, w8, #0x2
  402030:	cmp	w8, #0xb
  402034:	b.hi	402064 <__fxstatat@plt+0x794>  // b.pmore
  402038:	adrp	x11, 409000 <__fxstatat@plt+0x7730>
  40203c:	add	x11, x11, #0x3c
  402040:	adr	x9, 402010 <__fxstatat@plt+0x740>
  402044:	ldrb	w10, [x11, x8]
  402048:	add	x9, x9, x10, lsl #2
  40204c:	mov	w25, #0x1                   	// #1
  402050:	br	x9
  402054:	mov	x0, x19
  402058:	mov	x1, x23
  40205c:	bl	405280 <__fxstatat@plt+0x39b0>
  402060:	tbnz	w0, #0, 401fd0 <__fxstatat@plt+0x700>
  402064:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402068:	ldr	x8, [x8, #704]
  40206c:	cbz	x8, 402100 <__fxstatat@plt+0x830>
  402070:	ldr	x9, [x23, #128]
  402074:	ldr	x10, [x8]
  402078:	cmp	x9, x10
  40207c:	b.ne	402100 <__fxstatat@plt+0x830>  // b.any
  402080:	ldr	x9, [x23, #120]
  402084:	ldr	x8, [x8, #8]
  402088:	cmp	x9, x8
  40208c:	b.ne	402100 <__fxstatat@plt+0x830>  // b.any
  402090:	adrp	x24, 409000 <__fxstatat@plt+0x7730>
  402094:	add	x24, x24, #0xbce
  402098:	mov	x0, x27
  40209c:	mov	x1, x24
  4020a0:	bl	401770 <strcmp@plt>
  4020a4:	mov	w2, #0x5                   	// #5
  4020a8:	cbz	w0, 402564 <__fxstatat@plt+0xc94>
  4020ac:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4020b0:	mov	x0, xzr
  4020b4:	add	x1, x1, #0x995
  4020b8:	bl	401820 <dcgettext@plt>
  4020bc:	mov	x20, x0
  4020c0:	mov	w1, #0x4                   	// #4
  4020c4:	mov	w0, wzr
  4020c8:	mov	x2, x27
  4020cc:	bl	404118 <__fxstatat@plt+0x2848>
  4020d0:	mov	x22, x0
  4020d4:	mov	w0, #0x1                   	// #1
  4020d8:	mov	w1, #0x4                   	// #4
  4020dc:	mov	x2, x24
  4020e0:	bl	404118 <__fxstatat@plt+0x2848>
  4020e4:	mov	x4, x0
  4020e8:	mov	w0, wzr
  4020ec:	mov	w1, wzr
  4020f0:	mov	x2, x20
  4020f4:	mov	x3, x22
  4020f8:	bl	401580 <error@plt>
  4020fc:	b	402598 <__fxstatat@plt+0xcc8>
  402100:	ldr	w24, [x23, #136]
  402104:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402108:	ldr	w2, [x8, #680]
  40210c:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402110:	ldr	x3, [x8, #672]
  402114:	and	w21, w24, #0xf000
  402118:	cmp	w21, #0x4, lsl #12
  40211c:	cset	w1, eq  // eq = none
  402120:	mov	w0, w24
  402124:	mov	x4, xzr
  402128:	bl	402d3c <__fxstatat@plt+0x146c>
  40212c:	cmp	w21, #0xa, lsl #12
  402130:	mov	w22, w0
  402134:	b.ne	4022cc <__fxstatat@plt+0x9fc>  // b.any
  402138:	mov	w28, wzr
  40213c:	mov	w25, #0x1                   	// #1
  402140:	adrp	x21, 41b000 <__fxstatat@plt+0x19730>
  402144:	b	402238 <__fxstatat@plt+0x968>
  402148:	ldrb	w8, [x21, #665]
  40214c:	tbnz	w8, #0, 402230 <__fxstatat@plt+0x960>
  402150:	ldr	w22, [x23, #64]
  402154:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402158:	mov	w2, #0x5                   	// #5
  40215c:	mov	x0, xzr
  402160:	add	x1, x1, #0x86f
  402164:	b	402208 <__fxstatat@plt+0x938>
  402168:	ldrb	w8, [x21, #665]
  40216c:	tbnz	w8, #0, 402230 <__fxstatat@plt+0x960>
  402170:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402174:	mov	w2, #0x5                   	// #5
  402178:	mov	x0, xzr
  40217c:	add	x1, x1, #0x888
  402180:	bl	401820 <dcgettext@plt>
  402184:	mov	x22, x0
  402188:	mov	w0, #0x4                   	// #4
  40218c:	mov	x1, x27
  402190:	bl	4041b0 <__fxstatat@plt+0x28e0>
  402194:	mov	x3, x0
  402198:	mov	w0, wzr
  40219c:	mov	w1, wzr
  4021a0:	mov	x2, x22
  4021a4:	b	40222c <__fxstatat@plt+0x95c>
  4021a8:	ldrb	w8, [x21, #665]
  4021ac:	tbnz	w8, #0, 402230 <__fxstatat@plt+0x960>
  4021b0:	ldr	w22, [x23, #64]
  4021b4:	mov	w1, #0x3                   	// #3
  4021b8:	mov	w0, wzr
  4021bc:	mov	x2, x27
  4021c0:	bl	4043dc <__fxstatat@plt+0x2b0c>
  4021c4:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  4021c8:	mov	x3, x0
  4021cc:	mov	w0, wzr
  4021d0:	mov	w1, w22
  4021d4:	add	x2, x2, #0x6b4
  4021d8:	b	40222c <__fxstatat@plt+0x95c>
  4021dc:	ldr	x8, [x23, #88]
  4021e0:	cbnz	x8, 4021ec <__fxstatat@plt+0x91c>
  4021e4:	ldr	x8, [x23, #32]
  4021e8:	cbz	x8, 402554 <__fxstatat@plt+0xc84>
  4021ec:	ldrb	w8, [x21, #665]
  4021f0:	tbnz	w8, #0, 402230 <__fxstatat@plt+0x960>
  4021f4:	ldr	w22, [x23, #64]
  4021f8:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4021fc:	mov	w2, #0x5                   	// #5
  402200:	mov	x0, xzr
  402204:	add	x1, x1, #0x85e
  402208:	bl	401820 <dcgettext@plt>
  40220c:	mov	x24, x0
  402210:	mov	w0, #0x4                   	// #4
  402214:	mov	x1, x27
  402218:	bl	4041b0 <__fxstatat@plt+0x28e0>
  40221c:	mov	x3, x0
  402220:	mov	w0, wzr
  402224:	mov	w1, w22
  402228:	mov	x2, x24
  40222c:	bl	401580 <error@plt>
  402230:	mov	w28, wzr
  402234:	mov	w25, wzr
  402238:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  40223c:	ldr	w8, [x8, #496]
  402240:	cmp	w8, #0x2
  402244:	b.eq	402480 <__fxstatat@plt+0xbb0>  // b.none
  402248:	cbz	w28, 4022c0 <__fxstatat@plt+0x9f0>
  40224c:	tst	w22, #0xe00
  402250:	mov	w8, w22
  402254:	b.eq	402344 <__fxstatat@plt+0xa74>  // b.none
  402258:	ldr	w1, [x19, #44]
  40225c:	add	x3, sp, #0x18
  402260:	mov	w0, wzr
  402264:	mov	x2, x20
  402268:	mov	w4, wzr
  40226c:	bl	4018d0 <__fxstatat@plt>
  402270:	cbz	w0, 402340 <__fxstatat@plt+0xa70>
  402274:	ldrb	w8, [x21, #665]
  402278:	tbnz	w8, #0, 4022c0 <__fxstatat@plt+0x9f0>
  40227c:	bl	401890 <__errno_location@plt>
  402280:	ldr	w20, [x0]
  402284:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402288:	mov	w2, #0x5                   	// #5
  40228c:	mov	x0, xzr
  402290:	add	x1, x1, #0xa3e
  402294:	bl	401820 <dcgettext@plt>
  402298:	mov	x21, x0
  40229c:	mov	w0, #0x4                   	// #4
  4022a0:	mov	x1, x27
  4022a4:	bl	4041b0 <__fxstatat@plt+0x28e0>
  4022a8:	mov	x3, x0
  4022ac:	mov	w0, wzr
  4022b0:	mov	w1, w20
  4022b4:	mov	x2, x21
  4022b8:	adrp	x21, 41b000 <__fxstatat@plt+0x19730>
  4022bc:	bl	401580 <error@plt>
  4022c0:	mov	w8, wzr
  4022c4:	tbz	w8, #0, 402354 <__fxstatat@plt+0xa84>
  4022c8:	b	402360 <__fxstatat@plt+0xa90>
  4022cc:	ldr	w0, [x19, #44]
  4022d0:	mov	x1, x20
  4022d4:	mov	w2, w22
  4022d8:	mov	w3, wzr
  4022dc:	bl	4018b0 <fchmodat@plt>
  4022e0:	adrp	x21, 41b000 <__fxstatat@plt+0x19730>
  4022e4:	cbz	w0, 402548 <__fxstatat@plt+0xc78>
  4022e8:	ldrb	w8, [x21, #665]
  4022ec:	tbnz	w8, #0, 402334 <__fxstatat@plt+0xa64>
  4022f0:	bl	401890 <__errno_location@plt>
  4022f4:	ldr	w21, [x0]
  4022f8:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4022fc:	mov	w2, #0x5                   	// #5
  402300:	mov	x0, xzr
  402304:	add	x1, x1, #0xa00
  402308:	bl	401820 <dcgettext@plt>
  40230c:	mov	x25, x0
  402310:	mov	w0, #0x4                   	// #4
  402314:	mov	x1, x27
  402318:	bl	4041b0 <__fxstatat@plt+0x28e0>
  40231c:	mov	x3, x0
  402320:	mov	w0, wzr
  402324:	mov	w1, w21
  402328:	mov	x2, x25
  40232c:	adrp	x21, 41b000 <__fxstatat@plt+0x19730>
  402330:	bl	401580 <error@plt>
  402334:	mov	w28, wzr
  402338:	mov	w25, wzr
  40233c:	b	402238 <__fxstatat@plt+0x968>
  402340:	ldr	w8, [sp, #40]
  402344:	eor	w8, w8, w24
  402348:	tst	w8, #0xfff
  40234c:	cset	w8, ne  // ne = any
  402350:	tbnz	w8, #0, 402360 <__fxstatat@plt+0xa90>
  402354:	adrp	x9, 41b000 <__fxstatat@plt+0x19730>
  402358:	ldr	w9, [x9, #496]
  40235c:	cbnz	w9, 402480 <__fxstatat@plt+0xbb0>
  402360:	cmp	w8, #0x0
  402364:	mov	w8, #0x3                   	// #3
  402368:	csinc	w8, w8, wzr, eq  // eq = none
  40236c:	cmp	w28, #0x0
  402370:	csel	w8, w8, wzr, ne  // ne = any
  402374:	cmp	w25, #0x0
  402378:	mov	w9, #0x2                   	// #2
  40237c:	csel	w20, w8, w9, ne  // ne = any
  402380:	cbz	w20, 4023c8 <__fxstatat@plt+0xaf8>
  402384:	add	x1, sp, #0x18
  402388:	mov	w0, w22
  40238c:	bl	402874 <__fxstatat@plt+0xfa4>
  402390:	sub	x1, x29, #0x14
  402394:	mov	w0, w24
  402398:	strb	wzr, [sp, #34]
  40239c:	bl	402874 <__fxstatat@plt+0xfa4>
  4023a0:	cmp	w20, #0x1
  4023a4:	sturb	wzr, [x29, #-10]
  4023a8:	b.eq	402440 <__fxstatat@plt+0xb70>  // b.none
  4023ac:	cmp	w20, #0x3
  4023b0:	b.eq	402400 <__fxstatat@plt+0xb30>  // b.none
  4023b4:	cmp	w20, #0x2
  4023b8:	b.ne	4026c4 <__fxstatat@plt+0xdf4>  // b.any
  4023bc:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4023c0:	add	x1, x1, #0xac5
  4023c4:	b	402448 <__fxstatat@plt+0xb78>
  4023c8:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4023cc:	mov	w2, #0x5                   	// #5
  4023d0:	mov	x0, xzr
  4023d4:	add	x1, x1, #0xa5b
  4023d8:	bl	401820 <dcgettext@plt>
  4023dc:	mov	x20, x0
  4023e0:	mov	w0, #0x4                   	// #4
  4023e4:	mov	x1, x27
  4023e8:	bl	4041b0 <__fxstatat@plt+0x28e0>
  4023ec:	mov	x2, x0
  4023f0:	mov	w0, #0x1                   	// #1
  4023f4:	mov	x1, x20
  4023f8:	bl	401660 <__printf_chk@plt>
  4023fc:	b	402480 <__fxstatat@plt+0xbb0>
  402400:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402404:	mov	w2, #0x5                   	// #5
  402408:	mov	x0, xzr
  40240c:	add	x1, x1, #0xb00
  402410:	bl	401820 <dcgettext@plt>
  402414:	mov	x20, x0
  402418:	mov	w0, #0x4                   	// #4
  40241c:	mov	x1, x27
  402420:	bl	4041b0 <__fxstatat@plt+0x28e0>
  402424:	ldr	x4, [sp, #8]
  402428:	mov	x2, x0
  40242c:	and	w3, w22, #0xfff
  402430:	mov	w0, #0x1                   	// #1
  402434:	mov	x1, x20
  402438:	bl	401660 <__printf_chk@plt>
  40243c:	b	402480 <__fxstatat@plt+0xbb0>
  402440:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402444:	add	x1, x1, #0xa93
  402448:	mov	w2, #0x5                   	// #5
  40244c:	mov	x0, xzr
  402450:	bl	401820 <dcgettext@plt>
  402454:	mov	x20, x0
  402458:	mov	w0, #0x4                   	// #4
  40245c:	mov	x1, x27
  402460:	bl	4041b0 <__fxstatat@plt+0x28e0>
  402464:	ldp	x4, x6, [sp]
  402468:	mov	x2, x0
  40246c:	and	w3, w24, #0xfff
  402470:	and	w5, w22, #0xfff
  402474:	mov	w0, #0x1                   	// #1
  402478:	mov	x1, x20
  40247c:	bl	401660 <__printf_chk@plt>
  402480:	cbz	w28, 402528 <__fxstatat@plt+0xc58>
  402484:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402488:	ldrb	w8, [x8, #664]
  40248c:	cmp	w8, #0x1
  402490:	b.ne	402528 <__fxstatat@plt+0xc58>  // b.any
  402494:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402498:	ldr	x3, [x8, #672]
  40249c:	and	w8, w24, #0xf000
  4024a0:	cmp	w8, #0x4, lsl #12
  4024a4:	cset	w1, eq  // eq = none
  4024a8:	mov	w0, w24
  4024ac:	mov	w2, wzr
  4024b0:	mov	x4, xzr
  4024b4:	bl	402d3c <__fxstatat@plt+0x146c>
  4024b8:	bics	wzr, w22, w0
  4024bc:	b.eq	402528 <__fxstatat@plt+0xc58>  // b.none
  4024c0:	mov	w20, w0
  4024c4:	add	x1, sp, #0x18
  4024c8:	mov	w0, w22
  4024cc:	bl	402874 <__fxstatat@plt+0xfa4>
  4024d0:	sub	x1, x29, #0x14
  4024d4:	mov	w0, w20
  4024d8:	bl	402874 <__fxstatat@plt+0xfa4>
  4024dc:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4024e0:	mov	w2, #0x5                   	// #5
  4024e4:	mov	x0, xzr
  4024e8:	add	x1, x1, #0xa1b
  4024ec:	sturb	wzr, [x29, #-10]
  4024f0:	strb	wzr, [sp, #34]
  4024f4:	bl	401820 <dcgettext@plt>
  4024f8:	mov	x20, x0
  4024fc:	mov	w1, #0x3                   	// #3
  402500:	mov	w0, wzr
  402504:	mov	x2, x27
  402508:	bl	4043dc <__fxstatat@plt+0x2b0c>
  40250c:	ldp	x5, x4, [sp]
  402510:	mov	x3, x0
  402514:	mov	w0, wzr
  402518:	mov	w1, wzr
  40251c:	mov	x2, x20
  402520:	bl	401580 <error@plt>
  402524:	mov	w25, wzr
  402528:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  40252c:	ldrb	w8, [x8, #666]
  402530:	tbnz	w8, #0, 402010 <__fxstatat@plt+0x740>
  402534:	mov	w2, #0x4                   	// #4
  402538:	mov	x0, x19
  40253c:	mov	x1, x23
  402540:	bl	406f88 <__fxstatat@plt+0x56b8>
  402544:	b	402010 <__fxstatat@plt+0x740>
  402548:	mov	w28, #0x1                   	// #1
  40254c:	mov	w25, #0x1                   	// #1
  402550:	b	402238 <__fxstatat@plt+0x968>
  402554:	mov	w25, #0x1                   	// #1
  402558:	str	x25, [x23, #32]
  40255c:	mov	w2, #0x1                   	// #1
  402560:	b	402538 <__fxstatat@plt+0xc68>
  402564:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402568:	mov	x0, xzr
  40256c:	add	x1, x1, #0x968
  402570:	bl	401820 <dcgettext@plt>
  402574:	mov	x20, x0
  402578:	mov	w0, #0x4                   	// #4
  40257c:	mov	x1, x27
  402580:	bl	4041b0 <__fxstatat@plt+0x28e0>
  402584:	mov	x3, x0
  402588:	mov	w0, wzr
  40258c:	mov	w1, wzr
  402590:	mov	x2, x20
  402594:	bl	401580 <error@plt>
  402598:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  40259c:	mov	w2, #0x5                   	// #5
  4025a0:	mov	x0, xzr
  4025a4:	add	x1, x1, #0x9cf
  4025a8:	bl	401820 <dcgettext@plt>
  4025ac:	mov	x2, x0
  4025b0:	mov	w0, wzr
  4025b4:	mov	w1, wzr
  4025b8:	bl	401580 <error@plt>
  4025bc:	mov	w2, #0x4                   	// #4
  4025c0:	mov	x0, x19
  4025c4:	mov	x1, x23
  4025c8:	bl	406f88 <__fxstatat@plt+0x56b8>
  4025cc:	mov	x0, x19
  4025d0:	bl	405b28 <__fxstatat@plt+0x4258>
  4025d4:	b	40200c <__fxstatat@plt+0x73c>
  4025d8:	mov	w26, #0x1                   	// #1
  4025dc:	bl	401890 <__errno_location@plt>
  4025e0:	ldr	w21, [x0]
  4025e4:	mov	x20, x0
  4025e8:	cbz	w21, 402620 <__fxstatat@plt+0xd50>
  4025ec:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  4025f0:	ldrb	w8, [x8, #665]
  4025f4:	tbnz	w8, #0, 40261c <__fxstatat@plt+0xd4c>
  4025f8:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4025fc:	add	x1, x1, #0x83d
  402600:	mov	w2, #0x5                   	// #5
  402604:	mov	x0, xzr
  402608:	bl	401820 <dcgettext@plt>
  40260c:	mov	x2, x0
  402610:	mov	w0, wzr
  402614:	mov	w1, w21
  402618:	bl	401580 <error@plt>
  40261c:	mov	w26, wzr
  402620:	mov	x0, x19
  402624:	bl	4059c0 <__fxstatat@plt+0x40f0>
  402628:	cbz	w0, 402658 <__fxstatat@plt+0xd88>
  40262c:	ldr	w19, [x20]
  402630:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402634:	add	x1, x1, #0x84d
  402638:	mov	w2, #0x5                   	// #5
  40263c:	mov	x0, xzr
  402640:	bl	401820 <dcgettext@plt>
  402644:	mov	x2, x0
  402648:	mov	w0, wzr
  40264c:	mov	w1, w19
  402650:	bl	401580 <error@plt>
  402654:	mov	w26, wzr
  402658:	eor	w0, w26, #0x1
  40265c:	ldp	x20, x19, [sp, #256]
  402660:	ldp	x22, x21, [sp, #240]
  402664:	ldp	x24, x23, [sp, #224]
  402668:	ldp	x26, x25, [sp, #208]
  40266c:	ldp	x28, x27, [sp, #192]
  402670:	ldp	x29, x30, [sp, #176]
  402674:	add	sp, sp, #0x110
  402678:	ret
  40267c:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402680:	adrp	x9, 41b000 <__fxstatat@plt+0x19730>
  402684:	ldr	x0, [x8, #640]
  402688:	ldr	x3, [x9, #504]
  40268c:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402690:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  402694:	adrp	x4, 409000 <__fxstatat@plt+0x7730>
  402698:	adrp	x5, 409000 <__fxstatat@plt+0x7730>
  40269c:	add	x1, x1, #0x5ab
  4026a0:	add	x2, x2, #0x607
  4026a4:	add	x4, x4, #0x615
  4026a8:	add	x5, x5, #0x625
  4026ac:	mov	x6, xzr
  4026b0:	bl	404db0 <__fxstatat@plt+0x34e0>
  4026b4:	mov	w0, wzr
  4026b8:	bl	401570 <exit@plt>
  4026bc:	mov	w0, wzr
  4026c0:	bl	4019ec <__fxstatat@plt+0x11c>
  4026c4:	bl	401720 <abort@plt>
  4026c8:	cbz	x22, 402720 <__fxstatat@plt+0xe50>
  4026cc:	sub	w8, w8, #0x1
  4026d0:	ldr	x8, [x19, w8, sxtw #3]
  4026d4:	cmp	x22, x8
  4026d8:	b.ne	402720 <__fxstatat@plt+0xe50>  // b.any
  4026dc:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4026e0:	add	x1, x1, #0x66e
  4026e4:	mov	w2, #0x5                   	// #5
  4026e8:	mov	x0, xzr
  4026ec:	bl	401820 <dcgettext@plt>
  4026f0:	sub	w8, w20, #0x1
  4026f4:	ldr	x8, [x19, w8, sxtw #3]
  4026f8:	mov	x19, x0
  4026fc:	mov	x0, x8
  402700:	bl	40461c <__fxstatat@plt+0x2d4c>
  402704:	mov	x3, x0
  402708:	mov	w0, wzr
  40270c:	mov	w1, wzr
  402710:	mov	x2, x19
  402714:	bl	401580 <error@plt>
  402718:	mov	w0, #0x1                   	// #1
  40271c:	bl	4019ec <__fxstatat@plt+0x11c>
  402720:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402724:	add	x1, x1, #0x65e
  402728:	mov	w2, #0x5                   	// #5
  40272c:	mov	x0, xzr
  402730:	bl	401820 <dcgettext@plt>
  402734:	mov	x2, x0
  402738:	mov	w0, wzr
  40273c:	mov	w1, wzr
  402740:	bl	401580 <error@plt>
  402744:	mov	w0, #0x1                   	// #1
  402748:	bl	4019ec <__fxstatat@plt+0x11c>
  40274c:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402750:	add	x1, x1, #0x6a6
  402754:	mov	w2, #0x5                   	// #5
  402758:	bl	401820 <dcgettext@plt>
  40275c:	mov	x19, x0
  402760:	mov	x0, x22
  402764:	bl	40461c <__fxstatat@plt+0x2d4c>
  402768:	mov	x3, x0
  40276c:	mov	w0, wzr
  402770:	mov	w1, wzr
  402774:	mov	x2, x19
  402778:	bl	401580 <error@plt>
  40277c:	mov	w0, #0x1                   	// #1
  402780:	bl	4019ec <__fxstatat@plt+0x11c>
  402784:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402788:	str	x0, [x8, #712]
  40278c:	ret
  402790:	and	w8, w0, #0x1
  402794:	adrp	x9, 41b000 <__fxstatat@plt+0x19730>
  402798:	strb	w8, [x9, #720]
  40279c:	ret
  4027a0:	stp	x29, x30, [sp, #-48]!
  4027a4:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  4027a8:	ldr	x0, [x8, #640]
  4027ac:	str	x21, [sp, #16]
  4027b0:	stp	x20, x19, [sp, #32]
  4027b4:	mov	x29, sp
  4027b8:	bl	407390 <__fxstatat@plt+0x5ac0>
  4027bc:	cbz	w0, 4027dc <__fxstatat@plt+0xf0c>
  4027c0:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  4027c4:	ldrb	w8, [x8, #720]
  4027c8:	cbz	w8, 4027fc <__fxstatat@plt+0xf2c>
  4027cc:	bl	401890 <__errno_location@plt>
  4027d0:	ldr	w8, [x0]
  4027d4:	cmp	w8, #0x20
  4027d8:	b.ne	4027fc <__fxstatat@plt+0xf2c>  // b.any
  4027dc:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  4027e0:	ldr	x0, [x8, #616]
  4027e4:	bl	407390 <__fxstatat@plt+0x5ac0>
  4027e8:	cbnz	w0, 402868 <__fxstatat@plt+0xf98>
  4027ec:	ldp	x20, x19, [sp, #32]
  4027f0:	ldr	x21, [sp, #16]
  4027f4:	ldp	x29, x30, [sp], #48
  4027f8:	ret
  4027fc:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402800:	add	x1, x1, #0xb28
  402804:	mov	w2, #0x5                   	// #5
  402808:	mov	x0, xzr
  40280c:	bl	401820 <dcgettext@plt>
  402810:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402814:	ldr	x21, [x8, #712]
  402818:	mov	x19, x0
  40281c:	bl	401890 <__errno_location@plt>
  402820:	ldr	w20, [x0]
  402824:	cbnz	x21, 402844 <__fxstatat@plt+0xf74>
  402828:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  40282c:	add	x2, x2, #0x6b4
  402830:	mov	w0, wzr
  402834:	mov	w1, w20
  402838:	mov	x3, x19
  40283c:	bl	401580 <error@plt>
  402840:	b	402868 <__fxstatat@plt+0xf98>
  402844:	mov	x0, x21
  402848:	bl	40432c <__fxstatat@plt+0x2a5c>
  40284c:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  402850:	mov	x3, x0
  402854:	add	x2, x2, #0xb34
  402858:	mov	w0, wzr
  40285c:	mov	w1, w20
  402860:	mov	x4, x19
  402864:	bl	401580 <error@plt>
  402868:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  40286c:	ldr	w0, [x8, #512]
  402870:	bl	401550 <_exit@plt>
  402874:	and	w8, w0, #0xf000
  402878:	sub	w8, w8, #0x1, lsl #12
  40287c:	lsr	w8, w8, #12
  402880:	cmp	w8, #0xb
  402884:	b.hi	4028b4 <__fxstatat@plt+0xfe4>  // b.pmore
  402888:	adrp	x9, 409000 <__fxstatat@plt+0x7730>
  40288c:	add	x9, x9, #0xb3b
  402890:	adr	x10, 4028a4 <__fxstatat@plt+0xfd4>
  402894:	ldrb	w11, [x9, x8]
  402898:	add	x10, x10, x11, lsl #2
  40289c:	mov	w8, #0x2d                  	// #45
  4028a0:	br	x10
  4028a4:	mov	w8, #0x70                  	// #112
  4028a8:	b	4028d8 <__fxstatat@plt+0x1008>
  4028ac:	mov	w8, #0x63                  	// #99
  4028b0:	b	4028d8 <__fxstatat@plt+0x1008>
  4028b4:	mov	w8, #0x3f                  	// #63
  4028b8:	b	4028d8 <__fxstatat@plt+0x1008>
  4028bc:	mov	w8, #0x64                  	// #100
  4028c0:	b	4028d8 <__fxstatat@plt+0x1008>
  4028c4:	mov	w8, #0x6c                  	// #108
  4028c8:	b	4028d8 <__fxstatat@plt+0x1008>
  4028cc:	mov	w8, #0x73                  	// #115
  4028d0:	b	4028d8 <__fxstatat@plt+0x1008>
  4028d4:	mov	w8, #0x62                  	// #98
  4028d8:	strb	w8, [x1]
  4028dc:	tst	w0, #0x100
  4028e0:	mov	w8, #0x72                  	// #114
  4028e4:	mov	w9, #0x2d                  	// #45
  4028e8:	mov	w10, #0x77                  	// #119
  4028ec:	csel	w14, w9, w8, eq  // eq = none
  4028f0:	tst	w0, #0x80
  4028f4:	mov	w11, #0x53                  	// #83
  4028f8:	mov	w12, #0x73                  	// #115
  4028fc:	mov	w13, #0x78                  	// #120
  402900:	strb	w14, [x1, #1]
  402904:	csel	w14, w9, w10, eq  // eq = none
  402908:	tst	w0, #0x40
  40290c:	strb	w14, [x1, #2]
  402910:	csel	w14, w12, w11, ne  // ne = any
  402914:	csel	w15, w13, w9, ne  // ne = any
  402918:	tst	w0, #0x800
  40291c:	csel	w14, w15, w14, eq  // eq = none
  402920:	tst	w0, #0x20
  402924:	strb	w14, [x1, #3]
  402928:	csel	w14, w9, w8, eq  // eq = none
  40292c:	tst	w0, #0x10
  402930:	strb	w14, [x1, #4]
  402934:	csel	w14, w9, w10, eq  // eq = none
  402938:	tst	w0, #0x8
  40293c:	csel	w11, w12, w11, ne  // ne = any
  402940:	csel	w12, w13, w9, ne  // ne = any
  402944:	tst	w0, #0x400
  402948:	csel	w11, w12, w11, eq  // eq = none
  40294c:	tst	w0, #0x4
  402950:	csel	w8, w9, w8, eq  // eq = none
  402954:	tst	w0, #0x2
  402958:	mov	w15, #0x54                  	// #84
  40295c:	strb	w14, [x1, #5]
  402960:	mov	w14, #0x74                  	// #116
  402964:	strb	w8, [x1, #7]
  402968:	csel	w8, w9, w10, eq  // eq = none
  40296c:	tst	w0, #0x1
  402970:	strb	w8, [x1, #8]
  402974:	csel	w8, w14, w15, ne  // ne = any
  402978:	csel	w9, w13, w9, ne  // ne = any
  40297c:	tst	w0, #0x200
  402980:	mov	w12, #0x20                  	// #32
  402984:	csel	w8, w9, w8, eq  // eq = none
  402988:	strb	w11, [x1, #6]
  40298c:	strb	w8, [x1, #9]
  402990:	strh	w12, [x1, #10]
  402994:	ret
  402998:	ldr	w0, [x0, #16]
  40299c:	b	402874 <__fxstatat@plt+0xfa4>
  4029a0:	stp	x29, x30, [sp, #-48]!
  4029a4:	stp	x20, x19, [sp, #32]
  4029a8:	ldrb	w10, [x0]
  4029ac:	mov	x19, x0
  4029b0:	str	x21, [sp, #16]
  4029b4:	mov	x29, sp
  4029b8:	and	w8, w10, #0xf8
  4029bc:	cmp	w8, #0x30
  4029c0:	b.ne	402a34 <__fxstatat@plt+0x1164>  // b.any
  4029c4:	mov	w20, wzr
  4029c8:	mov	x8, x19
  4029cc:	lsl	w9, w20, #3
  4029d0:	add	w9, w9, w10, uxtb
  4029d4:	sub	w20, w9, #0x30
  4029d8:	cmp	w20, #0xfff
  4029dc:	b.hi	402cc4 <__fxstatat@plt+0x13f4>  // b.pmore
  4029e0:	ldrb	w10, [x8, #1]
  4029e4:	add	x9, x8, #0x1
  4029e8:	and	w8, w10, #0xf8
  4029ec:	cmp	w8, #0x30
  4029f0:	mov	x8, x9
  4029f4:	b.eq	4029cc <__fxstatat@plt+0x10fc>  // b.none
  4029f8:	cbnz	w10, 402cc4 <__fxstatat@plt+0x13f4>
  4029fc:	sub	x8, x9, x19
  402a00:	and	w9, w20, #0xc00
  402a04:	orr	w9, w9, #0x3ff
  402a08:	cmp	x8, #0x5
  402a0c:	mov	w19, #0xfff                 	// #4095
  402a10:	mov	w0, #0x20                  	// #32
  402a14:	csel	w21, w9, w19, lt  // lt = tstop
  402a18:	bl	404ed8 <__fxstatat@plt+0x3608>
  402a1c:	mov	w8, #0x13d                 	// #317
  402a20:	stp	w19, w20, [x0, #4]
  402a24:	str	w21, [x0, #12]
  402a28:	strh	w8, [x0]
  402a2c:	strb	wzr, [x0, #17]
  402a30:	b	402cc8 <__fxstatat@plt+0x13f8>
  402a34:	mov	w9, #0x1                   	// #1
  402a38:	mov	w8, #0x1                   	// #1
  402a3c:	b	402a50 <__fxstatat@plt+0x1180>
  402a40:	mov	w11, #0x1                   	// #1
  402a44:	ldrb	w10, [x19, x9]
  402a48:	add	x8, x11, x8
  402a4c:	add	x9, x9, #0x1
  402a50:	and	w10, w10, #0xff
  402a54:	cmp	w10, #0x2c
  402a58:	b.le	402a74 <__fxstatat@plt+0x11a4>
  402a5c:	cmp	w10, #0x2d
  402a60:	b.eq	402a40 <__fxstatat@plt+0x1170>  // b.none
  402a64:	cmp	w10, #0x3d
  402a68:	mov	w11, #0x1                   	// #1
  402a6c:	b.eq	402a44 <__fxstatat@plt+0x1174>  // b.none
  402a70:	b	402a84 <__fxstatat@plt+0x11b4>
  402a74:	cmp	w10, #0x2b
  402a78:	mov	w11, #0x1                   	// #1
  402a7c:	b.eq	402a44 <__fxstatat@plt+0x1174>  // b.none
  402a80:	cbz	w10, 402a8c <__fxstatat@plt+0x11bc>
  402a84:	mov	x11, xzr
  402a88:	b	402a44 <__fxstatat@plt+0x1174>
  402a8c:	lsr	x9, x8, #59
  402a90:	cbnz	x9, 402cd8 <__fxstatat@plt+0x1408>
  402a94:	lsl	x0, x8, #4
  402a98:	bl	404ed8 <__fxstatat@plt+0x3608>
  402a9c:	mov	x9, #0x280000000000        	// #43980465111040
  402aa0:	adrp	x10, 409000 <__fxstatat@plt+0x7730>
  402aa4:	adrp	x11, 409000 <__fxstatat@plt+0x7730>
  402aa8:	adrp	x15, 409000 <__fxstatat@plt+0x7730>
  402aac:	mov	x16, xzr
  402ab0:	mov	w8, #0x1                   	// #1
  402ab4:	movk	x9, #0x2000, lsl #48
  402ab8:	add	x10, x10, #0xb7d
  402abc:	add	x11, x11, #0xb5c
  402ac0:	mov	w12, #0x124                 	// #292
  402ac4:	mov	w13, #0x92                  	// #146
  402ac8:	mov	w14, #0x49                  	// #73
  402acc:	add	x15, x15, #0xb47
  402ad0:	mov	w17, wzr
  402ad4:	b	402ae4 <__fxstatat@plt+0x1214>
  402ad8:	mov	w18, #0xfff                 	// #4095
  402adc:	orr	w17, w17, w18
  402ae0:	add	x19, x19, #0x1
  402ae4:	ldrb	w18, [x19]
  402ae8:	sub	w1, w18, #0x61
  402aec:	cmp	w1, #0x14
  402af0:	b.hi	402b18 <__fxstatat@plt+0x1248>  // b.pmore
  402af4:	adr	x2, 402ad8 <__fxstatat@plt+0x1208>
  402af8:	ldrb	w18, [x15, x1]
  402afc:	add	x2, x2, x18, lsl #2
  402b00:	mov	w18, #0x9c0                 	// #2496
  402b04:	br	x2
  402b08:	mov	w18, #0x438                 	// #1080
  402b0c:	b	402adc <__fxstatat@plt+0x120c>
  402b10:	mov	w18, #0x207                 	// #519
  402b14:	b	402adc <__fxstatat@plt+0x120c>
  402b18:	cmp	w18, #0x3d
  402b1c:	b.hi	402cc0 <__fxstatat@plt+0x13f0>  // b.pmore
  402b20:	lsl	x1, x8, x18
  402b24:	tst	x1, x9
  402b28:	b.eq	402cc0 <__fxstatat@plt+0x13f0>  // b.none
  402b2c:	mov	x4, x19
  402b30:	ldrb	w3, [x4, #1]!
  402b34:	sub	w1, w3, #0x30
  402b38:	cmp	w1, #0x8
  402b3c:	b.cs	402b90 <__fxstatat@plt+0x12c0>  // b.hs, b.nlast
  402b40:	mov	w1, wzr
  402b44:	lsl	w1, w1, #3
  402b48:	add	w1, w1, w3, uxtb
  402b4c:	sub	w1, w1, #0x30
  402b50:	cmp	w1, #0xfff
  402b54:	b.hi	402cc0 <__fxstatat@plt+0x13f0>  // b.pmore
  402b58:	ldrb	w3, [x4, #1]
  402b5c:	add	x19, x4, #0x1
  402b60:	mov	x4, x19
  402b64:	and	w2, w3, #0xf8
  402b68:	cmp	w2, #0x30
  402b6c:	b.eq	402b44 <__fxstatat@plt+0x1274>  // b.none
  402b70:	cbnz	w17, 402cc0 <__fxstatat@plt+0x13f0>
  402b74:	mov	w2, #0x1                   	// #1
  402b78:	mov	w17, #0xfff                 	// #4095
  402b7c:	cbz	w3, 402bbc <__fxstatat@plt+0x12ec>
  402b80:	cmp	w3, #0x2c
  402b84:	mov	w3, #0xfff                 	// #4095
  402b88:	b.eq	402c54 <__fxstatat@plt+0x1384>  // b.none
  402b8c:	b	402cc0 <__fxstatat@plt+0x13f0>
  402b90:	cmp	w3, #0x67
  402b94:	b.eq	402bc4 <__fxstatat@plt+0x12f4>  // b.none
  402b98:	cmp	w3, #0x6f
  402b9c:	b.eq	402bd8 <__fxstatat@plt+0x1308>  // b.none
  402ba0:	cmp	w3, #0x75
  402ba4:	b.ne	402bec <__fxstatat@plt+0x131c>  // b.any
  402ba8:	mov	w3, wzr
  402bac:	add	x19, x19, #0x2
  402bb0:	mov	w2, #0x3                   	// #3
  402bb4:	mov	w1, #0x1c0                 	// #448
  402bb8:	b	402c54 <__fxstatat@plt+0x1384>
  402bbc:	mov	w3, #0xfff                 	// #4095
  402bc0:	b	402c54 <__fxstatat@plt+0x1384>
  402bc4:	mov	w3, wzr
  402bc8:	add	x19, x19, #0x2
  402bcc:	mov	w2, #0x3                   	// #3
  402bd0:	mov	w1, #0x38                  	// #56
  402bd4:	b	402c54 <__fxstatat@plt+0x1384>
  402bd8:	mov	w3, wzr
  402bdc:	add	x19, x19, #0x2
  402be0:	mov	w2, #0x3                   	// #3
  402be4:	mov	w1, #0x7                   	// #7
  402be8:	b	402c54 <__fxstatat@plt+0x1384>
  402bec:	mov	w1, wzr
  402bf0:	mov	w2, #0x1                   	// #1
  402bf4:	mov	x19, x4
  402bf8:	b	402c0c <__fxstatat@plt+0x133c>
  402bfc:	orr	w1, w1, w14
  402c00:	mov	w4, w2
  402c04:	ldrb	w3, [x19, #1]!
  402c08:	mov	w2, w4
  402c0c:	and	w3, w3, #0xff
  402c10:	sub	w3, w3, #0x58
  402c14:	cmp	w3, #0x20
  402c18:	b.hi	402c50 <__fxstatat@plt+0x1380>  // b.pmore
  402c1c:	adr	x5, 402bfc <__fxstatat@plt+0x132c>
  402c20:	ldrb	w4, [x11, x3]
  402c24:	add	x5, x5, x4, lsl #2
  402c28:	mov	w4, #0x2                   	// #2
  402c2c:	br	x5
  402c30:	orr	w1, w1, w12
  402c34:	b	402c00 <__fxstatat@plt+0x1330>
  402c38:	orr	w1, w1, #0x200
  402c3c:	b	402c00 <__fxstatat@plt+0x1330>
  402c40:	orr	w1, w1, #0xc00
  402c44:	b	402c00 <__fxstatat@plt+0x1330>
  402c48:	orr	w1, w1, w13
  402c4c:	b	402c00 <__fxstatat@plt+0x1330>
  402c50:	mov	w3, wzr
  402c54:	add	x4, x0, x16, lsl #4
  402c58:	cmp	w17, #0x0
  402c5c:	strb	w18, [x4]
  402c60:	csinv	w18, w17, wzr, ne  // ne = any
  402c64:	and	w18, w18, w1
  402c68:	cmp	w3, #0x0
  402c6c:	csel	w18, w18, w3, eq  // eq = none
  402c70:	strb	w2, [x4, #1]
  402c74:	stp	w17, w1, [x4, #4]
  402c78:	str	w18, [x4, #12]
  402c7c:	ldrb	w18, [x19]
  402c80:	add	x1, x16, #0x1
  402c84:	sub	w2, w18, #0x2b
  402c88:	cmp	w2, #0x12
  402c8c:	b.hi	402cb0 <__fxstatat@plt+0x13e0>  // b.pmore
  402c90:	adr	x3, 402b2c <__fxstatat@plt+0x125c>
  402c94:	ldrb	w16, [x10, x2]
  402c98:	add	x3, x3, x16, lsl #2
  402c9c:	mov	x16, x1
  402ca0:	br	x3
  402ca4:	add	x19, x19, #0x1
  402ca8:	mov	x16, x1
  402cac:	b	402ad0 <__fxstatat@plt+0x1200>
  402cb0:	cbnz	w18, 402cc0 <__fxstatat@plt+0x13f0>
  402cb4:	add	x8, x0, x1, lsl #4
  402cb8:	strb	wzr, [x8, #1]
  402cbc:	b	402cc8 <__fxstatat@plt+0x13f8>
  402cc0:	bl	4017a0 <free@plt>
  402cc4:	mov	x0, xzr
  402cc8:	ldp	x20, x19, [sp, #32]
  402ccc:	ldr	x21, [sp, #16]
  402cd0:	ldp	x29, x30, [sp], #48
  402cd4:	ret
  402cd8:	bl	4051ec <__fxstatat@plt+0x391c>
  402cdc:	sub	sp, sp, #0xa0
  402ce0:	mov	x1, x0
  402ce4:	mov	x2, sp
  402ce8:	mov	w0, wzr
  402cec:	stp	x29, x30, [sp, #128]
  402cf0:	str	x19, [sp, #144]
  402cf4:	add	x29, sp, #0x80
  402cf8:	bl	4018a0 <__xstat@plt>
  402cfc:	cbz	w0, 402d08 <__fxstatat@plt+0x1438>
  402d00:	mov	x0, xzr
  402d04:	b	402d2c <__fxstatat@plt+0x145c>
  402d08:	ldr	w19, [sp, #16]
  402d0c:	mov	w0, #0x20                  	// #32
  402d10:	bl	404ed8 <__fxstatat@plt+0x3608>
  402d14:	mov	w8, #0x13d                 	// #317
  402d18:	mov	w9, #0xfff                 	// #4095
  402d1c:	strh	w8, [x0]
  402d20:	stp	w9, w19, [x0, #4]
  402d24:	str	w9, [x0, #12]
  402d28:	strb	wzr, [x0, #17]
  402d2c:	ldr	x19, [sp, #144]
  402d30:	ldp	x29, x30, [sp, #128]
  402d34:	add	sp, sp, #0xa0
  402d38:	ret
  402d3c:	ldrb	w17, [x3, #1]
  402d40:	and	w0, w0, #0xfff
  402d44:	mov	w8, wzr
  402d48:	cbz	w17, 402e44 <__fxstatat@plt+0x1574>
  402d4c:	tst	w1, #0x1
  402d50:	mov	w14, #0xc00                 	// #3072
  402d54:	and	w9, w1, #0x1
  402d58:	mvn	w10, w2
  402d5c:	add	x11, x3, #0x8
  402d60:	mov	w12, #0x49                  	// #73
  402d64:	mov	w13, #0x124                 	// #292
  402d68:	csel	w14, w14, wzr, ne  // ne = any
  402d6c:	mov	w15, #0x92                  	// #146
  402d70:	b	402d88 <__fxstatat@plt+0x14b8>
  402d74:	orr	w8, w18, w8
  402d78:	bic	w0, w0, w18
  402d7c:	ldrb	w17, [x11, #9]
  402d80:	add	x11, x11, #0x10
  402d84:	cbz	w17, 402e44 <__fxstatat@plt+0x1574>
  402d88:	ldr	w2, [x11, #4]
  402d8c:	ldp	w16, w18, [x11, #-4]
  402d90:	and	w1, w17, #0xff
  402d94:	cmp	w1, #0x2
  402d98:	bic	w17, w14, w2
  402d9c:	b.eq	402dd4 <__fxstatat@plt+0x1504>  // b.none
  402da0:	cmp	w1, #0x3
  402da4:	b.ne	402de8 <__fxstatat@plt+0x1518>  // b.any
  402da8:	and	w18, w18, w0
  402dac:	tst	w18, w13
  402db0:	csel	w1, wzr, w13, eq  // eq = none
  402db4:	tst	w18, w15
  402db8:	csel	w2, wzr, w15, eq  // eq = none
  402dbc:	tst	w18, w12
  402dc0:	orr	w18, w2, w18
  402dc4:	csel	w3, wzr, w12, eq  // eq = none
  402dc8:	orr	w18, w18, w1
  402dcc:	orr	w18, w18, w3
  402dd0:	b	402de8 <__fxstatat@plt+0x1518>
  402dd4:	and	w1, w0, w12
  402dd8:	orr	w1, w1, w9
  402ddc:	orr	w2, w18, w12
  402de0:	cmp	w1, #0x0
  402de4:	csel	w18, w18, w2, eq  // eq = none
  402de8:	ldurb	w1, [x11, #-8]
  402dec:	cmp	w16, #0x0
  402df0:	csel	w2, w16, w10, ne  // ne = any
  402df4:	bic	w2, w2, w17
  402df8:	cmp	w1, #0x2b
  402dfc:	and	w18, w2, w18
  402e00:	b.eq	402e38 <__fxstatat@plt+0x1568>  // b.none
  402e04:	cmp	w1, #0x2d
  402e08:	b.eq	402d74 <__fxstatat@plt+0x14a4>  // b.none
  402e0c:	cmp	w1, #0x3d
  402e10:	b.ne	402d7c <__fxstatat@plt+0x14ac>  // b.any
  402e14:	cmp	w16, #0x0
  402e18:	csinv	w16, wzr, w16, eq  // eq = none
  402e1c:	orr	w16, w16, w17
  402e20:	mvn	w17, w16
  402e24:	and	w16, w16, w0
  402e28:	and	w17, w17, #0xfff
  402e2c:	orr	w8, w17, w8
  402e30:	orr	w0, w18, w16
  402e34:	b	402d7c <__fxstatat@plt+0x14ac>
  402e38:	orr	w8, w18, w8
  402e3c:	orr	w0, w18, w0
  402e40:	b	402d7c <__fxstatat@plt+0x14ac>
  402e44:	cbz	x4, 402e4c <__fxstatat@plt+0x157c>
  402e48:	str	w8, [x4]
  402e4c:	ret
  402e50:	stp	x29, x30, [sp, #-32]!
  402e54:	stp	x20, x19, [sp, #16]
  402e58:	mov	x29, sp
  402e5c:	cbz	x0, 402edc <__fxstatat@plt+0x160c>
  402e60:	mov	w1, #0x2f                  	// #47
  402e64:	mov	x19, x0
  402e68:	bl	4016f0 <strrchr@plt>
  402e6c:	cmp	x0, #0x0
  402e70:	csinc	x20, x19, x0, eq  // eq = none
  402e74:	sub	x8, x20, x19
  402e78:	cmp	x8, #0x7
  402e7c:	b.lt	402ec0 <__fxstatat@plt+0x15f0>  // b.tstop
  402e80:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402e84:	sub	x0, x20, #0x7
  402e88:	add	x1, x1, #0xbc8
  402e8c:	mov	w2, #0x7                   	// #7
  402e90:	bl	401630 <strncmp@plt>
  402e94:	cbnz	w0, 402ec0 <__fxstatat@plt+0x15f0>
  402e98:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  402e9c:	add	x1, x1, #0xbd0
  402ea0:	mov	w2, #0x3                   	// #3
  402ea4:	mov	x0, x20
  402ea8:	bl	401630 <strncmp@plt>
  402eac:	mov	x19, x20
  402eb0:	cbnz	w0, 402ec0 <__fxstatat@plt+0x15f0>
  402eb4:	add	x19, x20, #0x3
  402eb8:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402ebc:	str	x19, [x8, #648]
  402ec0:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402ec4:	adrp	x9, 41b000 <__fxstatat@plt+0x19730>
  402ec8:	str	x19, [x8, #728]
  402ecc:	str	x19, [x9, #608]
  402ed0:	ldp	x20, x19, [sp, #16]
  402ed4:	ldp	x29, x30, [sp], #32
  402ed8:	ret
  402edc:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402ee0:	ldr	x3, [x8, #616]
  402ee4:	adrp	x0, 409000 <__fxstatat@plt+0x7730>
  402ee8:	add	x0, x0, #0xb90
  402eec:	mov	w1, #0x37                  	// #55
  402ef0:	mov	w2, #0x1                   	// #1
  402ef4:	bl	4017c0 <fwrite@plt>
  402ef8:	bl	401720 <abort@plt>
  402efc:	stp	x29, x30, [sp, #-48]!
  402f00:	str	x21, [sp, #16]
  402f04:	stp	x20, x19, [sp, #32]
  402f08:	mov	x29, sp
  402f0c:	mov	x19, x0
  402f10:	bl	401890 <__errno_location@plt>
  402f14:	ldr	w21, [x0]
  402f18:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402f1c:	add	x8, x8, #0x2e0
  402f20:	cmp	x19, #0x0
  402f24:	mov	x20, x0
  402f28:	csel	x0, x8, x19, eq  // eq = none
  402f2c:	mov	w1, #0x38                  	// #56
  402f30:	bl	405140 <__fxstatat@plt+0x3870>
  402f34:	str	w21, [x20]
  402f38:	ldp	x20, x19, [sp, #32]
  402f3c:	ldr	x21, [sp, #16]
  402f40:	ldp	x29, x30, [sp], #48
  402f44:	ret
  402f48:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402f4c:	add	x8, x8, #0x2e0
  402f50:	cmp	x0, #0x0
  402f54:	csel	x8, x8, x0, eq  // eq = none
  402f58:	ldr	w0, [x8]
  402f5c:	ret
  402f60:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402f64:	add	x8, x8, #0x2e0
  402f68:	cmp	x0, #0x0
  402f6c:	csel	x8, x8, x0, eq  // eq = none
  402f70:	str	w1, [x8]
  402f74:	ret
  402f78:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402f7c:	add	x8, x8, #0x2e0
  402f80:	cmp	x0, #0x0
  402f84:	ubfx	w9, w1, #5, #3
  402f88:	csel	x8, x8, x0, eq  // eq = none
  402f8c:	add	x8, x8, w9, uxtw #2
  402f90:	ldr	w9, [x8, #8]
  402f94:	lsr	w10, w9, w1
  402f98:	and	w0, w10, #0x1
  402f9c:	and	w10, w2, #0x1
  402fa0:	eor	w10, w0, w10
  402fa4:	lsl	w10, w10, w1
  402fa8:	eor	w9, w10, w9
  402fac:	str	w9, [x8, #8]
  402fb0:	ret
  402fb4:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402fb8:	add	x8, x8, #0x2e0
  402fbc:	cmp	x0, #0x0
  402fc0:	csel	x8, x8, x0, eq  // eq = none
  402fc4:	ldr	w0, [x8, #4]
  402fc8:	str	w1, [x8, #4]
  402fcc:	ret
  402fd0:	stp	x29, x30, [sp, #-16]!
  402fd4:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  402fd8:	add	x8, x8, #0x2e0
  402fdc:	cmp	x0, #0x0
  402fe0:	csel	x8, x8, x0, eq  // eq = none
  402fe4:	mov	w9, #0xa                   	// #10
  402fe8:	mov	x29, sp
  402fec:	str	w9, [x8]
  402ff0:	cbz	x1, 403004 <__fxstatat@plt+0x1734>
  402ff4:	cbz	x2, 403004 <__fxstatat@plt+0x1734>
  402ff8:	stp	x1, x2, [x8, #40]
  402ffc:	ldp	x29, x30, [sp], #16
  403000:	ret
  403004:	bl	401720 <abort@plt>
  403008:	sub	sp, sp, #0x60
  40300c:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  403010:	add	x8, x8, #0x2e0
  403014:	cmp	x4, #0x0
  403018:	stp	x29, x30, [sp, #16]
  40301c:	str	x25, [sp, #32]
  403020:	stp	x24, x23, [sp, #48]
  403024:	stp	x22, x21, [sp, #64]
  403028:	stp	x20, x19, [sp, #80]
  40302c:	add	x29, sp, #0x10
  403030:	mov	x19, x3
  403034:	mov	x20, x2
  403038:	mov	x21, x1
  40303c:	mov	x22, x0
  403040:	csel	x24, x8, x4, eq  // eq = none
  403044:	bl	401890 <__errno_location@plt>
  403048:	ldp	w4, w5, [x24]
  40304c:	ldp	x7, x8, [x24, #40]
  403050:	ldr	w25, [x0]
  403054:	mov	x23, x0
  403058:	add	x6, x24, #0x8
  40305c:	mov	x0, x22
  403060:	mov	x1, x21
  403064:	mov	x2, x20
  403068:	mov	x3, x19
  40306c:	str	x8, [sp]
  403070:	bl	403094 <__fxstatat@plt+0x17c4>
  403074:	str	w25, [x23]
  403078:	ldp	x20, x19, [sp, #80]
  40307c:	ldp	x22, x21, [sp, #64]
  403080:	ldp	x24, x23, [sp, #48]
  403084:	ldr	x25, [sp, #32]
  403088:	ldp	x29, x30, [sp, #16]
  40308c:	add	sp, sp, #0x60
  403090:	ret
  403094:	sub	sp, sp, #0x120
  403098:	stp	x29, x30, [sp, #192]
  40309c:	add	x29, sp, #0xc0
  4030a0:	ldr	x8, [x29, #96]
  4030a4:	stp	x28, x27, [sp, #208]
  4030a8:	stp	x26, x25, [sp, #224]
  4030ac:	stp	x24, x23, [sp, #240]
  4030b0:	stp	x22, x21, [sp, #256]
  4030b4:	stp	x20, x19, [sp, #272]
  4030b8:	str	x7, [sp, #88]
  4030bc:	stur	x6, [x29, #-40]
  4030c0:	mov	w19, w5
  4030c4:	mov	w22, w4
  4030c8:	mov	x28, x3
  4030cc:	mov	x20, x2
  4030d0:	mov	x24, x1
  4030d4:	stur	x8, [x29, #-88]
  4030d8:	mov	x21, x0
  4030dc:	bl	4017b0 <__ctype_get_mb_cur_max@plt>
  4030e0:	mov	w4, w22
  4030e4:	mov	w8, wzr
  4030e8:	mov	w14, wzr
  4030ec:	str	w19, [sp, #80]
  4030f0:	ubfx	w19, w19, #1, #1
  4030f4:	add	x9, x20, #0x1
  4030f8:	mov	w25, #0x1                   	// #1
  4030fc:	str	x0, [sp, #48]
  403100:	str	xzr, [sp, #64]
  403104:	stur	xzr, [x29, #-64]
  403108:	stur	xzr, [x29, #-32]
  40310c:	str	wzr, [sp, #72]
  403110:	stur	x20, [x29, #-80]
  403114:	str	x9, [sp, #96]
  403118:	cmp	w4, #0xa
  40311c:	b.hi	403ce8 <__fxstatat@plt+0x2418>  // b.pmore
  403120:	adrp	x12, 409000 <__fxstatat@plt+0x7730>
  403124:	mov	w9, w4
  403128:	add	x12, x12, #0xbd8
  40312c:	mov	x22, x24
  403130:	adr	x10, 403150 <__fxstatat@plt+0x1880>
  403134:	ldrb	w11, [x12, x9]
  403138:	add	x10, x10, x11, lsl #2
  40313c:	ldur	x24, [x29, #-80]
  403140:	mov	x20, xzr
  403144:	mov	w16, wzr
  403148:	mov	w9, #0x1                   	// #1
  40314c:	br	x10
  403150:	adrp	x0, 409000 <__fxstatat@plt+0x7730>
  403154:	add	x0, x0, #0xd36
  403158:	mov	w1, w4
  40315c:	mov	w20, w4
  403160:	mov	w23, w14
  403164:	bl	404634 <__fxstatat@plt+0x2d64>
  403168:	str	x0, [sp, #88]
  40316c:	adrp	x0, 409000 <__fxstatat@plt+0x7730>
  403170:	add	x0, x0, #0xd38
  403174:	mov	w1, w20
  403178:	bl	404634 <__fxstatat@plt+0x2d64>
  40317c:	mov	w14, w23
  403180:	mov	w4, w20
  403184:	stur	x0, [x29, #-88]
  403188:	tbnz	w19, #0, 4031cc <__fxstatat@plt+0x18fc>
  40318c:	ldr	x8, [sp, #88]
  403190:	ldrb	w9, [x8]
  403194:	cbz	w9, 4031cc <__fxstatat@plt+0x18fc>
  403198:	mov	w27, w14
  40319c:	mov	w26, w4
  4031a0:	mov	x10, xzr
  4031a4:	add	x8, x8, #0x1
  4031a8:	b	4031bc <__fxstatat@plt+0x18ec>
  4031ac:	ldrb	w9, [x8, x10]
  4031b0:	add	x20, x10, #0x1
  4031b4:	mov	x10, x20
  4031b8:	cbz	w9, 4031d8 <__fxstatat@plt+0x1908>
  4031bc:	cmp	x10, x22
  4031c0:	b.cs	4031ac <__fxstatat@plt+0x18dc>  // b.hs, b.nlast
  4031c4:	strb	w9, [x21, x10]
  4031c8:	b	4031ac <__fxstatat@plt+0x18dc>
  4031cc:	mov	w27, w14
  4031d0:	mov	w26, w4
  4031d4:	mov	x20, xzr
  4031d8:	ldur	x23, [x29, #-88]
  4031dc:	mov	x0, x23
  4031e0:	bl	401560 <strlen@plt>
  4031e4:	stur	x0, [x29, #-32]
  4031e8:	stur	x23, [x29, #-64]
  4031ec:	mov	w9, #0x1                   	// #1
  4031f0:	mov	w16, w19
  4031f4:	mov	w4, w26
  4031f8:	mov	w14, w27
  4031fc:	b	4032a4 <__fxstatat@plt+0x19d4>
  403200:	mov	w8, #0x1                   	// #1
  403204:	b	403280 <__fxstatat@plt+0x19b0>
  403208:	mov	w4, wzr
  40320c:	mov	x20, xzr
  403210:	mov	w16, wzr
  403214:	mov	w9, w8
  403218:	b	4032a4 <__fxstatat@plt+0x19d4>
  40321c:	tbnz	w19, #0, 403280 <__fxstatat@plt+0x19b0>
  403220:	mov	w9, w8
  403224:	mov	w16, wzr
  403228:	cbz	x22, 403234 <__fxstatat@plt+0x1964>
  40322c:	mov	w8, #0x27                  	// #39
  403230:	strb	w8, [x21]
  403234:	adrp	x8, 409000 <__fxstatat@plt+0x7730>
  403238:	add	x8, x8, #0xd38
  40323c:	stur	x8, [x29, #-64]
  403240:	mov	w8, #0x1                   	// #1
  403244:	mov	w4, #0x2                   	// #2
  403248:	mov	w20, #0x1                   	// #1
  40324c:	stur	x8, [x29, #-32]
  403250:	b	4032a4 <__fxstatat@plt+0x19d4>
  403254:	tbz	w19, #0, 403b80 <__fxstatat@plt+0x22b0>
  403258:	mov	w8, #0x1                   	// #1
  40325c:	stur	x8, [x29, #-32]
  403260:	adrp	x8, 409000 <__fxstatat@plt+0x7730>
  403264:	add	x8, x8, #0xd34
  403268:	mov	x20, xzr
  40326c:	mov	w4, #0x5                   	// #5
  403270:	stur	x8, [x29, #-64]
  403274:	mov	w9, #0x1                   	// #1
  403278:	b	4032a0 <__fxstatat@plt+0x19d0>
  40327c:	tbz	w19, #0, 403bb4 <__fxstatat@plt+0x22e4>
  403280:	mov	w9, #0x1                   	// #1
  403284:	stur	x9, [x29, #-32]
  403288:	adrp	x9, 409000 <__fxstatat@plt+0x7730>
  40328c:	add	x9, x9, #0xd38
  403290:	mov	x20, xzr
  403294:	mov	w4, #0x2                   	// #2
  403298:	stur	x9, [x29, #-64]
  40329c:	mov	w9, w8
  4032a0:	mov	w16, #0x1                   	// #1
  4032a4:	mov	w15, w9
  4032a8:	ldp	x8, x9, [x29, #-40]
  4032ac:	eor	w17, w16, #0x1
  4032b0:	stur	w17, [x29, #-68]
  4032b4:	mov	x23, xzr
  4032b8:	cmp	x8, #0x0
  4032bc:	cset	w8, eq  // eq = none
  4032c0:	cmp	x9, #0x0
  4032c4:	cset	w9, ne  // ne = any
  4032c8:	cmp	w4, #0x2
  4032cc:	cset	w10, ne  // ne = any
  4032d0:	and	w13, w10, w15
  4032d4:	and	w12, w9, w16
  4032d8:	orr	w10, w10, w17
  4032dc:	and	w17, w9, w13
  4032e0:	orr	w9, w13, w16
  4032e4:	eor	w9, w9, #0x1
  4032e8:	cset	w11, eq  // eq = none
  4032ec:	orr	w8, w8, w9
  4032f0:	and	w12, w15, w12
  4032f4:	str	w10, [sp, #84]
  4032f8:	and	w10, w11, w16
  4032fc:	stur	w8, [x29, #-24]
  403300:	eor	w8, w15, #0x1
  403304:	str	w12, [sp, #56]
  403308:	str	w10, [sp, #76]
  40330c:	stur	w15, [x29, #-72]
  403310:	str	w8, [sp, #60]
  403314:	stp	w16, w4, [x29, #-48]
  403318:	stur	w17, [x29, #-52]
  40331c:	cmn	x28, #0x1
  403320:	b.eq	403330 <__fxstatat@plt+0x1a60>  // b.none
  403324:	cmp	x23, x28
  403328:	b.ne	403338 <__fxstatat@plt+0x1a68>  // b.any
  40332c:	b	403b10 <__fxstatat@plt+0x2240>
  403330:	ldrb	w8, [x24, x23]
  403334:	cbz	w8, 403b18 <__fxstatat@plt+0x2248>
  403338:	cbz	w17, 403378 <__fxstatat@plt+0x1aa8>
  40333c:	ldur	x8, [x29, #-32]
  403340:	cmp	x8, #0x2
  403344:	add	x19, x23, x8
  403348:	b.cc	403370 <__fxstatat@plt+0x1aa0>  // b.lo, b.ul, b.last
  40334c:	cmn	x28, #0x1
  403350:	b.ne	403370 <__fxstatat@plt+0x1aa0>  // b.any
  403354:	mov	x0, x24
  403358:	mov	w26, w14
  40335c:	bl	401560 <strlen@plt>
  403360:	ldp	w17, w16, [x29, #-52]
  403364:	ldur	w4, [x29, #-44]
  403368:	mov	w14, w26
  40336c:	mov	x28, x0
  403370:	cmp	x19, x28
  403374:	b.ls	403380 <__fxstatat@plt+0x1ab0>  // b.plast
  403378:	mov	w27, wzr
  40337c:	b	4033b8 <__fxstatat@plt+0x1ae8>
  403380:	ldur	x1, [x29, #-64]
  403384:	ldur	x2, [x29, #-32]
  403388:	add	x0, x24, x23
  40338c:	mov	w19, w14
  403390:	bl	4016a0 <bcmp@plt>
  403394:	ldur	w9, [x29, #-68]
  403398:	cmp	w0, #0x0
  40339c:	cset	w8, ne  // ne = any
  4033a0:	cset	w27, eq  // eq = none
  4033a4:	orr	w8, w8, w9
  4033a8:	tbz	w8, #0, 403bec <__fxstatat@plt+0x231c>
  4033ac:	ldp	w16, w4, [x29, #-48]
  4033b0:	ldur	w17, [x29, #-52]
  4033b4:	mov	w14, w19
  4033b8:	ldrb	w19, [x24, x23]
  4033bc:	cmp	w19, #0x7e
  4033c0:	b.hi	403600 <__fxstatat@plt+0x1d30>  // b.pmore
  4033c4:	adrp	x13, 409000 <__fxstatat@plt+0x7730>
  4033c8:	add	x13, x13, #0xbe3
  4033cc:	adr	x12, 4033f0 <__fxstatat@plt+0x1b20>
  4033d0:	ldrb	w9, [x13, x19]
  4033d4:	add	x12, x12, x9, lsl #2
  4033d8:	mov	w10, wzr
  4033dc:	mov	w8, wzr
  4033e0:	mov	w26, #0x1                   	// #1
  4033e4:	mov	w11, #0x6e                  	// #110
  4033e8:	mov	w9, #0x61                  	// #97
  4033ec:	br	x12
  4033f0:	ldur	w9, [x29, #-24]
  4033f4:	tbnz	w9, #0, 403414 <__fxstatat@plt+0x1b44>
  4033f8:	ldur	x10, [x29, #-40]
  4033fc:	lsr	w9, w19, #5
  403400:	ldr	w9, [x10, w9, uxtw #2]
  403404:	lsr	w9, w9, w19
  403408:	tbz	w9, #0, 403414 <__fxstatat@plt+0x1b44>
  40340c:	mov	w9, w19
  403410:	b	40341c <__fxstatat@plt+0x1b4c>
  403414:	mov	w9, w19
  403418:	cbz	w27, 403664 <__fxstatat@plt+0x1d94>
  40341c:	tbnz	w16, #0, 403bc4 <__fxstatat@plt+0x22f4>
  403420:	cmp	w4, #0x2
  403424:	cset	w8, ne  // ne = any
  403428:	orr	w8, w8, w14
  40342c:	tbnz	w8, #0, 403470 <__fxstatat@plt+0x1ba0>
  403430:	cmp	x20, x22
  403434:	b.cs	403440 <__fxstatat@plt+0x1b70>  // b.hs, b.nlast
  403438:	mov	w8, #0x27                  	// #39
  40343c:	strb	w8, [x21, x20]
  403440:	add	x8, x20, #0x1
  403444:	cmp	x8, x22
  403448:	b.cs	403454 <__fxstatat@plt+0x1b84>  // b.hs, b.nlast
  40344c:	mov	w10, #0x24                  	// #36
  403450:	strb	w10, [x21, x8]
  403454:	add	x8, x20, #0x2
  403458:	cmp	x8, x22
  40345c:	b.cs	403468 <__fxstatat@plt+0x1b98>  // b.hs, b.nlast
  403460:	mov	w10, #0x27                  	// #39
  403464:	strb	w10, [x21, x8]
  403468:	add	x20, x20, #0x3
  40346c:	mov	w14, #0x1                   	// #1
  403470:	cmp	x20, x22
  403474:	b.cs	403480 <__fxstatat@plt+0x1bb0>  // b.hs, b.nlast
  403478:	mov	w8, #0x5c                  	// #92
  40347c:	strb	w8, [x21, x20]
  403480:	add	x20, x20, #0x1
  403484:	cmp	x20, x22
  403488:	b.cs	403490 <__fxstatat@plt+0x1bc0>  // b.hs, b.nlast
  40348c:	strb	w9, [x21, x20]
  403490:	add	x20, x20, #0x1
  403494:	and	w25, w25, w26
  403498:	add	x23, x23, #0x1
  40349c:	cmn	x28, #0x1
  4034a0:	b.ne	403324 <__fxstatat@plt+0x1a54>  // b.any
  4034a4:	b	403330 <__fxstatat@plt+0x1a60>
  4034a8:	cmp	x28, #0x1
  4034ac:	b.eq	4034d0 <__fxstatat@plt+0x1c00>  // b.none
  4034b0:	cmn	x28, #0x1
  4034b4:	b.ne	4034d4 <__fxstatat@plt+0x1c04>  // b.any
  4034b8:	ldrb	w8, [x24, #1]
  4034bc:	cbz	w8, 4034d0 <__fxstatat@plt+0x1c00>
  4034c0:	mov	w8, wzr
  4034c4:	mov	w26, wzr
  4034c8:	mov	x28, #0xffffffffffffffff    	// #-1
  4034cc:	b	4033f0 <__fxstatat@plt+0x1b20>
  4034d0:	cbz	x23, 4034e0 <__fxstatat@plt+0x1c10>
  4034d4:	mov	w8, wzr
  4034d8:	mov	w26, wzr
  4034dc:	b	4033f0 <__fxstatat@plt+0x1b20>
  4034e0:	mov	w10, #0x1                   	// #1
  4034e4:	cmp	w4, #0x2
  4034e8:	b.ne	4034f0 <__fxstatat@plt+0x1c20>  // b.any
  4034ec:	tbnz	w16, #0, 403bc4 <__fxstatat@plt+0x22f4>
  4034f0:	mov	w8, wzr
  4034f4:	mov	w26, w10
  4034f8:	b	4033f0 <__fxstatat@plt+0x1b20>
  4034fc:	cmp	w4, #0x2
  403500:	b.ne	40364c <__fxstatat@plt+0x1d7c>  // b.any
  403504:	tbz	w16, #0, 403658 <__fxstatat@plt+0x1d88>
  403508:	b	403bc4 <__fxstatat@plt+0x22f4>
  40350c:	mov	w9, #0x66                  	// #102
  403510:	b	4036a8 <__fxstatat@plt+0x1dd8>
  403514:	mov	w11, #0x74                  	// #116
  403518:	b	403528 <__fxstatat@plt+0x1c58>
  40351c:	mov	w9, #0x62                  	// #98
  403520:	b	4036a8 <__fxstatat@plt+0x1dd8>
  403524:	mov	w11, #0x72                  	// #114
  403528:	ldr	w8, [sp, #84]
  40352c:	mov	w9, w11
  403530:	tbnz	w8, #0, 4036a8 <__fxstatat@plt+0x1dd8>
  403534:	b	403bc4 <__fxstatat@plt+0x22f4>
  403538:	ldur	w8, [x29, #-72]
  40353c:	tbz	w8, #0, 4036bc <__fxstatat@plt+0x1dec>
  403540:	cmp	w4, #0x2
  403544:	tbnz	w16, #0, 403cdc <__fxstatat@plt+0x240c>
  403548:	cset	w8, ne  // ne = any
  40354c:	orr	w8, w8, w14
  403550:	tbz	w8, #0, 4039ec <__fxstatat@plt+0x211c>
  403554:	mov	x8, x20
  403558:	cmp	x8, x22
  40355c:	b.cc	403a34 <__fxstatat@plt+0x2164>  // b.lo, b.ul, b.last
  403560:	b	403a3c <__fxstatat@plt+0x216c>
  403564:	cmp	w4, #0x5
  403568:	b.eq	4037e8 <__fxstatat@plt+0x1f18>  // b.none
  40356c:	cmp	w4, #0x2
  403570:	b.ne	403898 <__fxstatat@plt+0x1fc8>  // b.any
  403574:	tbz	w16, #0, 403898 <__fxstatat@plt+0x1fc8>
  403578:	b	403bc4 <__fxstatat@plt+0x22f4>
  40357c:	mov	w9, #0x76                  	// #118
  403580:	b	4036a8 <__fxstatat@plt+0x1dd8>
  403584:	cmp	w4, #0x2
  403588:	b.ne	4036cc <__fxstatat@plt+0x1dfc>  // b.any
  40358c:	tbnz	w16, #0, 403bc4 <__fxstatat@plt+0x22f4>
  403590:	ldr	x10, [sp, #64]
  403594:	cmp	x22, #0x0
  403598:	cset	w8, eq  // eq = none
  40359c:	cmp	x10, #0x0
  4035a0:	cset	w9, ne  // ne = any
  4035a4:	orr	w8, w9, w8
  4035a8:	cmp	w8, #0x0
  4035ac:	csel	x10, x10, x22, ne  // ne = any
  4035b0:	csel	x22, x22, xzr, ne  // ne = any
  4035b4:	cmp	x20, x22
  4035b8:	str	x10, [sp, #64]
  4035bc:	b.cs	4035c8 <__fxstatat@plt+0x1cf8>  // b.hs, b.nlast
  4035c0:	mov	w8, #0x27                  	// #39
  4035c4:	strb	w8, [x21, x20]
  4035c8:	add	x8, x20, #0x1
  4035cc:	cmp	x8, x22
  4035d0:	b.cs	4035dc <__fxstatat@plt+0x1d0c>  // b.hs, b.nlast
  4035d4:	mov	w9, #0x5c                  	// #92
  4035d8:	strb	w9, [x21, x8]
  4035dc:	add	x8, x20, #0x2
  4035e0:	cmp	x8, x22
  4035e4:	b.cs	4035f0 <__fxstatat@plt+0x1d20>  // b.hs, b.nlast
  4035e8:	mov	w9, #0x27                  	// #39
  4035ec:	strb	w9, [x21, x8]
  4035f0:	mov	w14, wzr
  4035f4:	mov	w8, wzr
  4035f8:	add	x20, x20, #0x3
  4035fc:	b	4036d0 <__fxstatat@plt+0x1e00>
  403600:	ldr	x8, [sp, #48]
  403604:	str	w14, [sp, #28]
  403608:	cmp	x8, #0x1
  40360c:	b.ne	4036e4 <__fxstatat@plt+0x1e14>  // b.any
  403610:	bl	401780 <__ctype_b_loc@plt>
  403614:	ldr	x8, [x0]
  403618:	mov	w11, #0x1                   	// #1
  40361c:	ldrh	w8, [x8, x19, lsl #1]
  403620:	ubfx	w26, w8, #14, #1
  403624:	ldr	w8, [sp, #60]
  403628:	ldp	w16, w4, [x29, #-48]
  40362c:	ldr	w14, [sp, #28]
  403630:	ldur	w17, [x29, #-52]
  403634:	cmp	x11, #0x1
  403638:	orr	w8, w26, w8
  40363c:	b.hi	4038a8 <__fxstatat@plt+0x1fd8>  // b.pmore
  403640:	tbz	w8, #0, 4038a8 <__fxstatat@plt+0x1fd8>
  403644:	mov	w8, wzr
  403648:	b	4033f0 <__fxstatat@plt+0x1b20>
  40364c:	ldr	w8, [sp, #56]
  403650:	mov	w9, #0x5c                  	// #92
  403654:	tbz	w8, #0, 4036a8 <__fxstatat@plt+0x1dd8>
  403658:	mov	w8, wzr
  40365c:	mov	w26, wzr
  403660:	mov	w19, #0x5c                  	// #92
  403664:	tbnz	w8, #0, 403698 <__fxstatat@plt+0x1dc8>
  403668:	tbz	w14, #0, 403698 <__fxstatat@plt+0x1dc8>
  40366c:	cmp	x20, x22
  403670:	b.cs	40367c <__fxstatat@plt+0x1dac>  // b.hs, b.nlast
  403674:	mov	w8, #0x27                  	// #39
  403678:	strb	w8, [x21, x20]
  40367c:	add	x8, x20, #0x1
  403680:	cmp	x8, x22
  403684:	b.cs	403690 <__fxstatat@plt+0x1dc0>  // b.hs, b.nlast
  403688:	mov	w9, #0x27                  	// #39
  40368c:	strb	w9, [x21, x8]
  403690:	mov	w14, wzr
  403694:	add	x20, x20, #0x2
  403698:	mov	w9, w19
  40369c:	cmp	x20, x22
  4036a0:	b.cc	40348c <__fxstatat@plt+0x1bbc>  // b.lo, b.ul, b.last
  4036a4:	b	403490 <__fxstatat@plt+0x1bc0>
  4036a8:	ldur	w10, [x29, #-72]
  4036ac:	mov	w8, wzr
  4036b0:	mov	w26, wzr
  4036b4:	tbz	w10, #0, 4033f0 <__fxstatat@plt+0x1b20>
  4036b8:	b	40341c <__fxstatat@plt+0x1b4c>
  4036bc:	ldr	w8, [sp, #80]
  4036c0:	tbnz	w8, #0, 403498 <__fxstatat@plt+0x1bc8>
  4036c4:	mov	w19, wzr
  4036c8:	b	4034d4 <__fxstatat@plt+0x1c04>
  4036cc:	mov	w8, wzr
  4036d0:	mov	w9, #0x1                   	// #1
  4036d4:	mov	w19, #0x27                  	// #39
  4036d8:	str	w9, [sp, #72]
  4036dc:	mov	w26, #0x1                   	// #1
  4036e0:	b	4033f0 <__fxstatat@plt+0x1b20>
  4036e4:	cmn	x28, #0x1
  4036e8:	stur	xzr, [x29, #-16]
  4036ec:	b.ne	4036fc <__fxstatat@plt+0x1e2c>  // b.any
  4036f0:	mov	x0, x24
  4036f4:	bl	401560 <strlen@plt>
  4036f8:	mov	x28, x0
  4036fc:	ldr	x8, [sp, #96]
  403700:	mov	x11, xzr
  403704:	mov	w26, #0x1                   	// #1
  403708:	str	x21, [sp, #32]
  40370c:	add	x8, x8, x23
  403710:	str	x8, [sp, #16]
  403714:	b	40374c <__fxstatat@plt+0x1e7c>
  403718:	ldur	w0, [x29, #-20]
  40371c:	bl	401850 <iswprint@plt>
  403720:	ldr	x21, [sp, #40]
  403724:	cmp	w0, #0x0
  403728:	cset	w8, ne  // ne = any
  40372c:	sub	x0, x29, #0x10
  403730:	and	w26, w26, w8
  403734:	add	x21, x24, x21
  403738:	bl	401730 <mbsinit@plt>
  40373c:	mov	x11, x21
  403740:	ldr	x21, [sp, #32]
  403744:	ldur	x24, [x29, #-80]
  403748:	cbnz	w0, 403624 <__fxstatat@plt+0x1d54>
  40374c:	add	x21, x11, x23
  403750:	add	x1, x24, x21
  403754:	sub	x2, x28, x21
  403758:	sub	x0, x29, #0x14
  40375c:	sub	x3, x29, #0x10
  403760:	str	x11, [sp, #40]
  403764:	bl	407320 <__fxstatat@plt+0x5a50>
  403768:	cbz	x0, 403af0 <__fxstatat@plt+0x2220>
  40376c:	mov	x24, x0
  403770:	cmn	x0, #0x1
  403774:	b.eq	403aec <__fxstatat@plt+0x221c>  // b.none
  403778:	cmn	x24, #0x2
  40377c:	b.eq	403ab0 <__fxstatat@plt+0x21e0>  // b.none
  403780:	ldr	w9, [sp, #76]
  403784:	ldr	x21, [sp, #32]
  403788:	cmp	x24, #0x2
  40378c:	cset	w8, cc  // cc = lo, ul, last
  403790:	eor	w9, w9, #0x1
  403794:	mov	x12, #0x2b                  	// #43
  403798:	orr	w8, w9, w8
  40379c:	mov	w11, #0x1                   	// #1
  4037a0:	movk	x12, #0x2, lsl #32
  4037a4:	tbnz	w8, #0, 403718 <__fxstatat@plt+0x1e48>
  4037a8:	ldr	x9, [sp, #40]
  4037ac:	ldr	x10, [sp, #16]
  4037b0:	sub	x8, x24, #0x1
  4037b4:	add	x9, x10, x9
  4037b8:	b	4037c8 <__fxstatat@plt+0x1ef8>
  4037bc:	subs	x8, x8, #0x1
  4037c0:	add	x9, x9, #0x1
  4037c4:	b.eq	403718 <__fxstatat@plt+0x1e48>  // b.none
  4037c8:	ldrb	w10, [x9]
  4037cc:	sub	w10, w10, #0x5b
  4037d0:	cmp	w10, #0x21
  4037d4:	b.hi	4037bc <__fxstatat@plt+0x1eec>  // b.pmore
  4037d8:	lsl	x10, x11, x10
  4037dc:	tst	x10, x12
  4037e0:	b.eq	4037bc <__fxstatat@plt+0x1eec>  // b.none
  4037e4:	b	403bf8 <__fxstatat@plt+0x2328>
  4037e8:	ldr	w8, [sp, #80]
  4037ec:	tbz	w8, #2, 403898 <__fxstatat@plt+0x1fc8>
  4037f0:	add	x9, x23, #0x2
  4037f4:	cmp	x9, x28
  4037f8:	b.cs	403898 <__fxstatat@plt+0x1fc8>  // b.hs, b.nlast
  4037fc:	add	x8, x23, x24
  403800:	ldrb	w8, [x8, #1]
  403804:	cmp	w8, #0x3f
  403808:	b.ne	403898 <__fxstatat@plt+0x1fc8>  // b.any
  40380c:	ldrb	w19, [x24, x9]
  403810:	mov	w8, wzr
  403814:	cmp	w19, #0x3e
  403818:	b.hi	403b04 <__fxstatat@plt+0x2234>  // b.pmore
  40381c:	mov	w10, #0x1                   	// #1
  403820:	mov	x11, #0xa38200000000        	// #179778741075968
  403824:	lsl	x10, x10, x19
  403828:	movk	x11, #0x7000, lsl #48
  40382c:	tst	x10, x11
  403830:	b.eq	403b04 <__fxstatat@plt+0x2234>  // b.none
  403834:	tbnz	w16, #0, 403bc4 <__fxstatat@plt+0x22f4>
  403838:	cmp	x20, x22
  40383c:	b.cs	403848 <__fxstatat@plt+0x1f78>  // b.hs, b.nlast
  403840:	mov	w8, #0x3f                  	// #63
  403844:	strb	w8, [x21, x20]
  403848:	add	x8, x20, #0x1
  40384c:	cmp	x8, x22
  403850:	b.cs	40385c <__fxstatat@plt+0x1f8c>  // b.hs, b.nlast
  403854:	mov	w10, #0x22                  	// #34
  403858:	strb	w10, [x21, x8]
  40385c:	add	x8, x20, #0x2
  403860:	cmp	x8, x22
  403864:	b.cs	403870 <__fxstatat@plt+0x1fa0>  // b.hs, b.nlast
  403868:	mov	w10, #0x22                  	// #34
  40386c:	strb	w10, [x21, x8]
  403870:	add	x8, x20, #0x3
  403874:	cmp	x8, x22
  403878:	b.cs	403884 <__fxstatat@plt+0x1fb4>  // b.hs, b.nlast
  40387c:	mov	w10, #0x3f                  	// #63
  403880:	strb	w10, [x21, x8]
  403884:	mov	w8, wzr
  403888:	mov	w26, wzr
  40388c:	add	x20, x20, #0x4
  403890:	mov	x23, x9
  403894:	b	4033f0 <__fxstatat@plt+0x1b20>
  403898:	mov	w8, wzr
  40389c:	mov	w26, wzr
  4038a0:	mov	w19, #0x3f                  	// #63
  4038a4:	b	4033f0 <__fxstatat@plt+0x1b20>
  4038a8:	mov	w10, wzr
  4038ac:	add	x9, x11, x23
  4038b0:	b	4038c4 <__fxstatat@plt+0x1ff4>
  4038b4:	ldr	x12, [sp, #96]
  4038b8:	add	x20, x20, #0x1
  4038bc:	ldrb	w19, [x12, x23]
  4038c0:	mov	x23, x11
  4038c4:	tbz	w8, #0, 4038e8 <__fxstatat@plt+0x2018>
  4038c8:	tbz	w27, #0, 403994 <__fxstatat@plt+0x20c4>
  4038cc:	cmp	x20, x22
  4038d0:	b.cs	4038dc <__fxstatat@plt+0x200c>  // b.hs, b.nlast
  4038d4:	mov	w11, #0x5c                  	// #92
  4038d8:	strb	w11, [x21, x20]
  4038dc:	mov	w27, wzr
  4038e0:	add	x20, x20, #0x1
  4038e4:	b	403998 <__fxstatat@plt+0x20c8>
  4038e8:	tbnz	w16, #0, 403bc4 <__fxstatat@plt+0x22f4>
  4038ec:	cmp	w4, #0x2
  4038f0:	cset	w10, ne  // ne = any
  4038f4:	orr	w10, w10, w14
  4038f8:	tbnz	w10, #0, 40393c <__fxstatat@plt+0x206c>
  4038fc:	cmp	x20, x22
  403900:	b.cs	40390c <__fxstatat@plt+0x203c>  // b.hs, b.nlast
  403904:	mov	w10, #0x27                  	// #39
  403908:	strb	w10, [x21, x20]
  40390c:	add	x10, x20, #0x1
  403910:	cmp	x10, x22
  403914:	b.cs	403920 <__fxstatat@plt+0x2050>  // b.hs, b.nlast
  403918:	mov	w11, #0x24                  	// #36
  40391c:	strb	w11, [x21, x10]
  403920:	add	x10, x20, #0x2
  403924:	cmp	x10, x22
  403928:	b.cs	403934 <__fxstatat@plt+0x2064>  // b.hs, b.nlast
  40392c:	mov	w11, #0x27                  	// #39
  403930:	strb	w11, [x21, x10]
  403934:	add	x20, x20, #0x3
  403938:	mov	w14, #0x1                   	// #1
  40393c:	cmp	x20, x22
  403940:	b.cs	40394c <__fxstatat@plt+0x207c>  // b.hs, b.nlast
  403944:	mov	w10, #0x5c                  	// #92
  403948:	strb	w10, [x21, x20]
  40394c:	add	x10, x20, #0x1
  403950:	cmp	x10, x22
  403954:	b.cs	403964 <__fxstatat@plt+0x2094>  // b.hs, b.nlast
  403958:	mov	w11, #0x30                  	// #48
  40395c:	bfxil	w11, w19, #6, #2
  403960:	strb	w11, [x21, x10]
  403964:	add	x10, x20, #0x2
  403968:	cmp	x10, x22
  40396c:	b.cs	40397c <__fxstatat@plt+0x20ac>  // b.hs, b.nlast
  403970:	mov	w11, #0x30                  	// #48
  403974:	bfxil	w11, w19, #3, #3
  403978:	strb	w11, [x21, x10]
  40397c:	mov	w11, #0x30                  	// #48
  403980:	bfxil	w11, w19, #0, #3
  403984:	add	x20, x20, #0x3
  403988:	mov	w10, #0x1                   	// #1
  40398c:	mov	w19, w11
  403990:	b	403998 <__fxstatat@plt+0x20c8>
  403994:	mov	w27, wzr
  403998:	add	x11, x23, #0x1
  40399c:	cmp	x9, x11
  4039a0:	b.ls	403aa4 <__fxstatat@plt+0x21d4>  // b.plast
  4039a4:	and	w12, w10, #0x1
  4039a8:	orn	w12, w12, w14
  4039ac:	tbnz	w12, #0, 4039dc <__fxstatat@plt+0x210c>
  4039b0:	cmp	x20, x22
  4039b4:	b.cs	4039c0 <__fxstatat@plt+0x20f0>  // b.hs, b.nlast
  4039b8:	mov	w12, #0x27                  	// #39
  4039bc:	strb	w12, [x21, x20]
  4039c0:	add	x12, x20, #0x1
  4039c4:	cmp	x12, x22
  4039c8:	b.cs	4039d4 <__fxstatat@plt+0x2104>  // b.hs, b.nlast
  4039cc:	mov	w13, #0x27                  	// #39
  4039d0:	strb	w13, [x21, x12]
  4039d4:	mov	w14, wzr
  4039d8:	add	x20, x20, #0x2
  4039dc:	cmp	x20, x22
  4039e0:	b.cs	4038b4 <__fxstatat@plt+0x1fe4>  // b.hs, b.nlast
  4039e4:	strb	w19, [x21, x20]
  4039e8:	b	4038b4 <__fxstatat@plt+0x1fe4>
  4039ec:	cmp	x20, x22
  4039f0:	b.cs	4039fc <__fxstatat@plt+0x212c>  // b.hs, b.nlast
  4039f4:	mov	w8, #0x27                  	// #39
  4039f8:	strb	w8, [x21, x20]
  4039fc:	add	x8, x20, #0x1
  403a00:	cmp	x8, x22
  403a04:	b.cs	403a10 <__fxstatat@plt+0x2140>  // b.hs, b.nlast
  403a08:	mov	w9, #0x24                  	// #36
  403a0c:	strb	w9, [x21, x8]
  403a10:	add	x8, x20, #0x2
  403a14:	cmp	x8, x22
  403a18:	b.cs	403a24 <__fxstatat@plt+0x2154>  // b.hs, b.nlast
  403a1c:	mov	w9, #0x27                  	// #39
  403a20:	strb	w9, [x21, x8]
  403a24:	add	x8, x20, #0x3
  403a28:	mov	w14, #0x1                   	// #1
  403a2c:	cmp	x8, x22
  403a30:	b.cs	403a3c <__fxstatat@plt+0x216c>  // b.hs, b.nlast
  403a34:	mov	w9, #0x5c                  	// #92
  403a38:	strb	w9, [x21, x8]
  403a3c:	cmp	w4, #0x2
  403a40:	add	x20, x8, #0x1
  403a44:	b.eq	403a94 <__fxstatat@plt+0x21c4>  // b.none
  403a48:	add	x9, x23, #0x1
  403a4c:	cmp	x9, x28
  403a50:	b.cs	403a94 <__fxstatat@plt+0x21c4>  // b.hs, b.nlast
  403a54:	ldrb	w9, [x24, x9]
  403a58:	sub	w9, w9, #0x30
  403a5c:	cmp	w9, #0x9
  403a60:	b.hi	403a94 <__fxstatat@plt+0x21c4>  // b.pmore
  403a64:	cmp	x20, x22
  403a68:	b.cs	403a74 <__fxstatat@plt+0x21a4>  // b.hs, b.nlast
  403a6c:	mov	w9, #0x30                  	// #48
  403a70:	strb	w9, [x21, x20]
  403a74:	add	x9, x8, #0x2
  403a78:	cmp	x9, x22
  403a7c:	b.cs	403a88 <__fxstatat@plt+0x21b8>  // b.hs, b.nlast
  403a80:	mov	w10, #0x30                  	// #48
  403a84:	strb	w10, [x21, x9]
  403a88:	mov	w26, wzr
  403a8c:	add	x20, x8, #0x3
  403a90:	b	403a98 <__fxstatat@plt+0x21c8>
  403a94:	mov	w26, wzr
  403a98:	mov	w8, #0x1                   	// #1
  403a9c:	mov	w19, #0x30                  	// #48
  403aa0:	b	4033f0 <__fxstatat@plt+0x1b20>
  403aa4:	and	w8, w10, #0x1
  403aa8:	tbz	w8, #0, 403668 <__fxstatat@plt+0x1d98>
  403aac:	b	403698 <__fxstatat@plt+0x1dc8>
  403ab0:	cmp	x28, x21
  403ab4:	b.ls	403aec <__fxstatat@plt+0x221c>  // b.plast
  403ab8:	ldur	x24, [x29, #-80]
  403abc:	ldp	x21, x11, [sp, #32]
  403ac0:	sub	x8, x28, x23
  403ac4:	add	x9, x24, x23
  403ac8:	ldrb	w10, [x9, x11]
  403acc:	cbz	w10, 403afc <__fxstatat@plt+0x222c>
  403ad0:	add	x11, x11, #0x1
  403ad4:	add	x10, x23, x11
  403ad8:	cmp	x10, x28
  403adc:	b.cc	403ac8 <__fxstatat@plt+0x21f8>  // b.lo, b.ul, b.last
  403ae0:	mov	w26, wzr
  403ae4:	mov	x11, x8
  403ae8:	b	403624 <__fxstatat@plt+0x1d54>
  403aec:	mov	w26, wzr
  403af0:	ldp	x21, x11, [sp, #32]
  403af4:	ldur	x24, [x29, #-80]
  403af8:	b	403624 <__fxstatat@plt+0x1d54>
  403afc:	mov	w26, wzr
  403b00:	b	403624 <__fxstatat@plt+0x1d54>
  403b04:	mov	w19, #0x3f                  	// #63
  403b08:	mov	w26, w8
  403b0c:	b	4033f0 <__fxstatat@plt+0x1b20>
  403b10:	mov	x28, x23
  403b14:	b	403b1c <__fxstatat@plt+0x224c>
  403b18:	mov	x28, #0xffffffffffffffff    	// #-1
  403b1c:	cmp	w4, #0x2
  403b20:	ldur	w10, [x29, #-72]
  403b24:	cset	w8, eq  // eq = none
  403b28:	cmp	x20, #0x0
  403b2c:	cset	w9, eq  // eq = none
  403b30:	and	w8, w8, w9
  403b34:	and	w8, w16, w8
  403b38:	tbnz	w8, #0, 403bc8 <__fxstatat@plt+0x22f8>
  403b3c:	cmp	w4, #0x2
  403b40:	cset	w8, ne  // ne = any
  403b44:	orr	w8, w16, w8
  403b48:	tbnz	w8, #0, 403c94 <__fxstatat@plt+0x23c4>
  403b4c:	ldr	w8, [sp, #72]
  403b50:	eor	w8, w8, #0x1
  403b54:	tbnz	w8, #0, 403c94 <__fxstatat@plt+0x23c4>
  403b58:	tbnz	w25, #0, 403c64 <__fxstatat@plt+0x2394>
  403b5c:	ldr	x24, [sp, #64]
  403b60:	mov	w19, wzr
  403b64:	cbz	x24, 403c90 <__fxstatat@plt+0x23c0>
  403b68:	mov	w4, #0x2                   	// #2
  403b6c:	mov	w8, w10
  403b70:	mov	w25, w19
  403b74:	mov	w16, w19
  403b78:	cbz	x22, 403118 <__fxstatat@plt+0x1848>
  403b7c:	b	403c94 <__fxstatat@plt+0x23c4>
  403b80:	mov	w16, wzr
  403b84:	cbz	x22, 403b90 <__fxstatat@plt+0x22c0>
  403b88:	mov	w8, #0x22                  	// #34
  403b8c:	strb	w8, [x21]
  403b90:	adrp	x8, 409000 <__fxstatat@plt+0x7730>
  403b94:	add	x8, x8, #0xd34
  403b98:	stur	x8, [x29, #-64]
  403b9c:	mov	w8, #0x1                   	// #1
  403ba0:	mov	w20, #0x1                   	// #1
  403ba4:	mov	w4, #0x5                   	// #5
  403ba8:	stur	x8, [x29, #-32]
  403bac:	mov	w9, #0x1                   	// #1
  403bb0:	b	4032a4 <__fxstatat@plt+0x19d4>
  403bb4:	mov	w9, #0x1                   	// #1
  403bb8:	mov	w16, wzr
  403bbc:	cbnz	x22, 40322c <__fxstatat@plt+0x195c>
  403bc0:	b	403234 <__fxstatat@plt+0x1964>
  403bc4:	ldur	w10, [x29, #-72]
  403bc8:	tst	w10, #0x1
  403bcc:	mov	w8, #0x2                   	// #2
  403bd0:	mov	w9, #0x4                   	// #4
  403bd4:	csel	w8, w9, w8, ne  // ne = any
  403bd8:	cmp	w4, #0x2
  403bdc:	b.ne	403be4 <__fxstatat@plt+0x2314>  // b.any
  403be0:	mov	w4, w8
  403be4:	ldr	x7, [sp, #88]
  403be8:	b	403c14 <__fxstatat@plt+0x2344>
  403bec:	ldr	x7, [sp, #88]
  403bf0:	ldur	w4, [x29, #-44]
  403bf4:	b	403c14 <__fxstatat@plt+0x2344>
  403bf8:	ldur	w8, [x29, #-72]
  403bfc:	ldr	x7, [sp, #88]
  403c00:	ldur	x24, [x29, #-80]
  403c04:	mov	w9, #0x4                   	// #4
  403c08:	tst	w8, #0x1
  403c0c:	mov	w8, #0x2                   	// #2
  403c10:	csel	w4, w9, w8, ne  // ne = any
  403c14:	ldr	w8, [sp, #80]
  403c18:	mov	x0, x21
  403c1c:	mov	x1, x22
  403c20:	mov	x2, x24
  403c24:	and	w5, w8, #0xfffffffd
  403c28:	ldur	x8, [x29, #-88]
  403c2c:	mov	x3, x28
  403c30:	mov	x6, xzr
  403c34:	str	x8, [sp]
  403c38:	bl	403094 <__fxstatat@plt+0x17c4>
  403c3c:	mov	x20, x0
  403c40:	mov	x0, x20
  403c44:	ldp	x20, x19, [sp, #272]
  403c48:	ldp	x22, x21, [sp, #256]
  403c4c:	ldp	x24, x23, [sp, #240]
  403c50:	ldp	x26, x25, [sp, #224]
  403c54:	ldp	x28, x27, [sp, #208]
  403c58:	ldp	x29, x30, [sp, #192]
  403c5c:	add	sp, sp, #0x120
  403c60:	ret
  403c64:	ldur	x8, [x29, #-88]
  403c68:	ldr	x1, [sp, #64]
  403c6c:	ldur	x2, [x29, #-80]
  403c70:	ldr	w5, [sp, #80]
  403c74:	ldur	x6, [x29, #-40]
  403c78:	ldr	x7, [sp, #88]
  403c7c:	mov	w4, #0x5                   	// #5
  403c80:	str	x8, [sp]
  403c84:	mov	x0, x21
  403c88:	mov	x3, x28
  403c8c:	b	403c38 <__fxstatat@plt+0x2368>
  403c90:	mov	w16, w19
  403c94:	ldur	x8, [x29, #-64]
  403c98:	cbz	x8, 403ccc <__fxstatat@plt+0x23fc>
  403c9c:	tbnz	w16, #0, 403ccc <__fxstatat@plt+0x23fc>
  403ca0:	ldrb	w9, [x8]
  403ca4:	cbz	w9, 403ccc <__fxstatat@plt+0x23fc>
  403ca8:	add	x8, x8, #0x1
  403cac:	b	403cbc <__fxstatat@plt+0x23ec>
  403cb0:	ldrb	w9, [x8], #1
  403cb4:	add	x20, x20, #0x1
  403cb8:	cbz	w9, 403ccc <__fxstatat@plt+0x23fc>
  403cbc:	cmp	x20, x22
  403cc0:	b.cs	403cb0 <__fxstatat@plt+0x23e0>  // b.hs, b.nlast
  403cc4:	strb	w9, [x21, x20]
  403cc8:	b	403cb0 <__fxstatat@plt+0x23e0>
  403ccc:	cmp	x20, x22
  403cd0:	b.cs	403c40 <__fxstatat@plt+0x2370>  // b.hs, b.nlast
  403cd4:	strb	wzr, [x21, x20]
  403cd8:	b	403c40 <__fxstatat@plt+0x2370>
  403cdc:	b.ne	403be4 <__fxstatat@plt+0x2314>  // b.any
  403ce0:	mov	w4, #0x4                   	// #4
  403ce4:	b	403be4 <__fxstatat@plt+0x2314>
  403ce8:	bl	401720 <abort@plt>
  403cec:	sub	sp, sp, #0x60
  403cf0:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  403cf4:	add	x8, x8, #0x2e0
  403cf8:	cmp	x2, #0x0
  403cfc:	stp	x29, x30, [sp, #16]
  403d00:	stp	x26, x25, [sp, #32]
  403d04:	stp	x24, x23, [sp, #48]
  403d08:	stp	x22, x21, [sp, #64]
  403d0c:	stp	x20, x19, [sp, #80]
  403d10:	add	x29, sp, #0x10
  403d14:	mov	x19, x1
  403d18:	mov	x20, x0
  403d1c:	csel	x25, x8, x2, eq  // eq = none
  403d20:	bl	401890 <__errno_location@plt>
  403d24:	ldp	w4, w8, [x25]
  403d28:	ldp	x7, x9, [x25, #40]
  403d2c:	ldr	w26, [x0]
  403d30:	add	x23, x25, #0x8
  403d34:	orr	w22, w8, #0x1
  403d38:	mov	x21, x0
  403d3c:	mov	x0, xzr
  403d40:	mov	x1, xzr
  403d44:	mov	x2, x20
  403d48:	mov	x3, x19
  403d4c:	mov	w5, w22
  403d50:	mov	x6, x23
  403d54:	str	x9, [sp]
  403d58:	bl	403094 <__fxstatat@plt+0x17c4>
  403d5c:	add	x24, x0, #0x1
  403d60:	mov	x0, x24
  403d64:	bl	404ed8 <__fxstatat@plt+0x3608>
  403d68:	ldr	w4, [x25]
  403d6c:	ldp	x7, x8, [x25, #40]
  403d70:	mov	x1, x24
  403d74:	mov	x2, x20
  403d78:	mov	x3, x19
  403d7c:	mov	w5, w22
  403d80:	mov	x6, x23
  403d84:	mov	x25, x0
  403d88:	str	x8, [sp]
  403d8c:	bl	403094 <__fxstatat@plt+0x17c4>
  403d90:	str	w26, [x21]
  403d94:	mov	x0, x25
  403d98:	ldp	x20, x19, [sp, #80]
  403d9c:	ldp	x22, x21, [sp, #64]
  403da0:	ldp	x24, x23, [sp, #48]
  403da4:	ldp	x26, x25, [sp, #32]
  403da8:	ldp	x29, x30, [sp, #16]
  403dac:	add	sp, sp, #0x60
  403db0:	ret
  403db4:	sub	sp, sp, #0x70
  403db8:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  403dbc:	add	x8, x8, #0x2e0
  403dc0:	cmp	x3, #0x0
  403dc4:	stp	x29, x30, [sp, #16]
  403dc8:	stp	x28, x27, [sp, #32]
  403dcc:	stp	x26, x25, [sp, #48]
  403dd0:	stp	x24, x23, [sp, #64]
  403dd4:	stp	x22, x21, [sp, #80]
  403dd8:	stp	x20, x19, [sp, #96]
  403ddc:	add	x29, sp, #0x10
  403de0:	mov	x19, x2
  403de4:	mov	x22, x1
  403de8:	mov	x23, x0
  403dec:	csel	x21, x8, x3, eq  // eq = none
  403df0:	bl	401890 <__errno_location@plt>
  403df4:	ldp	w4, w8, [x21]
  403df8:	cmp	x19, #0x0
  403dfc:	ldp	x7, x9, [x21, #40]
  403e00:	ldr	w28, [x0]
  403e04:	cset	w10, eq  // eq = none
  403e08:	orr	w25, w8, w10
  403e0c:	add	x26, x21, #0x8
  403e10:	mov	x24, x0
  403e14:	mov	x0, xzr
  403e18:	mov	x1, xzr
  403e1c:	mov	x2, x23
  403e20:	mov	x3, x22
  403e24:	mov	w5, w25
  403e28:	mov	x6, x26
  403e2c:	str	x9, [sp]
  403e30:	bl	403094 <__fxstatat@plt+0x17c4>
  403e34:	add	x27, x0, #0x1
  403e38:	mov	x20, x0
  403e3c:	mov	x0, x27
  403e40:	bl	404ed8 <__fxstatat@plt+0x3608>
  403e44:	ldr	w4, [x21]
  403e48:	ldp	x7, x8, [x21, #40]
  403e4c:	mov	x1, x27
  403e50:	mov	x2, x23
  403e54:	mov	x3, x22
  403e58:	mov	w5, w25
  403e5c:	mov	x6, x26
  403e60:	mov	x21, x0
  403e64:	str	x8, [sp]
  403e68:	bl	403094 <__fxstatat@plt+0x17c4>
  403e6c:	str	w28, [x24]
  403e70:	cbz	x19, 403e78 <__fxstatat@plt+0x25a8>
  403e74:	str	x20, [x19]
  403e78:	mov	x0, x21
  403e7c:	ldp	x20, x19, [sp, #96]
  403e80:	ldp	x22, x21, [sp, #80]
  403e84:	ldp	x24, x23, [sp, #64]
  403e88:	ldp	x26, x25, [sp, #48]
  403e8c:	ldp	x28, x27, [sp, #32]
  403e90:	ldp	x29, x30, [sp, #16]
  403e94:	add	sp, sp, #0x70
  403e98:	ret
  403e9c:	stp	x29, x30, [sp, #-64]!
  403ea0:	stp	x20, x19, [sp, #48]
  403ea4:	adrp	x20, 41b000 <__fxstatat@plt+0x19730>
  403ea8:	stp	x22, x21, [sp, #32]
  403eac:	ldr	w8, [x20, #528]
  403eb0:	adrp	x21, 41b000 <__fxstatat@plt+0x19730>
  403eb4:	ldr	x19, [x21, #520]
  403eb8:	str	x23, [sp, #16]
  403ebc:	cmp	w8, #0x2
  403ec0:	mov	x29, sp
  403ec4:	b.lt	403ee8 <__fxstatat@plt+0x2618>  // b.tstop
  403ec8:	add	x22, x19, #0x18
  403ecc:	mov	w23, #0x1                   	// #1
  403ed0:	ldr	x0, [x22], #16
  403ed4:	bl	4017a0 <free@plt>
  403ed8:	ldrsw	x8, [x20, #528]
  403edc:	add	x23, x23, #0x1
  403ee0:	cmp	x23, x8
  403ee4:	b.lt	403ed0 <__fxstatat@plt+0x2600>  // b.tstop
  403ee8:	ldr	x0, [x19, #8]
  403eec:	adrp	x23, 41b000 <__fxstatat@plt+0x19730>
  403ef0:	add	x23, x23, #0x318
  403ef4:	adrp	x22, 41b000 <__fxstatat@plt+0x19730>
  403ef8:	cmp	x0, x23
  403efc:	add	x22, x22, #0x218
  403f00:	b.eq	403f10 <__fxstatat@plt+0x2640>  // b.none
  403f04:	bl	4017a0 <free@plt>
  403f08:	mov	w8, #0x100                 	// #256
  403f0c:	stp	x8, x23, [x22]
  403f10:	cmp	x19, x22
  403f14:	b.eq	403f24 <__fxstatat@plt+0x2654>  // b.none
  403f18:	mov	x0, x19
  403f1c:	bl	4017a0 <free@plt>
  403f20:	str	x22, [x21, #520]
  403f24:	mov	w8, #0x1                   	// #1
  403f28:	str	w8, [x20, #528]
  403f2c:	ldp	x20, x19, [sp, #48]
  403f30:	ldp	x22, x21, [sp, #32]
  403f34:	ldr	x23, [sp, #16]
  403f38:	ldp	x29, x30, [sp], #64
  403f3c:	ret
  403f40:	adrp	x3, 41b000 <__fxstatat@plt+0x19730>
  403f44:	add	x3, x3, #0x2e0
  403f48:	mov	x2, #0xffffffffffffffff    	// #-1
  403f4c:	b	403f50 <__fxstatat@plt+0x2680>
  403f50:	sub	sp, sp, #0x80
  403f54:	stp	x29, x30, [sp, #32]
  403f58:	add	x29, sp, #0x20
  403f5c:	stp	x28, x27, [sp, #48]
  403f60:	stp	x26, x25, [sp, #64]
  403f64:	stp	x24, x23, [sp, #80]
  403f68:	stp	x22, x21, [sp, #96]
  403f6c:	stp	x20, x19, [sp, #112]
  403f70:	mov	x22, x3
  403f74:	stur	x2, [x29, #-8]
  403f78:	mov	x21, x1
  403f7c:	mov	w23, w0
  403f80:	bl	401890 <__errno_location@plt>
  403f84:	tbnz	w23, #31, 4040d4 <__fxstatat@plt+0x2804>
  403f88:	adrp	x25, 41b000 <__fxstatat@plt+0x19730>
  403f8c:	ldr	w8, [x25, #528]
  403f90:	adrp	x28, 41b000 <__fxstatat@plt+0x19730>
  403f94:	ldr	w20, [x0]
  403f98:	ldr	x27, [x28, #520]
  403f9c:	mov	x19, x0
  403fa0:	cmp	w8, w23
  403fa4:	b.gt	404010 <__fxstatat@plt+0x2740>
  403fa8:	mov	w8, #0x7fffffff            	// #2147483647
  403fac:	cmp	w23, w8
  403fb0:	stur	w20, [x29, #-12]
  403fb4:	b.eq	4040d8 <__fxstatat@plt+0x2808>  // b.none
  403fb8:	adrp	x20, 41b000 <__fxstatat@plt+0x19730>
  403fbc:	add	x20, x20, #0x218
  403fc0:	add	w26, w23, #0x1
  403fc4:	cmp	x27, x20
  403fc8:	csel	x0, xzr, x27, eq  // eq = none
  403fcc:	sbfiz	x1, x26, #4, #32
  403fd0:	bl	404f58 <__fxstatat@plt+0x3688>
  403fd4:	mov	x24, x0
  403fd8:	cmp	x27, x20
  403fdc:	str	x0, [x28, #520]
  403fe0:	b.ne	403fec <__fxstatat@plt+0x271c>  // b.any
  403fe4:	ldr	q0, [x20]
  403fe8:	str	q0, [x24]
  403fec:	ldrsw	x8, [x25, #528]
  403ff0:	mov	w1, wzr
  403ff4:	add	x0, x24, x8, lsl #4
  403ff8:	sub	w8, w26, w8
  403ffc:	sbfiz	x2, x8, #4, #32
  404000:	bl	401680 <memset@plt>
  404004:	ldur	w20, [x29, #-12]
  404008:	mov	x27, x24
  40400c:	str	w26, [x25, #528]
  404010:	add	x28, x27, w23, uxtw #4
  404014:	mov	x27, x28
  404018:	ldr	x26, [x28]
  40401c:	ldr	x23, [x27, #8]!
  404020:	ldp	w4, w8, [x22]
  404024:	ldp	x7, x9, [x22, #40]
  404028:	ldur	x3, [x29, #-8]
  40402c:	add	x24, x22, #0x8
  404030:	orr	w25, w8, #0x1
  404034:	mov	x0, x23
  404038:	mov	x1, x26
  40403c:	mov	x2, x21
  404040:	mov	w5, w25
  404044:	mov	x6, x24
  404048:	str	x9, [sp]
  40404c:	bl	403094 <__fxstatat@plt+0x17c4>
  404050:	cmp	x26, x0
  404054:	b.hi	4040ac <__fxstatat@plt+0x27dc>  // b.pmore
  404058:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  40405c:	add	x8, x8, #0x318
  404060:	add	x26, x0, #0x1
  404064:	cmp	x23, x8
  404068:	str	x26, [x28]
  40406c:	b.eq	404078 <__fxstatat@plt+0x27a8>  // b.none
  404070:	mov	x0, x23
  404074:	bl	4017a0 <free@plt>
  404078:	mov	x0, x26
  40407c:	bl	404ed8 <__fxstatat@plt+0x3608>
  404080:	str	x0, [x27]
  404084:	ldr	w4, [x22]
  404088:	ldp	x7, x8, [x22, #40]
  40408c:	ldur	x3, [x29, #-8]
  404090:	mov	x1, x26
  404094:	mov	x2, x21
  404098:	mov	w5, w25
  40409c:	mov	x6, x24
  4040a0:	mov	x23, x0
  4040a4:	str	x8, [sp]
  4040a8:	bl	403094 <__fxstatat@plt+0x17c4>
  4040ac:	str	w20, [x19]
  4040b0:	mov	x0, x23
  4040b4:	ldp	x20, x19, [sp, #112]
  4040b8:	ldp	x22, x21, [sp, #96]
  4040bc:	ldp	x24, x23, [sp, #80]
  4040c0:	ldp	x26, x25, [sp, #64]
  4040c4:	ldp	x28, x27, [sp, #48]
  4040c8:	ldp	x29, x30, [sp, #32]
  4040cc:	add	sp, sp, #0x80
  4040d0:	ret
  4040d4:	bl	401720 <abort@plt>
  4040d8:	bl	4051ec <__fxstatat@plt+0x391c>
  4040dc:	adrp	x3, 41b000 <__fxstatat@plt+0x19730>
  4040e0:	add	x3, x3, #0x2e0
  4040e4:	b	403f50 <__fxstatat@plt+0x2680>
  4040e8:	adrp	x3, 41b000 <__fxstatat@plt+0x19730>
  4040ec:	add	x3, x3, #0x2e0
  4040f0:	mov	x2, #0xffffffffffffffff    	// #-1
  4040f4:	mov	x1, x0
  4040f8:	mov	w0, wzr
  4040fc:	b	403f50 <__fxstatat@plt+0x2680>
  404100:	adrp	x3, 41b000 <__fxstatat@plt+0x19730>
  404104:	mov	x2, x1
  404108:	add	x3, x3, #0x2e0
  40410c:	mov	x1, x0
  404110:	mov	w0, wzr
  404114:	b	403f50 <__fxstatat@plt+0x2680>
  404118:	sub	sp, sp, #0x50
  40411c:	movi	v0.2d, #0x0
  404120:	cmp	w1, #0xa
  404124:	stp	x29, x30, [sp, #64]
  404128:	add	x29, sp, #0x40
  40412c:	str	xzr, [sp, #48]
  404130:	stp	q0, q0, [sp, #16]
  404134:	str	q0, [sp]
  404138:	b.eq	404160 <__fxstatat@plt+0x2890>  // b.none
  40413c:	mov	x8, x2
  404140:	str	w1, [sp]
  404144:	mov	x3, sp
  404148:	mov	x2, #0xffffffffffffffff    	// #-1
  40414c:	mov	x1, x8
  404150:	bl	403f50 <__fxstatat@plt+0x2680>
  404154:	ldp	x29, x30, [sp, #64]
  404158:	add	sp, sp, #0x50
  40415c:	ret
  404160:	bl	401720 <abort@plt>
  404164:	sub	sp, sp, #0x50
  404168:	movi	v0.2d, #0x0
  40416c:	cmp	w1, #0xa
  404170:	stp	x29, x30, [sp, #64]
  404174:	add	x29, sp, #0x40
  404178:	str	xzr, [sp, #48]
  40417c:	stp	q0, q0, [sp, #16]
  404180:	str	q0, [sp]
  404184:	b.eq	4041ac <__fxstatat@plt+0x28dc>  // b.none
  404188:	mov	x8, x3
  40418c:	str	w1, [sp]
  404190:	mov	x3, sp
  404194:	mov	x1, x2
  404198:	mov	x2, x8
  40419c:	bl	403f50 <__fxstatat@plt+0x2680>
  4041a0:	ldp	x29, x30, [sp, #64]
  4041a4:	add	sp, sp, #0x50
  4041a8:	ret
  4041ac:	bl	401720 <abort@plt>
  4041b0:	sub	sp, sp, #0x50
  4041b4:	movi	v0.2d, #0x0
  4041b8:	cmp	w0, #0xa
  4041bc:	stp	x29, x30, [sp, #64]
  4041c0:	add	x29, sp, #0x40
  4041c4:	str	xzr, [sp, #48]
  4041c8:	stp	q0, q0, [sp, #16]
  4041cc:	str	q0, [sp]
  4041d0:	b.eq	4041f4 <__fxstatat@plt+0x2924>  // b.none
  4041d4:	str	w0, [sp]
  4041d8:	mov	x3, sp
  4041dc:	mov	x2, #0xffffffffffffffff    	// #-1
  4041e0:	mov	w0, wzr
  4041e4:	bl	403f50 <__fxstatat@plt+0x2680>
  4041e8:	ldp	x29, x30, [sp, #64]
  4041ec:	add	sp, sp, #0x50
  4041f0:	ret
  4041f4:	bl	401720 <abort@plt>
  4041f8:	sub	sp, sp, #0x50
  4041fc:	movi	v0.2d, #0x0
  404200:	cmp	w0, #0xa
  404204:	stp	x29, x30, [sp, #64]
  404208:	add	x29, sp, #0x40
  40420c:	str	xzr, [sp, #48]
  404210:	stp	q0, q0, [sp, #16]
  404214:	str	q0, [sp]
  404218:	b.eq	404238 <__fxstatat@plt+0x2968>  // b.none
  40421c:	str	w0, [sp]
  404220:	mov	x3, sp
  404224:	mov	w0, wzr
  404228:	bl	403f50 <__fxstatat@plt+0x2680>
  40422c:	ldp	x29, x30, [sp, #64]
  404230:	add	sp, sp, #0x50
  404234:	ret
  404238:	bl	401720 <abort@plt>
  40423c:	sub	sp, sp, #0x50
  404240:	adrp	x9, 41b000 <__fxstatat@plt+0x19730>
  404244:	add	x9, x9, #0x2e0
  404248:	ldp	q0, q1, [x9]
  40424c:	ubfx	w10, w2, #5, #3
  404250:	mov	x11, sp
  404254:	mov	x8, x1
  404258:	stp	q0, q1, [sp]
  40425c:	ldr	q0, [x9, #32]
  404260:	ldr	x9, [x9, #48]
  404264:	mov	x1, x0
  404268:	mov	x3, sp
  40426c:	str	q0, [sp, #32]
  404270:	str	x9, [sp, #48]
  404274:	add	x9, x11, w10, uxtw #2
  404278:	ldr	w10, [x9, #8]
  40427c:	mov	w0, wzr
  404280:	stp	x29, x30, [sp, #64]
  404284:	add	x29, sp, #0x40
  404288:	lsr	w11, w10, w2
  40428c:	mvn	w11, w11
  404290:	and	w11, w11, #0x1
  404294:	lsl	w11, w11, w2
  404298:	eor	w10, w11, w10
  40429c:	mov	x2, x8
  4042a0:	str	w10, [x9, #8]
  4042a4:	bl	403f50 <__fxstatat@plt+0x2680>
  4042a8:	ldp	x29, x30, [sp, #64]
  4042ac:	add	sp, sp, #0x50
  4042b0:	ret
  4042b4:	sub	sp, sp, #0x50
  4042b8:	adrp	x9, 41b000 <__fxstatat@plt+0x19730>
  4042bc:	add	x9, x9, #0x2e0
  4042c0:	ldp	q0, q1, [x9]
  4042c4:	ubfx	w10, w1, #5, #3
  4042c8:	mov	x11, sp
  4042cc:	mov	x8, x0
  4042d0:	stp	q0, q1, [sp]
  4042d4:	ldr	q0, [x9, #32]
  4042d8:	ldr	x9, [x9, #48]
  4042dc:	mov	x3, sp
  4042e0:	mov	x2, #0xffffffffffffffff    	// #-1
  4042e4:	str	q0, [sp, #32]
  4042e8:	str	x9, [sp, #48]
  4042ec:	add	x9, x11, w10, uxtw #2
  4042f0:	ldr	w10, [x9, #8]
  4042f4:	mov	w0, wzr
  4042f8:	stp	x29, x30, [sp, #64]
  4042fc:	add	x29, sp, #0x40
  404300:	lsr	w11, w10, w1
  404304:	mvn	w11, w11
  404308:	and	w11, w11, #0x1
  40430c:	lsl	w11, w11, w1
  404310:	eor	w10, w11, w10
  404314:	mov	x1, x8
  404318:	str	w10, [x9, #8]
  40431c:	bl	403f50 <__fxstatat@plt+0x2680>
  404320:	ldp	x29, x30, [sp, #64]
  404324:	add	sp, sp, #0x50
  404328:	ret
  40432c:	sub	sp, sp, #0x50
  404330:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  404334:	add	x8, x8, #0x2e0
  404338:	ldp	q0, q1, [x8]
  40433c:	ldr	q2, [x8, #32]
  404340:	ldr	x8, [x8, #48]
  404344:	mov	x1, x0
  404348:	stp	q0, q1, [sp]
  40434c:	ldr	w9, [sp, #12]
  404350:	str	x8, [sp, #48]
  404354:	mov	x3, sp
  404358:	mov	x2, #0xffffffffffffffff    	// #-1
  40435c:	orr	w8, w9, #0x4000000
  404360:	mov	w0, wzr
  404364:	stp	x29, x30, [sp, #64]
  404368:	add	x29, sp, #0x40
  40436c:	str	q2, [sp, #32]
  404370:	str	w8, [sp, #12]
  404374:	bl	403f50 <__fxstatat@plt+0x2680>
  404378:	ldp	x29, x30, [sp, #64]
  40437c:	add	sp, sp, #0x50
  404380:	ret
  404384:	sub	sp, sp, #0x50
  404388:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  40438c:	add	x8, x8, #0x2e0
  404390:	ldp	q0, q1, [x8]
  404394:	ldr	q2, [x8, #32]
  404398:	ldr	x8, [x8, #48]
  40439c:	mov	x2, x1
  4043a0:	stp	q0, q1, [sp]
  4043a4:	ldr	w9, [sp, #12]
  4043a8:	mov	x1, x0
  4043ac:	str	x8, [sp, #48]
  4043b0:	mov	x3, sp
  4043b4:	orr	w8, w9, #0x4000000
  4043b8:	mov	w0, wzr
  4043bc:	stp	x29, x30, [sp, #64]
  4043c0:	add	x29, sp, #0x40
  4043c4:	str	q2, [sp, #32]
  4043c8:	str	w8, [sp, #12]
  4043cc:	bl	403f50 <__fxstatat@plt+0x2680>
  4043d0:	ldp	x29, x30, [sp, #64]
  4043d4:	add	sp, sp, #0x50
  4043d8:	ret
  4043dc:	sub	sp, sp, #0x80
  4043e0:	movi	v0.2d, #0x0
  4043e4:	cmp	w1, #0xa
  4043e8:	stp	x29, x30, [sp, #112]
  4043ec:	add	x29, sp, #0x70
  4043f0:	str	wzr, [sp, #48]
  4043f4:	stp	q0, q0, [sp, #16]
  4043f8:	str	q0, [sp]
  4043fc:	b.eq	40444c <__fxstatat@plt+0x2b7c>  // b.none
  404400:	ldp	q0, q1, [sp]
  404404:	ldr	w9, [sp, #48]
  404408:	ldr	q2, [sp, #32]
  40440c:	mov	x8, x2
  404410:	stur	q0, [sp, #60]
  404414:	ldr	w10, [sp, #68]
  404418:	str	w1, [sp, #56]
  40441c:	str	w9, [sp, #108]
  404420:	add	x3, sp, #0x38
  404424:	orr	w9, w10, #0x4000000
  404428:	mov	x2, #0xffffffffffffffff    	// #-1
  40442c:	mov	x1, x8
  404430:	stur	q1, [sp, #76]
  404434:	stur	q2, [sp, #92]
  404438:	str	w9, [sp, #68]
  40443c:	bl	403f50 <__fxstatat@plt+0x2680>
  404440:	ldp	x29, x30, [sp, #112]
  404444:	add	sp, sp, #0x80
  404448:	ret
  40444c:	bl	401720 <abort@plt>
  404450:	sub	sp, sp, #0x50
  404454:	adrp	x9, 41b000 <__fxstatat@plt+0x19730>
  404458:	add	x9, x9, #0x2e0
  40445c:	ldp	q0, q1, [x9]
  404460:	ldr	q2, [x9, #32]
  404464:	ldr	x9, [x9, #48]
  404468:	mov	w10, #0xa                   	// #10
  40446c:	stp	x29, x30, [sp, #64]
  404470:	add	x29, sp, #0x40
  404474:	stp	q0, q1, [sp]
  404478:	str	q2, [sp, #32]
  40447c:	str	x9, [sp, #48]
  404480:	str	w10, [sp]
  404484:	cbz	x1, 4044b0 <__fxstatat@plt+0x2be0>
  404488:	cbz	x2, 4044b0 <__fxstatat@plt+0x2be0>
  40448c:	mov	x8, x3
  404490:	stp	x1, x2, [sp, #40]
  404494:	mov	x3, sp
  404498:	mov	x2, #0xffffffffffffffff    	// #-1
  40449c:	mov	x1, x8
  4044a0:	bl	403f50 <__fxstatat@plt+0x2680>
  4044a4:	ldp	x29, x30, [sp, #64]
  4044a8:	add	sp, sp, #0x50
  4044ac:	ret
  4044b0:	bl	401720 <abort@plt>
  4044b4:	sub	sp, sp, #0x50
  4044b8:	adrp	x9, 41b000 <__fxstatat@plt+0x19730>
  4044bc:	add	x9, x9, #0x2e0
  4044c0:	ldp	q0, q1, [x9]
  4044c4:	ldr	x10, [x9, #48]
  4044c8:	stp	x29, x30, [sp, #64]
  4044cc:	add	x29, sp, #0x40
  4044d0:	stp	q0, q1, [sp]
  4044d4:	ldr	q0, [x9, #32]
  4044d8:	mov	w9, #0xa                   	// #10
  4044dc:	str	x10, [sp, #48]
  4044e0:	str	w9, [sp]
  4044e4:	str	q0, [sp, #32]
  4044e8:	cbz	x1, 404514 <__fxstatat@plt+0x2c44>
  4044ec:	cbz	x2, 404514 <__fxstatat@plt+0x2c44>
  4044f0:	mov	x8, x3
  4044f4:	stp	x1, x2, [sp, #40]
  4044f8:	mov	x3, sp
  4044fc:	mov	x1, x8
  404500:	mov	x2, x4
  404504:	bl	403f50 <__fxstatat@plt+0x2680>
  404508:	ldp	x29, x30, [sp, #64]
  40450c:	add	sp, sp, #0x50
  404510:	ret
  404514:	bl	401720 <abort@plt>
  404518:	sub	sp, sp, #0x50
  40451c:	adrp	x9, 41b000 <__fxstatat@plt+0x19730>
  404520:	add	x9, x9, #0x2e0
  404524:	ldp	q0, q1, [x9]
  404528:	ldr	q2, [x9, #32]
  40452c:	ldr	x9, [x9, #48]
  404530:	mov	w10, #0xa                   	// #10
  404534:	stp	x29, x30, [sp, #64]
  404538:	add	x29, sp, #0x40
  40453c:	stp	q0, q1, [sp]
  404540:	str	q2, [sp, #32]
  404544:	str	x9, [sp, #48]
  404548:	str	w10, [sp]
  40454c:	cbz	x0, 40457c <__fxstatat@plt+0x2cac>
  404550:	cbz	x1, 40457c <__fxstatat@plt+0x2cac>
  404554:	mov	x8, x2
  404558:	stp	x0, x1, [sp, #40]
  40455c:	mov	x3, sp
  404560:	mov	x2, #0xffffffffffffffff    	// #-1
  404564:	mov	w0, wzr
  404568:	mov	x1, x8
  40456c:	bl	403f50 <__fxstatat@plt+0x2680>
  404570:	ldp	x29, x30, [sp, #64]
  404574:	add	sp, sp, #0x50
  404578:	ret
  40457c:	bl	401720 <abort@plt>
  404580:	sub	sp, sp, #0x50
  404584:	adrp	x9, 41b000 <__fxstatat@plt+0x19730>
  404588:	add	x9, x9, #0x2e0
  40458c:	ldp	q0, q1, [x9]
  404590:	ldr	q2, [x9, #32]
  404594:	ldr	x9, [x9, #48]
  404598:	mov	w10, #0xa                   	// #10
  40459c:	stp	x29, x30, [sp, #64]
  4045a0:	add	x29, sp, #0x40
  4045a4:	stp	q0, q1, [sp]
  4045a8:	str	q2, [sp, #32]
  4045ac:	str	x9, [sp, #48]
  4045b0:	str	w10, [sp]
  4045b4:	cbz	x0, 4045e4 <__fxstatat@plt+0x2d14>
  4045b8:	cbz	x1, 4045e4 <__fxstatat@plt+0x2d14>
  4045bc:	mov	x8, x3
  4045c0:	stp	x0, x1, [sp, #40]
  4045c4:	mov	x3, sp
  4045c8:	mov	w0, wzr
  4045cc:	mov	x1, x2
  4045d0:	mov	x2, x8
  4045d4:	bl	403f50 <__fxstatat@plt+0x2680>
  4045d8:	ldp	x29, x30, [sp, #64]
  4045dc:	add	sp, sp, #0x50
  4045e0:	ret
  4045e4:	bl	401720 <abort@plt>
  4045e8:	adrp	x3, 41b000 <__fxstatat@plt+0x19730>
  4045ec:	add	x3, x3, #0x228
  4045f0:	b	403f50 <__fxstatat@plt+0x2680>
  4045f4:	adrp	x3, 41b000 <__fxstatat@plt+0x19730>
  4045f8:	mov	x2, x1
  4045fc:	add	x3, x3, #0x228
  404600:	mov	x1, x0
  404604:	mov	w0, wzr
  404608:	b	403f50 <__fxstatat@plt+0x2680>
  40460c:	adrp	x3, 41b000 <__fxstatat@plt+0x19730>
  404610:	add	x3, x3, #0x228
  404614:	mov	x2, #0xffffffffffffffff    	// #-1
  404618:	b	403f50 <__fxstatat@plt+0x2680>
  40461c:	adrp	x3, 41b000 <__fxstatat@plt+0x19730>
  404620:	add	x3, x3, #0x228
  404624:	mov	x2, #0xffffffffffffffff    	// #-1
  404628:	mov	x1, x0
  40462c:	mov	w0, wzr
  404630:	b	403f50 <__fxstatat@plt+0x2680>
  404634:	stp	x29, x30, [sp, #-32]!
  404638:	stp	x20, x19, [sp, #16]
  40463c:	mov	x20, x0
  404640:	mov	w19, w1
  404644:	mov	w2, #0x5                   	// #5
  404648:	mov	x0, xzr
  40464c:	mov	x1, x20
  404650:	mov	x29, sp
  404654:	bl	401820 <dcgettext@plt>
  404658:	cmp	x0, x20
  40465c:	b.ne	404740 <__fxstatat@plt+0x2e70>  // b.any
  404660:	bl	408794 <__fxstatat@plt+0x6ec4>
  404664:	ldrb	w8, [x0]
  404668:	and	w8, w8, #0xffffffdf
  40466c:	cmp	w8, #0x47
  404670:	b.eq	4046d4 <__fxstatat@plt+0x2e04>  // b.none
  404674:	cmp	w8, #0x55
  404678:	b.ne	404728 <__fxstatat@plt+0x2e58>  // b.any
  40467c:	ldrb	w8, [x0, #1]
  404680:	and	w8, w8, #0xffffffdf
  404684:	cmp	w8, #0x54
  404688:	b.ne	404728 <__fxstatat@plt+0x2e58>  // b.any
  40468c:	ldrb	w8, [x0, #2]
  404690:	and	w8, w8, #0xffffffdf
  404694:	cmp	w8, #0x46
  404698:	b.ne	404728 <__fxstatat@plt+0x2e58>  // b.any
  40469c:	ldrb	w8, [x0, #3]
  4046a0:	cmp	w8, #0x2d
  4046a4:	b.ne	404728 <__fxstatat@plt+0x2e58>  // b.any
  4046a8:	ldrb	w8, [x0, #4]
  4046ac:	cmp	w8, #0x38
  4046b0:	b.ne	404728 <__fxstatat@plt+0x2e58>  // b.any
  4046b4:	ldrb	w8, [x0, #5]
  4046b8:	cbnz	w8, 404728 <__fxstatat@plt+0x2e58>
  4046bc:	ldrb	w8, [x20]
  4046c0:	adrp	x9, 409000 <__fxstatat@plt+0x7730>
  4046c4:	adrp	x10, 409000 <__fxstatat@plt+0x7730>
  4046c8:	add	x9, x9, #0xd3e
  4046cc:	add	x10, x10, #0xd3a
  4046d0:	b	404760 <__fxstatat@plt+0x2e90>
  4046d4:	ldrb	w8, [x0, #1]
  4046d8:	and	w8, w8, #0xffffffdf
  4046dc:	cmp	w8, #0x42
  4046e0:	b.ne	404728 <__fxstatat@plt+0x2e58>  // b.any
  4046e4:	ldrb	w8, [x0, #2]
  4046e8:	cmp	w8, #0x31
  4046ec:	b.ne	404728 <__fxstatat@plt+0x2e58>  // b.any
  4046f0:	ldrb	w8, [x0, #3]
  4046f4:	cmp	w8, #0x38
  4046f8:	b.ne	404728 <__fxstatat@plt+0x2e58>  // b.any
  4046fc:	ldrb	w8, [x0, #4]
  404700:	cmp	w8, #0x30
  404704:	b.ne	404728 <__fxstatat@plt+0x2e58>  // b.any
  404708:	ldrb	w8, [x0, #5]
  40470c:	cmp	w8, #0x33
  404710:	b.ne	404728 <__fxstatat@plt+0x2e58>  // b.any
  404714:	ldrb	w8, [x0, #6]
  404718:	cmp	w8, #0x30
  40471c:	b.ne	404728 <__fxstatat@plt+0x2e58>  // b.any
  404720:	ldrb	w8, [x0, #7]
  404724:	cbz	w8, 40474c <__fxstatat@plt+0x2e7c>
  404728:	adrp	x8, 409000 <__fxstatat@plt+0x7730>
  40472c:	adrp	x9, 409000 <__fxstatat@plt+0x7730>
  404730:	add	x8, x8, #0xd38
  404734:	add	x9, x9, #0xd34
  404738:	cmp	w19, #0x9
  40473c:	csel	x0, x9, x8, eq  // eq = none
  404740:	ldp	x20, x19, [sp, #16]
  404744:	ldp	x29, x30, [sp], #32
  404748:	ret
  40474c:	ldrb	w8, [x20]
  404750:	adrp	x9, 409000 <__fxstatat@plt+0x7730>
  404754:	adrp	x10, 409000 <__fxstatat@plt+0x7730>
  404758:	add	x9, x9, #0xd46
  40475c:	add	x10, x10, #0xd42
  404760:	cmp	w8, #0x60
  404764:	csel	x0, x10, x9, eq  // eq = none
  404768:	b	404740 <__fxstatat@plt+0x2e70>
  40476c:	sub	sp, sp, #0xa0
  404770:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  404774:	str	x19, [sp, #144]
  404778:	mov	x19, x0
  40477c:	add	x1, x1, #0xbce
  404780:	mov	x2, sp
  404784:	mov	w0, wzr
  404788:	stp	x29, x30, [sp, #128]
  40478c:	add	x29, sp, #0x80
  404790:	bl	401800 <__lxstat@plt>
  404794:	cbz	w0, 4047a0 <__fxstatat@plt+0x2ed0>
  404798:	mov	x19, xzr
  40479c:	b	4047ac <__fxstatat@plt+0x2edc>
  4047a0:	ldr	q0, [sp]
  4047a4:	ext	v0.16b, v0.16b, v0.16b, #8
  4047a8:	str	q0, [x19]
  4047ac:	mov	x0, x19
  4047b0:	ldr	x19, [sp, #144]
  4047b4:	ldp	x29, x30, [sp, #128]
  4047b8:	add	sp, sp, #0xa0
  4047bc:	ret
  4047c0:	sub	sp, sp, #0x50
  4047c4:	str	x21, [sp, #48]
  4047c8:	stp	x20, x19, [sp, #64]
  4047cc:	mov	x21, x5
  4047d0:	mov	x20, x4
  4047d4:	mov	x5, x3
  4047d8:	mov	x4, x2
  4047dc:	mov	x19, x0
  4047e0:	stp	x29, x30, [sp, #32]
  4047e4:	add	x29, sp, #0x20
  4047e8:	cbz	x1, 404808 <__fxstatat@plt+0x2f38>
  4047ec:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  4047f0:	mov	x3, x1
  4047f4:	add	x2, x2, #0xd53
  4047f8:	mov	w1, #0x1                   	// #1
  4047fc:	mov	x0, x19
  404800:	bl	401760 <__fprintf_chk@plt>
  404804:	b	404824 <__fxstatat@plt+0x2f54>
  404808:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  40480c:	add	x2, x2, #0xd5f
  404810:	mov	w1, #0x1                   	// #1
  404814:	mov	x0, x19
  404818:	mov	x3, x4
  40481c:	mov	x4, x5
  404820:	bl	401760 <__fprintf_chk@plt>
  404824:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  404828:	add	x1, x1, #0xd66
  40482c:	mov	w2, #0x5                   	// #5
  404830:	mov	x0, xzr
  404834:	bl	401820 <dcgettext@plt>
  404838:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  40483c:	mov	x3, x0
  404840:	add	x2, x2, #0x31
  404844:	mov	w1, #0x1                   	// #1
  404848:	mov	w4, #0x7e3                 	// #2019
  40484c:	mov	x0, x19
  404850:	bl	401760 <__fprintf_chk@plt>
  404854:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  404858:	add	x1, x1, #0xd6a
  40485c:	mov	w2, #0x5                   	// #5
  404860:	mov	x0, xzr
  404864:	bl	401820 <dcgettext@plt>
  404868:	mov	x1, x19
  40486c:	bl	401830 <fputs_unlocked@plt>
  404870:	cmp	x21, #0x9
  404874:	b.hi	4048c8 <__fxstatat@plt+0x2ff8>  // b.pmore
  404878:	adrp	x8, 409000 <__fxstatat@plt+0x7730>
  40487c:	add	x8, x8, #0xd49
  404880:	adr	x9, 404890 <__fxstatat@plt+0x2fc0>
  404884:	ldrb	w10, [x8, x21]
  404888:	add	x9, x9, x10, lsl #2
  40488c:	br	x9
  404890:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  404894:	add	x1, x1, #0xe36
  404898:	mov	w2, #0x5                   	// #5
  40489c:	mov	x0, xzr
  4048a0:	bl	401820 <dcgettext@plt>
  4048a4:	ldr	x3, [x20]
  4048a8:	mov	x2, x0
  4048ac:	mov	x0, x19
  4048b0:	ldp	x20, x19, [sp, #64]
  4048b4:	ldr	x21, [sp, #48]
  4048b8:	ldp	x29, x30, [sp, #32]
  4048bc:	mov	w1, #0x1                   	// #1
  4048c0:	add	sp, sp, #0x50
  4048c4:	b	401760 <__fprintf_chk@plt>
  4048c8:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4048cc:	add	x1, x1, #0xf75
  4048d0:	b	404a2c <__fxstatat@plt+0x315c>
  4048d4:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4048d8:	add	x1, x1, #0xe46
  4048dc:	mov	w2, #0x5                   	// #5
  4048e0:	mov	x0, xzr
  4048e4:	bl	401820 <dcgettext@plt>
  4048e8:	ldp	x3, x4, [x20]
  4048ec:	mov	x2, x0
  4048f0:	mov	x0, x19
  4048f4:	ldp	x20, x19, [sp, #64]
  4048f8:	ldr	x21, [sp, #48]
  4048fc:	ldp	x29, x30, [sp, #32]
  404900:	mov	w1, #0x1                   	// #1
  404904:	add	sp, sp, #0x50
  404908:	b	401760 <__fprintf_chk@plt>
  40490c:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  404910:	add	x1, x1, #0xe5d
  404914:	mov	w2, #0x5                   	// #5
  404918:	mov	x0, xzr
  40491c:	bl	401820 <dcgettext@plt>
  404920:	ldp	x3, x4, [x20]
  404924:	ldr	x5, [x20, #16]
  404928:	mov	x2, x0
  40492c:	mov	x0, x19
  404930:	ldp	x20, x19, [sp, #64]
  404934:	ldr	x21, [sp, #48]
  404938:	ldp	x29, x30, [sp, #32]
  40493c:	mov	w1, #0x1                   	// #1
  404940:	add	sp, sp, #0x50
  404944:	b	401760 <__fprintf_chk@plt>
  404948:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  40494c:	add	x1, x1, #0xe79
  404950:	mov	w2, #0x5                   	// #5
  404954:	mov	x0, xzr
  404958:	bl	401820 <dcgettext@plt>
  40495c:	ldp	x3, x4, [x20]
  404960:	ldp	x5, x6, [x20, #16]
  404964:	mov	x2, x0
  404968:	mov	x0, x19
  40496c:	ldp	x20, x19, [sp, #64]
  404970:	ldr	x21, [sp, #48]
  404974:	ldp	x29, x30, [sp, #32]
  404978:	mov	w1, #0x1                   	// #1
  40497c:	add	sp, sp, #0x50
  404980:	b	401760 <__fprintf_chk@plt>
  404984:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  404988:	add	x1, x1, #0xe99
  40498c:	mov	w2, #0x5                   	// #5
  404990:	mov	x0, xzr
  404994:	bl	401820 <dcgettext@plt>
  404998:	ldp	x3, x4, [x20]
  40499c:	ldp	x5, x6, [x20, #16]
  4049a0:	ldr	x7, [x20, #32]
  4049a4:	mov	x2, x0
  4049a8:	mov	x0, x19
  4049ac:	ldp	x20, x19, [sp, #64]
  4049b0:	ldr	x21, [sp, #48]
  4049b4:	ldp	x29, x30, [sp, #32]
  4049b8:	mov	w1, #0x1                   	// #1
  4049bc:	add	sp, sp, #0x50
  4049c0:	b	401760 <__fprintf_chk@plt>
  4049c4:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4049c8:	add	x1, x1, #0xebd
  4049cc:	mov	w2, #0x5                   	// #5
  4049d0:	mov	x0, xzr
  4049d4:	bl	401820 <dcgettext@plt>
  4049d8:	ldp	x3, x4, [x20]
  4049dc:	ldp	x5, x6, [x20, #16]
  4049e0:	ldp	x7, x8, [x20, #32]
  4049e4:	mov	x2, x0
  4049e8:	b	404a18 <__fxstatat@plt+0x3148>
  4049ec:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  4049f0:	add	x1, x1, #0xee5
  4049f4:	mov	w2, #0x5                   	// #5
  4049f8:	mov	x0, xzr
  4049fc:	bl	401820 <dcgettext@plt>
  404a00:	ldr	x9, [x20, #48]
  404a04:	ldp	x3, x4, [x20]
  404a08:	ldp	x5, x6, [x20, #16]
  404a0c:	ldp	x7, x8, [x20, #32]
  404a10:	mov	x2, x0
  404a14:	str	x9, [sp, #8]
  404a18:	mov	w1, #0x1                   	// #1
  404a1c:	str	x8, [sp]
  404a20:	b	404a90 <__fxstatat@plt+0x31c0>
  404a24:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  404a28:	add	x1, x1, #0xf41
  404a2c:	mov	w2, #0x5                   	// #5
  404a30:	mov	x0, xzr
  404a34:	bl	401820 <dcgettext@plt>
  404a38:	ldp	x8, x9, [x20, #56]
  404a3c:	ldp	x3, x4, [x20]
  404a40:	ldp	x5, x6, [x20, #16]
  404a44:	ldr	x7, [x20, #32]
  404a48:	ldur	q0, [x20, #40]
  404a4c:	mov	x2, x0
  404a50:	str	x9, [sp, #24]
  404a54:	b	404a84 <__fxstatat@plt+0x31b4>
  404a58:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  404a5c:	add	x1, x1, #0xf11
  404a60:	mov	w2, #0x5                   	// #5
  404a64:	mov	x0, xzr
  404a68:	bl	401820 <dcgettext@plt>
  404a6c:	ldp	x3, x4, [x20]
  404a70:	ldp	x5, x6, [x20, #16]
  404a74:	ldr	x7, [x20, #32]
  404a78:	ldur	q0, [x20, #40]
  404a7c:	ldr	x8, [x20, #56]
  404a80:	mov	x2, x0
  404a84:	str	x8, [sp, #16]
  404a88:	mov	w1, #0x1                   	// #1
  404a8c:	str	q0, [sp]
  404a90:	mov	x0, x19
  404a94:	bl	401760 <__fprintf_chk@plt>
  404a98:	ldp	x20, x19, [sp, #64]
  404a9c:	ldr	x21, [sp, #48]
  404aa0:	ldp	x29, x30, [sp, #32]
  404aa4:	add	sp, sp, #0x50
  404aa8:	ret
  404aac:	mov	x8, xzr
  404ab0:	ldr	x9, [x4, x8, lsl #3]
  404ab4:	add	x8, x8, #0x1
  404ab8:	cbnz	x9, 404ab0 <__fxstatat@plt+0x31e0>
  404abc:	sub	x5, x8, #0x1
  404ac0:	b	4047c0 <__fxstatat@plt+0x2ef0>
  404ac4:	sub	sp, sp, #0x60
  404ac8:	stp	x29, x30, [sp, #80]
  404acc:	ldr	w9, [x4, #24]
  404ad0:	add	x29, sp, #0x50
  404ad4:	mov	w8, w9
  404ad8:	tbz	w9, #31, 404afc <__fxstatat@plt+0x322c>
  404adc:	add	w8, w9, #0x8
  404ae0:	cmn	w9, #0x8
  404ae4:	str	w8, [x4, #24]
  404ae8:	b.gt	404afc <__fxstatat@plt+0x322c>
  404aec:	ldr	x10, [x4, #8]
  404af0:	sxtw	x9, w9
  404af4:	add	x9, x10, x9
  404af8:	b	404b08 <__fxstatat@plt+0x3238>
  404afc:	ldr	x9, [x4]
  404b00:	add	x10, x9, #0x8
  404b04:	str	x10, [x4]
  404b08:	ldr	x9, [x9]
  404b0c:	str	x9, [sp]
  404b10:	cbz	x9, 404b20 <__fxstatat@plt+0x3250>
  404b14:	tbnz	w8, #31, 404b28 <__fxstatat@plt+0x3258>
  404b18:	mov	w9, w8
  404b1c:	b	404b44 <__fxstatat@plt+0x3274>
  404b20:	mov	x5, xzr
  404b24:	b	404d9c <__fxstatat@plt+0x34cc>
  404b28:	add	w9, w8, #0x8
  404b2c:	cmn	w8, #0x8
  404b30:	str	w9, [x4, #24]
  404b34:	b.gt	404b44 <__fxstatat@plt+0x3274>
  404b38:	ldr	x10, [x4, #8]
  404b3c:	add	x8, x10, w8, sxtw
  404b40:	b	404b50 <__fxstatat@plt+0x3280>
  404b44:	ldr	x8, [x4]
  404b48:	add	x10, x8, #0x8
  404b4c:	str	x10, [x4]
  404b50:	ldr	x8, [x8]
  404b54:	str	x8, [sp, #8]
  404b58:	cbz	x8, 404b68 <__fxstatat@plt+0x3298>
  404b5c:	tbnz	w9, #31, 404b70 <__fxstatat@plt+0x32a0>
  404b60:	mov	w8, w9
  404b64:	b	404b8c <__fxstatat@plt+0x32bc>
  404b68:	mov	w5, #0x1                   	// #1
  404b6c:	b	404d9c <__fxstatat@plt+0x34cc>
  404b70:	add	w8, w9, #0x8
  404b74:	cmn	w9, #0x8
  404b78:	str	w8, [x4, #24]
  404b7c:	b.gt	404b8c <__fxstatat@plt+0x32bc>
  404b80:	ldr	x10, [x4, #8]
  404b84:	add	x9, x10, w9, sxtw
  404b88:	b	404b98 <__fxstatat@plt+0x32c8>
  404b8c:	ldr	x9, [x4]
  404b90:	add	x10, x9, #0x8
  404b94:	str	x10, [x4]
  404b98:	ldr	x9, [x9]
  404b9c:	str	x9, [sp, #16]
  404ba0:	cbz	x9, 404bb0 <__fxstatat@plt+0x32e0>
  404ba4:	tbnz	w8, #31, 404bb8 <__fxstatat@plt+0x32e8>
  404ba8:	mov	w9, w8
  404bac:	b	404bd4 <__fxstatat@plt+0x3304>
  404bb0:	mov	w5, #0x2                   	// #2
  404bb4:	b	404d9c <__fxstatat@plt+0x34cc>
  404bb8:	add	w9, w8, #0x8
  404bbc:	cmn	w8, #0x8
  404bc0:	str	w9, [x4, #24]
  404bc4:	b.gt	404bd4 <__fxstatat@plt+0x3304>
  404bc8:	ldr	x10, [x4, #8]
  404bcc:	add	x8, x10, w8, sxtw
  404bd0:	b	404be0 <__fxstatat@plt+0x3310>
  404bd4:	ldr	x8, [x4]
  404bd8:	add	x10, x8, #0x8
  404bdc:	str	x10, [x4]
  404be0:	ldr	x8, [x8]
  404be4:	str	x8, [sp, #24]
  404be8:	cbz	x8, 404bf8 <__fxstatat@plt+0x3328>
  404bec:	tbnz	w9, #31, 404c00 <__fxstatat@plt+0x3330>
  404bf0:	mov	w8, w9
  404bf4:	b	404c1c <__fxstatat@plt+0x334c>
  404bf8:	mov	w5, #0x3                   	// #3
  404bfc:	b	404d9c <__fxstatat@plt+0x34cc>
  404c00:	add	w8, w9, #0x8
  404c04:	cmn	w9, #0x8
  404c08:	str	w8, [x4, #24]
  404c0c:	b.gt	404c1c <__fxstatat@plt+0x334c>
  404c10:	ldr	x10, [x4, #8]
  404c14:	add	x9, x10, w9, sxtw
  404c18:	b	404c28 <__fxstatat@plt+0x3358>
  404c1c:	ldr	x9, [x4]
  404c20:	add	x10, x9, #0x8
  404c24:	str	x10, [x4]
  404c28:	ldr	x9, [x9]
  404c2c:	str	x9, [sp, #32]
  404c30:	cbz	x9, 404c40 <__fxstatat@plt+0x3370>
  404c34:	tbnz	w8, #31, 404c48 <__fxstatat@plt+0x3378>
  404c38:	mov	w9, w8
  404c3c:	b	404c64 <__fxstatat@plt+0x3394>
  404c40:	mov	w5, #0x4                   	// #4
  404c44:	b	404d9c <__fxstatat@plt+0x34cc>
  404c48:	add	w9, w8, #0x8
  404c4c:	cmn	w8, #0x8
  404c50:	str	w9, [x4, #24]
  404c54:	b.gt	404c64 <__fxstatat@plt+0x3394>
  404c58:	ldr	x10, [x4, #8]
  404c5c:	add	x8, x10, w8, sxtw
  404c60:	b	404c70 <__fxstatat@plt+0x33a0>
  404c64:	ldr	x8, [x4]
  404c68:	add	x10, x8, #0x8
  404c6c:	str	x10, [x4]
  404c70:	ldr	x8, [x8]
  404c74:	str	x8, [sp, #40]
  404c78:	cbz	x8, 404c88 <__fxstatat@plt+0x33b8>
  404c7c:	tbnz	w9, #31, 404c90 <__fxstatat@plt+0x33c0>
  404c80:	mov	w8, w9
  404c84:	b	404cac <__fxstatat@plt+0x33dc>
  404c88:	mov	w5, #0x5                   	// #5
  404c8c:	b	404d9c <__fxstatat@plt+0x34cc>
  404c90:	add	w8, w9, #0x8
  404c94:	cmn	w9, #0x8
  404c98:	str	w8, [x4, #24]
  404c9c:	b.gt	404cac <__fxstatat@plt+0x33dc>
  404ca0:	ldr	x10, [x4, #8]
  404ca4:	add	x9, x10, w9, sxtw
  404ca8:	b	404cb8 <__fxstatat@plt+0x33e8>
  404cac:	ldr	x9, [x4]
  404cb0:	add	x10, x9, #0x8
  404cb4:	str	x10, [x4]
  404cb8:	ldr	x9, [x9]
  404cbc:	str	x9, [sp, #48]
  404cc0:	cbz	x9, 404cd0 <__fxstatat@plt+0x3400>
  404cc4:	tbnz	w8, #31, 404cd8 <__fxstatat@plt+0x3408>
  404cc8:	mov	w9, w8
  404ccc:	b	404cf4 <__fxstatat@plt+0x3424>
  404cd0:	mov	w5, #0x6                   	// #6
  404cd4:	b	404d9c <__fxstatat@plt+0x34cc>
  404cd8:	add	w9, w8, #0x8
  404cdc:	cmn	w8, #0x8
  404ce0:	str	w9, [x4, #24]
  404ce4:	b.gt	404cf4 <__fxstatat@plt+0x3424>
  404ce8:	ldr	x10, [x4, #8]
  404cec:	add	x8, x10, w8, sxtw
  404cf0:	b	404d00 <__fxstatat@plt+0x3430>
  404cf4:	ldr	x8, [x4]
  404cf8:	add	x10, x8, #0x8
  404cfc:	str	x10, [x4]
  404d00:	ldr	x8, [x8]
  404d04:	str	x8, [sp, #56]
  404d08:	cbz	x8, 404d18 <__fxstatat@plt+0x3448>
  404d0c:	tbnz	w9, #31, 404d20 <__fxstatat@plt+0x3450>
  404d10:	mov	w8, w9
  404d14:	b	404d3c <__fxstatat@plt+0x346c>
  404d18:	mov	w5, #0x7                   	// #7
  404d1c:	b	404d9c <__fxstatat@plt+0x34cc>
  404d20:	add	w8, w9, #0x8
  404d24:	cmn	w9, #0x8
  404d28:	str	w8, [x4, #24]
  404d2c:	b.gt	404d3c <__fxstatat@plt+0x346c>
  404d30:	ldr	x10, [x4, #8]
  404d34:	add	x9, x10, w9, sxtw
  404d38:	b	404d48 <__fxstatat@plt+0x3478>
  404d3c:	ldr	x9, [x4]
  404d40:	add	x10, x9, #0x8
  404d44:	str	x10, [x4]
  404d48:	ldr	x9, [x9]
  404d4c:	str	x9, [sp, #64]
  404d50:	cbz	x9, 404d98 <__fxstatat@plt+0x34c8>
  404d54:	tbz	w8, #31, 404d74 <__fxstatat@plt+0x34a4>
  404d58:	add	w9, w8, #0x8
  404d5c:	cmn	w8, #0x8
  404d60:	str	w9, [x4, #24]
  404d64:	b.gt	404d74 <__fxstatat@plt+0x34a4>
  404d68:	ldr	x9, [x4, #8]
  404d6c:	add	x8, x9, w8, sxtw
  404d70:	b	404d80 <__fxstatat@plt+0x34b0>
  404d74:	ldr	x8, [x4]
  404d78:	add	x9, x8, #0x8
  404d7c:	str	x9, [x4]
  404d80:	ldr	x8, [x8]
  404d84:	str	x8, [sp, #72]
  404d88:	cmp	x8, #0x0
  404d8c:	mov	w8, #0x9                   	// #9
  404d90:	cinc	x5, x8, ne  // ne = any
  404d94:	b	404d9c <__fxstatat@plt+0x34cc>
  404d98:	mov	w5, #0x8                   	// #8
  404d9c:	mov	x4, sp
  404da0:	bl	4047c0 <__fxstatat@plt+0x2ef0>
  404da4:	ldp	x29, x30, [sp, #80]
  404da8:	add	sp, sp, #0x60
  404dac:	ret
  404db0:	sub	sp, sp, #0xf0
  404db4:	stp	x29, x30, [sp, #224]
  404db8:	add	x29, sp, #0xe0
  404dbc:	mov	x8, #0xffffffffffffffe0    	// #-32
  404dc0:	mov	x9, sp
  404dc4:	sub	x10, x29, #0x60
  404dc8:	movk	x8, #0xff80, lsl #32
  404dcc:	add	x11, x29, #0x10
  404dd0:	add	x9, x9, #0x80
  404dd4:	add	x10, x10, #0x20
  404dd8:	stp	x9, x8, [x29, #-16]
  404ddc:	stp	x11, x10, [x29, #-32]
  404de0:	stp	x4, x5, [x29, #-96]
  404de4:	stp	x6, x7, [x29, #-80]
  404de8:	stp	q0, q1, [sp]
  404dec:	ldp	q0, q1, [x29, #-32]
  404df0:	sub	x4, x29, #0x40
  404df4:	stp	q2, q3, [sp, #32]
  404df8:	stp	q4, q5, [sp, #64]
  404dfc:	stp	q6, q7, [sp, #96]
  404e00:	stp	q0, q1, [x29, #-64]
  404e04:	bl	404ac4 <__fxstatat@plt+0x31f4>
  404e08:	ldp	x29, x30, [sp, #224]
  404e0c:	add	sp, sp, #0xf0
  404e10:	ret
  404e14:	stp	x29, x30, [sp, #-16]!
  404e18:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  404e1c:	add	x1, x1, #0xfb1
  404e20:	mov	w2, #0x5                   	// #5
  404e24:	mov	x0, xzr
  404e28:	mov	x29, sp
  404e2c:	bl	401820 <dcgettext@plt>
  404e30:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  404e34:	mov	x1, x0
  404e38:	add	x2, x2, #0xfc6
  404e3c:	mov	w0, #0x1                   	// #1
  404e40:	bl	401660 <__printf_chk@plt>
  404e44:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  404e48:	add	x1, x1, #0xfdc
  404e4c:	mov	w2, #0x5                   	// #5
  404e50:	mov	x0, xzr
  404e54:	bl	401820 <dcgettext@plt>
  404e58:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  404e5c:	adrp	x3, 409000 <__fxstatat@plt+0x7730>
  404e60:	mov	x1, x0
  404e64:	add	x2, x2, #0x607
  404e68:	add	x3, x3, #0x72d
  404e6c:	mov	w0, #0x1                   	// #1
  404e70:	bl	401660 <__printf_chk@plt>
  404e74:	adrp	x1, 409000 <__fxstatat@plt+0x7730>
  404e78:	add	x1, x1, #0xff0
  404e7c:	mov	w2, #0x5                   	// #5
  404e80:	mov	x0, xzr
  404e84:	bl	401820 <dcgettext@plt>
  404e88:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  404e8c:	ldr	x1, [x8, #640]
  404e90:	ldp	x29, x30, [sp], #16
  404e94:	b	401830 <fputs_unlocked@plt>
  404e98:	stp	x29, x30, [sp, #-32]!
  404e9c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404ea0:	udiv	x8, x8, x1
  404ea4:	cmp	x8, x0
  404ea8:	str	x19, [sp, #16]
  404eac:	mov	x29, sp
  404eb0:	b.cc	404ed4 <__fxstatat@plt+0x3604>  // b.lo, b.ul, b.last
  404eb4:	mul	x19, x1, x0
  404eb8:	mov	x0, x19
  404ebc:	bl	401610 <malloc@plt>
  404ec0:	cbz	x19, 404ec8 <__fxstatat@plt+0x35f8>
  404ec4:	cbz	x0, 404ed4 <__fxstatat@plt+0x3604>
  404ec8:	ldr	x19, [sp, #16]
  404ecc:	ldp	x29, x30, [sp], #32
  404ed0:	ret
  404ed4:	bl	4051ec <__fxstatat@plt+0x391c>
  404ed8:	stp	x29, x30, [sp, #-32]!
  404edc:	str	x19, [sp, #16]
  404ee0:	mov	x29, sp
  404ee4:	mov	x19, x0
  404ee8:	bl	401610 <malloc@plt>
  404eec:	cbz	x19, 404ef4 <__fxstatat@plt+0x3624>
  404ef0:	cbz	x0, 404f00 <__fxstatat@plt+0x3630>
  404ef4:	ldr	x19, [sp, #16]
  404ef8:	ldp	x29, x30, [sp], #32
  404efc:	ret
  404f00:	bl	4051ec <__fxstatat@plt+0x391c>
  404f04:	stp	x29, x30, [sp, #-32]!
  404f08:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404f0c:	udiv	x8, x8, x2
  404f10:	cmp	x8, x1
  404f14:	str	x19, [sp, #16]
  404f18:	mov	x29, sp
  404f1c:	b.cc	404f54 <__fxstatat@plt+0x3684>  // b.lo, b.ul, b.last
  404f20:	mul	x19, x2, x1
  404f24:	cbz	x0, 404f38 <__fxstatat@plt+0x3668>
  404f28:	cbnz	x19, 404f38 <__fxstatat@plt+0x3668>
  404f2c:	bl	4017a0 <free@plt>
  404f30:	mov	x0, xzr
  404f34:	b	404f48 <__fxstatat@plt+0x3678>
  404f38:	mov	x1, x19
  404f3c:	bl	4016c0 <realloc@plt>
  404f40:	cbz	x19, 404f48 <__fxstatat@plt+0x3678>
  404f44:	cbz	x0, 404f54 <__fxstatat@plt+0x3684>
  404f48:	ldr	x19, [sp, #16]
  404f4c:	ldp	x29, x30, [sp], #32
  404f50:	ret
  404f54:	bl	4051ec <__fxstatat@plt+0x391c>
  404f58:	stp	x29, x30, [sp, #-32]!
  404f5c:	str	x19, [sp, #16]
  404f60:	mov	x19, x1
  404f64:	mov	x29, sp
  404f68:	cbz	x0, 404f7c <__fxstatat@plt+0x36ac>
  404f6c:	cbnz	x19, 404f7c <__fxstatat@plt+0x36ac>
  404f70:	bl	4017a0 <free@plt>
  404f74:	mov	x0, xzr
  404f78:	b	404f8c <__fxstatat@plt+0x36bc>
  404f7c:	mov	x1, x19
  404f80:	bl	4016c0 <realloc@plt>
  404f84:	cbz	x19, 404f8c <__fxstatat@plt+0x36bc>
  404f88:	cbz	x0, 404f98 <__fxstatat@plt+0x36c8>
  404f8c:	ldr	x19, [sp, #16]
  404f90:	ldp	x29, x30, [sp], #32
  404f94:	ret
  404f98:	bl	4051ec <__fxstatat@plt+0x391c>
  404f9c:	stp	x29, x30, [sp, #-32]!
  404fa0:	ldr	x8, [x1]
  404fa4:	str	x19, [sp, #16]
  404fa8:	mov	x29, sp
  404fac:	cbz	x0, 404fe4 <__fxstatat@plt+0x3714>
  404fb0:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  404fb4:	movk	x9, #0x5554
  404fb8:	udiv	x9, x9, x2
  404fbc:	cmp	x9, x8
  404fc0:	b.ls	40502c <__fxstatat@plt+0x375c>  // b.plast
  404fc4:	add	x8, x8, x8, lsr #1
  404fc8:	add	x8, x8, #0x1
  404fcc:	mul	x19, x8, x2
  404fd0:	str	x8, [x1]
  404fd4:	cbnz	x19, 405010 <__fxstatat@plt+0x3740>
  404fd8:	bl	4017a0 <free@plt>
  404fdc:	mov	x0, xzr
  404fe0:	b	405020 <__fxstatat@plt+0x3750>
  404fe4:	cbnz	x8, 404ff8 <__fxstatat@plt+0x3728>
  404fe8:	mov	w8, #0x80                  	// #128
  404fec:	udiv	x8, x8, x2
  404ff0:	cmp	x2, #0x80
  404ff4:	cinc	x8, x8, hi  // hi = pmore
  404ff8:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  404ffc:	udiv	x9, x9, x2
  405000:	cmp	x9, x8
  405004:	b.cc	40502c <__fxstatat@plt+0x375c>  // b.lo, b.ul, b.last
  405008:	mul	x19, x8, x2
  40500c:	str	x8, [x1]
  405010:	mov	x1, x19
  405014:	bl	4016c0 <realloc@plt>
  405018:	cbz	x19, 405020 <__fxstatat@plt+0x3750>
  40501c:	cbz	x0, 40502c <__fxstatat@plt+0x375c>
  405020:	ldr	x19, [sp, #16]
  405024:	ldp	x29, x30, [sp], #32
  405028:	ret
  40502c:	bl	4051ec <__fxstatat@plt+0x391c>
  405030:	stp	x29, x30, [sp, #-32]!
  405034:	str	x19, [sp, #16]
  405038:	mov	x29, sp
  40503c:	mov	x19, x0
  405040:	bl	401610 <malloc@plt>
  405044:	cbz	x19, 40504c <__fxstatat@plt+0x377c>
  405048:	cbz	x0, 405058 <__fxstatat@plt+0x3788>
  40504c:	ldr	x19, [sp, #16]
  405050:	ldp	x29, x30, [sp], #32
  405054:	ret
  405058:	bl	4051ec <__fxstatat@plt+0x391c>
  40505c:	stp	x29, x30, [sp, #-32]!
  405060:	str	x19, [sp, #16]
  405064:	ldr	x19, [x1]
  405068:	mov	x29, sp
  40506c:	cbz	x0, 40509c <__fxstatat@plt+0x37cc>
  405070:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  405074:	movk	x8, #0x5554
  405078:	cmp	x19, x8
  40507c:	b.cs	4050cc <__fxstatat@plt+0x37fc>  // b.hs, b.nlast
  405080:	add	x8, x19, x19, lsr #1
  405084:	adds	x19, x8, #0x1
  405088:	str	x19, [x1]
  40508c:	b.ne	4050b0 <__fxstatat@plt+0x37e0>  // b.any
  405090:	bl	4017a0 <free@plt>
  405094:	mov	x0, xzr
  405098:	b	4050c0 <__fxstatat@plt+0x37f0>
  40509c:	cbz	x19, 4050a8 <__fxstatat@plt+0x37d8>
  4050a0:	tbz	x19, #63, 4050ac <__fxstatat@plt+0x37dc>
  4050a4:	b	4050cc <__fxstatat@plt+0x37fc>
  4050a8:	mov	w19, #0x80                  	// #128
  4050ac:	str	x19, [x1]
  4050b0:	mov	x1, x19
  4050b4:	bl	4016c0 <realloc@plt>
  4050b8:	cbz	x19, 4050c0 <__fxstatat@plt+0x37f0>
  4050bc:	cbz	x0, 4050cc <__fxstatat@plt+0x37fc>
  4050c0:	ldr	x19, [sp, #16]
  4050c4:	ldp	x29, x30, [sp], #32
  4050c8:	ret
  4050cc:	bl	4051ec <__fxstatat@plt+0x391c>
  4050d0:	stp	x29, x30, [sp, #-32]!
  4050d4:	stp	x20, x19, [sp, #16]
  4050d8:	mov	x29, sp
  4050dc:	mov	x19, x0
  4050e0:	bl	401610 <malloc@plt>
  4050e4:	mov	x20, x0
  4050e8:	cbz	x19, 4050f0 <__fxstatat@plt+0x3820>
  4050ec:	cbz	x20, 405110 <__fxstatat@plt+0x3840>
  4050f0:	mov	x0, x20
  4050f4:	mov	w1, wzr
  4050f8:	mov	x2, x19
  4050fc:	bl	401680 <memset@plt>
  405100:	mov	x0, x20
  405104:	ldp	x20, x19, [sp, #16]
  405108:	ldp	x29, x30, [sp], #32
  40510c:	ret
  405110:	bl	4051ec <__fxstatat@plt+0x391c>
  405114:	stp	x29, x30, [sp, #-16]!
  405118:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40511c:	udiv	x8, x8, x1
  405120:	cmp	x8, x0
  405124:	mov	x29, sp
  405128:	b.cc	40513c <__fxstatat@plt+0x386c>  // b.lo, b.ul, b.last
  40512c:	bl	4052bc <__fxstatat@plt+0x39ec>
  405130:	cbz	x0, 40513c <__fxstatat@plt+0x386c>
  405134:	ldp	x29, x30, [sp], #16
  405138:	ret
  40513c:	bl	4051ec <__fxstatat@plt+0x391c>
  405140:	stp	x29, x30, [sp, #-48]!
  405144:	stp	x20, x19, [sp, #32]
  405148:	mov	x20, x0
  40514c:	mov	x0, x1
  405150:	str	x21, [sp, #16]
  405154:	mov	x29, sp
  405158:	mov	x19, x1
  40515c:	bl	401610 <malloc@plt>
  405160:	mov	x21, x0
  405164:	cbz	x19, 40516c <__fxstatat@plt+0x389c>
  405168:	cbz	x21, 405190 <__fxstatat@plt+0x38c0>
  40516c:	mov	x0, x21
  405170:	mov	x1, x20
  405174:	mov	x2, x19
  405178:	bl	401530 <memcpy@plt>
  40517c:	mov	x0, x21
  405180:	ldp	x20, x19, [sp, #32]
  405184:	ldr	x21, [sp, #16]
  405188:	ldp	x29, x30, [sp], #48
  40518c:	ret
  405190:	bl	4051ec <__fxstatat@plt+0x391c>
  405194:	stp	x29, x30, [sp, #-48]!
  405198:	str	x21, [sp, #16]
  40519c:	stp	x20, x19, [sp, #32]
  4051a0:	mov	x29, sp
  4051a4:	mov	x19, x0
  4051a8:	bl	401560 <strlen@plt>
  4051ac:	add	x20, x0, #0x1
  4051b0:	mov	x0, x20
  4051b4:	bl	401610 <malloc@plt>
  4051b8:	mov	x21, x0
  4051bc:	cbz	x20, 4051c4 <__fxstatat@plt+0x38f4>
  4051c0:	cbz	x21, 4051e8 <__fxstatat@plt+0x3918>
  4051c4:	mov	x0, x21
  4051c8:	mov	x1, x19
  4051cc:	mov	x2, x20
  4051d0:	bl	401530 <memcpy@plt>
  4051d4:	mov	x0, x21
  4051d8:	ldp	x20, x19, [sp, #32]
  4051dc:	ldr	x21, [sp, #16]
  4051e0:	ldp	x29, x30, [sp], #48
  4051e4:	ret
  4051e8:	bl	4051ec <__fxstatat@plt+0x391c>
  4051ec:	stp	x29, x30, [sp, #-32]!
  4051f0:	str	x19, [sp, #16]
  4051f4:	adrp	x8, 41b000 <__fxstatat@plt+0x19730>
  4051f8:	ldr	w19, [x8, #512]
  4051fc:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  405200:	add	x1, x1, #0x60
  405204:	mov	w2, #0x5                   	// #5
  405208:	mov	x0, xzr
  40520c:	mov	x29, sp
  405210:	bl	401820 <dcgettext@plt>
  405214:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  405218:	mov	x3, x0
  40521c:	add	x2, x2, #0x6b4
  405220:	mov	w0, w19
  405224:	mov	w1, wzr
  405228:	bl	401580 <error@plt>
  40522c:	bl	401720 <abort@plt>
  405230:	stp	x29, x30, [sp, #-16]!
  405234:	orr	w1, w1, #0x200
  405238:	mov	x29, sp
  40523c:	bl	405308 <__fxstatat@plt+0x3a38>
  405240:	cbz	x0, 40524c <__fxstatat@plt+0x397c>
  405244:	ldp	x29, x30, [sp], #16
  405248:	ret
  40524c:	bl	401890 <__errno_location@plt>
  405250:	ldr	w8, [x0]
  405254:	cmp	w8, #0x16
  405258:	b.ne	40527c <__fxstatat@plt+0x39ac>  // b.any
  40525c:	adrp	x0, 40a000 <__fxstatat@plt+0x8730>
  405260:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  405264:	adrp	x3, 40a000 <__fxstatat@plt+0x8730>
  405268:	add	x0, x0, #0x71
  40526c:	add	x1, x1, #0x81
  405270:	add	x3, x3, #0x8c
  405274:	mov	w2, #0x29                  	// #41
  405278:	bl	401880 <__assert_fail@plt>
  40527c:	bl	4051ec <__fxstatat@plt+0x391c>
  405280:	ldr	w8, [x0, #72]
  405284:	mov	w9, #0x11                  	// #17
  405288:	and	w8, w8, w9
  40528c:	cmp	w8, #0x10
  405290:	b.eq	4052ac <__fxstatat@plt+0x39dc>  // b.none
  405294:	cmp	w8, #0x11
  405298:	b.ne	4052b4 <__fxstatat@plt+0x39e4>  // b.any
  40529c:	ldr	x8, [x1, #88]
  4052a0:	cmp	x8, #0x0
  4052a4:	cset	w0, ne  // ne = any
  4052a8:	ret
  4052ac:	mov	w0, #0x1                   	// #1
  4052b0:	ret
  4052b4:	mov	w0, wzr
  4052b8:	ret
  4052bc:	mov	x8, x1
  4052c0:	mov	w1, #0x1                   	// #1
  4052c4:	mov	w9, #0x1                   	// #1
  4052c8:	cbz	x0, 405300 <__fxstatat@plt+0x3a30>
  4052cc:	cbz	x8, 405300 <__fxstatat@plt+0x3a30>
  4052d0:	umulh	x10, x8, x0
  4052d4:	mov	x1, x8
  4052d8:	mov	x9, x0
  4052dc:	cbz	x10, 405300 <__fxstatat@plt+0x3a30>
  4052e0:	stp	x29, x30, [sp, #-16]!
  4052e4:	mov	x29, sp
  4052e8:	bl	401890 <__errno_location@plt>
  4052ec:	mov	w8, #0xc                   	// #12
  4052f0:	str	w8, [x0]
  4052f4:	mov	x0, xzr
  4052f8:	ldp	x29, x30, [sp], #16
  4052fc:	ret
  405300:	mov	x0, x9
  405304:	b	401690 <calloc@plt>
  405308:	sub	sp, sp, #0x80
  40530c:	cmp	w1, #0x1, lsl #12
  405310:	stp	x29, x30, [sp, #32]
  405314:	stp	x28, x27, [sp, #48]
  405318:	stp	x26, x25, [sp, #64]
  40531c:	stp	x24, x23, [sp, #80]
  405320:	stp	x22, x21, [sp, #96]
  405324:	stp	x20, x19, [sp, #112]
  405328:	add	x29, sp, #0x20
  40532c:	b.cs	4053d8 <__fxstatat@plt+0x3b08>  // b.hs, b.nlast
  405330:	mov	w8, #0x204                 	// #516
  405334:	mov	w22, w1
  405338:	bics	wzr, w8, w1
  40533c:	b.eq	4053d8 <__fxstatat@plt+0x3b08>  // b.none
  405340:	mov	w8, #0x12                  	// #18
  405344:	tst	w22, w8
  405348:	b.eq	4053d8 <__fxstatat@plt+0x3b08>  // b.none
  40534c:	mov	x23, x0
  405350:	mov	w0, #0x80                  	// #128
  405354:	mov	x21, x2
  405358:	bl	401610 <malloc@plt>
  40535c:	mov	x19, x0
  405360:	cbz	x0, 4053e8 <__fxstatat@plt+0x3b18>
  405364:	and	w8, w22, #0xfffffdff
  405368:	tst	w22, #0x2
  40536c:	orr	w8, w8, #0x4
  405370:	movi	v0.2d, #0x0
  405374:	csel	w8, w22, w8, eq  // eq = none
  405378:	stp	q0, q0, [x19, #64]
  40537c:	str	w8, [x19, #72]
  405380:	mov	w8, #0xffffff9c            	// #-100
  405384:	stp	q0, q0, [x19, #96]
  405388:	stp	q0, q0, [x19, #32]
  40538c:	stp	q0, q0, [x19]
  405390:	str	x21, [x19, #64]
  405394:	str	w8, [x19, #44]
  405398:	ldr	x8, [x23]
  40539c:	cbz	x8, 40540c <__fxstatat@plt+0x3b3c>
  4053a0:	mov	x20, xzr
  4053a4:	add	x24, x23, #0x8
  4053a8:	mov	x0, x8
  4053ac:	bl	401560 <strlen@plt>
  4053b0:	ldr	x8, [x24], #8
  4053b4:	cmp	x0, x20
  4053b8:	csel	x20, x0, x20, hi  // hi = pmore
  4053bc:	cbnz	x8, 4053a8 <__fxstatat@plt+0x3ad8>
  4053c0:	add	x8, x20, #0x1
  4053c4:	cmp	x8, #0x1, lsl #12
  4053c8:	mov	w8, #0x1000                	// #4096
  4053cc:	csinc	x8, x8, x20, ls  // ls = plast
  4053d0:	add	x0, x8, #0x100
  4053d4:	b	405410 <__fxstatat@plt+0x3b40>
  4053d8:	bl	401890 <__errno_location@plt>
  4053dc:	mov	w8, #0x16                  	// #22
  4053e0:	mov	x19, xzr
  4053e4:	str	w8, [x0]
  4053e8:	mov	x0, x19
  4053ec:	ldp	x20, x19, [sp, #112]
  4053f0:	ldp	x22, x21, [sp, #96]
  4053f4:	ldp	x24, x23, [sp, #80]
  4053f8:	ldp	x26, x25, [sp, #64]
  4053fc:	ldp	x28, x27, [sp, #48]
  405400:	ldp	x29, x30, [sp, #32]
  405404:	add	sp, sp, #0x80
  405408:	ret
  40540c:	mov	w0, #0x1100                	// #4352
  405410:	str	x0, [x19, #48]
  405414:	bl	401610 <malloc@plt>
  405418:	cbz	x0, 405690 <__fxstatat@plt+0x3dc0>
  40541c:	str	x0, [x19, #32]
  405420:	ldr	x26, [x23]
  405424:	mov	x24, x0
  405428:	cbz	x26, 405470 <__fxstatat@plt+0x3ba0>
  40542c:	mov	w0, #0x100                 	// #256
  405430:	bl	401610 <malloc@plt>
  405434:	cbz	x0, 405694 <__fxstatat@plt+0x3dc4>
  405438:	mov	x28, x0
  40543c:	mov	w8, #0x30000               	// #196608
  405440:	mov	x9, #0xffffffffffffffff    	// #-1
  405444:	mov	w10, #0xffffffff            	// #-1
  405448:	strb	wzr, [x0, #248]
  40544c:	str	x24, [x0, #56]
  405450:	str	wzr, [x0, #64]
  405454:	stp	xzr, xzr, [x0, #32]
  405458:	str	xzr, [x0, #24]
  40545c:	stur	w8, [x0, #110]
  405460:	str	x19, [x0, #80]
  405464:	stp	x9, xzr, [x0, #88]
  405468:	str	w10, [x0, #104]
  40546c:	b	405474 <__fxstatat@plt+0x3ba4>
  405470:	mov	x28, xzr
  405474:	cbz	x21, 40548c <__fxstatat@plt+0x3bbc>
  405478:	ldrb	w8, [x19, #73]
  40547c:	ubfx	w8, w8, #2, #1
  405480:	mov	x24, xzr
  405484:	cbnz	x26, 405498 <__fxstatat@plt+0x3bc8>
  405488:	b	4055fc <__fxstatat@plt+0x3d2c>
  40548c:	mov	w8, #0x1                   	// #1
  405490:	mov	x24, xzr
  405494:	cbz	x26, 4055fc <__fxstatat@plt+0x3d2c>
  405498:	mov	x25, xzr
  40549c:	eor	w8, w8, #0x1
  4054a0:	str	xzr, [sp, #8]
  4054a4:	stur	w8, [x29, #-4]
  4054a8:	str	x21, [sp, #16]
  4054ac:	b	4054d0 <__fxstatat@plt+0x3c00>
  4054b0:	str	xzr, [x27, #16]
  4054b4:	cbz	x24, 4055cc <__fxstatat@plt+0x3cfc>
  4054b8:	ldr	x8, [sp, #8]
  4054bc:	str	x27, [sp, #8]
  4054c0:	str	x27, [x8, #16]
  4054c4:	ldr	x26, [x23, #8]!
  4054c8:	add	x25, x25, #0x1
  4054cc:	cbz	x26, 4055dc <__fxstatat@plt+0x3d0c>
  4054d0:	mov	x0, x26
  4054d4:	mov	x21, x28
  4054d8:	bl	401560 <strlen@plt>
  4054dc:	mov	x28, x0
  4054e0:	tbnz	w22, #11, 40551c <__fxstatat@plt+0x3c4c>
  4054e4:	cmp	x28, #0x3
  4054e8:	b.cc	40551c <__fxstatat@plt+0x3c4c>  // b.lo, b.ul, b.last
  4054ec:	add	x8, x28, x26
  4054f0:	ldurb	w8, [x8, #-1]
  4054f4:	cmp	w8, #0x2f
  4054f8:	b.ne	40551c <__fxstatat@plt+0x3c4c>  // b.any
  4054fc:	sub	x8, x26, #0x2
  405500:	ldrb	w9, [x8, x28]
  405504:	cmp	w9, #0x2f
  405508:	b.ne	40551c <__fxstatat@plt+0x3c4c>  // b.any
  40550c:	sub	x28, x28, #0x1
  405510:	cmp	x28, #0x1
  405514:	b.hi	405500 <__fxstatat@plt+0x3c30>  // b.pmore
  405518:	mov	w28, #0x1                   	// #1
  40551c:	add	x8, x28, #0x100
  405520:	and	x0, x8, #0xfffffffffffffff8
  405524:	bl	401610 <malloc@plt>
  405528:	cbz	x0, 4055d4 <__fxstatat@plt+0x3d04>
  40552c:	add	x20, x0, #0xf8
  405530:	mov	x27, x0
  405534:	mov	x0, x20
  405538:	mov	x1, x26
  40553c:	mov	x2, x28
  405540:	bl	401530 <memcpy@plt>
  405544:	ldr	x8, [x19, #32]
  405548:	mov	w9, #0x30000               	// #196608
  40554c:	strb	wzr, [x20, x28]
  405550:	stur	w9, [x27, #110]
  405554:	ldur	w9, [x29, #-4]
  405558:	cmp	x24, #0x0
  40555c:	stp	x20, x8, [x27, #48]
  405560:	cset	w8, eq  // eq = none
  405564:	stp	xzr, x28, [x27, #88]
  405568:	mov	x28, x21
  40556c:	orr	w8, w9, w8
  405570:	str	wzr, [x27, #64]
  405574:	stp	xzr, xzr, [x27, #24]
  405578:	str	x19, [x27, #80]
  40557c:	str	x21, [x27, #8]
  405580:	str	xzr, [x27, #40]
  405584:	tbnz	w8, #0, 4055a4 <__fxstatat@plt+0x3cd4>
  405588:	mov	w8, #0xb                   	// #11
  40558c:	strh	w8, [x27, #108]
  405590:	mov	w8, #0x2                   	// #2
  405594:	str	x8, [x27, #168]
  405598:	ldr	x21, [sp, #16]
  40559c:	cbnz	x21, 4055c0 <__fxstatat@plt+0x3cf0>
  4055a0:	b	4054b0 <__fxstatat@plt+0x3be0>
  4055a4:	mov	x0, x19
  4055a8:	mov	x1, x27
  4055ac:	mov	w2, wzr
  4055b0:	bl	40574c <__fxstatat@plt+0x3e7c>
  4055b4:	strh	w0, [x27, #108]
  4055b8:	ldr	x21, [sp, #16]
  4055bc:	cbz	x21, 4054b0 <__fxstatat@plt+0x3be0>
  4055c0:	str	x24, [x27, #16]
  4055c4:	mov	x24, x27
  4055c8:	b	4054c4 <__fxstatat@plt+0x3bf4>
  4055cc:	str	x27, [sp, #8]
  4055d0:	b	4055c4 <__fxstatat@plt+0x3cf4>
  4055d4:	mov	x28, x21
  4055d8:	b	405684 <__fxstatat@plt+0x3db4>
  4055dc:	cbz	x21, 4055fc <__fxstatat@plt+0x3d2c>
  4055e0:	cmp	x25, #0x2
  4055e4:	b.cc	4055fc <__fxstatat@plt+0x3d2c>  // b.lo, b.ul, b.last
  4055e8:	mov	x0, x19
  4055ec:	mov	x1, x24
  4055f0:	mov	x2, x25
  4055f4:	bl	4058dc <__fxstatat@plt+0x400c>
  4055f8:	mov	x24, x0
  4055fc:	mov	w0, #0x100                 	// #256
  405600:	bl	401610 <malloc@plt>
  405604:	cbz	x0, 405680 <__fxstatat@plt+0x3db0>
  405608:	ldrh	w8, [x19, #72]
  40560c:	mov	w9, #0x102                 	// #258
  405610:	strb	wzr, [x0, #248]
  405614:	str	wzr, [x0, #64]
  405618:	tst	w8, w9
  40561c:	mov	w8, #0x30000               	// #196608
  405620:	stur	w8, [x0, #110]
  405624:	mov	w8, #0x9                   	// #9
  405628:	strh	w8, [x0, #108]
  40562c:	ldr	x8, [x19, #32]
  405630:	stp	xzr, xzr, [x0, #32]
  405634:	str	x0, [x19]
  405638:	stp	x24, xzr, [x0, #16]
  40563c:	str	x8, [x0, #56]
  405640:	mov	w8, #0x1                   	// #1
  405644:	str	x19, [x0, #80]
  405648:	stp	x8, xzr, [x0, #88]
  40564c:	b.eq	4056cc <__fxstatat@plt+0x3dfc>  // b.none
  405650:	adrp	x2, 407000 <__fxstatat@plt+0x5730>
  405654:	adrp	x3, 407000 <__fxstatat@plt+0x5730>
  405658:	adrp	x4, 401000 <mbrtowc@plt-0x520>
  40565c:	add	x2, x2, #0x194
  405660:	add	x3, x3, #0x1a4
  405664:	add	x4, x4, #0x7a0
  405668:	mov	w0, #0x1f                  	// #31
  40566c:	mov	x1, xzr
  405670:	bl	407a4c <__fxstatat@plt+0x617c>
  405674:	str	x0, [x19, #88]
  405678:	cbnz	x0, 4056e0 <__fxstatat@plt+0x3e10>
  40567c:	b	405684 <__fxstatat@plt+0x3db4>
  405680:	str	xzr, [x19]
  405684:	cbnz	x24, 4056bc <__fxstatat@plt+0x3dec>
  405688:	mov	x0, x28
  40568c:	bl	4017a0 <free@plt>
  405690:	ldr	x24, [x19, #32]
  405694:	mov	x0, x24
  405698:	bl	4017a0 <free@plt>
  40569c:	mov	x0, x19
  4056a0:	bl	4017a0 <free@plt>
  4056a4:	mov	x19, xzr
  4056a8:	b	4053e8 <__fxstatat@plt+0x3b18>
  4056ac:	mov	x0, x24
  4056b0:	bl	4017a0 <free@plt>
  4056b4:	mov	x24, x20
  4056b8:	cbz	x20, 405688 <__fxstatat@plt+0x3db8>
  4056bc:	ldp	x20, x0, [x24, #16]
  4056c0:	cbz	x0, 4056ac <__fxstatat@plt+0x3ddc>
  4056c4:	bl	4016d0 <closedir@plt>
  4056c8:	b	4056ac <__fxstatat@plt+0x3ddc>
  4056cc:	mov	w0, #0x20                  	// #32
  4056d0:	bl	401610 <malloc@plt>
  4056d4:	str	x0, [x19, #88]
  4056d8:	cbz	x0, 405684 <__fxstatat@plt+0x3db4>
  4056dc:	bl	407404 <__fxstatat@plt+0x5b34>
  4056e0:	ldr	w8, [x19, #72]
  4056e4:	mov	w9, #0x204                 	// #516
  4056e8:	tst	w8, w9
  4056ec:	b.ne	40573c <__fxstatat@plt+0x3e6c>  // b.any
  4056f0:	mov	w2, #0x4900                	// #18688
  4056f4:	lsr	w9, w8, #4
  4056f8:	movk	w2, #0x8, lsl #16
  4056fc:	bfi	w2, w9, #15, #1
  405700:	tbnz	w8, #9, 405718 <__fxstatat@plt+0x3e48>
  405704:	adrp	x0, 40a000 <__fxstatat@plt+0x8730>
  405708:	add	x0, x0, #0xdb
  40570c:	mov	w1, w2
  405710:	bl	4074bc <__fxstatat@plt+0x5bec>
  405714:	b	405728 <__fxstatat@plt+0x3e58>
  405718:	ldr	w0, [x19, #44]
  40571c:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  405720:	add	x1, x1, #0xdb
  405724:	bl	4087d0 <__fxstatat@plt+0x6f00>
  405728:	str	w0, [x19, #40]
  40572c:	tbz	w0, #31, 40573c <__fxstatat@plt+0x3e6c>
  405730:	ldr	w8, [x19, #72]
  405734:	orr	w8, w8, #0x4
  405738:	str	w8, [x19, #72]
  40573c:	add	x0, x19, #0x60
  405740:	mov	w1, #0xffffffff            	// #-1
  405744:	bl	4086d4 <__fxstatat@plt+0x6e04>
  405748:	b	4053e8 <__fxstatat@plt+0x3b18>
  40574c:	stp	x29, x30, [sp, #-48]!
  405750:	stp	x20, x19, [sp, #32]
  405754:	ldr	x9, [x1, #88]
  405758:	ldr	w8, [x0, #72]
  40575c:	str	x21, [sp, #16]
  405760:	mov	x19, x1
  405764:	mov	x21, x0
  405768:	mov	x29, sp
  40576c:	cbz	x9, 40577c <__fxstatat@plt+0x3eac>
  405770:	add	x20, x19, #0x78
  405774:	tbz	w2, #0, 40578c <__fxstatat@plt+0x3ebc>
  405778:	b	4057b8 <__fxstatat@plt+0x3ee8>
  40577c:	and	w9, w8, #0x1
  405780:	orr	w2, w9, w2
  405784:	add	x20, x19, #0x78
  405788:	tbnz	w2, #0, 4057b8 <__fxstatat@plt+0x3ee8>
  40578c:	tbnz	w8, #1, 4057b8 <__fxstatat@plt+0x3ee8>
  405790:	ldr	w1, [x21, #44]
  405794:	ldr	x2, [x19, #48]
  405798:	mov	w4, #0x100                 	// #256
  40579c:	mov	w0, wzr
  4057a0:	mov	x3, x20
  4057a4:	bl	4018d0 <__fxstatat@plt>
  4057a8:	cbz	w0, 405824 <__fxstatat@plt+0x3f54>
  4057ac:	bl	401890 <__errno_location@plt>
  4057b0:	mov	x21, x0
  4057b4:	b	4057f4 <__fxstatat@plt+0x3f24>
  4057b8:	ldr	x1, [x19, #48]
  4057bc:	mov	w0, wzr
  4057c0:	mov	x2, x20
  4057c4:	bl	4018a0 <__xstat@plt>
  4057c8:	cbz	w0, 405824 <__fxstatat@plt+0x3f54>
  4057cc:	bl	401890 <__errno_location@plt>
  4057d0:	ldr	w8, [x0]
  4057d4:	cmp	w8, #0x2
  4057d8:	b.ne	4057f8 <__fxstatat@plt+0x3f28>  // b.any
  4057dc:	ldr	x1, [x19, #48]
  4057e0:	mov	x21, x0
  4057e4:	mov	w0, wzr
  4057e8:	mov	x2, x20
  4057ec:	bl	401800 <__lxstat@plt>
  4057f0:	cbz	w0, 4058bc <__fxstatat@plt+0x3fec>
  4057f4:	ldr	w8, [x21]
  4057f8:	movi	v0.2d, #0x0
  4057fc:	str	w8, [x19, #64]
  405800:	stp	q0, q0, [x20, #96]
  405804:	stp	q0, q0, [x20, #64]
  405808:	stp	q0, q0, [x20, #32]
  40580c:	stp	q0, q0, [x20]
  405810:	mov	w0, #0xa                   	// #10
  405814:	ldp	x20, x19, [sp, #32]
  405818:	ldr	x21, [sp, #16]
  40581c:	ldp	x29, x30, [sp], #48
  405820:	ret
  405824:	ldr	w8, [x19, #136]
  405828:	and	w8, w8, #0xf000
  40582c:	cmp	w8, #0xa, lsl #12
  405830:	b.eq	405870 <__fxstatat@plt+0x3fa0>  // b.none
  405834:	cmp	w8, #0x8, lsl #12
  405838:	b.eq	405878 <__fxstatat@plt+0x3fa8>  // b.none
  40583c:	cmp	w8, #0x4, lsl #12
  405840:	b.ne	405880 <__fxstatat@plt+0x3fb0>  // b.any
  405844:	ldr	w8, [x19, #140]
  405848:	cmp	w8, #0x2
  40584c:	b.cc	405888 <__fxstatat@plt+0x3fb8>  // b.lo, b.ul, b.last
  405850:	ldr	x9, [x19, #88]
  405854:	cmp	x9, #0x1
  405858:	b.lt	405888 <__fxstatat@plt+0x3fb8>  // b.tstop
  40585c:	ldr	w9, [x21, #72]
  405860:	mov	w10, #0x2                   	// #2
  405864:	bic	w9, w10, w9, lsr #4
  405868:	sub	w8, w8, w9
  40586c:	b	40588c <__fxstatat@plt+0x3fbc>
  405870:	mov	w0, #0xc                   	// #12
  405874:	b	405814 <__fxstatat@plt+0x3f44>
  405878:	mov	w0, #0x8                   	// #8
  40587c:	b	405814 <__fxstatat@plt+0x3f44>
  405880:	mov	w0, #0x3                   	// #3
  405884:	b	405814 <__fxstatat@plt+0x3f44>
  405888:	mov	w8, #0xffffffff            	// #-1
  40588c:	ldrb	w9, [x19, #248]
  405890:	str	w8, [x19, #104]
  405894:	cmp	w9, #0x2e
  405898:	b.ne	4058b4 <__fxstatat@plt+0x3fe4>  // b.any
  40589c:	ldrb	w8, [x19, #249]
  4058a0:	cbz	w8, 4058c8 <__fxstatat@plt+0x3ff8>
  4058a4:	cmp	w8, #0x2e
  4058a8:	b.ne	4058b4 <__fxstatat@plt+0x3fe4>  // b.any
  4058ac:	ldrb	w8, [x19, #250]
  4058b0:	cbz	w8, 4058c8 <__fxstatat@plt+0x3ff8>
  4058b4:	mov	w0, #0x1                   	// #1
  4058b8:	b	405814 <__fxstatat@plt+0x3f44>
  4058bc:	str	wzr, [x21]
  4058c0:	mov	w0, #0xd                   	// #13
  4058c4:	b	405814 <__fxstatat@plt+0x3f44>
  4058c8:	ldr	x8, [x19, #88]
  4058cc:	cmp	x8, #0x0
  4058d0:	mov	w8, #0x5                   	// #5
  4058d4:	csinc	w0, w8, wzr, ne  // ne = any
  4058d8:	b	405814 <__fxstatat@plt+0x3f44>
  4058dc:	stp	x29, x30, [sp, #-48]!
  4058e0:	stp	x22, x21, [sp, #16]
  4058e4:	stp	x20, x19, [sp, #32]
  4058e8:	ldp	x8, x22, [x0, #56]
  4058ec:	mov	x21, x0
  4058f0:	mov	x20, x2
  4058f4:	mov	x19, x1
  4058f8:	cmp	x8, x2
  4058fc:	mov	x29, sp
  405900:	b.cs	405930 <__fxstatat@plt+0x4060>  // b.hs, b.nlast
  405904:	add	x8, x20, #0x28
  405908:	lsr	x9, x8, #61
  40590c:	str	x8, [x21, #56]
  405910:	cbnz	x9, 40599c <__fxstatat@plt+0x40cc>
  405914:	ldr	x0, [x21, #16]
  405918:	lsl	x1, x8, #3
  40591c:	bl	4016c0 <realloc@plt>
  405920:	cbz	x0, 40599c <__fxstatat@plt+0x40cc>
  405924:	str	x0, [x21, #16]
  405928:	cbnz	x19, 405938 <__fxstatat@plt+0x4068>
  40592c:	b	405948 <__fxstatat@plt+0x4078>
  405930:	ldr	x0, [x21, #16]
  405934:	cbz	x19, 405948 <__fxstatat@plt+0x4078>
  405938:	str	x19, [x0], #8
  40593c:	ldr	x19, [x19, #16]
  405940:	cbnz	x19, 405938 <__fxstatat@plt+0x4068>
  405944:	ldr	x0, [x21, #16]
  405948:	mov	w2, #0x8                   	// #8
  40594c:	mov	x1, x20
  405950:	mov	x3, x22
  405954:	bl	4015b0 <qsort@plt>
  405958:	ldr	x8, [x21, #16]
  40595c:	cmp	x20, #0x1
  405960:	ldr	x19, [x8]
  405964:	mov	x9, x19
  405968:	b.eq	405994 <__fxstatat@plt+0x40c4>  // b.none
  40596c:	ldr	x10, [x8, #8]!
  405970:	subs	x9, x20, #0x2
  405974:	str	x10, [x19, #16]
  405978:	b.eq	405990 <__fxstatat@plt+0x40c0>  // b.none
  40597c:	ldr	x10, [x8]
  405980:	ldr	x11, [x8, #8]!
  405984:	subs	x9, x9, #0x1
  405988:	str	x11, [x10, #16]
  40598c:	b.ne	40597c <__fxstatat@plt+0x40ac>  // b.any
  405990:	ldr	x9, [x8]
  405994:	str	xzr, [x9, #16]
  405998:	b	4059ac <__fxstatat@plt+0x40dc>
  40599c:	ldr	x0, [x21, #16]
  4059a0:	bl	4017a0 <free@plt>
  4059a4:	str	xzr, [x21, #16]
  4059a8:	str	xzr, [x21, #56]
  4059ac:	mov	x0, x19
  4059b0:	ldp	x20, x19, [sp, #32]
  4059b4:	ldp	x22, x21, [sp, #16]
  4059b8:	ldp	x29, x30, [sp], #48
  4059bc:	ret
  4059c0:	stp	x29, x30, [sp, #-48]!
  4059c4:	stp	x20, x19, [sp, #32]
  4059c8:	mov	x19, x0
  4059cc:	ldr	x0, [x0]
  4059d0:	str	x21, [sp, #16]
  4059d4:	mov	x29, sp
  4059d8:	cbz	x0, 4059f0 <__fxstatat@plt+0x4120>
  4059dc:	ldr	x8, [x0, #88]
  4059e0:	tbz	x8, #63, 405a5c <__fxstatat@plt+0x418c>
  4059e4:	mov	x20, x0
  4059e8:	mov	x0, x20
  4059ec:	bl	4017a0 <free@plt>
  4059f0:	ldr	x20, [x19, #8]
  4059f4:	cbnz	x20, 405a3c <__fxstatat@plt+0x416c>
  4059f8:	ldr	x0, [x19, #16]
  4059fc:	bl	4017a0 <free@plt>
  405a00:	ldr	x0, [x19, #32]
  405a04:	bl	4017a0 <free@plt>
  405a08:	ldr	w8, [x19, #72]
  405a0c:	tbnz	w8, #9, 405a6c <__fxstatat@plt+0x419c>
  405a10:	tbnz	w8, #2, 405a7c <__fxstatat@plt+0x41ac>
  405a14:	ldr	w0, [x19, #40]
  405a18:	bl	401590 <fchdir@plt>
  405a1c:	cbz	w0, 405a84 <__fxstatat@plt+0x41b4>
  405a20:	bl	401890 <__errno_location@plt>
  405a24:	ldr	w21, [x0]
  405a28:	b	405a88 <__fxstatat@plt+0x41b8>
  405a2c:	mov	x0, x20
  405a30:	bl	4017a0 <free@plt>
  405a34:	mov	x20, x21
  405a38:	cbz	x21, 4059f8 <__fxstatat@plt+0x4128>
  405a3c:	ldp	x21, x0, [x20, #16]
  405a40:	cbz	x0, 405a2c <__fxstatat@plt+0x415c>
  405a44:	bl	4016d0 <closedir@plt>
  405a48:	b	405a2c <__fxstatat@plt+0x415c>
  405a4c:	bl	4017a0 <free@plt>
  405a50:	ldr	x8, [x20, #88]
  405a54:	mov	x0, x20
  405a58:	tbnz	x8, #63, 4059e8 <__fxstatat@plt+0x4118>
  405a5c:	ldr	x20, [x0, #16]
  405a60:	cbnz	x20, 405a4c <__fxstatat@plt+0x417c>
  405a64:	ldr	x20, [x0, #8]
  405a68:	b	405a4c <__fxstatat@plt+0x417c>
  405a6c:	ldr	w0, [x19, #44]
  405a70:	tbnz	w0, #31, 405a7c <__fxstatat@plt+0x41ac>
  405a74:	bl	4016e0 <close@plt>
  405a78:	cbnz	w0, 405a98 <__fxstatat@plt+0x41c8>
  405a7c:	mov	w21, wzr
  405a80:	b	405aa0 <__fxstatat@plt+0x41d0>
  405a84:	mov	w21, wzr
  405a88:	ldr	w0, [x19, #40]
  405a8c:	bl	4016e0 <close@plt>
  405a90:	cbnz	w21, 405aa0 <__fxstatat@plt+0x41d0>
  405a94:	cbz	w0, 405aa0 <__fxstatat@plt+0x41d0>
  405a98:	bl	401890 <__errno_location@plt>
  405a9c:	ldr	w21, [x0]
  405aa0:	add	x20, x19, #0x60
  405aa4:	mov	x0, x20
  405aa8:	bl	4086f0 <__fxstatat@plt+0x6e20>
  405aac:	tbnz	w0, #0, 405ac4 <__fxstatat@plt+0x41f4>
  405ab0:	mov	x0, x20
  405ab4:	bl	408740 <__fxstatat@plt+0x6e70>
  405ab8:	tbnz	w0, #31, 405aa4 <__fxstatat@plt+0x41d4>
  405abc:	bl	4016e0 <close@plt>
  405ac0:	b	405aa4 <__fxstatat@plt+0x41d4>
  405ac4:	ldr	x0, [x19, #80]
  405ac8:	cbz	x0, 405ad0 <__fxstatat@plt+0x4200>
  405acc:	bl	407cf8 <__fxstatat@plt+0x6428>
  405ad0:	ldrh	w8, [x19, #72]
  405ad4:	mov	w9, #0x102                 	// #258
  405ad8:	tst	w8, w9
  405adc:	b.eq	405af0 <__fxstatat@plt+0x4220>  // b.none
  405ae0:	ldr	x0, [x19, #88]
  405ae4:	cbz	x0, 405af8 <__fxstatat@plt+0x4228>
  405ae8:	bl	407cf8 <__fxstatat@plt+0x6428>
  405aec:	b	405af8 <__fxstatat@plt+0x4228>
  405af0:	ldr	x0, [x19, #88]
  405af4:	bl	4017a0 <free@plt>
  405af8:	mov	x0, x19
  405afc:	bl	4017a0 <free@plt>
  405b00:	cbz	w21, 405b14 <__fxstatat@plt+0x4244>
  405b04:	bl	401890 <__errno_location@plt>
  405b08:	str	w21, [x0]
  405b0c:	mov	w0, #0xffffffff            	// #-1
  405b10:	b	405b18 <__fxstatat@plt+0x4248>
  405b14:	mov	w0, wzr
  405b18:	ldp	x20, x19, [sp, #32]
  405b1c:	ldr	x21, [sp, #16]
  405b20:	ldp	x29, x30, [sp], #48
  405b24:	ret
  405b28:	stp	x29, x30, [sp, #-64]!
  405b2c:	stp	x22, x21, [sp, #32]
  405b30:	stp	x20, x19, [sp, #48]
  405b34:	ldr	x20, [x0]
  405b38:	str	x23, [sp, #16]
  405b3c:	mov	x29, sp
  405b40:	cbz	x20, 405ecc <__fxstatat@plt+0x45fc>
  405b44:	ldr	w8, [x0, #72]
  405b48:	mov	x19, x0
  405b4c:	tbnz	w8, #13, 405ec8 <__fxstatat@plt+0x45f8>
  405b50:	ldrh	w9, [x20, #112]
  405b54:	mov	w10, #0x3                   	// #3
  405b58:	strh	w10, [x20, #112]
  405b5c:	cmp	w9, #0x1
  405b60:	b.eq	405bcc <__fxstatat@plt+0x42fc>  // b.none
  405b64:	cmp	w9, #0x2
  405b68:	b.ne	405be4 <__fxstatat@plt+0x4314>  // b.any
  405b6c:	ldrh	w10, [x20, #108]
  405b70:	and	w11, w10, #0xfffe
  405b74:	cmp	w11, #0xc
  405b78:	b.ne	405be8 <__fxstatat@plt+0x4318>  // b.any
  405b7c:	mov	w2, #0x1                   	// #1
  405b80:	mov	x0, x19
  405b84:	mov	x1, x20
  405b88:	bl	40574c <__fxstatat@plt+0x3e7c>
  405b8c:	and	w8, w0, #0xffff
  405b90:	cmp	w8, #0x1
  405b94:	strh	w0, [x20, #108]
  405b98:	b.ne	4060c0 <__fxstatat@plt+0x47f0>  // b.any
  405b9c:	ldr	w8, [x19, #72]
  405ba0:	tbnz	w8, #2, 4060c0 <__fxstatat@plt+0x47f0>
  405ba4:	mov	w2, #0x4900                	// #18688
  405ba8:	lsr	w9, w8, #4
  405bac:	movk	w2, #0x8, lsl #16
  405bb0:	bfi	w2, w9, #15, #1
  405bb4:	tbnz	w8, #9, 405e30 <__fxstatat@plt+0x4560>
  405bb8:	adrp	x0, 40a000 <__fxstatat@plt+0x8730>
  405bbc:	add	x0, x0, #0xdb
  405bc0:	mov	w1, w2
  405bc4:	bl	4074bc <__fxstatat@plt+0x5bec>
  405bc8:	b	405e40 <__fxstatat@plt+0x4570>
  405bcc:	mov	x0, x19
  405bd0:	mov	x1, x20
  405bd4:	mov	w2, wzr
  405bd8:	bl	40574c <__fxstatat@plt+0x3e7c>
  405bdc:	strh	w0, [x20, #108]
  405be0:	b	405ecc <__fxstatat@plt+0x45fc>
  405be4:	ldrh	w10, [x20, #108]
  405be8:	cmp	w10, #0x1
  405bec:	b.ne	405c34 <__fxstatat@plt+0x4364>  // b.any
  405bf0:	cmp	w9, #0x4
  405bf4:	b.ne	405cb8 <__fxstatat@plt+0x43e8>  // b.any
  405bf8:	ldrb	w8, [x20, #110]
  405bfc:	tbz	w8, #1, 405c08 <__fxstatat@plt+0x4338>
  405c00:	ldr	w0, [x20, #68]
  405c04:	bl	4016e0 <close@plt>
  405c08:	ldr	x21, [x19, #8]
  405c0c:	cbnz	x21, 405c24 <__fxstatat@plt+0x4354>
  405c10:	b	405d2c <__fxstatat@plt+0x445c>
  405c14:	mov	x0, x21
  405c18:	bl	4017a0 <free@plt>
  405c1c:	mov	x21, x22
  405c20:	cbz	x22, 405d28 <__fxstatat@plt+0x4458>
  405c24:	ldp	x22, x0, [x21, #16]
  405c28:	cbz	x0, 405c14 <__fxstatat@plt+0x4344>
  405c2c:	bl	4016d0 <closedir@plt>
  405c30:	b	405c14 <__fxstatat@plt+0x4344>
  405c34:	ldr	x21, [x20, #16]
  405c38:	cbz	x21, 405d44 <__fxstatat@plt+0x4474>
  405c3c:	mov	x0, x20
  405c40:	str	x21, [x19]
  405c44:	bl	4017a0 <free@plt>
  405c48:	ldr	x8, [x21, #88]
  405c4c:	cbz	x8, 405d80 <__fxstatat@plt+0x44b0>
  405c50:	ldrh	w8, [x21, #112]
  405c54:	mov	x20, x21
  405c58:	cmp	w8, #0x4
  405c5c:	b.eq	405c34 <__fxstatat@plt+0x4364>  // b.none
  405c60:	cmp	w8, #0x2
  405c64:	b.ne	406080 <__fxstatat@plt+0x47b0>  // b.any
  405c68:	mov	w2, #0x1                   	// #1
  405c6c:	mov	x0, x19
  405c70:	mov	x1, x21
  405c74:	bl	40574c <__fxstatat@plt+0x3e7c>
  405c78:	and	w8, w0, #0xffff
  405c7c:	cmp	w8, #0x1
  405c80:	strh	w0, [x21, #108]
  405c84:	b.ne	406078 <__fxstatat@plt+0x47a8>  // b.any
  405c88:	ldr	w8, [x19, #72]
  405c8c:	tbnz	w8, #2, 406078 <__fxstatat@plt+0x47a8>
  405c90:	mov	w2, #0x4900                	// #18688
  405c94:	lsr	w9, w8, #4
  405c98:	movk	w2, #0x8, lsl #16
  405c9c:	bfi	w2, w9, #15, #1
  405ca0:	tbnz	w8, #9, 40603c <__fxstatat@plt+0x476c>
  405ca4:	adrp	x0, 40a000 <__fxstatat@plt+0x8730>
  405ca8:	add	x0, x0, #0xdb
  405cac:	mov	w1, w2
  405cb0:	bl	4074bc <__fxstatat@plt+0x5bec>
  405cb4:	b	40604c <__fxstatat@plt+0x477c>
  405cb8:	tbz	w8, #6, 405ccc <__fxstatat@plt+0x43fc>
  405cbc:	ldr	x9, [x20, #120]
  405cc0:	ldr	x10, [x19, #24]
  405cc4:	cmp	x9, x10
  405cc8:	b.ne	405bf8 <__fxstatat@plt+0x4328>  // b.any
  405ccc:	ldr	x21, [x19, #8]
  405cd0:	cbz	x21, 405dec <__fxstatat@plt+0x451c>
  405cd4:	tbnz	w8, #12, 405dbc <__fxstatat@plt+0x44ec>
  405cd8:	ldr	x3, [x20, #48]
  405cdc:	mov	w2, #0xffffffff            	// #-1
  405ce0:	mov	x0, x19
  405ce4:	mov	x1, x20
  405ce8:	bl	4062c4 <__fxstatat@plt+0x49f4>
  405cec:	cbz	w0, 405e00 <__fxstatat@plt+0x4530>
  405cf0:	bl	401890 <__errno_location@plt>
  405cf4:	ldr	w8, [x0]
  405cf8:	ldrh	w9, [x20, #110]
  405cfc:	str	w8, [x20, #64]
  405d00:	orr	w8, w9, #0x1
  405d04:	strh	w8, [x20, #110]
  405d08:	ldr	x8, [x19, #8]
  405d0c:	cbz	x8, 405e00 <__fxstatat@plt+0x4530>
  405d10:	ldr	x9, [x8, #8]
  405d14:	ldr	x9, [x9, #48]
  405d18:	str	x9, [x8, #48]
  405d1c:	ldr	x8, [x8, #16]
  405d20:	cbnz	x8, 405d10 <__fxstatat@plt+0x4440>
  405d24:	b	405e00 <__fxstatat@plt+0x4530>
  405d28:	str	xzr, [x19, #8]
  405d2c:	mov	w8, #0x6                   	// #6
  405d30:	strh	w8, [x20, #108]
  405d34:	mov	x0, x19
  405d38:	mov	x1, x20
  405d3c:	bl	406228 <__fxstatat@plt+0x4958>
  405d40:	b	405ecc <__fxstatat@plt+0x45fc>
  405d44:	ldr	x21, [x20, #8]
  405d48:	ldr	x8, [x21, #24]
  405d4c:	cbz	x8, 405e64 <__fxstatat@plt+0x4594>
  405d50:	str	x21, [x19]
  405d54:	ldr	x8, [x19, #32]
  405d58:	ldr	x9, [x21, #72]
  405d5c:	mov	w1, #0x3                   	// #3
  405d60:	mov	x0, x19
  405d64:	strb	wzr, [x8, x9]
  405d68:	bl	4064f8 <__fxstatat@plt+0x4c28>
  405d6c:	cbz	x0, 405e58 <__fxstatat@plt+0x4588>
  405d70:	mov	x21, x0
  405d74:	mov	x0, x20
  405d78:	bl	4017a0 <free@plt>
  405d7c:	b	406080 <__fxstatat@plt+0x47b0>
  405d80:	mov	x0, x19
  405d84:	bl	406e48 <__fxstatat@plt+0x5578>
  405d88:	ldr	w8, [x19, #72]
  405d8c:	cbz	w0, 405da0 <__fxstatat@plt+0x44d0>
  405d90:	orr	w8, w8, #0x2000
  405d94:	mov	x20, xzr
  405d98:	str	w8, [x19, #72]
  405d9c:	b	405ecc <__fxstatat@plt+0x45fc>
  405da0:	mov	w9, #0x102                 	// #258
  405da4:	tst	w8, w9
  405da8:	b.eq	405f18 <__fxstatat@plt+0x4648>  // b.none
  405dac:	ldr	x0, [x19, #88]
  405db0:	cbz	x0, 405f20 <__fxstatat@plt+0x4650>
  405db4:	bl	407cf8 <__fxstatat@plt+0x6428>
  405db8:	b	405f20 <__fxstatat@plt+0x4650>
  405dbc:	and	w8, w8, #0xffffefff
  405dc0:	str	w8, [x19, #72]
  405dc4:	b	405dd8 <__fxstatat@plt+0x4508>
  405dc8:	mov	x0, x21
  405dcc:	bl	4017a0 <free@plt>
  405dd0:	mov	x21, x22
  405dd4:	cbz	x22, 405de8 <__fxstatat@plt+0x4518>
  405dd8:	ldp	x22, x0, [x21, #16]
  405ddc:	cbz	x0, 405dc8 <__fxstatat@plt+0x44f8>
  405de0:	bl	4016d0 <closedir@plt>
  405de4:	b	405dc8 <__fxstatat@plt+0x44f8>
  405de8:	str	xzr, [x19, #8]
  405dec:	mov	w1, #0x3                   	// #3
  405df0:	mov	x0, x19
  405df4:	bl	4064f8 <__fxstatat@plt+0x4c28>
  405df8:	str	x0, [x19, #8]
  405dfc:	cbz	x0, 405e0c <__fxstatat@plt+0x453c>
  405e00:	ldr	x21, [x19, #8]
  405e04:	str	xzr, [x19, #8]
  405e08:	b	406080 <__fxstatat@plt+0x47b0>
  405e0c:	ldrb	w8, [x19, #73]
  405e10:	tbnz	w8, #5, 405ec8 <__fxstatat@plt+0x45f8>
  405e14:	ldr	w8, [x20, #64]
  405e18:	cbz	w8, 405d34 <__fxstatat@plt+0x4464>
  405e1c:	ldrh	w8, [x20, #108]
  405e20:	cmp	w8, #0x4
  405e24:	b.eq	405d34 <__fxstatat@plt+0x4464>  // b.none
  405e28:	mov	w8, #0x7                   	// #7
  405e2c:	b	405d30 <__fxstatat@plt+0x4460>
  405e30:	ldr	w0, [x19, #44]
  405e34:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  405e38:	add	x1, x1, #0xdb
  405e3c:	bl	4087d0 <__fxstatat@plt+0x6f00>
  405e40:	str	w0, [x20, #68]
  405e44:	tbnz	w0, #31, 405f00 <__fxstatat@plt+0x4630>
  405e48:	ldrh	w8, [x20, #110]
  405e4c:	orr	w8, w8, #0x2
  405e50:	strh	w8, [x20, #110]
  405e54:	b	4060c0 <__fxstatat@plt+0x47f0>
  405e58:	ldrb	w8, [x19, #73]
  405e5c:	tbnz	w8, #5, 405ec8 <__fxstatat@plt+0x45f8>
  405e60:	ldr	x21, [x20, #8]
  405e64:	mov	x0, x20
  405e68:	str	x21, [x19]
  405e6c:	bl	4017a0 <free@plt>
  405e70:	ldr	x8, [x21, #88]
  405e74:	cmn	x8, #0x1
  405e78:	b.eq	405ee4 <__fxstatat@plt+0x4614>  // b.none
  405e7c:	ldrh	w8, [x21, #108]
  405e80:	cmp	w8, #0xb
  405e84:	b.eq	406224 <__fxstatat@plt+0x4954>  // b.none
  405e88:	ldr	x8, [x19, #32]
  405e8c:	ldr	x9, [x21, #72]
  405e90:	strb	wzr, [x8, x9]
  405e94:	ldr	x8, [x21, #88]
  405e98:	cbz	x8, 405fdc <__fxstatat@plt+0x470c>
  405e9c:	ldrh	w8, [x21, #110]
  405ea0:	tbnz	w8, #1, 406004 <__fxstatat@plt+0x4734>
  405ea4:	tbnz	w8, #0, 4061e4 <__fxstatat@plt+0x4914>
  405ea8:	ldr	x1, [x21, #8]
  405eac:	adrp	x3, 40a000 <__fxstatat@plt+0x8730>
  405eb0:	add	x3, x3, #0xda
  405eb4:	mov	w2, #0xffffffff            	// #-1
  405eb8:	mov	x0, x19
  405ebc:	bl	4062c4 <__fxstatat@plt+0x49f4>
  405ec0:	cbnz	w0, 405fe8 <__fxstatat@plt+0x4718>
  405ec4:	b	4061e4 <__fxstatat@plt+0x4914>
  405ec8:	mov	x20, xzr
  405ecc:	mov	x0, x20
  405ed0:	ldp	x20, x19, [sp, #48]
  405ed4:	ldp	x22, x21, [sp, #32]
  405ed8:	ldr	x23, [sp, #16]
  405edc:	ldp	x29, x30, [sp], #64
  405ee0:	ret
  405ee4:	mov	x0, x21
  405ee8:	bl	4017a0 <free@plt>
  405eec:	bl	401890 <__errno_location@plt>
  405ef0:	mov	x20, xzr
  405ef4:	str	wzr, [x0]
  405ef8:	str	xzr, [x19]
  405efc:	b	405ecc <__fxstatat@plt+0x45fc>
  405f00:	bl	401890 <__errno_location@plt>
  405f04:	ldr	w8, [x0]
  405f08:	mov	w9, #0x7                   	// #7
  405f0c:	strh	w9, [x20, #108]
  405f10:	str	w8, [x20, #64]
  405f14:	b	4060c0 <__fxstatat@plt+0x47f0>
  405f18:	ldr	x0, [x19, #88]
  405f1c:	bl	4017a0 <free@plt>
  405f20:	ldr	x8, [x21, #96]
  405f24:	add	x20, x21, #0xf8
  405f28:	mov	x1, x20
  405f2c:	str	x8, [x21, #72]
  405f30:	ldr	x0, [x19, #32]
  405f34:	add	x2, x8, #0x1
  405f38:	bl	401540 <memmove@plt>
  405f3c:	mov	w1, #0x2f                  	// #47
  405f40:	mov	x0, x20
  405f44:	bl	4016f0 <strrchr@plt>
  405f48:	cbz	x0, 405f80 <__fxstatat@plt+0x46b0>
  405f4c:	cmp	x0, x20
  405f50:	b.ne	405f5c <__fxstatat@plt+0x468c>  // b.any
  405f54:	ldrb	w8, [x21, #249]
  405f58:	cbz	w8, 405f80 <__fxstatat@plt+0x46b0>
  405f5c:	add	x22, x0, #0x1
  405f60:	mov	x0, x22
  405f64:	bl	401560 <strlen@plt>
  405f68:	mov	x23, x0
  405f6c:	add	x2, x0, #0x1
  405f70:	mov	x0, x20
  405f74:	mov	x1, x22
  405f78:	bl	401540 <memmove@plt>
  405f7c:	str	x23, [x21, #96]
  405f80:	ldr	x8, [x19, #32]
  405f84:	mov	w9, #0x102                 	// #258
  405f88:	stp	x8, x8, [x21, #48]
  405f8c:	ldrh	w8, [x19, #72]
  405f90:	tst	w8, w9
  405f94:	b.eq	405fc4 <__fxstatat@plt+0x46f4>  // b.none
  405f98:	adrp	x2, 407000 <__fxstatat@plt+0x5730>
  405f9c:	adrp	x3, 407000 <__fxstatat@plt+0x5730>
  405fa0:	adrp	x4, 401000 <mbrtowc@plt-0x520>
  405fa4:	add	x2, x2, #0x194
  405fa8:	add	x3, x3, #0x1a4
  405fac:	add	x4, x4, #0x7a0
  405fb0:	mov	w0, #0x1f                  	// #31
  405fb4:	mov	x1, xzr
  405fb8:	bl	407a4c <__fxstatat@plt+0x617c>
  405fbc:	str	x0, [x19, #88]
  405fc0:	b	4060bc <__fxstatat@plt+0x47ec>
  405fc4:	mov	w0, #0x20                  	// #32
  405fc8:	bl	401610 <malloc@plt>
  405fcc:	str	x0, [x19, #88]
  405fd0:	cbz	x0, 4060bc <__fxstatat@plt+0x47ec>
  405fd4:	bl	407404 <__fxstatat@plt+0x5b34>
  405fd8:	b	4060bc <__fxstatat@plt+0x47ec>
  405fdc:	mov	x0, x19
  405fe0:	bl	406e48 <__fxstatat@plt+0x5578>
  405fe4:	cbz	w0, 4061e4 <__fxstatat@plt+0x4914>
  405fe8:	bl	401890 <__errno_location@plt>
  405fec:	ldr	w8, [x0]
  405ff0:	str	w8, [x21, #64]
  405ff4:	ldr	w8, [x19, #72]
  405ff8:	orr	w8, w8, #0x2000
  405ffc:	str	w8, [x19, #72]
  406000:	b	4061e4 <__fxstatat@plt+0x4914>
  406004:	ldr	w8, [x19, #72]
  406008:	tbnz	w8, #2, 4061dc <__fxstatat@plt+0x490c>
  40600c:	ldr	w20, [x21, #68]
  406010:	tbnz	w8, #9, 4061b4 <__fxstatat@plt+0x48e4>
  406014:	mov	w0, w20
  406018:	bl	401590 <fchdir@plt>
  40601c:	cbz	w0, 4061dc <__fxstatat@plt+0x490c>
  406020:	bl	401890 <__errno_location@plt>
  406024:	ldr	w8, [x0]
  406028:	str	w8, [x21, #64]
  40602c:	ldr	w8, [x19, #72]
  406030:	orr	w8, w8, #0x2000
  406034:	str	w8, [x19, #72]
  406038:	b	4061dc <__fxstatat@plt+0x490c>
  40603c:	ldr	w0, [x19, #44]
  406040:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  406044:	add	x1, x1, #0xdb
  406048:	bl	4087d0 <__fxstatat@plt+0x6f00>
  40604c:	str	w0, [x21, #68]
  406050:	tbnz	w0, #31, 406064 <__fxstatat@plt+0x4794>
  406054:	ldrh	w8, [x21, #110]
  406058:	orr	w8, w8, #0x2
  40605c:	strh	w8, [x21, #110]
  406060:	b	406078 <__fxstatat@plt+0x47a8>
  406064:	bl	401890 <__errno_location@plt>
  406068:	ldr	w8, [x0]
  40606c:	mov	w9, #0x7                   	// #7
  406070:	strh	w9, [x21, #108]
  406074:	str	w8, [x21, #64]
  406078:	mov	w8, #0x3                   	// #3
  40607c:	strh	w8, [x21, #112]
  406080:	ldr	x8, [x21, #8]
  406084:	ldr	x11, [x19, #32]
  406088:	add	x1, x21, #0xf8
  40608c:	ldr	x9, [x8, #72]
  406090:	ldr	x8, [x8, #56]
  406094:	sub	x10, x9, #0x1
  406098:	ldrb	w8, [x8, x10]
  40609c:	cmp	w8, #0x2f
  4060a0:	csel	x8, x10, x9, eq  // eq = none
  4060a4:	add	x0, x11, x8
  4060a8:	mov	w8, #0x2f                  	// #47
  4060ac:	strb	w8, [x0], #1
  4060b0:	ldr	x8, [x21, #96]
  4060b4:	add	x2, x8, #0x1
  4060b8:	bl	401540 <memmove@plt>
  4060bc:	mov	x20, x21
  4060c0:	str	x20, [x19]
  4060c4:	ldrh	w0, [x20, #108]
  4060c8:	cmp	w0, #0xb
  4060cc:	b.ne	406174 <__fxstatat@plt+0x48a4>  // b.any
  4060d0:	ldr	x8, [x20, #168]
  4060d4:	cmp	x8, #0x1
  4060d8:	b.eq	405ecc <__fxstatat@plt+0x45fc>  // b.none
  4060dc:	cmp	x8, #0x2
  4060e0:	b.ne	406224 <__fxstatat@plt+0x4954>  // b.any
  4060e4:	ldr	x21, [x20, #8]
  4060e8:	ldr	w8, [x21, #104]
  4060ec:	cbnz	w8, 40612c <__fxstatat@plt+0x485c>
  4060f0:	ldr	w8, [x19, #72]
  4060f4:	mvn	w8, w8
  4060f8:	tst	w8, #0x18
  4060fc:	b.ne	40612c <__fxstatat@plt+0x485c>  // b.any
  406100:	ldr	w1, [x19, #44]
  406104:	mov	x0, x21
  406108:	bl	4071d0 <__fxstatat@plt+0x5900>
  40610c:	mov	w8, #0x4973                	// #18803
  406110:	movk	w8, #0x5265, lsl #16
  406114:	cmp	x0, x8
  406118:	b.eq	406170 <__fxstatat@plt+0x48a0>  // b.none
  40611c:	mov	w8, #0x5342                	// #21314
  406120:	movk	w8, #0x5846, lsl #16
  406124:	cmp	x0, x8
  406128:	b.eq	406170 <__fxstatat@plt+0x48a0>  // b.none
  40612c:	mov	x0, x19
  406130:	mov	x1, x20
  406134:	mov	w2, wzr
  406138:	bl	40574c <__fxstatat@plt+0x3e7c>
  40613c:	ldr	w8, [x20, #136]
  406140:	strh	w0, [x20, #108]
  406144:	and	w8, w8, #0xf000
  406148:	cmp	w8, #0x4, lsl #12
  40614c:	b.ne	406174 <__fxstatat@plt+0x48a4>  // b.any
  406150:	ldr	x8, [x20, #88]
  406154:	cbz	x8, 406170 <__fxstatat@plt+0x48a0>
  406158:	ldr	w8, [x21, #104]
  40615c:	add	w9, w8, #0x1
  406160:	cmp	w9, #0x2
  406164:	b.cc	406170 <__fxstatat@plt+0x48a0>  // b.lo, b.ul, b.last
  406168:	sub	w8, w8, #0x1
  40616c:	str	w8, [x21, #104]
  406170:	ldrh	w0, [x20, #108]
  406174:	and	w8, w0, #0xffff
  406178:	cmp	w8, #0x1
  40617c:	b.ne	405ecc <__fxstatat@plt+0x45fc>  // b.any
  406180:	ldr	x8, [x20, #88]
  406184:	cbnz	x8, 406190 <__fxstatat@plt+0x48c0>
  406188:	ldr	x8, [x20, #120]
  40618c:	str	x8, [x19, #24]
  406190:	mov	x0, x19
  406194:	mov	x1, x20
  406198:	bl	406ed4 <__fxstatat@plt+0x5604>
  40619c:	tbnz	w0, #0, 405ecc <__fxstatat@plt+0x45fc>
  4061a0:	bl	401890 <__errno_location@plt>
  4061a4:	mov	w8, #0xc                   	// #12
  4061a8:	mov	x20, xzr
  4061ac:	str	w8, [x0]
  4061b0:	b	405ecc <__fxstatat@plt+0x45fc>
  4061b4:	ldr	w1, [x19, #44]
  4061b8:	cmp	w1, w20
  4061bc:	b.ne	4061c8 <__fxstatat@plt+0x48f8>  // b.any
  4061c0:	cmn	w1, #0x64
  4061c4:	b.ne	406224 <__fxstatat@plt+0x4954>  // b.any
  4061c8:	add	x0, x19, #0x60
  4061cc:	bl	4086f8 <__fxstatat@plt+0x6e28>
  4061d0:	tbnz	w0, #31, 4061d8 <__fxstatat@plt+0x4908>
  4061d4:	bl	4016e0 <close@plt>
  4061d8:	str	w20, [x19, #44]
  4061dc:	ldr	w0, [x21, #68]
  4061e0:	bl	4016e0 <close@plt>
  4061e4:	ldrh	w8, [x21, #108]
  4061e8:	cmp	w8, #0x2
  4061ec:	b.eq	406214 <__fxstatat@plt+0x4944>  // b.none
  4061f0:	ldr	w8, [x21, #64]
  4061f4:	mov	w9, #0x6                   	// #6
  4061f8:	cmp	w8, #0x0
  4061fc:	cinc	w9, w9, ne  // ne = any
  406200:	strh	w9, [x21, #108]
  406204:	cbnz	w8, 406214 <__fxstatat@plt+0x4944>
  406208:	mov	x0, x19
  40620c:	mov	x1, x21
  406210:	bl	406228 <__fxstatat@plt+0x4958>
  406214:	ldrb	w8, [x19, #73]
  406218:	tst	w8, #0x20
  40621c:	csel	x20, x21, xzr, eq  // eq = none
  406220:	b	405ecc <__fxstatat@plt+0x45fc>
  406224:	bl	401720 <abort@plt>
  406228:	sub	sp, sp, #0x30
  40622c:	stp	x29, x30, [sp, #32]
  406230:	ldrh	w8, [x0, #72]
  406234:	mov	w9, #0x102                 	// #258
  406238:	add	x29, sp, #0x20
  40623c:	tst	w8, w9
  406240:	b.eq	40626c <__fxstatat@plt+0x499c>  // b.none
  406244:	ldur	q0, [x1, #120]
  406248:	mov	x1, sp
  40624c:	str	q0, [sp]
  406250:	ldr	x0, [x0, #88]
  406254:	bl	40849c <__fxstatat@plt+0x6bcc>
  406258:	cbz	x0, 4062c0 <__fxstatat@plt+0x49f0>
  40625c:	bl	4017a0 <free@plt>
  406260:	ldp	x29, x30, [sp, #32]
  406264:	add	sp, sp, #0x30
  406268:	ret
  40626c:	ldr	x8, [x1, #8]
  406270:	cbz	x8, 406260 <__fxstatat@plt+0x4990>
  406274:	ldr	x9, [x8, #88]
  406278:	tbnz	x9, #63, 406260 <__fxstatat@plt+0x4990>
  40627c:	ldr	x9, [x0, #88]
  406280:	ldr	x10, [x9, #16]
  406284:	cbz	x10, 4062c0 <__fxstatat@plt+0x49f0>
  406288:	ldr	x10, [x9]
  40628c:	ldr	x11, [x1, #128]
  406290:	cmp	x10, x11
  406294:	b.ne	406260 <__fxstatat@plt+0x4990>  // b.any
  406298:	ldr	x10, [x9, #8]
  40629c:	ldr	x11, [x1, #120]
  4062a0:	cmp	x10, x11
  4062a4:	b.ne	406260 <__fxstatat@plt+0x4990>  // b.any
  4062a8:	ldr	x10, [x8, #120]
  4062ac:	str	x10, [x9, #8]
  4062b0:	ldr	x8, [x8, #128]
  4062b4:	ldr	x9, [x0, #88]
  4062b8:	str	x8, [x9]
  4062bc:	b	406260 <__fxstatat@plt+0x4990>
  4062c0:	bl	401720 <abort@plt>
  4062c4:	sub	sp, sp, #0xd0
  4062c8:	stp	x22, x21, [sp, #176]
  4062cc:	stp	x20, x19, [sp, #192]
  4062d0:	mov	x22, x3
  4062d4:	mov	w20, w2
  4062d8:	mov	x21, x1
  4062dc:	mov	x19, x0
  4062e0:	stp	x29, x30, [sp, #128]
  4062e4:	str	x25, [sp, #144]
  4062e8:	stp	x24, x23, [sp, #160]
  4062ec:	add	x29, sp, #0x80
  4062f0:	cbz	x3, 40635c <__fxstatat@plt+0x4a8c>
  4062f4:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  4062f8:	add	x1, x1, #0xda
  4062fc:	mov	x0, x22
  406300:	bl	401770 <strcmp@plt>
  406304:	cmp	w0, #0x0
  406308:	cset	w23, eq  // eq = none
  40630c:	ldr	w8, [x19, #72]
  406310:	tbnz	w8, #2, 406368 <__fxstatat@plt+0x4a98>
  406314:	tbz	w20, #31, 406384 <__fxstatat@plt+0x4ab4>
  406318:	eor	w9, w23, #0x1
  40631c:	tbnz	w9, #0, 406384 <__fxstatat@plt+0x4ab4>
  406320:	tbz	w8, #9, 406384 <__fxstatat@plt+0x4ab4>
  406324:	add	x20, x19, #0x60
  406328:	mov	x0, x20
  40632c:	bl	4086f0 <__fxstatat@plt+0x6e20>
  406330:	tbnz	w0, #0, 406398 <__fxstatat@plt+0x4ac8>
  406334:	mov	x0, x20
  406338:	bl	408740 <__fxstatat@plt+0x6e70>
  40633c:	mov	w23, #0x1                   	// #1
  406340:	tbnz	w0, #31, 406398 <__fxstatat@plt+0x4ac8>
  406344:	mov	w20, w0
  406348:	mov	w24, wzr
  40634c:	mov	x22, xzr
  406350:	ldr	w25, [x19, #72]
  406354:	tbz	w25, #1, 4063d0 <__fxstatat@plt+0x4b00>
  406358:	b	406400 <__fxstatat@plt+0x4b30>
  40635c:	mov	w23, wzr
  406360:	ldr	w8, [x19, #72]
  406364:	tbz	w8, #2, 406314 <__fxstatat@plt+0x4a44>
  406368:	mov	w21, wzr
  40636c:	tbnz	w20, #31, 4064d4 <__fxstatat@plt+0x4c04>
  406370:	tbz	w8, #9, 4064d4 <__fxstatat@plt+0x4c04>
  406374:	mov	w0, w20
  406378:	bl	4016e0 <close@plt>
  40637c:	mov	w21, wzr
  406380:	b	4064d4 <__fxstatat@plt+0x4c04>
  406384:	tbnz	w20, #31, 406398 <__fxstatat@plt+0x4ac8>
  406388:	mov	w24, wzr
  40638c:	ldr	w25, [x19, #72]
  406390:	tbz	w25, #1, 4063d0 <__fxstatat@plt+0x4b00>
  406394:	b	406400 <__fxstatat@plt+0x4b30>
  406398:	ldr	w8, [x19, #72]
  40639c:	mov	w2, #0x4900                	// #18688
  4063a0:	movk	w2, #0x8, lsl #16
  4063a4:	lsr	w9, w8, #4
  4063a8:	bfi	w2, w9, #15, #1
  4063ac:	tbnz	w8, #9, 406420 <__fxstatat@plt+0x4b50>
  4063b0:	mov	x0, x22
  4063b4:	mov	w1, w2
  4063b8:	bl	4074bc <__fxstatat@plt+0x5bec>
  4063bc:	mov	w20, w0
  4063c0:	tbnz	w0, #31, 406434 <__fxstatat@plt+0x4b64>
  4063c4:	mov	w24, #0x1                   	// #1
  4063c8:	ldr	w25, [x19, #72]
  4063cc:	tbnz	w25, #1, 406400 <__fxstatat@plt+0x4b30>
  4063d0:	cbz	x22, 4063e8 <__fxstatat@plt+0x4b18>
  4063d4:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  4063d8:	add	x1, x1, #0xda
  4063dc:	mov	x0, x22
  4063e0:	bl	401770 <strcmp@plt>
  4063e4:	cbz	w0, 406400 <__fxstatat@plt+0x4b30>
  4063e8:	tbnz	w25, #9, 406464 <__fxstatat@plt+0x4b94>
  4063ec:	mov	w0, w20
  4063f0:	bl	401590 <fchdir@plt>
  4063f4:	mov	w21, w0
  4063f8:	cbnz	w24, 4064a0 <__fxstatat@plt+0x4bd0>
  4063fc:	b	4064d4 <__fxstatat@plt+0x4c04>
  406400:	mov	x2, sp
  406404:	mov	w0, wzr
  406408:	mov	w1, w20
  40640c:	bl	401810 <__fxstat@plt>
  406410:	cbz	w0, 40643c <__fxstatat@plt+0x4b6c>
  406414:	mov	w21, #0xffffffff            	// #-1
  406418:	cbnz	w24, 4064a0 <__fxstatat@plt+0x4bd0>
  40641c:	b	4064d4 <__fxstatat@plt+0x4c04>
  406420:	ldr	w0, [x19, #44]
  406424:	mov	x1, x22
  406428:	bl	4087d0 <__fxstatat@plt+0x6f00>
  40642c:	mov	w20, w0
  406430:	tbz	w0, #31, 4063c4 <__fxstatat@plt+0x4af4>
  406434:	mov	w21, #0xffffffff            	// #-1
  406438:	b	4064d4 <__fxstatat@plt+0x4c04>
  40643c:	ldr	x8, [x21, #120]
  406440:	ldr	x9, [sp]
  406444:	cmp	x8, x9
  406448:	b.ne	40648c <__fxstatat@plt+0x4bbc>  // b.any
  40644c:	ldr	x8, [x21, #128]
  406450:	ldr	x9, [sp, #8]
  406454:	cmp	x8, x9
  406458:	b.ne	40648c <__fxstatat@plt+0x4bbc>  // b.any
  40645c:	ldr	w25, [x19, #72]
  406460:	tbz	w25, #9, 4063ec <__fxstatat@plt+0x4b1c>
  406464:	ldr	w1, [x19, #44]
  406468:	cmp	w1, w20
  40646c:	b.ne	406478 <__fxstatat@plt+0x4ba8>  // b.any
  406470:	cmn	w1, #0x64
  406474:	b.ne	4064f4 <__fxstatat@plt+0x4c24>  // b.any
  406478:	tbz	w23, #0, 4064bc <__fxstatat@plt+0x4bec>
  40647c:	tbnz	w25, #2, 4064cc <__fxstatat@plt+0x4bfc>
  406480:	tbnz	w1, #31, 4064cc <__fxstatat@plt+0x4bfc>
  406484:	mov	w0, w1
  406488:	b	4064c8 <__fxstatat@plt+0x4bf8>
  40648c:	bl	401890 <__errno_location@plt>
  406490:	mov	w8, #0x2                   	// #2
  406494:	str	w8, [x0]
  406498:	mov	w21, #0xffffffff            	// #-1
  40649c:	cbz	w24, 4064d4 <__fxstatat@plt+0x4c04>
  4064a0:	bl	401890 <__errno_location@plt>
  4064a4:	ldr	w22, [x0]
  4064a8:	mov	x19, x0
  4064ac:	mov	w0, w20
  4064b0:	bl	4016e0 <close@plt>
  4064b4:	str	w22, [x19]
  4064b8:	b	4064d4 <__fxstatat@plt+0x4c04>
  4064bc:	add	x0, x19, #0x60
  4064c0:	bl	4086f8 <__fxstatat@plt+0x6e28>
  4064c4:	tbnz	w0, #31, 4064cc <__fxstatat@plt+0x4bfc>
  4064c8:	bl	4016e0 <close@plt>
  4064cc:	mov	w21, wzr
  4064d0:	str	w20, [x19, #44]
  4064d4:	mov	w0, w21
  4064d8:	ldp	x20, x19, [sp, #192]
  4064dc:	ldp	x22, x21, [sp, #176]
  4064e0:	ldp	x24, x23, [sp, #160]
  4064e4:	ldr	x25, [sp, #144]
  4064e8:	ldp	x29, x30, [sp, #128]
  4064ec:	add	sp, sp, #0xd0
  4064f0:	ret
  4064f4:	bl	401720 <abort@plt>
  4064f8:	sub	sp, sp, #0xc0
  4064fc:	stp	x29, x30, [sp, #96]
  406500:	stp	x28, x27, [sp, #112]
  406504:	stp	x26, x25, [sp, #128]
  406508:	stp	x24, x23, [sp, #144]
  40650c:	stp	x22, x21, [sp, #160]
  406510:	stp	x20, x19, [sp, #176]
  406514:	ldr	x22, [x0]
  406518:	mov	x20, x0
  40651c:	mov	w24, w1
  406520:	add	x29, sp, #0x60
  406524:	ldr	x23, [x22, #24]
  406528:	cbz	x23, 406564 <__fxstatat@plt+0x4c94>
  40652c:	mov	x0, x23
  406530:	bl	4017f0 <dirfd@plt>
  406534:	stur	w0, [x29, #-4]
  406538:	tbnz	w0, #31, 406588 <__fxstatat@plt+0x4cb8>
  40653c:	str	wzr, [sp]
  406540:	mov	x9, x20
  406544:	ldr	x8, [x9, #64]!
  406548:	cmp	x8, #0x0
  40654c:	mov	w8, #0x86a0                	// #34464
  406550:	movk	w8, #0x1, lsl #16
  406554:	csinv	x8, x8, xzr, eq  // eq = none
  406558:	str	x9, [sp, #24]
  40655c:	str	x8, [sp, #48]
  406560:	b	4067b8 <__fxstatat@plt+0x4ee8>
  406564:	ldr	w8, [x20, #72]
  406568:	mov	w9, #0x204                 	// #516
  40656c:	and	w9, w8, w9
  406570:	cmp	w9, #0x200
  406574:	b.ne	4065a8 <__fxstatat@plt+0x4cd8>  // b.any
  406578:	ldr	w0, [x20, #44]
  40657c:	ldr	x1, [x22, #48]
  406580:	tbz	w8, #4, 4065c8 <__fxstatat@plt+0x4cf8>
  406584:	b	4065b4 <__fxstatat@plt+0x4ce4>
  406588:	ldr	x0, [x22, #24]
  40658c:	bl	4016d0 <closedir@plt>
  406590:	mov	x8, xzr
  406594:	cmp	w24, #0x3
  406598:	mov	x24, x8
  40659c:	str	xzr, [x22, #24]
  4065a0:	b.eq	406608 <__fxstatat@plt+0x4d38>  // b.none
  4065a4:	b	406e04 <__fxstatat@plt+0x5534>
  4065a8:	mov	w0, #0xffffff9c            	// #-100
  4065ac:	ldr	x1, [x22, #48]
  4065b0:	tbz	w8, #4, 4065c8 <__fxstatat@plt+0x4cf8>
  4065b4:	tbz	w8, #0, 4065c0 <__fxstatat@plt+0x4cf0>
  4065b8:	ldr	x8, [x22, #88]
  4065bc:	cbz	x8, 4065c8 <__fxstatat@plt+0x4cf8>
  4065c0:	mov	w2, #0x8000                	// #32768
  4065c4:	b	4065cc <__fxstatat@plt+0x4cfc>
  4065c8:	mov	w2, wzr
  4065cc:	sub	x3, x29, #0x4
  4065d0:	bl	408874 <__fxstatat@plt+0x6fa4>
  4065d4:	str	x0, [x22, #24]
  4065d8:	cbz	x0, 406600 <__fxstatat@plt+0x4d30>
  4065dc:	ldrh	w8, [x22, #108]
  4065e0:	cmp	w8, #0xb
  4065e4:	b.ne	406624 <__fxstatat@plt+0x4d54>  // b.any
  4065e8:	mov	x0, x20
  4065ec:	mov	x1, x22
  4065f0:	mov	w2, wzr
  4065f4:	bl	40574c <__fxstatat@plt+0x3e7c>
  4065f8:	strh	w0, [x22, #108]
  4065fc:	b	406658 <__fxstatat@plt+0x4d88>
  406600:	cmp	w24, #0x3
  406604:	b.ne	4066f0 <__fxstatat@plt+0x4e20>  // b.any
  406608:	mov	w8, #0x4                   	// #4
  40660c:	strh	w8, [x22, #108]
  406610:	bl	401890 <__errno_location@plt>
  406614:	ldr	w8, [x0]
  406618:	mov	x24, xzr
  40661c:	str	w8, [x22, #64]
  406620:	b	406e04 <__fxstatat@plt+0x5534>
  406624:	ldrb	w8, [x20, #73]
  406628:	tbz	w8, #0, 406658 <__fxstatat@plt+0x4d88>
  40662c:	mov	x0, x20
  406630:	mov	x1, x22
  406634:	bl	406228 <__fxstatat@plt+0x4958>
  406638:	mov	x0, x20
  40663c:	mov	x1, x22
  406640:	mov	w2, wzr
  406644:	bl	40574c <__fxstatat@plt+0x3e7c>
  406648:	mov	x0, x20
  40664c:	mov	x1, x22
  406650:	bl	406ed4 <__fxstatat@plt+0x5604>
  406654:	tbz	w0, #0, 4066f8 <__fxstatat@plt+0x4e28>
  406658:	mov	x9, x20
  40665c:	ldr	x8, [x9, #64]!
  406660:	str	x9, [sp, #24]
  406664:	mov	w9, #0x86a0                	// #34464
  406668:	movk	w9, #0x1, lsl #16
  40666c:	cmp	x8, #0x0
  406670:	csinv	x8, x9, xzr, eq  // eq = none
  406674:	cmp	w24, #0x2
  406678:	str	x8, [sp, #48]
  40667c:	b.ne	406694 <__fxstatat@plt+0x4dc4>  // b.any
  406680:	cmp	w24, #0x3
  406684:	cset	w19, eq  // eq = none
  406688:	b.ne	4067b0 <__fxstatat@plt+0x4ee0>  // b.any
  40668c:	mov	w21, wzr
  406690:	b	406728 <__fxstatat@plt+0x4e58>
  406694:	ldr	w8, [x20, #72]
  406698:	and	w8, w8, #0x38
  40669c:	cmp	w8, #0x18
  4066a0:	b.ne	40671c <__fxstatat@plt+0x4e4c>  // b.any
  4066a4:	ldr	w8, [x22, #140]
  4066a8:	cmp	w8, #0x2
  4066ac:	b.ne	40671c <__fxstatat@plt+0x4e4c>  // b.any
  4066b0:	ldur	w1, [x29, #-4]
  4066b4:	mov	x0, x22
  4066b8:	bl	4071d0 <__fxstatat@plt+0x5900>
  4066bc:	mov	w8, #0x9f9f                	// #40863
  4066c0:	cmp	x0, x8
  4066c4:	b.le	40670c <__fxstatat@plt+0x4e3c>
  4066c8:	mov	w8, #0x9fa0                	// #40864
  4066cc:	cmp	x0, x8
  4066d0:	b.eq	40671c <__fxstatat@plt+0x4e4c>  // b.none
  4066d4:	mov	w8, #0x4d42                	// #19778
  4066d8:	movk	w8, #0xff53, lsl #16
  4066dc:	cmp	x0, x8
  4066e0:	b.eq	40671c <__fxstatat@plt+0x4e4c>  // b.none
  4066e4:	mov	w8, #0x414f                	// #16719
  4066e8:	movk	w8, #0x5346, lsl #16
  4066ec:	b	406714 <__fxstatat@plt+0x4e44>
  4066f0:	mov	x24, xzr
  4066f4:	b	406e04 <__fxstatat@plt+0x5534>
  4066f8:	bl	401890 <__errno_location@plt>
  4066fc:	mov	w8, #0xc                   	// #12
  406700:	mov	x24, xzr
  406704:	str	w8, [x0]
  406708:	b	406e04 <__fxstatat@plt+0x5534>
  40670c:	cbz	x0, 40671c <__fxstatat@plt+0x4e4c>
  406710:	mov	w8, #0x6969                	// #26985
  406714:	cmp	x0, x8
  406718:	b.ne	406680 <__fxstatat@plt+0x4db0>  // b.any
  40671c:	cmp	w24, #0x3
  406720:	cset	w19, eq  // eq = none
  406724:	mov	w21, #0x1                   	// #1
  406728:	ldrb	w9, [x20, #73]
  40672c:	ldur	w8, [x29, #-4]
  406730:	tbz	w9, #1, 40674c <__fxstatat@plt+0x4e7c>
  406734:	mov	w1, #0x406                 	// #1030
  406738:	mov	w2, #0x3                   	// #3
  40673c:	mov	w0, w8
  406740:	bl	4089d4 <__fxstatat@plt+0x7104>
  406744:	mov	w8, w0
  406748:	stur	w0, [x29, #-4]
  40674c:	tbnz	w8, #31, 406768 <__fxstatat@plt+0x4e98>
  406750:	mov	x0, x20
  406754:	mov	x1, x22
  406758:	mov	w2, w8
  40675c:	mov	x3, xzr
  406760:	bl	4062c4 <__fxstatat@plt+0x49f4>
  406764:	cbz	w0, 406d88 <__fxstatat@plt+0x54b8>
  406768:	and	w8, w19, w21
  40676c:	cmp	w8, #0x1
  406770:	b.ne	406780 <__fxstatat@plt+0x4eb0>  // b.any
  406774:	bl	401890 <__errno_location@plt>
  406778:	ldr	w8, [x0]
  40677c:	str	w8, [x22, #64]
  406780:	ldrh	w8, [x22, #110]
  406784:	ldr	x0, [x22, #24]
  406788:	orr	w8, w8, #0x1
  40678c:	strh	w8, [x22, #110]
  406790:	bl	4016d0 <closedir@plt>
  406794:	str	xzr, [x22, #24]
  406798:	ldrb	w8, [x20, #73]
  40679c:	tbz	w8, #1, 4067ac <__fxstatat@plt+0x4edc>
  4067a0:	ldur	w0, [x29, #-4]
  4067a4:	tbnz	w0, #31, 4067ac <__fxstatat@plt+0x4edc>
  4067a8:	bl	4016e0 <close@plt>
  4067ac:	str	xzr, [x22, #24]
  4067b0:	mov	w8, #0x1                   	// #1
  4067b4:	str	w8, [sp]
  4067b8:	ldr	x8, [x22, #72]
  4067bc:	ldr	x9, [x22, #56]
  4067c0:	ldrb	w11, [x20, #72]
  4067c4:	str	w24, [sp, #4]
  4067c8:	sub	x10, x8, #0x1
  4067cc:	ldrb	w9, [x9, x10]
  4067d0:	cmp	w9, #0x2f
  4067d4:	csel	x8, x10, x8, eq  // eq = none
  4067d8:	tbnz	w11, #2, 4067e4 <__fxstatat@plt+0x4f14>
  4067dc:	stur	xzr, [x29, #-40]
  4067e0:	b	4067f8 <__fxstatat@plt+0x4f28>
  4067e4:	ldr	x9, [x20, #32]
  4067e8:	add	x10, x9, x8
  4067ec:	mov	w9, #0x2f                  	// #47
  4067f0:	strb	w9, [x10], #1
  4067f4:	stur	x10, [x29, #-40]
  4067f8:	ldr	x21, [x22, #24]
  4067fc:	add	x25, x8, #0x1
  406800:	str	x23, [sp, #8]
  406804:	cbz	x21, 406ae0 <__fxstatat@plt+0x5210>
  406808:	ldr	x8, [x22, #88]
  40680c:	ldr	x9, [x20, #48]
  406810:	add	x8, x8, #0x1
  406814:	str	x8, [sp, #32]
  406818:	sub	x26, x9, x25
  40681c:	bl	401890 <__errno_location@plt>
  406820:	mov	x24, xzr
  406824:	mov	x23, xzr
  406828:	mov	x27, xzr
  40682c:	stur	x0, [x29, #-32]
  406830:	str	xzr, [sp, #16]
  406834:	str	x22, [sp, #40]
  406838:	ldur	x8, [x29, #-32]
  40683c:	mov	x0, x21
  406840:	str	wzr, [x8]
  406844:	bl	4016b0 <readdir@plt>
  406848:	cbz	x0, 406af0 <__fxstatat@plt+0x5220>
  40684c:	ldrb	w8, [x20, #72]
  406850:	mov	x28, x0
  406854:	tbnz	w8, #5, 40687c <__fxstatat@plt+0x4fac>
  406858:	ldrb	w8, [x28, #19]
  40685c:	cmp	w8, #0x2e
  406860:	b.ne	40687c <__fxstatat@plt+0x4fac>  // b.any
  406864:	ldrb	w8, [x28, #20]
  406868:	cbz	w8, 406a8c <__fxstatat@plt+0x51bc>
  40686c:	cmp	w8, #0x2e
  406870:	b.ne	40687c <__fxstatat@plt+0x4fac>  // b.any
  406874:	ldrb	w8, [x28, #21]
  406878:	cbz	w8, 406a8c <__fxstatat@plt+0x51bc>
  40687c:	mov	x21, x20
  406880:	mov	x20, x25
  406884:	add	x25, x28, #0x13
  406888:	mov	x0, x25
  40688c:	stur	x27, [x29, #-24]
  406890:	bl	401560 <strlen@plt>
  406894:	add	x8, x0, #0x100
  406898:	mov	x22, x0
  40689c:	and	x0, x8, #0xfffffffffffffff8
  4068a0:	bl	401610 <malloc@plt>
  4068a4:	mov	x27, x0
  4068a8:	cbz	x0, 406dbc <__fxstatat@plt+0x54ec>
  4068ac:	add	x19, x27, #0xf8
  4068b0:	mov	x0, x19
  4068b4:	mov	x1, x25
  4068b8:	mov	x2, x22
  4068bc:	stur	x24, [x29, #-16]
  4068c0:	bl	401530 <memcpy@plt>
  4068c4:	strb	wzr, [x19, x22]
  4068c8:	str	x22, [x27, #96]
  4068cc:	str	x21, [x27, #80]
  4068d0:	ldr	x25, [x21, #32]
  4068d4:	mov	x24, x21
  4068d8:	cmp	x22, x26
  4068dc:	mov	w8, #0x30000               	// #196608
  4068e0:	add	x22, x22, x20
  4068e4:	str	wzr, [x27, #64]
  4068e8:	stur	w8, [x27, #110]
  4068ec:	stp	xzr, xzr, [x27, #24]
  4068f0:	str	xzr, [x27, #40]
  4068f4:	str	x25, [x27, #56]
  4068f8:	b.cs	406904 <__fxstatat@plt+0x5034>  // b.hs, b.nlast
  4068fc:	mov	x25, x20
  406900:	b	406964 <__fxstatat@plt+0x5094>
  406904:	ldr	x8, [x24, #48]
  406908:	add	x9, x22, #0x101
  40690c:	adds	x1, x9, x8
  406910:	b.cs	406d90 <__fxstatat@plt+0x54c0>  // b.hs, b.nlast
  406914:	mov	x0, x25
  406918:	str	x1, [x24, #48]
  40691c:	bl	4016c0 <realloc@plt>
  406920:	cbz	x0, 406dac <__fxstatat@plt+0x54dc>
  406924:	cmp	x0, x25
  406928:	str	x0, [x24, #32]
  40692c:	b.eq	406958 <__fxstatat@plt+0x5088>  // b.none
  406930:	ldrb	w8, [x24, #72]
  406934:	add	x9, x0, x20
  406938:	mov	x25, x20
  40693c:	tst	w8, #0x4
  406940:	ldur	x8, [x29, #-40]
  406944:	csel	x8, x8, x9, eq  // eq = none
  406948:	stur	x8, [x29, #-40]
  40694c:	mov	w8, #0x1                   	// #1
  406950:	str	w8, [sp, #16]
  406954:	b	40695c <__fxstatat@plt+0x508c>
  406958:	mov	x25, x20
  40695c:	ldr	x8, [x24, #48]
  406960:	sub	x26, x8, x25
  406964:	mov	x20, x24
  406968:	ldur	x24, [x29, #-16]
  40696c:	cmp	x22, x25
  406970:	b.cc	406cdc <__fxstatat@plt+0x540c>  // b.lo, b.ul, b.last
  406974:	ldr	x8, [sp, #32]
  406978:	str	x8, [x27, #88]
  40697c:	ldr	x8, [x20]
  406980:	str	x22, [x27, #72]
  406984:	str	x8, [x27, #8]
  406988:	ldr	x8, [x28]
  40698c:	str	x8, [x27, #128]
  406990:	ldrb	w8, [x20, #72]
  406994:	tbnz	w8, #2, 4069a0 <__fxstatat@plt+0x50d0>
  406998:	str	x19, [x27, #48]
  40699c:	b	4069bc <__fxstatat@plt+0x50ec>
  4069a0:	ldr	x9, [x27, #96]
  4069a4:	ldr	x8, [x27, #56]
  4069a8:	ldur	x0, [x29, #-40]
  4069ac:	mov	x1, x19
  4069b0:	add	x2, x9, #0x1
  4069b4:	str	x8, [x27, #48]
  4069b8:	bl	401540 <memmove@plt>
  4069bc:	ldr	x9, [x20, #64]
  4069c0:	ldr	w8, [x20, #72]
  4069c4:	ldr	x22, [sp, #40]
  4069c8:	cbz	x9, 4069f8 <__fxstatat@plt+0x5128>
  4069cc:	tbnz	w8, #10, 4069f8 <__fxstatat@plt+0x5128>
  4069d0:	mov	x0, x20
  4069d4:	mov	x1, x27
  4069d8:	mov	w2, wzr
  4069dc:	bl	40574c <__fxstatat@plt+0x3e7c>
  4069e0:	strh	w0, [x27, #108]
  4069e4:	str	xzr, [x27, #16]
  4069e8:	cbz	x24, 406a60 <__fxstatat@plt+0x5190>
  4069ec:	ldur	x8, [x29, #-24]
  4069f0:	str	x27, [x8, #16]
  4069f4:	b	406a64 <__fxstatat@plt+0x5194>
  4069f8:	ldrb	w9, [x28, #18]
  4069fc:	mov	w10, #0x18                  	// #24
  406a00:	bics	wzr, w10, w8
  406a04:	mov	w10, #0xfb                  	// #251
  406a08:	cset	w8, eq  // eq = none
  406a0c:	tst	w9, w10
  406a10:	sub	w9, w9, #0x1
  406a14:	cset	w10, ne  // ne = any
  406a18:	cmp	w9, #0xb
  406a1c:	and	w8, w8, w10
  406a20:	mov	w10, #0xb                   	// #11
  406a24:	strh	w10, [x27, #108]
  406a28:	b.hi	406a40 <__fxstatat@plt+0x5170>  // b.pmore
  406a2c:	adrp	x10, 40a000 <__fxstatat@plt+0x8730>
  406a30:	sxtb	x9, w9
  406a34:	add	x10, x10, #0xe0
  406a38:	ldr	w9, [x10, x9, lsl #2]
  406a3c:	b	406a44 <__fxstatat@plt+0x5174>
  406a40:	mov	w9, wzr
  406a44:	cmp	w8, #0x0
  406a48:	mov	w8, #0x1                   	// #1
  406a4c:	cinc	x8, x8, eq  // eq = none
  406a50:	str	w9, [x27, #136]
  406a54:	str	x8, [x27, #168]
  406a58:	str	xzr, [x27, #16]
  406a5c:	cbnz	x24, 4069ec <__fxstatat@plt+0x511c>
  406a60:	mov	x24, x27
  406a64:	mov	w8, #0x2710                	// #10000
  406a68:	cmp	x23, x8
  406a6c:	b.ne	406a7c <__fxstatat@plt+0x51ac>  // b.any
  406a70:	ldr	x8, [sp, #24]
  406a74:	ldr	x8, [x8]
  406a78:	cbz	x8, 406a98 <__fxstatat@plt+0x51c8>
  406a7c:	ldr	x8, [sp, #48]
  406a80:	add	x23, x23, #0x1
  406a84:	cmp	x8, x23
  406a88:	b.ls	406b2c <__fxstatat@plt+0x525c>  // b.plast
  406a8c:	ldr	x21, [x22, #24]
  406a90:	cbnz	x21, 406838 <__fxstatat@plt+0x4f68>
  406a94:	b	406b2c <__fxstatat@plt+0x525c>
  406a98:	ldur	w1, [x29, #-4]
  406a9c:	mov	x0, x22
  406aa0:	bl	4071d0 <__fxstatat@plt+0x5900>
  406aa4:	mov	w8, #0x6969                	// #26985
  406aa8:	cmp	x0, x8
  406aac:	str	wzr, [sp, #20]
  406ab0:	b.eq	406a7c <__fxstatat@plt+0x51ac>  // b.none
  406ab4:	mov	w8, #0x1994                	// #6548
  406ab8:	movk	w8, #0x102, lsl #16
  406abc:	cmp	x0, x8
  406ac0:	b.eq	406a7c <__fxstatat@plt+0x51ac>  // b.none
  406ac4:	mov	w8, #0x4d42                	// #19778
  406ac8:	movk	w8, #0xff53, lsl #16
  406acc:	cmp	x0, x8
  406ad0:	b.eq	406a7c <__fxstatat@plt+0x51ac>  // b.none
  406ad4:	mov	w8, #0x1                   	// #1
  406ad8:	str	w8, [sp, #20]
  406adc:	b	406a7c <__fxstatat@plt+0x51ac>
  406ae0:	mov	x24, xzr
  406ae4:	mov	x23, xzr
  406ae8:	str	wzr, [sp, #20]
  406aec:	b	406bc0 <__fxstatat@plt+0x52f0>
  406af0:	ldur	x8, [x29, #-32]
  406af4:	ldr	w8, [x8]
  406af8:	cbz	w8, 406b1c <__fxstatat@plt+0x524c>
  406afc:	ldr	x9, [sp, #8]
  406b00:	str	w8, [x22, #64]
  406b04:	mov	w8, #0x4                   	// #4
  406b08:	orr	x9, x9, x23
  406b0c:	cmp	x9, #0x0
  406b10:	mov	w9, #0x7                   	// #7
  406b14:	csel	w8, w9, w8, ne  // ne = any
  406b18:	strh	w8, [x22, #108]
  406b1c:	ldr	x0, [x22, #24]
  406b20:	cbz	x0, 406b2c <__fxstatat@plt+0x525c>
  406b24:	bl	4016d0 <closedir@plt>
  406b28:	str	xzr, [x22, #24]
  406b2c:	ldr	w8, [sp, #16]
  406b30:	tbz	w8, #0, 406bc0 <__fxstatat@plt+0x52f0>
  406b34:	ldr	x9, [x20, #8]
  406b38:	ldr	x8, [x20, #32]
  406b3c:	cbnz	x9, 406b5c <__fxstatat@plt+0x528c>
  406b40:	ldr	x9, [x24, #88]
  406b44:	tbnz	x9, #63, 406bc0 <__fxstatat@plt+0x52f0>
  406b48:	mov	x9, x24
  406b4c:	b	406b8c <__fxstatat@plt+0x52bc>
  406b50:	str	x8, [x9, #56]
  406b54:	ldr	x9, [x9, #16]
  406b58:	cbz	x9, 406b40 <__fxstatat@plt+0x5270>
  406b5c:	ldr	x10, [x9, #48]
  406b60:	add	x11, x9, #0xf8
  406b64:	cmp	x10, x11
  406b68:	b.eq	406b50 <__fxstatat@plt+0x5280>  // b.none
  406b6c:	ldr	x11, [x9, #56]
  406b70:	sub	x10, x10, x11
  406b74:	add	x10, x8, x10
  406b78:	str	x10, [x9, #48]
  406b7c:	b	406b50 <__fxstatat@plt+0x5280>
  406b80:	ldr	x11, [x10, #88]
  406b84:	mov	x9, x10
  406b88:	tbnz	x11, #63, 406bc0 <__fxstatat@plt+0x52f0>
  406b8c:	ldr	x10, [x9, #48]
  406b90:	add	x11, x9, #0xf8
  406b94:	cmp	x10, x11
  406b98:	b.eq	406bac <__fxstatat@plt+0x52dc>  // b.none
  406b9c:	ldr	x11, [x9, #56]
  406ba0:	sub	x10, x10, x11
  406ba4:	add	x10, x8, x10
  406ba8:	str	x10, [x9, #48]
  406bac:	ldr	x10, [x9, #16]
  406bb0:	str	x8, [x9, #56]
  406bb4:	cbnz	x10, 406b80 <__fxstatat@plt+0x52b0>
  406bb8:	ldr	x10, [x9, #8]
  406bbc:	b	406b80 <__fxstatat@plt+0x52b0>
  406bc0:	ldrb	w8, [x20, #72]
  406bc4:	tbz	w8, #2, 406be4 <__fxstatat@plt+0x5314>
  406bc8:	ldr	x8, [x20, #48]
  406bcc:	ldur	x10, [x29, #-40]
  406bd0:	cmp	x25, x8
  406bd4:	sub	x9, x10, #0x1
  406bd8:	ccmp	x23, #0x0, #0x4, ne  // ne = any
  406bdc:	csel	x8, x9, x10, eq  // eq = none
  406be0:	strb	wzr, [x8]
  406be4:	ldr	x8, [sp, #8]
  406be8:	ldp	w9, w19, [sp]
  406bec:	cmp	x8, #0x0
  406bf0:	cset	w8, ne  // ne = any
  406bf4:	orr	w8, w8, w9
  406bf8:	tbz	w8, #0, 406c4c <__fxstatat@plt+0x537c>
  406bfc:	cbnz	x23, 406c58 <__fxstatat@plt+0x5388>
  406c00:	cmp	w19, #0x3
  406c04:	b.ne	406c24 <__fxstatat@plt+0x5354>  // b.any
  406c08:	ldrh	w8, [x22, #108]
  406c0c:	cmp	w8, #0x4
  406c10:	b.eq	406c24 <__fxstatat@plt+0x5354>  // b.none
  406c14:	cmp	w8, #0x7
  406c18:	b.eq	406c24 <__fxstatat@plt+0x5354>  // b.none
  406c1c:	mov	w8, #0x6                   	// #6
  406c20:	strh	w8, [x22, #108]
  406c24:	cbnz	x24, 406c3c <__fxstatat@plt+0x536c>
  406c28:	b	406e04 <__fxstatat@plt+0x5534>
  406c2c:	mov	x0, x24
  406c30:	bl	4017a0 <free@plt>
  406c34:	mov	x24, x19
  406c38:	cbz	x19, 406e04 <__fxstatat@plt+0x5534>
  406c3c:	ldp	x19, x0, [x24, #16]
  406c40:	cbz	x0, 406c2c <__fxstatat@plt+0x535c>
  406c44:	bl	4016d0 <closedir@plt>
  406c48:	b	406c2c <__fxstatat@plt+0x535c>
  406c4c:	cmp	w19, #0x1
  406c50:	b.eq	406cb4 <__fxstatat@plt+0x53e4>  // b.none
  406c54:	cbz	x23, 406cb4 <__fxstatat@plt+0x53e4>
  406c58:	ldr	w8, [sp, #20]
  406c5c:	tbz	w8, #0, 406c88 <__fxstatat@plt+0x53b8>
  406c60:	adrp	x8, 407000 <__fxstatat@plt+0x5730>
  406c64:	add	x8, x8, #0x2fc
  406c68:	mov	x0, x20
  406c6c:	mov	x1, x24
  406c70:	mov	x2, x23
  406c74:	str	x8, [x20, #64]
  406c78:	bl	4058dc <__fxstatat@plt+0x400c>
  406c7c:	mov	x24, x0
  406c80:	str	xzr, [x20, #64]
  406c84:	b	406e04 <__fxstatat@plt+0x5534>
  406c88:	cmp	x23, #0x2
  406c8c:	b.cc	406e04 <__fxstatat@plt+0x5534>  // b.lo, b.ul, b.last
  406c90:	ldr	x8, [sp, #24]
  406c94:	ldr	x8, [x8]
  406c98:	cbz	x8, 406e04 <__fxstatat@plt+0x5534>
  406c9c:	mov	x0, x20
  406ca0:	mov	x1, x24
  406ca4:	mov	x2, x23
  406ca8:	bl	4058dc <__fxstatat@plt+0x400c>
  406cac:	mov	x24, x0
  406cb0:	b	406e04 <__fxstatat@plt+0x5534>
  406cb4:	ldr	x8, [x22, #88]
  406cb8:	cbz	x8, 406d40 <__fxstatat@plt+0x5470>
  406cbc:	ldr	x1, [x22, #8]
  406cc0:	adrp	x3, 40a000 <__fxstatat@plt+0x8730>
  406cc4:	add	x3, x3, #0xda
  406cc8:	mov	w2, #0xffffffff            	// #-1
  406ccc:	mov	x0, x20
  406cd0:	bl	4062c4 <__fxstatat@plt+0x49f4>
  406cd4:	cbnz	w0, 406d4c <__fxstatat@plt+0x547c>
  406cd8:	b	406bfc <__fxstatat@plt+0x532c>
  406cdc:	mov	x0, x27
  406ce0:	bl	4017a0 <free@plt>
  406ce4:	ldr	x21, [sp, #40]
  406ce8:	cbnz	x24, 406d30 <__fxstatat@plt+0x5460>
  406cec:	ldr	x0, [x21, #24]
  406cf0:	bl	4016d0 <closedir@plt>
  406cf4:	mov	w8, #0x7                   	// #7
  406cf8:	str	xzr, [x21, #24]
  406cfc:	strh	w8, [x21, #108]
  406d00:	ldr	w8, [x20, #72]
  406d04:	mov	w9, #0x24                  	// #36
  406d08:	mov	x24, xzr
  406d0c:	orr	w8, w8, #0x2000
  406d10:	str	w8, [x20, #72]
  406d14:	ldur	x8, [x29, #-32]
  406d18:	str	w9, [x8]
  406d1c:	b	406e04 <__fxstatat@plt+0x5534>
  406d20:	mov	x0, x24
  406d24:	bl	4017a0 <free@plt>
  406d28:	mov	x24, x19
  406d2c:	cbz	x19, 406cec <__fxstatat@plt+0x541c>
  406d30:	ldp	x19, x0, [x24, #16]
  406d34:	cbz	x0, 406d20 <__fxstatat@plt+0x5450>
  406d38:	bl	4016d0 <closedir@plt>
  406d3c:	b	406d20 <__fxstatat@plt+0x5450>
  406d40:	mov	x0, x20
  406d44:	bl	406e48 <__fxstatat@plt+0x5578>
  406d48:	cbz	w0, 406bfc <__fxstatat@plt+0x532c>
  406d4c:	mov	w8, #0x7                   	// #7
  406d50:	strh	w8, [x22, #108]
  406d54:	ldr	w8, [x20, #72]
  406d58:	orr	w8, w8, #0x2000
  406d5c:	str	w8, [x20, #72]
  406d60:	cbnz	x24, 406d78 <__fxstatat@plt+0x54a8>
  406d64:	b	406e04 <__fxstatat@plt+0x5534>
  406d68:	mov	x0, x24
  406d6c:	bl	4017a0 <free@plt>
  406d70:	mov	x24, x19
  406d74:	cbz	x19, 406e04 <__fxstatat@plt+0x5534>
  406d78:	ldp	x19, x0, [x24, #16]
  406d7c:	cbz	x0, 406d68 <__fxstatat@plt+0x5498>
  406d80:	bl	4016d0 <closedir@plt>
  406d84:	b	406d68 <__fxstatat@plt+0x5498>
  406d88:	str	wzr, [sp]
  406d8c:	b	4067b8 <__fxstatat@plt+0x4ee8>
  406d90:	mov	x0, x25
  406d94:	bl	4017a0 <free@plt>
  406d98:	ldur	x9, [x29, #-32]
  406d9c:	mov	w8, #0x24                  	// #36
  406da0:	str	xzr, [x24, #32]
  406da4:	str	w8, [x9]
  406da8:	b	406db8 <__fxstatat@plt+0x54e8>
  406dac:	ldr	x0, [x24, #32]
  406db0:	bl	4017a0 <free@plt>
  406db4:	str	xzr, [x24, #32]
  406db8:	ldur	x24, [x29, #-16]
  406dbc:	ldur	x8, [x29, #-32]
  406dc0:	mov	x0, x27
  406dc4:	ldr	w22, [x8]
  406dc8:	bl	4017a0 <free@plt>
  406dcc:	ldr	x19, [sp, #40]
  406dd0:	mov	x23, x21
  406dd4:	cbnz	x24, 406e38 <__fxstatat@plt+0x5568>
  406dd8:	ldr	x0, [x19, #24]
  406ddc:	bl	4016d0 <closedir@plt>
  406de0:	mov	w8, #0x7                   	// #7
  406de4:	str	xzr, [x19, #24]
  406de8:	strh	w8, [x19, #108]
  406dec:	ldr	w8, [x23, #72]
  406df0:	mov	x24, xzr
  406df4:	orr	w8, w8, #0x2000
  406df8:	str	w8, [x23, #72]
  406dfc:	ldur	x8, [x29, #-32]
  406e00:	str	w22, [x8]
  406e04:	mov	x0, x24
  406e08:	ldp	x20, x19, [sp, #176]
  406e0c:	ldp	x22, x21, [sp, #160]
  406e10:	ldp	x24, x23, [sp, #144]
  406e14:	ldp	x26, x25, [sp, #128]
  406e18:	ldp	x28, x27, [sp, #112]
  406e1c:	ldp	x29, x30, [sp, #96]
  406e20:	add	sp, sp, #0xc0
  406e24:	ret
  406e28:	mov	x0, x24
  406e2c:	bl	4017a0 <free@plt>
  406e30:	mov	x24, x21
  406e34:	cbz	x21, 406dd8 <__fxstatat@plt+0x5508>
  406e38:	ldp	x21, x0, [x24, #16]
  406e3c:	cbz	x0, 406e28 <__fxstatat@plt+0x5558>
  406e40:	bl	4016d0 <closedir@plt>
  406e44:	b	406e28 <__fxstatat@plt+0x5558>
  406e48:	stp	x29, x30, [sp, #-32]!
  406e4c:	stp	x20, x19, [sp, #16]
  406e50:	ldr	w8, [x0, #72]
  406e54:	mov	x19, x0
  406e58:	mov	x29, sp
  406e5c:	tbnz	w8, #2, 406e78 <__fxstatat@plt+0x55a8>
  406e60:	tbnz	w8, #9, 406e80 <__fxstatat@plt+0x55b0>
  406e64:	ldr	w0, [x19, #40]
  406e68:	bl	401590 <fchdir@plt>
  406e6c:	cmp	w0, #0x0
  406e70:	cset	w20, ne  // ne = any
  406e74:	b	406ea0 <__fxstatat@plt+0x55d0>
  406e78:	mov	w20, wzr
  406e7c:	b	406ea0 <__fxstatat@plt+0x55d0>
  406e80:	ldr	w1, [x19, #44]
  406e84:	add	x0, x19, #0x60
  406e88:	bl	4086f8 <__fxstatat@plt+0x6e28>
  406e8c:	tbnz	w0, #31, 406e94 <__fxstatat@plt+0x55c4>
  406e90:	bl	4016e0 <close@plt>
  406e94:	mov	w8, #0xffffff9c            	// #-100
  406e98:	mov	w20, wzr
  406e9c:	str	w8, [x19, #44]
  406ea0:	add	x19, x19, #0x60
  406ea4:	mov	x0, x19
  406ea8:	bl	4086f0 <__fxstatat@plt+0x6e20>
  406eac:	tbnz	w0, #0, 406ec4 <__fxstatat@plt+0x55f4>
  406eb0:	mov	x0, x19
  406eb4:	bl	408740 <__fxstatat@plt+0x6e70>
  406eb8:	tbnz	w0, #31, 406ea4 <__fxstatat@plt+0x55d4>
  406ebc:	bl	4016e0 <close@plt>
  406ec0:	b	406ea4 <__fxstatat@plt+0x55d4>
  406ec4:	mov	w0, w20
  406ec8:	ldp	x20, x19, [sp, #16]
  406ecc:	ldp	x29, x30, [sp], #32
  406ed0:	ret
  406ed4:	stp	x29, x30, [sp, #-48]!
  406ed8:	stp	x20, x19, [sp, #32]
  406edc:	ldrh	w8, [x0, #72]
  406ee0:	mov	w9, #0x102                 	// #258
  406ee4:	mov	x20, x0
  406ee8:	mov	x19, x1
  406eec:	tst	w8, w9
  406ef0:	str	x21, [sp, #16]
  406ef4:	mov	x29, sp
  406ef8:	b.eq	406f50 <__fxstatat@plt+0x5680>  // b.none
  406efc:	mov	w0, #0x18                  	// #24
  406f00:	bl	401610 <malloc@plt>
  406f04:	cbz	x0, 406f70 <__fxstatat@plt+0x56a0>
  406f08:	ldur	q0, [x19, #120]
  406f0c:	str	x19, [x0, #16]
  406f10:	mov	x21, x0
  406f14:	mov	x1, x21
  406f18:	str	q0, [x0]
  406f1c:	ldr	x0, [x20, #88]
  406f20:	bl	408464 <__fxstatat@plt+0x6b94>
  406f24:	cmp	x0, x21
  406f28:	b.eq	406f6c <__fxstatat@plt+0x569c>  // b.none
  406f2c:	mov	x20, x0
  406f30:	mov	x0, x21
  406f34:	bl	4017a0 <free@plt>
  406f38:	cbz	x20, 406f80 <__fxstatat@plt+0x56b0>
  406f3c:	ldr	x8, [x20, #16]
  406f40:	mov	w9, #0x2                   	// #2
  406f44:	strh	w9, [x19, #108]
  406f48:	str	x8, [x19]
  406f4c:	b	406f6c <__fxstatat@plt+0x569c>
  406f50:	ldr	x0, [x20, #88]
  406f54:	add	x1, x19, #0x78
  406f58:	bl	407418 <__fxstatat@plt+0x5b48>
  406f5c:	tbz	w0, #0, 406f6c <__fxstatat@plt+0x569c>
  406f60:	mov	w8, #0x2                   	// #2
  406f64:	str	x19, [x19]
  406f68:	strh	w8, [x19, #108]
  406f6c:	mov	w0, #0x1                   	// #1
  406f70:	ldp	x20, x19, [sp, #32]
  406f74:	ldr	x21, [sp, #16]
  406f78:	ldp	x29, x30, [sp], #48
  406f7c:	ret
  406f80:	mov	w0, wzr
  406f84:	b	406f70 <__fxstatat@plt+0x56a0>
  406f88:	stp	x29, x30, [sp, #-16]!
  406f8c:	cmp	w2, #0x5
  406f90:	mov	x29, sp
  406f94:	b.cc	406fb0 <__fxstatat@plt+0x56e0>  // b.lo, b.ul, b.last
  406f98:	bl	401890 <__errno_location@plt>
  406f9c:	mov	w8, #0x16                  	// #22
  406fa0:	str	w8, [x0]
  406fa4:	mov	w0, #0x1                   	// #1
  406fa8:	ldp	x29, x30, [sp], #16
  406fac:	ret
  406fb0:	mov	w0, wzr
  406fb4:	strh	w2, [x1, #112]
  406fb8:	ldp	x29, x30, [sp], #16
  406fbc:	ret
  406fc0:	stp	x29, x30, [sp, #-64]!
  406fc4:	tst	w1, #0xffffefff
  406fc8:	stp	x24, x23, [sp, #16]
  406fcc:	stp	x22, x21, [sp, #32]
  406fd0:	stp	x20, x19, [sp, #48]
  406fd4:	mov	x29, sp
  406fd8:	b.eq	406ff4 <__fxstatat@plt+0x5724>  // b.none
  406fdc:	bl	401890 <__errno_location@plt>
  406fe0:	mov	x8, x0
  406fe4:	mov	w9, #0x16                  	// #22
  406fe8:	mov	x0, xzr
  406fec:	str	w9, [x8]
  406ff0:	b	407030 <__fxstatat@plt+0x5760>
  406ff4:	ldr	x23, [x0]
  406ff8:	mov	w21, w1
  406ffc:	mov	x19, x0
  407000:	bl	401890 <__errno_location@plt>
  407004:	str	wzr, [x0]
  407008:	ldrb	w8, [x19, #73]
  40700c:	tbnz	w8, #5, 40702c <__fxstatat@plt+0x575c>
  407010:	ldrh	w8, [x23, #108]
  407014:	cmp	w8, #0x1
  407018:	b.eq	407044 <__fxstatat@plt+0x5774>  // b.none
  40701c:	cmp	w8, #0x9
  407020:	b.ne	40702c <__fxstatat@plt+0x575c>  // b.any
  407024:	ldr	x0, [x23, #16]
  407028:	b	407030 <__fxstatat@plt+0x5760>
  40702c:	mov	x0, xzr
  407030:	ldp	x20, x19, [sp, #48]
  407034:	ldp	x22, x21, [sp, #32]
  407038:	ldp	x24, x23, [sp, #16]
  40703c:	ldp	x29, x30, [sp], #64
  407040:	ret
  407044:	ldr	x22, [x19, #8]
  407048:	mov	x20, x0
  40704c:	cbnz	x22, 407084 <__fxstatat@plt+0x57b4>
  407050:	cmp	w21, #0x1, lsl #12
  407054:	b.ne	407094 <__fxstatat@plt+0x57c4>  // b.any
  407058:	ldr	w8, [x19, #72]
  40705c:	mov	w21, #0x2                   	// #2
  407060:	orr	w8, w8, #0x1000
  407064:	str	w8, [x19, #72]
  407068:	ldr	x8, [x23, #88]
  40706c:	cbnz	x8, 4070e0 <__fxstatat@plt+0x5810>
  407070:	b	4070a0 <__fxstatat@plt+0x57d0>
  407074:	mov	x0, x22
  407078:	bl	4017a0 <free@plt>
  40707c:	mov	x22, x24
  407080:	cbz	x24, 407050 <__fxstatat@plt+0x5780>
  407084:	ldp	x24, x0, [x22, #16]
  407088:	cbz	x0, 407074 <__fxstatat@plt+0x57a4>
  40708c:	bl	4016d0 <closedir@plt>
  407090:	b	407074 <__fxstatat@plt+0x57a4>
  407094:	mov	w21, #0x1                   	// #1
  407098:	ldr	x8, [x23, #88]
  40709c:	cbnz	x8, 4070e0 <__fxstatat@plt+0x5810>
  4070a0:	ldr	x8, [x23, #48]
  4070a4:	ldrb	w8, [x8]
  4070a8:	cmp	w8, #0x2f
  4070ac:	b.eq	4070e0 <__fxstatat@plt+0x5810>  // b.none
  4070b0:	ldr	w8, [x19, #72]
  4070b4:	tbnz	w8, #2, 4070e0 <__fxstatat@plt+0x5810>
  4070b8:	mov	w2, #0x4900                	// #18688
  4070bc:	lsr	w9, w8, #4
  4070c0:	movk	w2, #0x8, lsl #16
  4070c4:	bfi	w2, w9, #15, #1
  4070c8:	tbnz	w8, #9, 4070f4 <__fxstatat@plt+0x5824>
  4070cc:	adrp	x0, 40a000 <__fxstatat@plt+0x8730>
  4070d0:	add	x0, x0, #0xdb
  4070d4:	mov	w1, w2
  4070d8:	bl	4074bc <__fxstatat@plt+0x5bec>
  4070dc:	b	407104 <__fxstatat@plt+0x5834>
  4070e0:	mov	x0, x19
  4070e4:	mov	w1, w21
  4070e8:	bl	4064f8 <__fxstatat@plt+0x4c28>
  4070ec:	str	x0, [x19, #8]
  4070f0:	b	407030 <__fxstatat@plt+0x5760>
  4070f4:	ldr	w0, [x19, #44]
  4070f8:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  4070fc:	add	x1, x1, #0xdb
  407100:	bl	4087d0 <__fxstatat@plt+0x6f00>
  407104:	mov	w22, w0
  407108:	tbnz	w0, #31, 407148 <__fxstatat@plt+0x5878>
  40710c:	mov	x0, x19
  407110:	mov	w1, w21
  407114:	bl	4064f8 <__fxstatat@plt+0x4c28>
  407118:	ldrb	w8, [x19, #73]
  40711c:	str	x0, [x19, #8]
  407120:	tbnz	w8, #1, 407154 <__fxstatat@plt+0x5884>
  407124:	mov	w0, w22
  407128:	bl	401590 <fchdir@plt>
  40712c:	cbz	w0, 407180 <__fxstatat@plt+0x58b0>
  407130:	ldr	w19, [x20]
  407134:	mov	w0, w22
  407138:	bl	4016e0 <close@plt>
  40713c:	mov	x0, xzr
  407140:	str	w19, [x20]
  407144:	b	407030 <__fxstatat@plt+0x5760>
  407148:	mov	x0, xzr
  40714c:	str	xzr, [x19, #8]
  407150:	b	407030 <__fxstatat@plt+0x5760>
  407154:	ldr	w1, [x19, #44]
  407158:	cmp	w1, w22
  40715c:	b.ne	407168 <__fxstatat@plt+0x5898>  // b.any
  407160:	cmn	w1, #0x64
  407164:	b.ne	407190 <__fxstatat@plt+0x58c0>  // b.any
  407168:	add	x0, x19, #0x60
  40716c:	bl	4086f8 <__fxstatat@plt+0x6e28>
  407170:	tbnz	w0, #31, 407178 <__fxstatat@plt+0x58a8>
  407174:	bl	4016e0 <close@plt>
  407178:	str	w22, [x19, #44]
  40717c:	b	407188 <__fxstatat@plt+0x58b8>
  407180:	mov	w0, w22
  407184:	bl	4016e0 <close@plt>
  407188:	ldr	x0, [x19, #8]
  40718c:	b	407030 <__fxstatat@plt+0x5760>
  407190:	bl	401720 <abort@plt>
  407194:	ldr	x8, [x0, #8]
  407198:	udiv	x9, x8, x1
  40719c:	msub	x0, x9, x1, x8
  4071a0:	ret
  4071a4:	ldr	x8, [x0, #8]
  4071a8:	ldr	x9, [x1, #8]
  4071ac:	cmp	x8, x9
  4071b0:	b.ne	4071c8 <__fxstatat@plt+0x58f8>  // b.any
  4071b4:	ldr	x8, [x0]
  4071b8:	ldr	x9, [x1]
  4071bc:	cmp	x8, x9
  4071c0:	cset	w0, eq  // eq = none
  4071c4:	ret
  4071c8:	mov	w0, wzr
  4071cc:	ret
  4071d0:	sub	sp, sp, #0xb0
  4071d4:	stp	x29, x30, [sp, #128]
  4071d8:	stp	x22, x21, [sp, #144]
  4071dc:	stp	x20, x19, [sp, #160]
  4071e0:	ldr	x22, [x0, #80]
  4071e4:	add	x29, sp, #0x80
  4071e8:	ldrb	w8, [x22, #73]
  4071ec:	tbnz	w8, #1, 4071f8 <__fxstatat@plt+0x5928>
  4071f0:	mov	x0, xzr
  4071f4:	b	407254 <__fxstatat@plt+0x5984>
  4071f8:	ldr	x20, [x22, #80]
  4071fc:	mov	x19, x0
  407200:	mov	w21, w1
  407204:	cbnz	x20, 407238 <__fxstatat@plt+0x5968>
  407208:	adrp	x2, 407000 <__fxstatat@plt+0x5730>
  40720c:	adrp	x3, 407000 <__fxstatat@plt+0x5730>
  407210:	adrp	x4, 401000 <mbrtowc@plt-0x520>
  407214:	add	x2, x2, #0x2d8
  407218:	add	x3, x3, #0x2e8
  40721c:	add	x4, x4, #0x7a0
  407220:	mov	w0, #0xd                   	// #13
  407224:	mov	x1, xzr
  407228:	bl	407a4c <__fxstatat@plt+0x617c>
  40722c:	mov	x20, x0
  407230:	str	x0, [x22, #80]
  407234:	cbz	x0, 407274 <__fxstatat@plt+0x59a4>
  407238:	ldr	x8, [x19, #120]
  40723c:	add	x1, sp, #0x8
  407240:	mov	x0, x20
  407244:	str	x8, [sp, #8]
  407248:	bl	407774 <__fxstatat@plt+0x5ea4>
  40724c:	cbz	x0, 407268 <__fxstatat@plt+0x5998>
  407250:	ldr	x0, [x0, #8]
  407254:	ldp	x20, x19, [sp, #160]
  407258:	ldp	x22, x21, [sp, #144]
  40725c:	ldp	x29, x30, [sp, #128]
  407260:	add	sp, sp, #0xb0
  407264:	ret
  407268:	mov	w22, #0x1                   	// #1
  40726c:	tbz	w21, #31, 40727c <__fxstatat@plt+0x59ac>
  407270:	b	4071f0 <__fxstatat@plt+0x5920>
  407274:	mov	w22, wzr
  407278:	tbnz	w21, #31, 4071f0 <__fxstatat@plt+0x5920>
  40727c:	add	x1, sp, #0x8
  407280:	mov	w0, w21
  407284:	bl	401670 <fstatfs@plt>
  407288:	cbnz	w0, 4071f0 <__fxstatat@plt+0x5920>
  40728c:	cbz	w22, 4072d0 <__fxstatat@plt+0x5a00>
  407290:	mov	w0, #0x10                  	// #16
  407294:	bl	401610 <malloc@plt>
  407298:	cbz	x0, 4072d0 <__fxstatat@plt+0x5a00>
  40729c:	ldr	x8, [x19, #120]
  4072a0:	ldr	x9, [sp, #8]
  4072a4:	mov	x21, x0
  4072a8:	mov	x1, x21
  4072ac:	stp	x8, x9, [x0]
  4072b0:	mov	x0, x20
  4072b4:	bl	408464 <__fxstatat@plt+0x6b94>
  4072b8:	cbz	x0, 4072c8 <__fxstatat@plt+0x59f8>
  4072bc:	cmp	x0, x21
  4072c0:	b.eq	4072d0 <__fxstatat@plt+0x5a00>  // b.none
  4072c4:	bl	401720 <abort@plt>
  4072c8:	mov	x0, x21
  4072cc:	bl	4017a0 <free@plt>
  4072d0:	ldr	x0, [sp, #8]
  4072d4:	b	407254 <__fxstatat@plt+0x5984>
  4072d8:	ldr	x8, [x0]
  4072dc:	udiv	x9, x8, x1
  4072e0:	msub	x0, x9, x1, x8
  4072e4:	ret
  4072e8:	ldr	x8, [x0]
  4072ec:	ldr	x9, [x1]
  4072f0:	cmp	x8, x9
  4072f4:	cset	w0, eq  // eq = none
  4072f8:	ret
  4072fc:	ldr	x8, [x0]
  407300:	ldr	x9, [x1]
  407304:	ldr	x8, [x8, #128]
  407308:	ldr	x9, [x9, #128]
  40730c:	cmp	x9, x8
  407310:	cset	w10, cc  // cc = lo, ul, last
  407314:	cmp	x8, x9
  407318:	csinv	w0, w10, wzr, cs  // cs = hs, nlast
  40731c:	ret
  407320:	sub	sp, sp, #0x40
  407324:	stp	x29, x30, [sp, #16]
  407328:	add	x29, sp, #0x10
  40732c:	cmp	x0, #0x0
  407330:	sub	x8, x29, #0x4
  407334:	stp	x20, x19, [sp, #48]
  407338:	csel	x20, x8, x0, eq  // eq = none
  40733c:	mov	x0, x20
  407340:	stp	x22, x21, [sp, #32]
  407344:	mov	x22, x2
  407348:	mov	x19, x1
  40734c:	bl	401520 <mbrtowc@plt>
  407350:	mov	x21, x0
  407354:	cbz	x22, 407378 <__fxstatat@plt+0x5aa8>
  407358:	cmn	x21, #0x2
  40735c:	b.cc	407378 <__fxstatat@plt+0x5aa8>  // b.lo, b.ul, b.last
  407360:	mov	w0, wzr
  407364:	bl	407560 <__fxstatat@plt+0x5c90>
  407368:	tbnz	w0, #0, 407378 <__fxstatat@plt+0x5aa8>
  40736c:	ldrb	w8, [x19]
  407370:	mov	w21, #0x1                   	// #1
  407374:	str	w8, [x20]
  407378:	mov	x0, x21
  40737c:	ldp	x20, x19, [sp, #48]
  407380:	ldp	x22, x21, [sp, #32]
  407384:	ldp	x29, x30, [sp, #16]
  407388:	add	sp, sp, #0x40
  40738c:	ret
  407390:	stp	x29, x30, [sp, #-48]!
  407394:	str	x21, [sp, #16]
  407398:	stp	x20, x19, [sp, #32]
  40739c:	mov	x29, sp
  4073a0:	mov	x20, x0
  4073a4:	bl	4015d0 <__fpending@plt>
  4073a8:	ldr	w21, [x20]
  4073ac:	mov	x19, x0
  4073b0:	mov	x0, x20
  4073b4:	bl	408940 <__fxstatat@plt+0x7070>
  4073b8:	mov	w8, w0
  4073bc:	tbnz	w21, #5, 4073e4 <__fxstatat@plt+0x5b14>
  4073c0:	cmp	w8, #0x0
  4073c4:	csetm	w0, ne  // ne = any
  4073c8:	cbnz	x19, 4073f4 <__fxstatat@plt+0x5b24>
  4073cc:	cbz	w8, 4073f4 <__fxstatat@plt+0x5b24>
  4073d0:	bl	401890 <__errno_location@plt>
  4073d4:	ldr	w8, [x0]
  4073d8:	cmp	w8, #0x9
  4073dc:	csetm	w0, ne  // ne = any
  4073e0:	b	4073f4 <__fxstatat@plt+0x5b24>
  4073e4:	cbnz	w8, 4073f0 <__fxstatat@plt+0x5b20>
  4073e8:	bl	401890 <__errno_location@plt>
  4073ec:	str	wzr, [x0]
  4073f0:	mov	w0, #0xffffffff            	// #-1
  4073f4:	ldp	x20, x19, [sp, #32]
  4073f8:	ldr	x21, [sp, #16]
  4073fc:	ldp	x29, x30, [sp], #48
  407400:	ret
  407404:	mov	w8, #0xf616                	// #62998
  407408:	movk	w8, #0x95, lsl #16
  40740c:	str	xzr, [x0, #16]
  407410:	str	w8, [x0, #24]
  407414:	ret
  407418:	stp	x29, x30, [sp, #-16]!
  40741c:	ldr	w8, [x0, #24]
  407420:	mov	w9, #0xf616                	// #62998
  407424:	movk	w9, #0x95, lsl #16
  407428:	mov	x29, sp
  40742c:	cmp	w8, w9
  407430:	b.ne	40749c <__fxstatat@plt+0x5bcc>  // b.any
  407434:	ldr	x8, [x0, #16]
  407438:	cbz	x8, 40745c <__fxstatat@plt+0x5b8c>
  40743c:	ldr	x9, [x1, #8]
  407440:	ldr	x10, [x0]
  407444:	cmp	x9, x10
  407448:	b.ne	40745c <__fxstatat@plt+0x5b8c>  // b.any
  40744c:	ldr	x9, [x1]
  407450:	ldr	x10, [x0, #8]
  407454:	cmp	x9, x10
  407458:	b.eq	40748c <__fxstatat@plt+0x5bbc>  // b.none
  40745c:	add	x9, x8, #0x1
  407460:	tst	x9, x8
  407464:	str	x9, [x0, #16]
  407468:	b.ne	407484 <__fxstatat@plt+0x5bb4>  // b.any
  40746c:	cbz	x9, 40748c <__fxstatat@plt+0x5bbc>
  407470:	ldr	q0, [x1]
  407474:	mov	w8, wzr
  407478:	ext	v0.16b, v0.16b, v0.16b, #8
  40747c:	str	q0, [x0]
  407480:	b	407490 <__fxstatat@plt+0x5bc0>
  407484:	mov	w8, wzr
  407488:	b	407490 <__fxstatat@plt+0x5bc0>
  40748c:	mov	w8, #0x1                   	// #1
  407490:	mov	w0, w8
  407494:	ldp	x29, x30, [sp], #16
  407498:	ret
  40749c:	adrp	x0, 40a000 <__fxstatat@plt+0x8730>
  4074a0:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  4074a4:	adrp	x3, 40a000 <__fxstatat@plt+0x8730>
  4074a8:	add	x0, x0, #0x110
  4074ac:	add	x1, x1, #0x128
  4074b0:	add	x3, x3, #0x13a
  4074b4:	mov	w2, #0x3c                  	// #60
  4074b8:	bl	401880 <__assert_fail@plt>
  4074bc:	sub	sp, sp, #0xe0
  4074c0:	stp	x29, x30, [sp, #208]
  4074c4:	add	x29, sp, #0xd0
  4074c8:	stp	x2, x3, [x29, #-80]
  4074cc:	stp	x4, x5, [x29, #-64]
  4074d0:	stp	x6, x7, [x29, #-48]
  4074d4:	stp	q1, q2, [sp, #16]
  4074d8:	stp	q3, q4, [sp, #48]
  4074dc:	str	q0, [sp]
  4074e0:	stp	q5, q6, [sp, #80]
  4074e4:	str	q7, [sp, #112]
  4074e8:	tbnz	w1, #6, 4074f4 <__fxstatat@plt+0x5c24>
  4074ec:	mov	w2, wzr
  4074f0:	b	40754c <__fxstatat@plt+0x5c7c>
  4074f4:	mov	x9, #0xffffffffffffffd0    	// #-48
  4074f8:	mov	x11, sp
  4074fc:	sub	x12, x29, #0x50
  407500:	movk	x9, #0xff80, lsl #32
  407504:	add	x10, x29, #0x10
  407508:	mov	x8, #0xffffffffffffffd0    	// #-48
  40750c:	add	x11, x11, #0x80
  407510:	add	x12, x12, #0x30
  407514:	stp	x11, x9, [x29, #-16]
  407518:	stp	x10, x12, [x29, #-32]
  40751c:	tbz	w8, #31, 40753c <__fxstatat@plt+0x5c6c>
  407520:	add	w9, w8, #0x8
  407524:	cmn	w8, #0x8
  407528:	stur	w9, [x29, #-8]
  40752c:	b.gt	40753c <__fxstatat@plt+0x5c6c>
  407530:	ldur	x9, [x29, #-24]
  407534:	add	x8, x9, x8
  407538:	b	407548 <__fxstatat@plt+0x5c78>
  40753c:	ldur	x8, [x29, #-32]
  407540:	add	x9, x8, #0x8
  407544:	stur	x9, [x29, #-32]
  407548:	ldr	w2, [x8]
  40754c:	bl	401620 <open@plt>
  407550:	bl	4088e4 <__fxstatat@plt+0x7014>
  407554:	ldp	x29, x30, [sp, #208]
  407558:	add	sp, sp, #0xe0
  40755c:	ret
  407560:	stp	x29, x30, [sp, #-32]!
  407564:	mov	x1, xzr
  407568:	str	x19, [sp, #16]
  40756c:	mov	x29, sp
  407570:	bl	4018c0 <setlocale@plt>
  407574:	cbz	x0, 4075a0 <__fxstatat@plt+0x5cd0>
  407578:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  40757c:	add	x1, x1, #0x17d
  407580:	mov	x19, x0
  407584:	bl	401770 <strcmp@plt>
  407588:	cbz	w0, 4075a8 <__fxstatat@plt+0x5cd8>
  40758c:	adrp	x1, 40a000 <__fxstatat@plt+0x8730>
  407590:	add	x1, x1, #0x17f
  407594:	mov	x0, x19
  407598:	bl	401770 <strcmp@plt>
  40759c:	cbz	w0, 4075a8 <__fxstatat@plt+0x5cd8>
  4075a0:	mov	w0, #0x1                   	// #1
  4075a4:	b	4075ac <__fxstatat@plt+0x5cdc>
  4075a8:	mov	w0, wzr
  4075ac:	ldr	x19, [sp, #16]
  4075b0:	ldp	x29, x30, [sp], #32
  4075b4:	ret
  4075b8:	ldr	x0, [x0, #16]
  4075bc:	ret
  4075c0:	ldr	x0, [x0, #24]
  4075c4:	ret
  4075c8:	ldr	x0, [x0, #32]
  4075cc:	ret
  4075d0:	ldp	x8, x9, [x0]
  4075d4:	cmp	x8, x9
  4075d8:	b.cs	407618 <__fxstatat@plt+0x5d48>  // b.hs, b.nlast
  4075dc:	mov	x0, xzr
  4075e0:	b	4075f0 <__fxstatat@plt+0x5d20>
  4075e4:	add	x8, x8, #0x10
  4075e8:	cmp	x8, x9
  4075ec:	b.cs	40761c <__fxstatat@plt+0x5d4c>  // b.hs, b.nlast
  4075f0:	ldr	x10, [x8]
  4075f4:	cbz	x10, 4075e4 <__fxstatat@plt+0x5d14>
  4075f8:	mov	x10, xzr
  4075fc:	mov	x11, x8
  407600:	ldr	x11, [x11, #8]
  407604:	add	x10, x10, #0x1
  407608:	cbnz	x11, 407600 <__fxstatat@plt+0x5d30>
  40760c:	cmp	x10, x0
  407610:	csel	x0, x10, x0, hi  // hi = pmore
  407614:	b	4075e4 <__fxstatat@plt+0x5d14>
  407618:	mov	x0, xzr
  40761c:	ret
  407620:	ldp	x9, x10, [x0]
  407624:	cmp	x9, x10
  407628:	b.cs	407664 <__fxstatat@plt+0x5d94>  // b.hs, b.nlast
  40762c:	mov	x8, xzr
  407630:	mov	x11, xzr
  407634:	b	407644 <__fxstatat@plt+0x5d74>
  407638:	add	x9, x9, #0x10
  40763c:	cmp	x9, x10
  407640:	b.cs	40766c <__fxstatat@plt+0x5d9c>  // b.hs, b.nlast
  407644:	ldr	x12, [x9]
  407648:	cbz	x12, 407638 <__fxstatat@plt+0x5d68>
  40764c:	mov	x12, x9
  407650:	ldr	x12, [x12, #8]
  407654:	add	x8, x8, #0x1
  407658:	cbnz	x12, 407650 <__fxstatat@plt+0x5d80>
  40765c:	add	x11, x11, #0x1
  407660:	b	407638 <__fxstatat@plt+0x5d68>
  407664:	mov	x11, xzr
  407668:	mov	x8, xzr
  40766c:	ldr	x9, [x0, #24]
  407670:	cmp	x11, x9
  407674:	b.ne	40768c <__fxstatat@plt+0x5dbc>  // b.any
  407678:	ldr	x9, [x0, #32]
  40767c:	cmp	x8, x9
  407680:	b.ne	40768c <__fxstatat@plt+0x5dbc>  // b.any
  407684:	mov	w0, #0x1                   	// #1
  407688:	ret
  40768c:	mov	w0, wzr
  407690:	ret
  407694:	stp	x29, x30, [sp, #-48]!
  407698:	stp	x22, x21, [sp, #16]
  40769c:	stp	x20, x19, [sp, #32]
  4076a0:	ldp	x8, x9, [x0]
  4076a4:	ldp	x20, x3, [x0, #24]
  4076a8:	ldr	x22, [x0, #16]
  4076ac:	mov	x19, x1
  4076b0:	cmp	x8, x9
  4076b4:	mov	x21, xzr
  4076b8:	mov	x29, sp
  4076bc:	b.cc	40774c <__fxstatat@plt+0x5e7c>  // b.lo, b.ul, b.last
  4076c0:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  4076c4:	add	x2, x2, #0x185
  4076c8:	mov	w1, #0x1                   	// #1
  4076cc:	mov	x0, x19
  4076d0:	bl	401760 <__fprintf_chk@plt>
  4076d4:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  4076d8:	add	x2, x2, #0x19d
  4076dc:	mov	w1, #0x1                   	// #1
  4076e0:	mov	x0, x19
  4076e4:	mov	x3, x22
  4076e8:	bl	401760 <__fprintf_chk@plt>
  4076ec:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  4076f0:	ucvtf	d0, x20
  4076f4:	fmov	d1, x8
  4076f8:	fmul	d0, d0, d1
  4076fc:	ucvtf	d1, x22
  407700:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  407704:	fdiv	d0, d0, d1
  407708:	add	x2, x2, #0x1b5
  40770c:	mov	w1, #0x1                   	// #1
  407710:	mov	x0, x19
  407714:	mov	x3, x20
  407718:	bl	401760 <__fprintf_chk@plt>
  40771c:	mov	x0, x19
  407720:	mov	x3, x21
  407724:	ldp	x20, x19, [sp, #32]
  407728:	ldp	x22, x21, [sp, #16]
  40772c:	adrp	x2, 40a000 <__fxstatat@plt+0x8730>
  407730:	add	x2, x2, #0x1d6
  407734:	mov	w1, #0x1                   	// #1
  407738:	ldp	x29, x30, [sp], #48
  40773c:	b	401760 <__fprintf_chk@plt>
  407740:	add	x8, x8, #0x10
  407744:	cmp	x8, x9
  407748:	b.cs	4076c0 <__fxstatat@plt+0x5df0>  // b.hs, b.nlast
  40774c:	ldr	x10, [x8]
  407750:	cbz	x10, 407740 <__fxstatat@plt+0x5e70>
  407754:	mov	x10, xzr
  407758:	mov	x11, x8
  40775c:	ldr	x11, [x11, #8]
  407760:	add	x10, x10, #0x1
  407764:	cbnz	x11, 40775c <__fxstatat@plt+0x5e8c>
  407768:	cmp	x10, x21
  40776c:	csel	x21, x10, x21, hi  // hi = pmore
  407770:	b	407740 <__fxstatat@plt+0x5e70>
  407774:	stp	x29, x30, [sp, #-48]!
  407778:	stp	x20, x19, [sp, #32]
  40777c:	ldr	x8, [x0, #16]
  407780:	ldr	x9, [x0, #48]
  407784:	mov	x19, x0
  407788:	mov	x20, x1
  40778c:	mov	x0, x1
  407790:	mov	x1, x8
  407794:	str	x21, [sp, #16]
  407798:	mov	x29, sp
  40779c:	blr	x9
  4077a0:	ldr	x8, [x19, #16]
  4077a4:	cmp	x0, x8
  4077a8:	b.cs	407814 <__fxstatat@plt+0x5f44>  // b.hs, b.nlast
  4077ac:	ldr	x8, [x19]
  4077b0:	add	x21, x8, x0, lsl #4
  4077b4:	ldr	x1, [x21]
  4077b8:	mov	x0, xzr
  4077bc:	cbz	x1, 407804 <__fxstatat@plt+0x5f34>
  4077c0:	cbz	x8, 407804 <__fxstatat@plt+0x5f34>
  4077c4:	cmp	x1, x20
  4077c8:	b.eq	4077f0 <__fxstatat@plt+0x5f20>  // b.none
  4077cc:	ldr	x8, [x19, #56]
  4077d0:	mov	x0, x20
  4077d4:	blr	x8
  4077d8:	tbnz	w0, #0, 4077f8 <__fxstatat@plt+0x5f28>
  4077dc:	ldr	x21, [x21, #8]
  4077e0:	cbz	x21, 407800 <__fxstatat@plt+0x5f30>
  4077e4:	ldr	x1, [x21]
  4077e8:	cmp	x1, x20
  4077ec:	b.ne	4077cc <__fxstatat@plt+0x5efc>  // b.any
  4077f0:	mov	x0, x20
  4077f4:	b	407804 <__fxstatat@plt+0x5f34>
  4077f8:	ldr	x0, [x21]
  4077fc:	b	407804 <__fxstatat@plt+0x5f34>
  407800:	mov	x0, xzr
  407804:	ldp	x20, x19, [sp, #32]
  407808:	ldr	x21, [sp, #16]
  40780c:	ldp	x29, x30, [sp], #48
  407810:	ret
  407814:	bl	401720 <abort@plt>
  407818:	stp	x29, x30, [sp, #-16]!
  40781c:	ldr	x8, [x0, #32]
  407820:	mov	x29, sp
  407824:	cbz	x8, 407844 <__fxstatat@plt+0x5f74>
  407828:	ldp	x8, x9, [x0]
  40782c:	cmp	x8, x9
  407830:	b.cs	407850 <__fxstatat@plt+0x5f80>  // b.hs, b.nlast
  407834:	ldr	x0, [x8], #16
  407838:	cbz	x0, 40782c <__fxstatat@plt+0x5f5c>
  40783c:	ldp	x29, x30, [sp], #16
  407840:	ret
  407844:	mov	x0, xzr
  407848:	ldp	x29, x30, [sp], #16
  40784c:	ret
  407850:	bl	401720 <abort@plt>
  407854:	stp	x29, x30, [sp, #-32]!
  407858:	stp	x20, x19, [sp, #16]
  40785c:	ldr	x8, [x0, #16]
  407860:	ldr	x9, [x0, #48]
  407864:	mov	x19, x0
  407868:	mov	x20, x1
  40786c:	mov	x0, x1
  407870:	mov	x1, x8
  407874:	mov	x29, sp
  407878:	blr	x9
  40787c:	ldr	x8, [x19, #16]
  407880:	cmp	x0, x8
  407884:	b.cs	4078e0 <__fxstatat@plt+0x6010>  // b.hs, b.nlast
  407888:	ldr	x8, [x19]
  40788c:	add	x9, x8, x0, lsl #4
  407890:	ldp	x10, x9, [x9]
  407894:	cmp	x10, x20
  407898:	b.eq	4078a4 <__fxstatat@plt+0x5fd4>  // b.none
  40789c:	cbnz	x9, 407890 <__fxstatat@plt+0x5fc0>
  4078a0:	b	4078b0 <__fxstatat@plt+0x5fe0>
  4078a4:	cbz	x9, 4078b0 <__fxstatat@plt+0x5fe0>
  4078a8:	ldr	x0, [x9]
  4078ac:	b	4078d4 <__fxstatat@plt+0x6004>
  4078b0:	ldr	x9, [x19, #8]
  4078b4:	add	x8, x8, x0, lsl #4
  4078b8:	add	x8, x8, #0x10
  4078bc:	cmp	x8, x9
  4078c0:	b.cs	4078d0 <__fxstatat@plt+0x6000>  // b.hs, b.nlast
  4078c4:	ldr	x0, [x8], #16
  4078c8:	cbz	x0, 4078bc <__fxstatat@plt+0x5fec>
  4078cc:	b	4078d4 <__fxstatat@plt+0x6004>
  4078d0:	mov	x0, xzr
  4078d4:	ldp	x20, x19, [sp, #16]
  4078d8:	ldp	x29, x30, [sp], #32
  4078dc:	ret
  4078e0:	bl	401720 <abort@plt>
  4078e4:	ldp	x9, x10, [x0]
  4078e8:	cmp	x9, x10
  4078ec:	b.cs	407948 <__fxstatat@plt+0x6078>  // b.hs, b.nlast
  4078f0:	mov	x11, xzr
  4078f4:	ldr	x8, [x9]
  4078f8:	cbz	x8, 40792c <__fxstatat@plt+0x605c>
  4078fc:	cbz	x9, 40792c <__fxstatat@plt+0x605c>
  407900:	mov	x10, x9
  407904:	cmp	x11, x2
  407908:	b.cs	407950 <__fxstatat@plt+0x6080>  // b.hs, b.nlast
  40790c:	ldr	x8, [x10]
  407910:	str	x8, [x1, x11, lsl #3]
  407914:	ldr	x10, [x10, #8]
  407918:	add	x8, x11, #0x1
  40791c:	mov	x11, x8
  407920:	cbnz	x10, 407904 <__fxstatat@plt+0x6034>
  407924:	ldr	x10, [x0, #8]
  407928:	b	407930 <__fxstatat@plt+0x6060>
  40792c:	mov	x8, x11
  407930:	add	x9, x9, #0x10
  407934:	cmp	x9, x10
  407938:	mov	x11, x8
  40793c:	b.cc	4078f4 <__fxstatat@plt+0x6024>  // b.lo, b.ul, b.last
  407940:	mov	x0, x8
  407944:	ret
  407948:	mov	x0, xzr
  40794c:	ret
  407950:	mov	x0, x11
  407954:	ret
  407958:	stp	x29, x30, [sp, #-64]!
  40795c:	stp	x24, x23, [sp, #16]
  407960:	stp	x22, x21, [sp, #32]
  407964:	stp	x20, x19, [sp, #48]
  407968:	ldp	x23, x8, [x0]
  40796c:	mov	x29, sp
  407970:	cmp	x23, x8
  407974:	b.cs	40798c <__fxstatat@plt+0x60bc>  // b.hs, b.nlast
  407978:	mov	x19, x2
  40797c:	mov	x20, x0
  407980:	mov	x21, x1
  407984:	mov	x22, xzr
  407988:	b	4079a4 <__fxstatat@plt+0x60d4>
  40798c:	mov	x22, xzr
  407990:	b	4079dc <__fxstatat@plt+0x610c>
  407994:	ldr	x8, [x20, #8]
  407998:	add	x23, x23, #0x10
  40799c:	cmp	x23, x8
  4079a0:	b.cs	4079dc <__fxstatat@plt+0x610c>  // b.hs, b.nlast
  4079a4:	ldr	x0, [x23]
  4079a8:	cbz	x0, 407998 <__fxstatat@plt+0x60c8>
  4079ac:	cbz	x23, 407998 <__fxstatat@plt+0x60c8>
  4079b0:	mov	x1, x19
  4079b4:	blr	x21
  4079b8:	tbz	w0, #0, 4079dc <__fxstatat@plt+0x610c>
  4079bc:	mov	x24, x23
  4079c0:	ldr	x24, [x24, #8]
  4079c4:	add	x22, x22, #0x1
  4079c8:	cbz	x24, 407994 <__fxstatat@plt+0x60c4>
  4079cc:	ldr	x0, [x24]
  4079d0:	mov	x1, x19
  4079d4:	blr	x21
  4079d8:	tbnz	w0, #0, 4079c0 <__fxstatat@plt+0x60f0>
  4079dc:	mov	x0, x22
  4079e0:	ldp	x20, x19, [sp, #48]
  4079e4:	ldp	x22, x21, [sp, #32]
  4079e8:	ldp	x24, x23, [sp, #16]
  4079ec:	ldp	x29, x30, [sp], #64
  4079f0:	ret
  4079f4:	ldrb	w9, [x0]
  4079f8:	cbz	w9, 407a28 <__fxstatat@plt+0x6158>
  4079fc:	mov	x8, x0
  407a00:	mov	x0, xzr
  407a04:	add	x8, x8, #0x1
  407a08:	lsl	x10, x0, #5
  407a0c:	sub	x10, x10, x0
  407a10:	add	x10, x10, w9, uxtb
  407a14:	ldrb	w9, [x8], #1
  407a18:	udiv	x11, x10, x1
  407a1c:	msub	x0, x11, x1, x10
  407a20:	cbnz	w9, 407a08 <__fxstatat@plt+0x6138>
  407a24:	ret
  407a28:	mov	x0, xzr
  407a2c:	ret
  407a30:	adrp	x8, 40a000 <__fxstatat@plt+0x8730>
  407a34:	add	x8, x8, #0x1f0
  407a38:	ldr	w9, [x8, #16]
  407a3c:	ldr	q0, [x8]
  407a40:	str	w9, [x0, #16]
  407a44:	str	q0, [x0]
  407a48:	ret
  407a4c:	stp	x29, x30, [sp, #-64]!
  407a50:	adrp	x8, 407000 <__fxstatat@plt+0x5730>
  407a54:	add	x8, x8, #0xc34
  407a58:	cmp	x2, #0x0
  407a5c:	adrp	x9, 407000 <__fxstatat@plt+0x5730>
  407a60:	stp	x24, x23, [sp, #16]
  407a64:	stp	x22, x21, [sp, #32]
  407a68:	mov	x21, x0
  407a6c:	add	x9, x9, #0xc44
  407a70:	csel	x23, x8, x2, eq  // eq = none
  407a74:	cmp	x3, #0x0
  407a78:	mov	w0, #0x50                  	// #80
  407a7c:	stp	x20, x19, [sp, #48]
  407a80:	mov	x29, sp
  407a84:	mov	x19, x4
  407a88:	mov	x22, x1
  407a8c:	csel	x24, x9, x3, eq  // eq = none
  407a90:	bl	401610 <malloc@plt>
  407a94:	mov	x20, x0
  407a98:	cbz	x0, 407c1c <__fxstatat@plt+0x634c>
  407a9c:	adrp	x9, 40a000 <__fxstatat@plt+0x8730>
  407aa0:	add	x9, x9, #0x1f0
  407aa4:	cmp	x22, #0x0
  407aa8:	csel	x8, x9, x22, eq  // eq = none
  407aac:	cmp	x8, x9
  407ab0:	str	x8, [x20, #40]
  407ab4:	b.eq	407b38 <__fxstatat@plt+0x6268>  // b.none
  407ab8:	ldr	s0, [x8, #8]
  407abc:	mov	w9, #0xcccd                	// #52429
  407ac0:	movk	w9, #0x3dcc, lsl #16
  407ac4:	fmov	s1, w9
  407ac8:	fcmp	s0, s1
  407acc:	b.le	407c10 <__fxstatat@plt+0x6340>
  407ad0:	mov	w9, #0x6666                	// #26214
  407ad4:	movk	w9, #0x3f66, lsl #16
  407ad8:	fmov	s1, w9
  407adc:	fcmp	s0, s1
  407ae0:	b.pl	407c10 <__fxstatat@plt+0x6340>  // b.nfrst
  407ae4:	ldr	s1, [x8, #12]
  407ae8:	mov	w9, #0xcccd                	// #52429
  407aec:	movk	w9, #0x3f8c, lsl #16
  407af0:	fmov	s2, w9
  407af4:	fcmp	s1, s2
  407af8:	b.le	407c10 <__fxstatat@plt+0x6340>
  407afc:	ldr	s1, [x8]
  407b00:	fcmp	s1, #0.0
  407b04:	b.lt	407c10 <__fxstatat@plt+0x6340>  // b.tstop
  407b08:	mov	w9, #0xcccd                	// #52429
  407b0c:	movk	w9, #0x3dcc, lsl #16
  407b10:	fmov	s2, w9
  407b14:	fadd	s1, s1, s2
  407b18:	fcmp	s1, s0
  407b1c:	b.pl	407c10 <__fxstatat@plt+0x6340>  // b.nfrst
  407b20:	ldr	s0, [x8, #4]
  407b24:	fmov	s2, #1.000000000000000000e+00
  407b28:	fcmp	s0, s2
  407b2c:	b.hi	407c10 <__fxstatat@plt+0x6340>  // b.pmore
  407b30:	fcmp	s1, s0
  407b34:	b.pl	407c10 <__fxstatat@plt+0x6340>  // b.nfrst
  407b38:	ldrb	w9, [x8, #16]
  407b3c:	cbnz	w9, 407b60 <__fxstatat@plt+0x6290>
  407b40:	ldr	s0, [x8, #8]
  407b44:	ucvtf	s1, x21
  407b48:	mov	w8, #0x5f800000            	// #1602224128
  407b4c:	fdiv	s0, s1, s0
  407b50:	fmov	s1, w8
  407b54:	fcmp	s0, s1
  407b58:	b.ge	407c10 <__fxstatat@plt+0x6340>  // b.tcont
  407b5c:	fcvtzu	x21, s0
  407b60:	cmp	x21, #0xa
  407b64:	mov	w8, #0xa                   	// #10
  407b68:	csel	x8, x21, x8, hi  // hi = pmore
  407b6c:	orr	x21, x8, #0x1
  407b70:	cmn	x21, #0x1
  407b74:	b.eq	407c10 <__fxstatat@plt+0x6340>  // b.none
  407b78:	cmp	x21, #0xa
  407b7c:	b.cc	407bb4 <__fxstatat@plt+0x62e4>  // b.lo, b.ul, b.last
  407b80:	mov	w9, #0xc                   	// #12
  407b84:	mov	w10, #0x9                   	// #9
  407b88:	mov	w8, #0x3                   	// #3
  407b8c:	udiv	x11, x21, x8
  407b90:	msub	x11, x11, x8, x21
  407b94:	cbz	x11, 407bb8 <__fxstatat@plt+0x62e8>
  407b98:	add	x10, x10, x9
  407b9c:	add	x10, x10, #0x4
  407ba0:	add	x8, x8, #0x2
  407ba4:	cmp	x10, x21
  407ba8:	add	x9, x9, #0x8
  407bac:	b.cc	407b8c <__fxstatat@plt+0x62bc>  // b.lo, b.ul, b.last
  407bb0:	b	407bb8 <__fxstatat@plt+0x62e8>
  407bb4:	mov	w8, #0x3                   	// #3
  407bb8:	udiv	x9, x21, x8
  407bbc:	msub	x8, x9, x8, x21
  407bc0:	cbnz	x8, 407bd4 <__fxstatat@plt+0x6304>
  407bc4:	add	x21, x21, #0x2
  407bc8:	cmn	x21, #0x1
  407bcc:	b.ne	407b78 <__fxstatat@plt+0x62a8>  // b.any
  407bd0:	b	407c10 <__fxstatat@plt+0x6340>
  407bd4:	lsr	x8, x21, #60
  407bd8:	cbnz	x8, 407c10 <__fxstatat@plt+0x6340>
  407bdc:	str	x21, [x20, #16]
  407be0:	cbz	x21, 407c10 <__fxstatat@plt+0x6340>
  407be4:	mov	w1, #0x10                  	// #16
  407be8:	mov	x0, x21
  407bec:	bl	4052bc <__fxstatat@plt+0x39ec>
  407bf0:	str	x0, [x20]
  407bf4:	cbz	x0, 407c10 <__fxstatat@plt+0x6340>
  407bf8:	add	x8, x0, x21, lsl #4
  407bfc:	stp	xzr, xzr, [x20, #24]
  407c00:	stp	x23, x24, [x20, #48]
  407c04:	str	x8, [x20, #8]
  407c08:	stp	x19, xzr, [x20, #64]
  407c0c:	b	407c1c <__fxstatat@plt+0x634c>
  407c10:	mov	x0, x20
  407c14:	bl	4017a0 <free@plt>
  407c18:	mov	x20, xzr
  407c1c:	mov	x0, x20
  407c20:	ldp	x20, x19, [sp, #48]
  407c24:	ldp	x22, x21, [sp, #32]
  407c28:	ldp	x24, x23, [sp, #16]
  407c2c:	ldp	x29, x30, [sp], #64
  407c30:	ret
  407c34:	ror	x8, x0, #3
  407c38:	udiv	x9, x8, x1
  407c3c:	msub	x0, x9, x1, x8
  407c40:	ret
  407c44:	cmp	x0, x1
  407c48:	cset	w0, eq  // eq = none
  407c4c:	ret
  407c50:	stp	x29, x30, [sp, #-48]!
  407c54:	str	x21, [sp, #16]
  407c58:	stp	x20, x19, [sp, #32]
  407c5c:	ldp	x20, x8, [x0]
  407c60:	mov	x19, x0
  407c64:	mov	x29, sp
  407c68:	b	407c78 <__fxstatat@plt+0x63a8>
  407c6c:	stp	xzr, xzr, [x20]
  407c70:	ldr	x8, [x19, #8]
  407c74:	add	x20, x20, #0x10
  407c78:	cmp	x20, x8
  407c7c:	b.cs	407ce4 <__fxstatat@plt+0x6414>  // b.hs, b.nlast
  407c80:	ldr	x9, [x20]
  407c84:	cbz	x9, 407c74 <__fxstatat@plt+0x63a4>
  407c88:	ldr	x8, [x19, #64]
  407c8c:	ldr	x21, [x20, #8]
  407c90:	cmp	x8, #0x0
  407c94:	cset	w9, ne  // ne = any
  407c98:	cbnz	x21, 407cd0 <__fxstatat@plt+0x6400>
  407c9c:	cbz	w9, 407c6c <__fxstatat@plt+0x639c>
  407ca0:	ldr	x0, [x20]
  407ca4:	blr	x8
  407ca8:	b	407c6c <__fxstatat@plt+0x639c>
  407cac:	str	xzr, [x21]
  407cb0:	ldr	x9, [x19, #72]
  407cb4:	ldr	x10, [x21, #8]
  407cb8:	cmp	x8, #0x0
  407cbc:	str	x9, [x21, #8]
  407cc0:	str	x21, [x19, #72]
  407cc4:	cset	w9, ne  // ne = any
  407cc8:	mov	x21, x10
  407ccc:	cbz	x10, 407c9c <__fxstatat@plt+0x63cc>
  407cd0:	tbz	w9, #0, 407cac <__fxstatat@plt+0x63dc>
  407cd4:	ldr	x0, [x21]
  407cd8:	blr	x8
  407cdc:	ldr	x8, [x19, #64]
  407ce0:	b	407cac <__fxstatat@plt+0x63dc>
  407ce4:	stp	xzr, xzr, [x19, #24]
  407ce8:	ldp	x20, x19, [sp, #32]
  407cec:	ldr	x21, [sp, #16]
  407cf0:	ldp	x29, x30, [sp], #48
  407cf4:	ret
  407cf8:	stp	x29, x30, [sp, #-48]!
  407cfc:	stp	x20, x19, [sp, #32]
  407d00:	ldr	x8, [x0, #64]
  407d04:	mov	x19, x0
  407d08:	str	x21, [sp, #16]
  407d0c:	mov	x29, sp
  407d10:	cbz	x8, 407d68 <__fxstatat@plt+0x6498>
  407d14:	ldr	x8, [x19, #32]
  407d18:	cbz	x8, 407d68 <__fxstatat@plt+0x6498>
  407d1c:	ldp	x20, x8, [x19]
  407d20:	b	407d2c <__fxstatat@plt+0x645c>
  407d24:	ldr	x8, [x19, #8]
  407d28:	add	x20, x20, #0x10
  407d2c:	cmp	x20, x8
  407d30:	b.cs	407d68 <__fxstatat@plt+0x6498>  // b.hs, b.nlast
  407d34:	ldr	x0, [x20]
  407d38:	cbz	x0, 407d28 <__fxstatat@plt+0x6458>
  407d3c:	cbz	x20, 407d28 <__fxstatat@plt+0x6458>
  407d40:	ldr	x8, [x19, #64]
  407d44:	blr	x8
  407d48:	ldr	x21, [x20, #8]
  407d4c:	cbz	x21, 407d24 <__fxstatat@plt+0x6454>
  407d50:	ldr	x0, [x21]
  407d54:	ldr	x8, [x19, #64]
  407d58:	blr	x8
  407d5c:	ldr	x21, [x21, #8]
  407d60:	cbnz	x21, 407d50 <__fxstatat@plt+0x6480>
  407d64:	b	407d24 <__fxstatat@plt+0x6454>
  407d68:	ldp	x20, x8, [x19]
  407d6c:	b	407d74 <__fxstatat@plt+0x64a4>
  407d70:	add	x20, x20, #0x10
  407d74:	cmp	x20, x8
  407d78:	b.cs	407d9c <__fxstatat@plt+0x64cc>  // b.hs, b.nlast
  407d7c:	ldr	x0, [x20, #8]
  407d80:	cbz	x0, 407d70 <__fxstatat@plt+0x64a0>
  407d84:	ldr	x21, [x0, #8]
  407d88:	bl	4017a0 <free@plt>
  407d8c:	mov	x0, x21
  407d90:	cbnz	x21, 407d84 <__fxstatat@plt+0x64b4>
  407d94:	ldr	x8, [x19, #8]
  407d98:	b	407d70 <__fxstatat@plt+0x64a0>
  407d9c:	ldr	x0, [x19, #72]
  407da0:	cbz	x0, 407db4 <__fxstatat@plt+0x64e4>
  407da4:	ldr	x20, [x0, #8]
  407da8:	bl	4017a0 <free@plt>
  407dac:	mov	x0, x20
  407db0:	cbnz	x20, 407da4 <__fxstatat@plt+0x64d4>
  407db4:	ldr	x0, [x19]
  407db8:	bl	4017a0 <free@plt>
  407dbc:	mov	x0, x19
  407dc0:	ldp	x20, x19, [sp, #32]
  407dc4:	ldr	x21, [sp, #16]
  407dc8:	ldp	x29, x30, [sp], #48
  407dcc:	b	4017a0 <free@plt>
  407dd0:	sub	sp, sp, #0x90
  407dd4:	stp	x29, x30, [sp, #80]
  407dd8:	stp	x24, x23, [sp, #96]
  407ddc:	stp	x22, x21, [sp, #112]
  407de0:	stp	x20, x19, [sp, #128]
  407de4:	ldr	x8, [x0, #40]
  407de8:	mov	x19, x0
  407dec:	add	x29, sp, #0x50
  407df0:	ldrb	w9, [x8, #16]
  407df4:	cbnz	w9, 407e18 <__fxstatat@plt+0x6548>
  407df8:	ldr	s0, [x8, #8]
  407dfc:	ucvtf	s1, x1
  407e00:	mov	w8, #0x5f800000            	// #1602224128
  407e04:	fdiv	s0, s1, s0
  407e08:	fmov	s1, w8
  407e0c:	fcmp	s0, s1
  407e10:	b.ge	407e9c <__fxstatat@plt+0x65cc>  // b.tcont
  407e14:	fcvtzu	x1, s0
  407e18:	cmp	x1, #0xa
  407e1c:	mov	w8, #0xa                   	// #10
  407e20:	csel	x8, x1, x8, hi  // hi = pmore
  407e24:	orr	x20, x8, #0x1
  407e28:	cmn	x20, #0x1
  407e2c:	b.eq	407e9c <__fxstatat@plt+0x65cc>  // b.none
  407e30:	cmp	x20, #0xa
  407e34:	b.cc	407e6c <__fxstatat@plt+0x659c>  // b.lo, b.ul, b.last
  407e38:	mov	w9, #0xc                   	// #12
  407e3c:	mov	w10, #0x9                   	// #9
  407e40:	mov	w8, #0x3                   	// #3
  407e44:	udiv	x11, x20, x8
  407e48:	msub	x11, x11, x8, x20
  407e4c:	cbz	x11, 407e70 <__fxstatat@plt+0x65a0>
  407e50:	add	x10, x10, x9
  407e54:	add	x10, x10, #0x4
  407e58:	add	x8, x8, #0x2
  407e5c:	cmp	x10, x20
  407e60:	add	x9, x9, #0x8
  407e64:	b.cc	407e44 <__fxstatat@plt+0x6574>  // b.lo, b.ul, b.last
  407e68:	b	407e70 <__fxstatat@plt+0x65a0>
  407e6c:	mov	w8, #0x3                   	// #3
  407e70:	udiv	x9, x20, x8
  407e74:	msub	x8, x9, x8, x20
  407e78:	cbnz	x8, 407e8c <__fxstatat@plt+0x65bc>
  407e7c:	add	x20, x20, #0x2
  407e80:	cmn	x20, #0x1
  407e84:	b.ne	407e30 <__fxstatat@plt+0x6560>  // b.any
  407e88:	b	407e9c <__fxstatat@plt+0x65cc>
  407e8c:	sub	x8, x20, #0x1
  407e90:	mov	x9, #0xffffffffffffffe     	// #1152921504606846974
  407e94:	cmp	x8, x9
  407e98:	b.ls	407eb8 <__fxstatat@plt+0x65e8>  // b.plast
  407e9c:	mov	w0, wzr
  407ea0:	ldp	x20, x19, [sp, #128]
  407ea4:	ldp	x22, x21, [sp, #112]
  407ea8:	ldp	x24, x23, [sp, #96]
  407eac:	ldp	x29, x30, [sp, #80]
  407eb0:	add	sp, sp, #0x90
  407eb4:	ret
  407eb8:	ldr	x8, [x19, #16]
  407ebc:	cmp	x20, x8
  407ec0:	b.ne	407ecc <__fxstatat@plt+0x65fc>  // b.any
  407ec4:	mov	w0, #0x1                   	// #1
  407ec8:	b	407ea0 <__fxstatat@plt+0x65d0>
  407ecc:	mov	w1, #0x10                  	// #16
  407ed0:	mov	x0, x20
  407ed4:	bl	4052bc <__fxstatat@plt+0x39ec>
  407ed8:	str	x0, [sp]
  407edc:	cbz	x0, 407ea0 <__fxstatat@plt+0x65d0>
  407ee0:	add	x8, x0, x20, lsl #4
  407ee4:	stp	x8, x20, [sp, #8]
  407ee8:	stp	xzr, xzr, [sp, #24]
  407eec:	ldur	q0, [x19, #40]
  407ef0:	mov	x21, x19
  407ef4:	mov	x0, sp
  407ef8:	mov	x1, x19
  407efc:	stur	q0, [sp, #40]
  407f00:	ldur	q0, [x19, #56]
  407f04:	mov	w2, wzr
  407f08:	stur	q0, [sp, #56]
  407f0c:	ldr	x8, [x21, #72]!
  407f10:	str	x8, [sp, #72]
  407f14:	bl	408004 <__fxstatat@plt+0x6734>
  407f18:	tbz	w0, #0, 407f44 <__fxstatat@plt+0x6674>
  407f1c:	ldr	x0, [x19]
  407f20:	bl	4017a0 <free@plt>
  407f24:	ldr	q0, [sp]
  407f28:	mov	w0, #0x1                   	// #1
  407f2c:	str	q0, [x19]
  407f30:	ldr	q0, [sp, #16]
  407f34:	str	q0, [x19, #16]
  407f38:	ldr	x8, [sp, #72]
  407f3c:	str	x8, [x19, #72]
  407f40:	b	407ea0 <__fxstatat@plt+0x65d0>
  407f44:	ldr	x8, [sp, #72]
  407f48:	str	x8, [x21]
  407f4c:	ldp	x22, x23, [sp]
  407f50:	b	407f5c <__fxstatat@plt+0x668c>
  407f54:	str	xzr, [x22, #8]
  407f58:	add	x22, x22, #0x10
  407f5c:	cmp	x22, x23
  407f60:	b.cs	407fe0 <__fxstatat@plt+0x6710>  // b.hs, b.nlast
  407f64:	ldr	x8, [x22]
  407f68:	cbz	x8, 407f58 <__fxstatat@plt+0x6688>
  407f6c:	ldr	x24, [x22, #8]
  407f70:	cbz	x24, 407f54 <__fxstatat@plt+0x6684>
  407f74:	ldr	x1, [x19, #16]
  407f78:	b	407fa8 <__fxstatat@plt+0x66d8>
  407f7c:	str	x20, [x9]
  407f80:	ldr	x9, [x19, #24]
  407f84:	add	x9, x9, #0x1
  407f88:	str	x9, [x19, #24]
  407f8c:	mov	x9, x21
  407f90:	str	xzr, [x24]
  407f94:	ldr	x10, [x9]
  407f98:	str	x10, [x24, #8]
  407f9c:	str	x24, [x9]
  407fa0:	mov	x24, x8
  407fa4:	cbz	x8, 407f54 <__fxstatat@plt+0x6684>
  407fa8:	ldr	x20, [x24]
  407fac:	ldr	x8, [x19, #48]
  407fb0:	mov	x0, x20
  407fb4:	blr	x8
  407fb8:	ldr	x1, [x19, #16]
  407fbc:	cmp	x0, x1
  407fc0:	b.cs	408000 <__fxstatat@plt+0x6730>  // b.hs, b.nlast
  407fc4:	ldr	x8, [x19]
  407fc8:	add	x9, x8, x0, lsl #4
  407fcc:	ldr	x10, [x9]
  407fd0:	ldr	x8, [x24, #8]
  407fd4:	cbz	x10, 407f7c <__fxstatat@plt+0x66ac>
  407fd8:	add	x9, x9, #0x8
  407fdc:	b	407f94 <__fxstatat@plt+0x66c4>
  407fe0:	mov	x1, sp
  407fe4:	mov	x0, x19
  407fe8:	mov	w2, wzr
  407fec:	bl	408004 <__fxstatat@plt+0x6734>
  407ff0:	tbz	w0, #0, 408000 <__fxstatat@plt+0x6730>
  407ff4:	ldr	x0, [sp]
  407ff8:	bl	4017a0 <free@plt>
  407ffc:	b	407e9c <__fxstatat@plt+0x65cc>
  408000:	bl	401720 <abort@plt>
  408004:	stp	x29, x30, [sp, #-80]!
  408008:	stp	x26, x25, [sp, #16]
  40800c:	stp	x24, x23, [sp, #32]
  408010:	stp	x22, x21, [sp, #48]
  408014:	stp	x20, x19, [sp, #64]
  408018:	ldp	x24, x8, [x1]
  40801c:	mov	x29, sp
  408020:	cmp	x24, x8
  408024:	b.cs	40815c <__fxstatat@plt+0x688c>  // b.hs, b.nlast
  408028:	mov	w19, w2
  40802c:	mov	x20, x1
  408030:	mov	x21, x0
  408034:	add	x25, x0, #0x48
  408038:	b	40806c <__fxstatat@plt+0x679c>
  40803c:	str	x22, [x8]
  408040:	ldr	x8, [x21, #24]
  408044:	add	x8, x8, #0x1
  408048:	str	x8, [x21, #24]
  40804c:	str	xzr, [x24]
  408050:	ldr	x8, [x20, #24]
  408054:	sub	x8, x8, #0x1
  408058:	str	x8, [x20, #24]
  40805c:	ldr	x8, [x20, #8]
  408060:	add	x24, x24, #0x10
  408064:	cmp	x24, x8
  408068:	b.cs	40815c <__fxstatat@plt+0x688c>  // b.hs, b.nlast
  40806c:	ldr	x22, [x24]
  408070:	cbz	x22, 40805c <__fxstatat@plt+0x678c>
  408074:	ldr	x23, [x24, #8]
  408078:	cbz	x23, 4080ec <__fxstatat@plt+0x681c>
  40807c:	ldr	x1, [x21, #16]
  408080:	b	4080b0 <__fxstatat@plt+0x67e0>
  408084:	str	x22, [x9]
  408088:	ldr	x9, [x21, #24]
  40808c:	add	x9, x9, #0x1
  408090:	str	x9, [x21, #24]
  408094:	mov	x9, x25
  408098:	str	xzr, [x23]
  40809c:	ldr	x10, [x9]
  4080a0:	str	x10, [x23, #8]
  4080a4:	str	x23, [x9]
  4080a8:	mov	x23, x8
  4080ac:	cbz	x8, 4080e8 <__fxstatat@plt+0x6818>
  4080b0:	ldr	x22, [x23]
  4080b4:	ldr	x8, [x21, #48]
  4080b8:	mov	x0, x22
  4080bc:	blr	x8
  4080c0:	ldr	x1, [x21, #16]
  4080c4:	cmp	x0, x1
  4080c8:	b.cs	408178 <__fxstatat@plt+0x68a8>  // b.hs, b.nlast
  4080cc:	ldr	x8, [x21]
  4080d0:	add	x9, x8, x0, lsl #4
  4080d4:	ldr	x10, [x9]
  4080d8:	ldr	x8, [x23, #8]
  4080dc:	cbz	x10, 408084 <__fxstatat@plt+0x67b4>
  4080e0:	add	x9, x9, #0x8
  4080e4:	b	40809c <__fxstatat@plt+0x67cc>
  4080e8:	ldr	x22, [x24]
  4080ec:	str	xzr, [x24, #8]
  4080f0:	tbnz	w19, #0, 40805c <__fxstatat@plt+0x678c>
  4080f4:	ldr	x8, [x21, #48]
  4080f8:	ldr	x1, [x21, #16]
  4080fc:	mov	x0, x22
  408100:	blr	x8
  408104:	ldr	x8, [x21, #16]
  408108:	cmp	x0, x8
  40810c:	b.cs	408178 <__fxstatat@plt+0x68a8>  // b.hs, b.nlast
  408110:	ldr	x26, [x21]
  408114:	mov	x23, x0
  408118:	add	x8, x26, x0, lsl #4
  40811c:	ldr	x9, [x8]
  408120:	cbz	x9, 40803c <__fxstatat@plt+0x676c>
  408124:	ldr	x0, [x25]
  408128:	cbz	x0, 408138 <__fxstatat@plt+0x6868>
  40812c:	ldr	x8, [x0, #8]
  408130:	str	x8, [x25]
  408134:	b	408144 <__fxstatat@plt+0x6874>
  408138:	mov	w0, #0x10                  	// #16
  40813c:	bl	401610 <malloc@plt>
  408140:	cbz	x0, 408160 <__fxstatat@plt+0x6890>
  408144:	str	x22, [x0]
  408148:	add	x8, x26, x23, lsl #4
  40814c:	ldr	x9, [x8, #8]
  408150:	str	x9, [x0, #8]
  408154:	str	x0, [x8, #8]
  408158:	b	40804c <__fxstatat@plt+0x677c>
  40815c:	mov	w0, #0x1                   	// #1
  408160:	ldp	x20, x19, [sp, #64]
  408164:	ldp	x22, x21, [sp, #48]
  408168:	ldp	x24, x23, [sp, #32]
  40816c:	ldp	x26, x25, [sp, #16]
  408170:	ldp	x29, x30, [sp], #80
  408174:	ret
  408178:	bl	401720 <abort@plt>
  40817c:	stp	x29, x30, [sp, #-80]!
  408180:	str	x25, [sp, #16]
  408184:	stp	x24, x23, [sp, #32]
  408188:	stp	x22, x21, [sp, #48]
  40818c:	stp	x20, x19, [sp, #64]
  408190:	mov	x29, sp
  408194:	cbz	x1, 408460 <__fxstatat@plt+0x6b90>
  408198:	mov	x20, x1
  40819c:	ldr	x8, [x0, #48]
  4081a0:	ldr	x1, [x0, #16]
  4081a4:	mov	x19, x0
  4081a8:	mov	x0, x20
  4081ac:	mov	x21, x2
  4081b0:	blr	x8
  4081b4:	ldr	x8, [x19, #16]
  4081b8:	cmp	x0, x8
  4081bc:	b.cs	408460 <__fxstatat@plt+0x6b90>  // b.hs, b.nlast
  4081c0:	ldr	x25, [x19]
  4081c4:	mov	x22, x0
  4081c8:	add	x23, x25, x0, lsl #4
  4081cc:	ldr	x1, [x23]
  4081d0:	cbz	x1, 4081f8 <__fxstatat@plt+0x6928>
  4081d4:	cmp	x1, x20
  4081d8:	b.eq	40836c <__fxstatat@plt+0x6a9c>  // b.none
  4081dc:	ldr	x8, [x19, #56]
  4081e0:	mov	x0, x20
  4081e4:	blr	x8
  4081e8:	mov	x24, x23
  4081ec:	tbz	w0, #0, 408380 <__fxstatat@plt+0x6ab0>
  4081f0:	ldr	x8, [x24]
  4081f4:	cbnz	x8, 408370 <__fxstatat@plt+0x6aa0>
  4081f8:	ldr	x8, [x19, #40]
  4081fc:	ldp	x10, x9, [x19, #16]
  408200:	ldr	s1, [x8, #8]
  408204:	ucvtf	s0, x10
  408208:	ucvtf	s2, x9
  40820c:	fmul	s3, s1, s0
  408210:	fcmp	s3, s2
  408214:	b.pl	408350 <__fxstatat@plt+0x6a80>  // b.nfrst
  408218:	adrp	x9, 40a000 <__fxstatat@plt+0x8730>
  40821c:	add	x9, x9, #0x1f0
  408220:	cmp	x8, x9
  408224:	b.eq	4082b4 <__fxstatat@plt+0x69e4>  // b.none
  408228:	mov	w10, #0xcccd                	// #52429
  40822c:	movk	w10, #0x3dcc, lsl #16
  408230:	fmov	s3, w10
  408234:	fcmp	s1, s3
  408238:	b.le	4082a4 <__fxstatat@plt+0x69d4>
  40823c:	mov	w10, #0x6666                	// #26214
  408240:	movk	w10, #0x3f66, lsl #16
  408244:	fmov	s3, w10
  408248:	fcmp	s1, s3
  40824c:	b.pl	4082a4 <__fxstatat@plt+0x69d4>  // b.nfrst
  408250:	ldr	s3, [x8, #12]
  408254:	mov	w10, #0xcccd                	// #52429
  408258:	movk	w10, #0x3f8c, lsl #16
  40825c:	fmov	s4, w10
  408260:	fcmp	s3, s4
  408264:	b.le	4082a4 <__fxstatat@plt+0x69d4>
  408268:	ldr	s3, [x8]
  40826c:	fcmp	s3, #0.0
  408270:	b.lt	4082a4 <__fxstatat@plt+0x69d4>  // b.tstop
  408274:	mov	w10, #0xcccd                	// #52429
  408278:	movk	w10, #0x3dcc, lsl #16
  40827c:	fmov	s4, w10
  408280:	fadd	s3, s3, s4
  408284:	fcmp	s3, s1
  408288:	b.pl	4082a4 <__fxstatat@plt+0x69d4>  // b.nfrst
  40828c:	ldr	s4, [x8, #4]
  408290:	fmov	s5, #1.000000000000000000e+00
  408294:	fcmp	s4, s5
  408298:	b.hi	4082a4 <__fxstatat@plt+0x69d4>  // b.pmore
  40829c:	fcmp	s3, s4
  4082a0:	b.mi	4082b8 <__fxstatat@plt+0x69e8>  // b.first
  4082a4:	mov	w8, #0xcccd                	// #52429
  4082a8:	movk	w8, #0x3f4c, lsl #16
  4082ac:	fmov	s1, w8
  4082b0:	str	x9, [x19, #40]
  4082b4:	mov	x8, x9
  4082b8:	fmul	s3, s1, s0
  4082bc:	fcmp	s3, s2
  4082c0:	b.pl	408350 <__fxstatat@plt+0x6a80>  // b.nfrst
  4082c4:	ldr	s2, [x8, #12]
  4082c8:	ldrb	w8, [x8, #16]
  4082cc:	fmul	s0, s2, s0
  4082d0:	cmp	w8, #0x0
  4082d4:	fmul	s1, s1, s0
  4082d8:	mov	w8, #0x5f800000            	// #1602224128
  4082dc:	fcsel	s0, s1, s0, eq  // eq = none
  4082e0:	fmov	s1, w8
  4082e4:	fcmp	s0, s1
  4082e8:	b.ge	4083fc <__fxstatat@plt+0x6b2c>  // b.tcont
  4082ec:	fcvtzu	x1, s0
  4082f0:	mov	x0, x19
  4082f4:	bl	407dd0 <__fxstatat@plt+0x6500>
  4082f8:	tbz	w0, #0, 4083fc <__fxstatat@plt+0x6b2c>
  4082fc:	ldr	x8, [x19, #48]
  408300:	ldr	x1, [x19, #16]
  408304:	mov	x0, x20
  408308:	blr	x8
  40830c:	ldr	x8, [x19, #16]
  408310:	cmp	x0, x8
  408314:	b.cs	408460 <__fxstatat@plt+0x6b90>  // b.hs, b.nlast
  408318:	ldr	x22, [x19]
  40831c:	mov	x21, x0
  408320:	add	x23, x22, x0, lsl #4
  408324:	ldr	x1, [x23]
  408328:	cbz	x1, 408350 <__fxstatat@plt+0x6a80>
  40832c:	cmp	x1, x20
  408330:	mov	x8, x20
  408334:	b.eq	40834c <__fxstatat@plt+0x6a7c>  // b.none
  408338:	ldr	x8, [x19, #56]
  40833c:	mov	x0, x20
  408340:	blr	x8
  408344:	tbz	w0, #0, 408424 <__fxstatat@plt+0x6b54>
  408348:	ldr	x8, [x23]
  40834c:	cbnz	x8, 408460 <__fxstatat@plt+0x6b90>
  408350:	ldr	x8, [x23]
  408354:	cbz	x8, 4083b0 <__fxstatat@plt+0x6ae0>
  408358:	ldr	x0, [x19, #72]
  40835c:	cbz	x0, 4083cc <__fxstatat@plt+0x6afc>
  408360:	ldr	x8, [x0, #8]
  408364:	str	x8, [x19, #72]
  408368:	b	4083d8 <__fxstatat@plt+0x6b08>
  40836c:	mov	x8, x20
  408370:	mov	w0, wzr
  408374:	cbz	x21, 408400 <__fxstatat@plt+0x6b30>
  408378:	str	x8, [x21]
  40837c:	b	408400 <__fxstatat@plt+0x6b30>
  408380:	add	x24, x25, x22, lsl #4
  408384:	ldr	x8, [x24, #8]!
  408388:	cbz	x8, 4081f8 <__fxstatat@plt+0x6928>
  40838c:	ldr	x1, [x8]
  408390:	cmp	x1, x20
  408394:	b.eq	408418 <__fxstatat@plt+0x6b48>  // b.none
  408398:	ldr	x8, [x19, #56]
  40839c:	mov	x0, x20
  4083a0:	blr	x8
  4083a4:	ldr	x24, [x24]
  4083a8:	tbz	w0, #0, 408384 <__fxstatat@plt+0x6ab4>
  4083ac:	b	4081f0 <__fxstatat@plt+0x6920>
  4083b0:	str	x20, [x23]
  4083b4:	ldur	q0, [x19, #24]
  4083b8:	mov	w0, #0x1                   	// #1
  4083bc:	dup	v1.2d, x0
  4083c0:	add	v0.2d, v0.2d, v1.2d
  4083c4:	stur	q0, [x19, #24]
  4083c8:	b	408400 <__fxstatat@plt+0x6b30>
  4083cc:	mov	w0, #0x10                  	// #16
  4083d0:	bl	401610 <malloc@plt>
  4083d4:	cbz	x0, 4083fc <__fxstatat@plt+0x6b2c>
  4083d8:	str	x20, [x0]
  4083dc:	ldr	x8, [x23, #8]
  4083e0:	str	x8, [x0, #8]
  4083e4:	str	x0, [x23, #8]
  4083e8:	ldr	x8, [x19, #32]
  4083ec:	mov	w0, #0x1                   	// #1
  4083f0:	add	x8, x8, #0x1
  4083f4:	str	x8, [x19, #32]
  4083f8:	b	408400 <__fxstatat@plt+0x6b30>
  4083fc:	mov	w0, #0xffffffff            	// #-1
  408400:	ldp	x20, x19, [sp, #64]
  408404:	ldp	x22, x21, [sp, #48]
  408408:	ldp	x24, x23, [sp, #32]
  40840c:	ldr	x25, [sp, #16]
  408410:	ldp	x29, x30, [sp], #80
  408414:	ret
  408418:	mov	x8, x20
  40841c:	cbnz	x8, 408370 <__fxstatat@plt+0x6aa0>
  408420:	b	4081f8 <__fxstatat@plt+0x6928>
  408424:	add	x21, x22, x21, lsl #4
  408428:	ldr	x8, [x21, #8]!
  40842c:	cbz	x8, 408350 <__fxstatat@plt+0x6a80>
  408430:	ldr	x1, [x8]
  408434:	cmp	x1, x20
  408438:	b.eq	408458 <__fxstatat@plt+0x6b88>  // b.none
  40843c:	ldr	x8, [x19, #56]
  408440:	mov	x0, x20
  408444:	blr	x8
  408448:	ldr	x21, [x21]
  40844c:	tbz	w0, #0, 408428 <__fxstatat@plt+0x6b58>
  408450:	ldr	x8, [x21]
  408454:	b	40834c <__fxstatat@plt+0x6a7c>
  408458:	mov	x8, x20
  40845c:	b	40834c <__fxstatat@plt+0x6a7c>
  408460:	bl	401720 <abort@plt>
  408464:	stp	x29, x30, [sp, #-32]!
  408468:	mov	x29, sp
  40846c:	add	x2, x29, #0x18
  408470:	str	x19, [sp, #16]
  408474:	mov	x19, x1
  408478:	bl	40817c <__fxstatat@plt+0x68ac>
  40847c:	ldr	x8, [x29, #24]
  408480:	cmp	w0, #0x0
  408484:	csel	x8, x8, x19, eq  // eq = none
  408488:	ldr	x19, [sp, #16]
  40848c:	cmn	w0, #0x1
  408490:	csel	x0, xzr, x8, eq  // eq = none
  408494:	ldp	x29, x30, [sp], #32
  408498:	ret
  40849c:	stp	x29, x30, [sp, #-64]!
  4084a0:	stp	x22, x21, [sp, #32]
  4084a4:	stp	x20, x19, [sp, #48]
  4084a8:	ldr	x8, [x0, #16]
  4084ac:	ldr	x9, [x0, #48]
  4084b0:	mov	x20, x0
  4084b4:	mov	x19, x1
  4084b8:	mov	x0, x1
  4084bc:	mov	x1, x8
  4084c0:	str	x23, [sp, #16]
  4084c4:	mov	x29, sp
  4084c8:	blr	x9
  4084cc:	ldr	x8, [x20, #16]
  4084d0:	cmp	x0, x8
  4084d4:	b.cs	4086d0 <__fxstatat@plt+0x6e00>  // b.hs, b.nlast
  4084d8:	ldr	x23, [x20]
  4084dc:	mov	x21, x0
  4084e0:	add	x22, x23, x0, lsl #4
  4084e4:	ldr	x1, [x22]
  4084e8:	cbz	x1, 408558 <__fxstatat@plt+0x6c88>
  4084ec:	cmp	x1, x19
  4084f0:	b.eq	408508 <__fxstatat@plt+0x6c38>  // b.none
  4084f4:	ldr	x8, [x20, #56]
  4084f8:	mov	x0, x19
  4084fc:	blr	x8
  408500:	tbz	w0, #0, 408520 <__fxstatat@plt+0x6c50>
  408504:	ldr	x19, [x22]
  408508:	add	x8, x23, x21, lsl #4
  40850c:	ldr	x8, [x8, #8]
  408510:	cbz	x8, 408560 <__fxstatat@plt+0x6c90>
  408514:	ldr	q0, [x8]
  408518:	str	q0, [x22]
  40851c:	b	408580 <__fxstatat@plt+0x6cb0>
  408520:	add	x21, x23, x21, lsl #4
  408524:	ldr	x9, [x21, #8]!
  408528:	cbz	x9, 408558 <__fxstatat@plt+0x6c88>
  40852c:	ldr	x1, [x9]
  408530:	cmp	x1, x19
  408534:	b.eq	40856c <__fxstatat@plt+0x6c9c>  // b.none
  408538:	ldr	x8, [x20, #56]
  40853c:	mov	x0, x19
  408540:	blr	x8
  408544:	ldr	x8, [x21]
  408548:	tbnz	w0, #0, 408574 <__fxstatat@plt+0x6ca4>
  40854c:	ldr	x9, [x8, #8]!
  408550:	mov	x21, x8
  408554:	cbnz	x9, 40852c <__fxstatat@plt+0x6c5c>
  408558:	mov	x19, xzr
  40855c:	b	4086b8 <__fxstatat@plt+0x6de8>
  408560:	str	xzr, [x22]
  408564:	cbnz	x19, 408594 <__fxstatat@plt+0x6cc4>
  408568:	b	4086b8 <__fxstatat@plt+0x6de8>
  40856c:	mov	x8, x9
  408570:	b	408578 <__fxstatat@plt+0x6ca8>
  408574:	ldr	x19, [x8]
  408578:	ldr	x9, [x8, #8]
  40857c:	str	x9, [x21]
  408580:	str	xzr, [x8]
  408584:	ldr	x9, [x20, #72]
  408588:	str	x9, [x8, #8]
  40858c:	str	x8, [x20, #72]
  408590:	cbz	x19, 4086b8 <__fxstatat@plt+0x6de8>
  408594:	ldr	x8, [x20, #32]
  408598:	sub	x8, x8, #0x1
  40859c:	str	x8, [x20, #32]
  4085a0:	ldr	x8, [x22]
  4085a4:	cbnz	x8, 4086b8 <__fxstatat@plt+0x6de8>
  4085a8:	ldp	x10, x9, [x20, #16]
  4085ac:	ldr	x8, [x20, #40]
  4085b0:	sub	x9, x9, #0x1
  4085b4:	str	x9, [x20, #24]
  4085b8:	ldr	s2, [x8]
  4085bc:	ucvtf	s0, x10
  4085c0:	ucvtf	s1, x9
  4085c4:	fmul	s3, s2, s0
  4085c8:	fcmp	s3, s1
  4085cc:	b.le	4086b8 <__fxstatat@plt+0x6de8>
  4085d0:	adrp	x9, 40a000 <__fxstatat@plt+0x8730>
  4085d4:	add	x9, x9, #0x1f0
  4085d8:	cmp	x8, x9
  4085dc:	b.eq	408664 <__fxstatat@plt+0x6d94>  // b.none
  4085e0:	ldr	s3, [x8, #8]
  4085e4:	mov	w10, #0xcccd                	// #52429
  4085e8:	movk	w10, #0x3dcc, lsl #16
  4085ec:	fmov	s4, w10
  4085f0:	fcmp	s3, s4
  4085f4:	b.le	40865c <__fxstatat@plt+0x6d8c>
  4085f8:	mov	w10, #0x6666                	// #26214
  4085fc:	movk	w10, #0x3f66, lsl #16
  408600:	fmov	s4, w10
  408604:	fcmp	s3, s4
  408608:	b.pl	40865c <__fxstatat@plt+0x6d8c>  // b.nfrst
  40860c:	fcmp	s2, #0.0
  408610:	b.lt	40865c <__fxstatat@plt+0x6d8c>  // b.tstop
  408614:	ldr	s4, [x8, #12]
  408618:	mov	w10, #0xcccd                	// #52429
  40861c:	movk	w10, #0x3f8c, lsl #16
  408620:	fmov	s5, w10
  408624:	fcmp	s4, s5
  408628:	b.le	40865c <__fxstatat@plt+0x6d8c>
  40862c:	mov	w10, #0xcccd                	// #52429
  408630:	movk	w10, #0x3dcc, lsl #16
  408634:	fmov	s4, w10
  408638:	fadd	s4, s2, s4
  40863c:	fcmp	s4, s3
  408640:	b.pl	40865c <__fxstatat@plt+0x6d8c>  // b.nfrst
  408644:	ldr	s3, [x8, #4]
  408648:	fmov	s5, #1.000000000000000000e+00
  40864c:	fcmp	s3, s5
  408650:	b.hi	40865c <__fxstatat@plt+0x6d8c>  // b.pmore
  408654:	fcmp	s4, s3
  408658:	b.mi	408668 <__fxstatat@plt+0x6d98>  // b.first
  40865c:	fmov	s2, wzr
  408660:	str	x9, [x20, #40]
  408664:	mov	x8, x9
  408668:	fmul	s2, s2, s0
  40866c:	fcmp	s2, s1
  408670:	b.le	4086b8 <__fxstatat@plt+0x6de8>
  408674:	ldr	s1, [x8, #4]
  408678:	ldrb	w9, [x8, #16]
  40867c:	fmul	s0, s1, s0
  408680:	cbnz	w9, 40868c <__fxstatat@plt+0x6dbc>
  408684:	ldr	s1, [x8, #8]
  408688:	fmul	s0, s0, s1
  40868c:	fcvtzu	x1, s0
  408690:	mov	x0, x20
  408694:	bl	407dd0 <__fxstatat@plt+0x6500>
  408698:	tbnz	w0, #0, 4086b8 <__fxstatat@plt+0x6de8>
  40869c:	ldr	x0, [x20, #72]
  4086a0:	cbz	x0, 4086b4 <__fxstatat@plt+0x6de4>
  4086a4:	ldr	x21, [x0, #8]
  4086a8:	bl	4017a0 <free@plt>
  4086ac:	mov	x0, x21
  4086b0:	cbnz	x21, 4086a4 <__fxstatat@plt+0x6dd4>
  4086b4:	str	xzr, [x20, #72]
  4086b8:	mov	x0, x19
  4086bc:	ldp	x20, x19, [sp, #48]
  4086c0:	ldp	x22, x21, [sp, #32]
  4086c4:	ldr	x23, [sp, #16]
  4086c8:	ldp	x29, x30, [sp], #64
  4086cc:	ret
  4086d0:	bl	401720 <abort@plt>
  4086d4:	mov	w8, #0x1                   	// #1
  4086d8:	dup	v0.4s, w1
  4086dc:	stp	wzr, wzr, [x0, #20]
  4086e0:	strb	w8, [x0, #28]
  4086e4:	str	q0, [x0]
  4086e8:	str	w1, [x0, #16]
  4086ec:	ret
  4086f0:	ldrb	w0, [x0, #28]
  4086f4:	ret
  4086f8:	ldrb	w8, [x0, #28]
  4086fc:	ldr	w10, [x0, #20]
  408700:	eor	w9, w8, #0x1
  408704:	add	w10, w10, w9
  408708:	and	w11, w10, #0x3
  40870c:	lsl	x12, x11, #2
  408710:	ldr	w8, [x0, x12]
  408714:	str	w1, [x0, x12]
  408718:	ldr	w12, [x0, #24]
  40871c:	str	w11, [x0, #20]
  408720:	cmp	w11, w12
  408724:	b.ne	408734 <__fxstatat@plt+0x6e64>  // b.any
  408728:	add	w9, w10, w9
  40872c:	and	w9, w9, #0x3
  408730:	str	w9, [x0, #24]
  408734:	strb	wzr, [x0, #28]
  408738:	mov	w0, w8
  40873c:	ret
  408740:	stp	x29, x30, [sp, #-16]!
  408744:	ldrb	w8, [x0, #28]
  408748:	mov	x29, sp
  40874c:	cbnz	w8, 408790 <__fxstatat@plt+0x6ec0>
  408750:	ldp	w9, w8, [x0, #16]
  408754:	lsl	x10, x8, #2
  408758:	ldr	w8, [x0, x10]
  40875c:	str	w9, [x0, x10]
  408760:	ldp	w9, w10, [x0, #20]
  408764:	cmp	w9, w10
  408768:	b.ne	408778 <__fxstatat@plt+0x6ea8>  // b.any
  40876c:	mov	w9, #0x1                   	// #1
  408770:	strb	w9, [x0, #28]
  408774:	b	408784 <__fxstatat@plt+0x6eb4>
  408778:	sub	w9, w9, #0x1
  40877c:	and	w9, w9, #0x3
  408780:	str	w9, [x0, #20]
  408784:	mov	w0, w8
  408788:	ldp	x29, x30, [sp], #16
  40878c:	ret
  408790:	bl	401720 <abort@plt>
  408794:	stp	x29, x30, [sp, #-16]!
  408798:	mov	w0, #0xe                   	// #14
  40879c:	mov	x29, sp
  4087a0:	bl	401600 <nl_langinfo@plt>
  4087a4:	adrp	x8, 409000 <__fxstatat@plt+0x7730>
  4087a8:	add	x8, x8, #0x32e
  4087ac:	cmp	x0, #0x0
  4087b0:	csel	x8, x8, x0, eq  // eq = none
  4087b4:	ldrb	w9, [x8]
  4087b8:	adrp	x10, 40a000 <__fxstatat@plt+0x8730>
  4087bc:	add	x10, x10, #0x204
  4087c0:	cmp	w9, #0x0
  4087c4:	csel	x0, x10, x8, eq  // eq = none
  4087c8:	ldp	x29, x30, [sp], #16
  4087cc:	ret
  4087d0:	sub	sp, sp, #0xe0
  4087d4:	stp	x29, x30, [sp, #208]
  4087d8:	add	x29, sp, #0xd0
  4087dc:	stp	x3, x4, [x29, #-72]
  4087e0:	stp	x5, x6, [x29, #-56]
  4087e4:	stur	x7, [x29, #-40]
  4087e8:	stp	q1, q2, [sp, #16]
  4087ec:	stp	q3, q4, [sp, #48]
  4087f0:	str	q0, [sp]
  4087f4:	stp	q5, q6, [sp, #80]
  4087f8:	str	q7, [sp, #112]
  4087fc:	tbnz	w2, #6, 408808 <__fxstatat@plt+0x6f38>
  408800:	mov	w3, wzr
  408804:	b	408860 <__fxstatat@plt+0x6f90>
  408808:	mov	x9, #0xffffffffffffffd8    	// #-40
  40880c:	mov	x11, sp
  408810:	sub	x12, x29, #0x48
  408814:	movk	x9, #0xff80, lsl #32
  408818:	add	x10, x29, #0x10
  40881c:	mov	x8, #0xffffffffffffffd8    	// #-40
  408820:	add	x11, x11, #0x80
  408824:	add	x12, x12, #0x28
  408828:	stp	x11, x9, [x29, #-16]
  40882c:	stp	x10, x12, [x29, #-32]
  408830:	tbz	w8, #31, 408850 <__fxstatat@plt+0x6f80>
  408834:	add	w9, w8, #0x8
  408838:	cmn	w8, #0x8
  40883c:	stur	w9, [x29, #-8]
  408840:	b.gt	408850 <__fxstatat@plt+0x6f80>
  408844:	ldur	x9, [x29, #-24]
  408848:	add	x8, x9, x8
  40884c:	b	40885c <__fxstatat@plt+0x6f8c>
  408850:	ldur	x8, [x29, #-32]
  408854:	add	x9, x8, #0x8
  408858:	stur	x9, [x29, #-32]
  40885c:	ldr	w3, [x8]
  408860:	bl	401870 <openat@plt>
  408864:	bl	4088e4 <__fxstatat@plt+0x7014>
  408868:	ldp	x29, x30, [sp, #208]
  40886c:	add	sp, sp, #0xe0
  408870:	ret
  408874:	stp	x29, x30, [sp, #-48]!
  408878:	mov	w8, #0x4900                	// #18688
  40887c:	movk	w8, #0x8, lsl #16
  408880:	orr	w2, w2, w8
  408884:	str	x21, [sp, #16]
  408888:	stp	x20, x19, [sp, #32]
  40888c:	mov	x29, sp
  408890:	mov	x19, x3
  408894:	bl	4087d0 <__fxstatat@plt+0x6f00>
  408898:	tbnz	w0, #31, 4088b0 <__fxstatat@plt+0x6fe0>
  40889c:	mov	w20, w0
  4088a0:	bl	401710 <fdopendir@plt>
  4088a4:	cbz	x0, 4088b8 <__fxstatat@plt+0x6fe8>
  4088a8:	str	w20, [x19]
  4088ac:	b	4088d4 <__fxstatat@plt+0x7004>
  4088b0:	mov	x0, xzr
  4088b4:	b	4088d4 <__fxstatat@plt+0x7004>
  4088b8:	bl	401890 <__errno_location@plt>
  4088bc:	ldr	w21, [x0]
  4088c0:	mov	x19, x0
  4088c4:	mov	w0, w20
  4088c8:	bl	4016e0 <close@plt>
  4088cc:	mov	x0, xzr
  4088d0:	str	w21, [x19]
  4088d4:	ldp	x20, x19, [sp, #32]
  4088d8:	ldr	x21, [sp, #16]
  4088dc:	ldp	x29, x30, [sp], #48
  4088e0:	ret
  4088e4:	stp	x29, x30, [sp, #-48]!
  4088e8:	stp	x20, x19, [sp, #32]
  4088ec:	mov	w19, w0
  4088f0:	cmp	w0, #0x2
  4088f4:	stp	x22, x21, [sp, #16]
  4088f8:	mov	x29, sp
  4088fc:	b.hi	40892c <__fxstatat@plt+0x705c>  // b.pmore
  408900:	mov	w0, w19
  408904:	bl	408d64 <__fxstatat@plt+0x7494>
  408908:	mov	w20, w0
  40890c:	bl	401890 <__errno_location@plt>
  408910:	ldr	w22, [x0]
  408914:	mov	x21, x0
  408918:	mov	w0, w19
  40891c:	bl	4016e0 <close@plt>
  408920:	str	w22, [x21]
  408924:	mov	w0, w20
  408928:	b	408930 <__fxstatat@plt+0x7060>
  40892c:	mov	w0, w19
  408930:	ldp	x20, x19, [sp, #32]
  408934:	ldp	x22, x21, [sp, #16]
  408938:	ldp	x29, x30, [sp], #48
  40893c:	ret
  408940:	stp	x29, x30, [sp, #-48]!
  408944:	str	x21, [sp, #16]
  408948:	stp	x20, x19, [sp, #32]
  40894c:	mov	x29, sp
  408950:	mov	x19, x0
  408954:	bl	4015e0 <fileno@plt>
  408958:	tbnz	w0, #31, 4089c0 <__fxstatat@plt+0x70f0>
  40895c:	mov	x0, x19
  408960:	bl	401840 <__freading@plt>
  408964:	cbz	w0, 408984 <__fxstatat@plt+0x70b4>
  408968:	mov	x0, x19
  40896c:	bl	4015e0 <fileno@plt>
  408970:	mov	w2, #0x1                   	// #1
  408974:	mov	x1, xzr
  408978:	bl	4015c0 <lseek@plt>
  40897c:	cmn	x0, #0x1
  408980:	b.eq	4089c0 <__fxstatat@plt+0x70f0>  // b.none
  408984:	mov	x0, x19
  408988:	bl	408c80 <__fxstatat@plt+0x73b0>
  40898c:	cbz	w0, 4089c0 <__fxstatat@plt+0x70f0>
  408990:	bl	401890 <__errno_location@plt>
  408994:	ldr	w21, [x0]
  408998:	mov	x20, x0
  40899c:	mov	x0, x19
  4089a0:	bl	4015f0 <fclose@plt>
  4089a4:	cbz	w21, 4089b0 <__fxstatat@plt+0x70e0>
  4089a8:	mov	w0, #0xffffffff            	// #-1
  4089ac:	str	w21, [x20]
  4089b0:	ldp	x20, x19, [sp, #32]
  4089b4:	ldr	x21, [sp, #16]
  4089b8:	ldp	x29, x30, [sp], #48
  4089bc:	ret
  4089c0:	mov	x0, x19
  4089c4:	ldp	x20, x19, [sp, #32]
  4089c8:	ldr	x21, [sp, #16]
  4089cc:	ldp	x29, x30, [sp], #48
  4089d0:	b	4015f0 <fclose@plt>
  4089d4:	sub	sp, sp, #0x100
  4089d8:	stp	x29, x30, [sp, #208]
  4089dc:	add	x29, sp, #0xd0
  4089e0:	mov	x8, #0xffffffffffffffd0    	// #-48
  4089e4:	mov	x9, sp
  4089e8:	sub	x10, x29, #0x50
  4089ec:	stp	x20, x19, [sp, #240]
  4089f0:	mov	w19, w0
  4089f4:	movk	x8, #0xff80, lsl #32
  4089f8:	add	x11, x29, #0x30
  4089fc:	cmp	w1, #0xb
  408a00:	add	x9, x9, #0x80
  408a04:	add	x10, x10, #0x30
  408a08:	stp	x22, x21, [sp, #224]
  408a0c:	stp	x2, x3, [x29, #-80]
  408a10:	stp	x4, x5, [x29, #-64]
  408a14:	stp	x6, x7, [x29, #-48]
  408a18:	stp	q1, q2, [sp, #16]
  408a1c:	stp	q3, q4, [sp, #48]
  408a20:	str	q0, [sp]
  408a24:	stp	q5, q6, [sp, #80]
  408a28:	str	q7, [sp, #112]
  408a2c:	stp	x9, x8, [x29, #-16]
  408a30:	stp	x11, x10, [x29, #-32]
  408a34:	b.hi	408a80 <__fxstatat@plt+0x71b0>  // b.pmore
  408a38:	mov	w8, #0x1                   	// #1
  408a3c:	lsl	w8, w8, w1
  408a40:	mov	w9, #0x514                 	// #1300
  408a44:	tst	w8, w9
  408a48:	b.ne	408ab8 <__fxstatat@plt+0x71e8>  // b.any
  408a4c:	mov	w9, #0xa0a                 	// #2570
  408a50:	tst	w8, w9
  408a54:	b.ne	408aac <__fxstatat@plt+0x71dc>  // b.any
  408a58:	cbnz	w1, 408a80 <__fxstatat@plt+0x71b0>
  408a5c:	ldursw	x8, [x29, #-8]
  408a60:	tbz	w8, #31, 408b60 <__fxstatat@plt+0x7290>
  408a64:	add	w9, w8, #0x8
  408a68:	cmn	w8, #0x8
  408a6c:	stur	w9, [x29, #-8]
  408a70:	b.gt	408b60 <__fxstatat@plt+0x7290>
  408a74:	ldur	x9, [x29, #-24]
  408a78:	add	x8, x9, x8
  408a7c:	b	408b6c <__fxstatat@plt+0x729c>
  408a80:	sub	w8, w1, #0x400
  408a84:	cmp	w8, #0xa
  408a88:	b.hi	408b3c <__fxstatat@plt+0x726c>  // b.pmore
  408a8c:	mov	w9, #0x1                   	// #1
  408a90:	lsl	w9, w9, w8
  408a94:	mov	w10, #0x285                 	// #645
  408a98:	tst	w9, w10
  408a9c:	b.ne	408ab8 <__fxstatat@plt+0x71e8>  // b.any
  408aa0:	mov	w10, #0x502                 	// #1282
  408aa4:	tst	w9, w10
  408aa8:	b.eq	408b10 <__fxstatat@plt+0x7240>  // b.none
  408aac:	mov	w0, w19
  408ab0:	bl	4017d0 <fcntl@plt>
  408ab4:	b	408af4 <__fxstatat@plt+0x7224>
  408ab8:	ldursw	x8, [x29, #-8]
  408abc:	tbz	w8, #31, 408adc <__fxstatat@plt+0x720c>
  408ac0:	add	w9, w8, #0x8
  408ac4:	cmn	w8, #0x8
  408ac8:	stur	w9, [x29, #-8]
  408acc:	b.gt	408adc <__fxstatat@plt+0x720c>
  408ad0:	ldur	x9, [x29, #-24]
  408ad4:	add	x8, x9, x8
  408ad8:	b	408ae8 <__fxstatat@plt+0x7218>
  408adc:	ldur	x8, [x29, #-32]
  408ae0:	add	x9, x8, #0x8
  408ae4:	stur	x9, [x29, #-32]
  408ae8:	ldr	w2, [x8]
  408aec:	mov	w0, w19
  408af0:	bl	4017d0 <fcntl@plt>
  408af4:	mov	w20, w0
  408af8:	mov	w0, w20
  408afc:	ldp	x20, x19, [sp, #240]
  408b00:	ldp	x22, x21, [sp, #224]
  408b04:	ldp	x29, x30, [sp, #208]
  408b08:	add	sp, sp, #0x100
  408b0c:	ret
  408b10:	cmp	w8, #0x6
  408b14:	b.ne	408b3c <__fxstatat@plt+0x726c>  // b.any
  408b18:	ldursw	x8, [x29, #-8]
  408b1c:	tbz	w8, #31, 408b7c <__fxstatat@plt+0x72ac>
  408b20:	add	w9, w8, #0x8
  408b24:	cmn	w8, #0x8
  408b28:	stur	w9, [x29, #-8]
  408b2c:	b.gt	408b7c <__fxstatat@plt+0x72ac>
  408b30:	ldur	x9, [x29, #-24]
  408b34:	add	x8, x9, x8
  408b38:	b	408b88 <__fxstatat@plt+0x72b8>
  408b3c:	ldursw	x8, [x29, #-8]
  408b40:	tbz	w8, #31, 408be8 <__fxstatat@plt+0x7318>
  408b44:	add	w9, w8, #0x8
  408b48:	cmn	w8, #0x8
  408b4c:	stur	w9, [x29, #-8]
  408b50:	b.gt	408be8 <__fxstatat@plt+0x7318>
  408b54:	ldur	x9, [x29, #-24]
  408b58:	add	x8, x9, x8
  408b5c:	b	408bf4 <__fxstatat@plt+0x7324>
  408b60:	ldur	x8, [x29, #-32]
  408b64:	add	x9, x8, #0x8
  408b68:	stur	x9, [x29, #-32]
  408b6c:	ldr	w2, [x8]
  408b70:	mov	w0, w19
  408b74:	mov	w1, wzr
  408b78:	b	408af0 <__fxstatat@plt+0x7220>
  408b7c:	ldur	x8, [x29, #-32]
  408b80:	add	x9, x8, #0x8
  408b84:	stur	x9, [x29, #-32]
  408b88:	adrp	x22, 41b000 <__fxstatat@plt+0x19730>
  408b8c:	ldr	w9, [x22, #1048]
  408b90:	ldr	w21, [x8]
  408b94:	tbnz	w9, #31, 408c10 <__fxstatat@plt+0x7340>
  408b98:	mov	w1, #0x406                 	// #1030
  408b9c:	mov	w0, w19
  408ba0:	mov	w2, w21
  408ba4:	bl	4017d0 <fcntl@plt>
  408ba8:	mov	w20, w0
  408bac:	tbz	w0, #31, 408c04 <__fxstatat@plt+0x7334>
  408bb0:	bl	401890 <__errno_location@plt>
  408bb4:	ldr	w8, [x0]
  408bb8:	cmp	w8, #0x16
  408bbc:	b.ne	408c04 <__fxstatat@plt+0x7334>  // b.any
  408bc0:	mov	w0, w19
  408bc4:	mov	w1, wzr
  408bc8:	mov	w2, w21
  408bcc:	bl	4017d0 <fcntl@plt>
  408bd0:	mov	w20, w0
  408bd4:	tbnz	w0, #31, 408af8 <__fxstatat@plt+0x7228>
  408bd8:	mov	w8, #0xffffffff            	// #-1
  408bdc:	str	w8, [x22, #1048]
  408be0:	mov	w8, #0x1                   	// #1
  408be4:	b	408c30 <__fxstatat@plt+0x7360>
  408be8:	ldur	x8, [x29, #-32]
  408bec:	add	x9, x8, #0x8
  408bf0:	stur	x9, [x29, #-32]
  408bf4:	ldr	x2, [x8]
  408bf8:	mov	w0, w19
  408bfc:	bl	4017d0 <fcntl@plt>
  408c00:	b	408af4 <__fxstatat@plt+0x7224>
  408c04:	mov	w8, #0x1                   	// #1
  408c08:	str	w8, [x22, #1048]
  408c0c:	b	408af8 <__fxstatat@plt+0x7228>
  408c10:	mov	w0, w19
  408c14:	mov	w1, wzr
  408c18:	mov	w2, w21
  408c1c:	bl	4017d0 <fcntl@plt>
  408c20:	ldr	w8, [x22, #1048]
  408c24:	mov	w20, w0
  408c28:	cmn	w8, #0x1
  408c2c:	cset	w8, eq  // eq = none
  408c30:	cbz	w8, 408af8 <__fxstatat@plt+0x7228>
  408c34:	tbnz	w20, #31, 408af8 <__fxstatat@plt+0x7228>
  408c38:	mov	w1, #0x1                   	// #1
  408c3c:	mov	w0, w20
  408c40:	bl	4017d0 <fcntl@plt>
  408c44:	tbnz	w0, #31, 408c60 <__fxstatat@plt+0x7390>
  408c48:	orr	w2, w0, #0x1
  408c4c:	mov	w1, #0x2                   	// #2
  408c50:	mov	w0, w20
  408c54:	bl	4017d0 <fcntl@plt>
  408c58:	cmn	w0, #0x1
  408c5c:	b.ne	408af8 <__fxstatat@plt+0x7228>  // b.any
  408c60:	bl	401890 <__errno_location@plt>
  408c64:	ldr	w21, [x0]
  408c68:	mov	x19, x0
  408c6c:	mov	w0, w20
  408c70:	bl	4016e0 <close@plt>
  408c74:	str	w21, [x19]
  408c78:	mov	w20, #0xffffffff            	// #-1
  408c7c:	b	408af8 <__fxstatat@plt+0x7228>
  408c80:	stp	x29, x30, [sp, #-32]!
  408c84:	str	x19, [sp, #16]
  408c88:	mov	x19, x0
  408c8c:	mov	x29, sp
  408c90:	cbz	x0, 408cb8 <__fxstatat@plt+0x73e8>
  408c94:	mov	x0, x19
  408c98:	bl	401840 <__freading@plt>
  408c9c:	cbz	w0, 408cb8 <__fxstatat@plt+0x73e8>
  408ca0:	ldrb	w8, [x19, #1]
  408ca4:	tbz	w8, #0, 408cb8 <__fxstatat@plt+0x73e8>
  408ca8:	mov	w2, #0x1                   	// #1
  408cac:	mov	x0, x19
  408cb0:	mov	x1, xzr
  408cb4:	bl	408cc8 <__fxstatat@plt+0x73f8>
  408cb8:	mov	x0, x19
  408cbc:	ldr	x19, [sp, #16]
  408cc0:	ldp	x29, x30, [sp], #32
  408cc4:	b	4017e0 <fflush@plt>
  408cc8:	stp	x29, x30, [sp, #-48]!
  408ccc:	str	x21, [sp, #16]
  408cd0:	stp	x20, x19, [sp, #32]
  408cd4:	ldp	x9, x8, [x0, #8]
  408cd8:	mov	w20, w2
  408cdc:	mov	x19, x0
  408ce0:	mov	x21, x1
  408ce4:	cmp	x8, x9
  408ce8:	mov	x29, sp
  408cec:	b.ne	408d04 <__fxstatat@plt+0x7434>  // b.any
  408cf0:	ldp	x9, x8, [x19, #32]
  408cf4:	cmp	x8, x9
  408cf8:	b.ne	408d04 <__fxstatat@plt+0x7434>  // b.any
  408cfc:	ldr	x8, [x19, #72]
  408d00:	cbz	x8, 408d20 <__fxstatat@plt+0x7450>
  408d04:	mov	x0, x19
  408d08:	mov	x1, x21
  408d0c:	mov	w2, w20
  408d10:	ldp	x20, x19, [sp, #32]
  408d14:	ldr	x21, [sp, #16]
  408d18:	ldp	x29, x30, [sp], #48
  408d1c:	b	401790 <fseeko@plt>
  408d20:	mov	x0, x19
  408d24:	bl	4015e0 <fileno@plt>
  408d28:	mov	x1, x21
  408d2c:	mov	w2, w20
  408d30:	bl	4015c0 <lseek@plt>
  408d34:	cmn	x0, #0x1
  408d38:	b.eq	408d54 <__fxstatat@plt+0x7484>  // b.none
  408d3c:	ldr	w9, [x19]
  408d40:	mov	x8, x0
  408d44:	mov	w0, wzr
  408d48:	str	x8, [x19, #144]
  408d4c:	and	w9, w9, #0xffffffef
  408d50:	str	w9, [x19]
  408d54:	ldp	x20, x19, [sp, #32]
  408d58:	ldr	x21, [sp, #16]
  408d5c:	ldp	x29, x30, [sp], #48
  408d60:	ret
  408d64:	mov	w2, #0x3                   	// #3
  408d68:	mov	w1, wzr
  408d6c:	b	4089d4 <__fxstatat@plt+0x7104>
  408d70:	stp	x29, x30, [sp, #-64]!
  408d74:	mov	x29, sp
  408d78:	stp	x19, x20, [sp, #16]
  408d7c:	adrp	x20, 41a000 <__fxstatat@plt+0x18730>
  408d80:	add	x20, x20, #0xdf0
  408d84:	stp	x21, x22, [sp, #32]
  408d88:	adrp	x21, 41a000 <__fxstatat@plt+0x18730>
  408d8c:	add	x21, x21, #0xde8
  408d90:	sub	x20, x20, x21
  408d94:	mov	w22, w0
  408d98:	stp	x23, x24, [sp, #48]
  408d9c:	mov	x23, x1
  408da0:	mov	x24, x2
  408da4:	bl	4014e8 <mbrtowc@plt-0x38>
  408da8:	cmp	xzr, x20, asr #3
  408dac:	b.eq	408dd8 <__fxstatat@plt+0x7508>  // b.none
  408db0:	asr	x20, x20, #3
  408db4:	mov	x19, #0x0                   	// #0
  408db8:	ldr	x3, [x21, x19, lsl #3]
  408dbc:	mov	x2, x24
  408dc0:	add	x19, x19, #0x1
  408dc4:	mov	x1, x23
  408dc8:	mov	w0, w22
  408dcc:	blr	x3
  408dd0:	cmp	x20, x19
  408dd4:	b.ne	408db8 <__fxstatat@plt+0x74e8>  // b.any
  408dd8:	ldp	x19, x20, [sp, #16]
  408ddc:	ldp	x21, x22, [sp, #32]
  408de0:	ldp	x23, x24, [sp, #48]
  408de4:	ldp	x29, x30, [sp], #64
  408de8:	ret
  408dec:	nop
  408df0:	ret
  408df4:	nop
  408df8:	adrp	x2, 41b000 <__fxstatat@plt+0x19730>
  408dfc:	mov	x1, #0x0                   	// #0
  408e00:	ldr	x2, [x2, #488]
  408e04:	b	4015a0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000408e08 <.fini>:
  408e08:	stp	x29, x30, [sp, #-16]!
  408e0c:	mov	x29, sp
  408e10:	ldp	x29, x30, [sp], #16
  408e14:	ret
