(("initial" "wait_rd") ("name" "MyFSM") ("signals" ((("code" "") ("description" "") ("internal" 0) ("kind" input) ("name" "alu_ack")) (("code" "") ("description" "") ("internal" 0) ("kind" statewise) ("name" "alu_req")) (("code" "") ("description" "") ("internal" 0) ("kind" statewise) ("name" "latch_alu")) (("code" "") ("description" "") ("internal" 0) ("kind" statewise) ("name" "latch_mem")) (("code" "") ("description" "") ("internal" 0) ("kind" input) ("name" "mem_ack")) (("code" "") ("description" "") ("internal" 0) ("kind" statewise) ("name" "mem_req")) (("code" "") ("description" "") ("internal" 0) ("kind" statewise) ("name" "mem_rw")) (("code" "") ("description" "") ("internal" 0) ("kind" input) ("name" "reset")))) ("states" ((("code" "emit alu_req\nif alu_ack\n  emit latch_alu\n  goto gate_wr") ("description" "") ("name" "arith") ("virtual" 0) ("x" 61) ("y" 184)) (("code" "if (not alu_ack)\n  goto arith\nelse\n  goto wait_alu") ("description" "") ("name" "gate_alu") ("virtual" 1) ("x" 136) ("y" 128)) (("code" "if (not mem_ack)\n  goto read\nelse\n  goto wait_rd") ("description" "") ("name" "gate_rd") ("virtual" 1) ("x" 21) ("y" -166)) (("code" "if (not mem_ack)\n  goto write\nelse\n  goto wait_wr") ("description" "") ("name" "gate_wr") ("virtual" 1) ("x" -186) ("y" 66)) (("code" "emit mem_rw\nemit mem_req\nif mem_ack\n  emit latch_mem\n  goto gate_alu") ("description" "") ("name" "read") ("virtual" 0) ("x" 119) ("y" -121)) (("code" "goto gate_alu") ("description" "") ("name" "wait_alu") ("virtual" 0) ("x" 147) ("y" 223)) (("code" "goto gate_rd") ("description" "") ("name" "wait_rd") ("virtual" 0) ("x" 102) ("y" -214)) (("code" "goto gate_wr") ("description" "") ("name" "wait_wr") ("virtual" 0) ("x" -277) ("y" 32)) (("code" "emit mem_req\nif mem_ack\n  goto gate_rd") ("description" "") ("name" "write") ("virtual" 0) ("x" -205) ("y" -25)))))
