{
	"adder 1 bit verilog": {
		"prefix": "adder 1 bit verilog",
		"body": [
		  "module adder_1_bit",
		  "(",
		  "    input wire A,",
		  "    input wire B,",
		  "    input wire Cin,",
		  "    output wire S,",
		  "    output wire Cout",
		  ");",
		  "",
		  "assign S= A^B^Cin;",
		  "assign Cout= (A & B)|((A^B)&Cin);",
		  "endmodule"
		],
		"description": "adder 1 bit verilog"
	  }
}