read -sv run_verilog_mid/adder_32b_12_93_fb7726d6b726ff2fa321ab5503d906c1.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_12_93_fb7726d6b726ff2fa321ab5503d906c1_yosys.v
