Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sat Apr 14 18:04:40 2018
| Host         : codesign89 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -file ./report/hipaccRun_timing_routed.rpt
| Design       : hipaccRun
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 132 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 133 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.552        0.000                      0                10717        0.031        0.000                      0                10717        4.020        0.000                       0                  4136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.552        0.000                      0                10717        0.031        0.000                      0                10717        4.020        0.000                       0                  4136  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_0_4_1_fu_230_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp6_i_1_reg_2744_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.299ns  (logic 3.755ns (45.249%)  route 4.544ns (54.751%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 11.472 - 10.000 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4135, unset)         1.661     1.661    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_clk
    SLICE_X45Y15         FDRE                                         r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_0_4_1_fu_230_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.456     2.117 r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_0_4_1_fu_230_reg[2]/Q
                         net (fo=12, routed)          1.509     3.626    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_0_4_1_fu_230[2]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.154     3.780 r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp6_i_1_reg_2744[7]_i_23/O
                         net (fo=2, routed)           0.690     4.470    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp6_i_1_reg_2744[7]_i_23_n_0
    SLICE_X52Y23         LUT4 (Prop_lut4_I3_O)        0.327     4.797 r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp6_i_1_reg_2744[7]_i_26/O
                         net (fo=1, routed)           0.000     4.797    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp6_i_1_reg_2744[7]_i_26_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.198 r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp6_i_1_reg_2744_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.198    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp6_i_1_reg_2744_reg[7]_i_14_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.312 r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp6_i_1_reg_2744_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.009     5.321    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp6_i_1_reg_2744_reg[11]_i_14_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.435 r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp6_i_1_reg_2744_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.435    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp6_i_1_reg_2744_reg[15]_i_14_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp6_i_1_reg_2744_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.549    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp6_i_1_reg_2744_reg[19]_i_14_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.862 r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp6_i_1_reg_2744_reg[23]_i_14/O[3]
                         net (fo=3, routed)           1.123     6.984    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp6_i_1_reg_2744_reg[23]_i_14_n_4
    SLICE_X57Y29         LUT3 (Prop_lut3_I1_O)        0.332     7.316 r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp6_i_1_reg_2744[23]_i_15/O
                         net (fo=2, routed)           0.668     7.985    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp6_i_1_reg_2744[23]_i_15_n_0
    SLICE_X51Y29         LUT5 (Prop_lut5_I1_O)        0.326     8.311 r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp6_i_1_reg_2744[23]_i_5/O
                         net (fo=2, routed)           0.545     8.856    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp6_i_1_reg_2744[23]_i_5_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.980 r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp6_i_1_reg_2744[23]_i_9/O
                         net (fo=1, routed)           0.000     8.980    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp6_i_1_reg_2744[23]_i_9_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.512 r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp6_i_1_reg_2744_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.512    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp6_i_1_reg_2744_reg[23]_i_1_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.626 r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp6_i_1_reg_2744_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.626    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp6_i_1_reg_2744_reg[27]_i_1_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.960 r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp6_i_1_reg_2744_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.960    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp6_i_1_fu_1620_p2[29]
    SLICE_X53Y31         FDRE                                         r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp6_i_1_reg_2744_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4135, unset)         1.472    11.472    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_clk
    SLICE_X53Y31         FDRE                                         r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp6_i_1_reg_2744_reg[29]/C
                         clock pessimism              0.013    11.485    
                         clock uncertainty           -0.035    11.450    
    SLICE_X53Y31         FDRE (Setup_fdre_C_D)        0.062    11.512    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp6_i_1_reg_2744_reg[29]
  -------------------------------------------------------------------
                         required time                         11.512    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  1.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_7_1_fu_274_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_3_1_fu_258_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.886%)  route 0.222ns (61.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4135, unset)         0.553     0.553    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_clk
    SLICE_X51Y15         FDRE                                         r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_7_1_fu_274_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_7_1_fu_274_reg[11]/Q
                         net (fo=3, routed)           0.222     0.916    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_7_1_fu_274[11]
    SLICE_X49Y17         FDRE                                         r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_3_1_fu_258_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4135, unset)         0.820     0.820    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_clk
    SLICE_X49Y17         FDRE                                         r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_3_1_fu_258_reg[11]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X49Y17         FDRE (Hold_fdre_C_D)         0.070     0.885    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_3_1_fu_258_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y2   ccGaussianFilterGKer_U0/grp_processVECT_fu_18/lineBuff_0_V_U/processVECT_lineBbkb_ram_U/ram_reg_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y19  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_enable_reg_pp0_iter5_reg_srl2___ccGaussianFilterGKer_U0_grp_processVECT_fu_18_ap_enable_reg_pp0_iter5_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y17  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_2_V_fu_170_reg[88]_srl2/CLK



