Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar  2 02:48:06 2024
| Host         : DESKTOP-7RQ9HLB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file eight_digit_counter_control_sets_placed.rpt
| Design       : eight_digit_counter
| Device       : xc7a100t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    95 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |           12 |
| No           | No                    | Yes                    |              32 |           11 |
| No           | Yes                   | No                     |              87 |           23 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------+---------------------------------------+------------------+----------------+
|         Clock Signal        | Enable Signal |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+-----------------------------+---------------+---------------------------------------+------------------+----------------+
|  gen1[0].gen2/CLK           |               |                                       |                1 |              1 |
|  gen1[1].gen2/clk_out_reg_0 |               |                                       |                1 |              1 |
|  gen1[2].gen2/clk_out_reg_0 |               |                                       |                1 |              1 |
|  gen1[3].gen2/clk_out_reg_0 |               |                                       |                1 |              1 |
|  gen1[5].gen2/clk_out_reg_0 |               |                                       |                1 |              1 |
|  gen1[4].gen2/clk_out_reg_0 |               |                                       |                1 |              1 |
|  clk_100Hz_reg_n_0          |               |                                       |                1 |              1 |
|  clk_100MHz_IBUF_BUFG       |               |                                       |                3 |              3 |
|  gen1[0].gen2/CLK           |               | gen1[1].gen2/bcdcounter[3]_i_1__1_n_0 |                1 |              4 |
|  gen1[1].gen2/clk_out_reg_0 |               | gen1[2].gen2/bcdcounter[3]_i_1__2_n_0 |                1 |              4 |
|  gen1[2].gen2/clk_out_reg_0 |               | gen1[3].gen2/bcdcounter[3]_i_1__3_n_0 |                1 |              4 |
|  gen1[3].gen2/clk_out_reg_0 |               | gen1[4].gen2/bcdcounter[3]_i_1__4_n_0 |                1 |              4 |
|  gen1[5].gen2/clk_out_reg_0 |               | gen1[6].gen2/bcdcounter[3]_i_1__6_n_0 |                1 |              4 |
|  gen1[4].gen2/clk_out_reg_0 |               | gen1[5].gen2/bcdcounter[3]_i_1__5_n_0 |                1 |              4 |
|  gen1[6].gen2/clk_out_reg_0 |               | gen1[7].gen2/bcdcounter[3]_i_1_n_0    |                1 |              4 |
|  clk_100Hz_reg_n_0          |               | gen1[0].gen2/bcdcounter[3]_i_1__0_n_0 |                1 |              4 |
|  clk_1KHz                   |               |                                       |                2 |              8 |
|  clk_100MHz_IBUF_BUFG       |               | counter[0]__0_i_1_n_0                 |                4 |             14 |
|  clk_100MHz_IBUF_BUFG       |               | counter[0]_i_1_n_0                    |                5 |             17 |
|  clk_100MHz_IBUF_BUFG       |               | counter[0]__1_i_1_n_0                 |                6 |             24 |
|  clk_10Hz_BUFG              |               | BTNC_IBUF                             |               11 |             32 |
+-----------------------------+---------------+---------------------------------------+------------------+----------------+


