{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# REIL Approximate Emulator\n",
    "\n",
    "I just so happened to stumble upon a little gem: [a working (hopefully) REIL Python translation library](https://github.com/c01db33f/reil). It's completely undocumented and hasn't seen a commit since 2016, but hey, every diamond starts off as coal.\n",
    "\n",
    "This translator hits some key awesomeness requirements:\n",
    " - Translates x86, x86_64, ARMv7 (32-bit), and ARMv8 (64-bit)\n",
    " - Implements the [original REIL spec](https://www.zynamics.com/binnavi/manual/html/reil_language.htm), with no fancy/annoying extensions (except for a few genuinely helpful bit-shifting instructions)\n",
    " - It's _just_ a translator, with no extra bloat included (CFG generation, etc.)\n",
    " - Uses capstone datatypes (which we already use too)\n",
    "\n",
    "To allow for enhanced documentation and patching, I've forked the translater into [my own repo](https://github.ibm.com/Anthony-Byrne/pyreil) on IBM GitHub.\n",
    " \n",
    "#### Other versions/forks\n",
    "Looks like a few others have found this gem too.\n",
    " - ~~[a slightly newer fork](https://github.com/chubbymaggie/pyreil)~~ not a fork, exactly the same\n",
    " - apparently Google made a [C++ version](https://github.com/google/reil) that only supports ARMv8 (?)\n",
    " - [a REIL symbolic execution engine](https://github.com/enjhnsn2/reilex) that uses a modified version of pyreil"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Playing with pyreil"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Imports and helpers\n",
    "import nucleus\n",
    "from elftools.elf.elffile import ELFFile\n",
    "\n",
    "def get_raw_bytes(path, start, stop):\n",
    "    \"\"\"\n",
    "    Get the raw bytes between two MEMORY addresses in an ELF binary\n",
    "    \n",
    "    :param path: string path to the ELF file\n",
    "    :param start: the starting address to extract\n",
    "    :param stop: the last address to extract\n",
    "    :returns: a raw bytes object\n",
    "    \"\"\"\n",
    "    with open(path, 'rb') as f:\n",
    "        start_addr = list(ELFFile(f).address_offsets(start))[0]\n",
    "        f.seek(start_addr)\n",
    "        return f.read(stop - start)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Let's start with a simple translation of a single basic block. First we'll use nucleus in the usual way to find function boundaries."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Found 78 functions in /bin/echo\n",
      "0: Spans 0x1410 to 0x1427 with 3 basic blocks\n",
      "1: Spans 0x1730 to 0x1736 with 1 basic blocks\n",
      "2: Spans 0x1c80 to 0x1cb2 with 4 basic blocks\n",
      "3: Spans 0x1d60 to 0x1de8 with 3 basic blocks\n",
      "4: Spans 0x1df0 to 0x21e7 with 50 basic blocks\n"
     ]
    }
   ],
   "source": [
    "BIN_PATH = \"/bin/echo\"\n",
    "# Load binary into a nucleus context\n",
    "nctx = nucleus.load(BIN_PATH)\n",
    "functs = nctx.cfg.functions\n",
    "\n",
    "# Print the first few detected functions\n",
    "print(\"Found {} functions in {}\".format(len(functs), BIN_PATH))\n",
    "count = 0\n",
    "for fn in functs[:5]:\n",
    "    print(\"{}: Spans 0x{:x} to 0x{:x} with {} basic blocks\".format(count, fn.start, fn.end, len(fn.BBs)))\n",
    "    count += 1"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Now let's see the original x86 assembly of one of those BB's"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "The basic block spanning 0x1df0 to 0x1e1a has 12 x86 instructions\n",
      "0x1df0: push r12\n",
      "0x1df2: push rbp\n",
      "0x1df3: mov edx, 5\n",
      "0x1df8: push rbx\n",
      "0x1df9: mov ebp, edi\n",
      "0x1dfb: add rsp, -0x80\n",
      "0x1dff: mov rbx, qword ptr [rip + 0x2062ba]\n",
      "0x1e06: mov rax, qword ptr fs:[0x28]\n",
      "0x1e0f: mov qword ptr [rsp + 0x78], rax\n",
      "0x1e14: xor eax, eax\n",
      "0x1e16: test edi, edi\n",
      "0x1e18: je 0x1e48\n"
     ]
    }
   ],
   "source": [
    "bb = functs[4].BBs[0]\n",
    "print(\"The basic block spanning 0x{:x} to 0x{:x} has {} x86 instructions\".format(bb.start, bb.end, len(bb.insns)))\n",
    "for ct, ins in enumerate(bb.insns):\n",
    "    print(\"0x{:x}: {} {}\".format(ins.start, ins.mnem, ins.op_str))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Now let's see the REIL code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "The REIL translation of that basic block has 77 instructions\n",
      "It took \u001b[32m2.88\u001b[0m CPU-ms (\u001b[32m2.88\u001b[0m wall-ms) to load raw instructions and \u001b[32m4.33\u001b[0m CPU-ms (\u001b[32m4.34\u001b[0m wall-ms) to translate them\u001b[0m\n",
      "sub (rsp, 64), (8, 64), (rsp, 64)\n",
      "stm (r12, 64), (rsp, 64)\n",
      "sub (rsp, 64), (8, 64), (rsp, 64)\n",
      "stm (rbp, 64), (rsp, 64)\n",
      "str (5, 32), (t00, 64)\n",
      "str (t00, 64), (rdx, 64)\n",
      "sub (rsp, 64), (8, 64), (rsp, 64)\n",
      "stm (rbx, 64), (rsp, 64)\n",
      "str (rdi, 64), (t00, 32)\n",
      "str (t00, 32), (t01, 64)\n",
      "str (t01, 64), (rbp, 64)\n",
      "sex (-128, 16), (t00, 64)\n",
      "add (rsp, 64), (t00, 64), (t01, 128)\n",
      "and (rsp, 64), (9223372036854775808, 64), (t02, 64)\n",
      "and (t00, 64), (9223372036854775808, 64), (t03, 64)\n",
      "and (t01, 128), (9223372036854775808, 64), (t04, 64)\n",
      "xor (t02, 64), (t04, 64), (t05, 64)\n",
      "xor (t03, 64), (t04, 64), (t06, 64)\n",
      "and (t05, 64), (t06, 64), (t07, 64)\n",
      "bisnz (t07, 64), (of, 8)\n",
      "bisnz (t04, 64), (sf, 8)\n",
      "and (t01, 128), (18446744073709551615, 64), (t08, 64)\n",
      "bisz (t08, 64), (zf, 8)\n",
      "and (t01, 128), (18446744073709551616, 128), (t09, 128)\n",
      "bisnz (t09, 128), (cf, 8)\n",
      "str (t01, 128), (t10, 8)\n",
      "lshr (t10, 8), (4, 8), (t11, 8)\n",
      "xor (t10, 8), (t11, 8), (t10, 8)\n",
      "and (t10, 8), (15, 8), (t11, 8)\n",
      "lshr (38505, 16), (t11, 8), (t12, 16)\n",
      "and (t12, 16), (1, 8), (pf, 8)\n",
      "str (t01, 128), (t13, 64)\n",
      "str (t13, 64), (rsp, 64)\n",
      "str (22, 64), (t00, 64)\n",
      "add (t00, 64), (2122426, 64), (t01, 128)\n",
      "and (t01, 128), (18446744073709551615, 128), (t02, 64)\n",
      "ldm (t02, 64), (t03, 64)\n",
      "str (t03, 64), (rbx, 64)\n",
      "add (40, 64), (fsbase, 64), (t00, 128)\n",
      "and (t00, 128), (18446744073709551615, 128), (t01, 64)\n",
      "ldm (t01, 64), (t02, 64)\n",
      "str (t02, 64), (rax, 64)\n",
      "add (rsp, 64), (120, 64), (t00, 128)\n",
      "and (t00, 128), (18446744073709551615, 128), (t01, 64)\n",
      "stm (rax, 64), (t01, 64)\n",
      "str (rax, 64), (t00, 32)\n",
      "str (rax, 64), (t01, 32)\n",
      "xor (t00, 32), (t01, 32), (t02, 32)\n",
      "and (t02, 32), (2147483648, 32), (t03, 32)\n",
      "str (0, 8), (of, 8)\n",
      "bisnz (t03, 32), (sf, 8)\n",
      "bisz (t02, 32), (zf, 8)\n",
      "str (0, 8), (cf, 8)\n",
      "str (t02, 32), (t04, 8)\n",
      "lshr (t04, 8), (4, 8), (t05, 8)\n",
      "xor (t04, 8), (t05, 8), (t04, 8)\n",
      "and (t04, 8), (15, 8), (t05, 8)\n",
      "lshr (38505, 16), (t05, 8), (t06, 16)\n",
      "and (t06, 16), (1, 8), (pf, 8)\n",
      "str (t02, 32), (t07, 64)\n",
      "str (t07, 64), (rax, 64)\n",
      "str (rdi, 64), (t00, 32)\n",
      "str (rdi, 64), (t01, 32)\n",
      "and (t00, 32), (t01, 32), (t02, 32)\n",
      "and (t02, 32), (2147483648, 32), (t03, 32)\n",
      "str (0, 8), (of, 8)\n",
      "bisnz (t03, 32), (sf, 8)\n",
      "bisz (t02, 32), (zf, 8)\n",
      "str (0, 8), (cf, 8)\n",
      "str (t02, 32), (t04, 8)\n",
      "lshr (t04, 8), (4, 8), (t05, 8)\n",
      "xor (t04, 8), (t05, 8), (t04, 8)\n",
      "and (t04, 8), (15, 8), (t05, 8)\n",
      "lshr (38505, 16), (t05, 8), (t06, 16)\n",
      "and (t06, 16), (1, 8), (pf, 8)\n",
      "bisnz (zf, 8), (t00, 8)\n",
      "jcc (t00, 8), (88, 8)\n"
     ]
    }
   ],
   "source": [
    "from reil.x86.translator import translate\n",
    "from time import process_time, monotonic\n",
    "preload = (process_time(), monotonic())\n",
    "raw_bytes = get_raw_bytes(BIN_PATH, bb.start, bb.end)\n",
    "pretrans = (process_time(), monotonic())\n",
    "reil_bb = list(il_ins for nat_ins in translate(raw_bytes, 0x0, x86_64=True) for il_ins in nat_ins.il_instructions)\n",
    "fin = (process_time(), monotonic())\n",
    "print(\"The REIL translation of that basic block has {} instructions\".format(len(reil_bb)))\n",
    "a = ((pretrans[0] - preload[0]) * 1000, (pretrans[1] - preload[1]) * 1000)\n",
    "b = ((fin[0] - pretrans[0]) * 1000, (fin[1] - pretrans[1]) * 1000)\n",
    "print(\"It took {1}{2:.2f}{0} CPU-ms ({1}{3:.2f}{0} wall-ms) to load raw instructions and {1}{4:.2f}{0} CPU-ms ({1}{5:.2f}{0} wall-ms) to translate them\\x1b[0m\".format('\\u001b[0m', '\\u001b[32m', a[0], a[1], b[0], b[1]))\n",
    "for ins in reil_bb:\n",
    "    print(str(ins))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "It works! Note the notation used for operands here is `([reg name or immediate], [width])`. Also note that you're looking at a string representation of a nicely-designed Python object, so playing with these instructions should be pretty easy.\n",
    "\n",
    "REIL is clearly very RISC-y, i.e. needs a lot of instructions to do what CISC-y ISAs like x86 can do in one instruction (hence a 77 REIL instruction long translation of 12 x86 instructions. This isn't really an issue for us (we're not storing the instructions, just executing them), but it is a notable observation.\n",
    "\n",
    "Thankfully, this translator library preserves the relationship between original instrunctions and the REIL instructions they're translated into. We could use this to blacklist particular instructions, or just to collect statistics."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0x00: push r12\t[2 REILs]\n",
      "   = sub (rsp, 64), (8, 64), (rsp, 64)\n",
      "   = stm (r12, 64), (rsp, 64)\n",
      "0x02: push rbp\t[2 REILs]\n",
      "   = sub (rsp, 64), (8, 64), (rsp, 64)\n",
      "   = stm (rbp, 64), (rsp, 64)\n",
      "0x03: mov edx, 5\t[2 REILs]\n",
      "   = str (5, 32), (t00, 64)\n",
      "   = str (t00, 64), (rdx, 64)\n",
      "0x08: push rbx\t[2 REILs]\n",
      "   = sub (rsp, 64), (8, 64), (rsp, 64)\n",
      "   = stm (rbx, 64), (rsp, 64)\n",
      "0x09: mov ebp, edi\t[3 REILs]\n",
      "   = str (rdi, 64), (t00, 32)\n",
      "   = str (t00, 32), (t01, 64)\n",
      "   = str (t01, 64), (rbp, 64)\n",
      "0x0b: add rsp, -0x80\t[22 REILs]\n",
      "   = sex (-128, 16), (t00, 64)\n",
      "   = add (rsp, 64), (t00, 64), (t01, 128)\n",
      "   = and (rsp, 64), (9223372036854775808, 64), (t02, 64)\n",
      "   = and (t00, 64), (9223372036854775808, 64), (t03, 64)\n",
      "   = and (t01, 128), (9223372036854775808, 64), (t04, 64)\n",
      "   = xor (t02, 64), (t04, 64), (t05, 64)\n",
      "   = xor (t03, 64), (t04, 64), (t06, 64)\n",
      "   = and (t05, 64), (t06, 64), (t07, 64)\n",
      "   = bisnz (t07, 64), (of, 8)\n",
      "   = bisnz (t04, 64), (sf, 8)\n",
      "   = and (t01, 128), (18446744073709551615, 64), (t08, 64)\n",
      "   = bisz (t08, 64), (zf, 8)\n",
      "   = and (t01, 128), (18446744073709551616, 128), (t09, 128)\n",
      "   = bisnz (t09, 128), (cf, 8)\n",
      "   = str (t01, 128), (t10, 8)\n",
      "   = lshr (t10, 8), (4, 8), (t11, 8)\n",
      "   = xor (t10, 8), (t11, 8), (t10, 8)\n",
      "   = and (t10, 8), (15, 8), (t11, 8)\n",
      "   = lshr (38505, 16), (t11, 8), (t12, 16)\n",
      "   = and (t12, 16), (1, 8), (pf, 8)\n",
      "   = str (t01, 128), (t13, 64)\n",
      "   = str (t13, 64), (rsp, 64)\n",
      "0x0f: mov rbx, qword ptr [rip + 0x2062ba]\t[5 REILs]\n",
      "   = str (22, 64), (t00, 64)\n",
      "   = add (t00, 64), (2122426, 64), (t01, 128)\n",
      "   = and (t01, 128), (18446744073709551615, 128), (t02, 64)\n",
      "   = ldm (t02, 64), (t03, 64)\n",
      "   = str (t03, 64), (rbx, 64)\n",
      "0x16: mov rax, qword ptr fs:[0x28]\t[4 REILs]\n",
      "   = add (40, 64), (fsbase, 64), (t00, 128)\n",
      "   = and (t00, 128), (18446744073709551615, 128), (t01, 64)\n",
      "   = ldm (t01, 64), (t02, 64)\n",
      "   = str (t02, 64), (rax, 64)\n",
      "0x1f: mov qword ptr [rsp + 0x78], rax\t[3 REILs]\n",
      "   = add (rsp, 64), (120, 64), (t00, 128)\n",
      "   = and (t00, 128), (18446744073709551615, 128), (t01, 64)\n",
      "   = stm (rax, 64), (t01, 64)\n",
      "0x24: xor eax, eax\t[16 REILs]\n",
      "   = str (rax, 64), (t00, 32)\n",
      "   = str (rax, 64), (t01, 32)\n",
      "   = xor (t00, 32), (t01, 32), (t02, 32)\n",
      "   = and (t02, 32), (2147483648, 32), (t03, 32)\n",
      "   = str (0, 8), (of, 8)\n",
      "   = bisnz (t03, 32), (sf, 8)\n",
      "   = bisz (t02, 32), (zf, 8)\n",
      "   = str (0, 8), (cf, 8)\n",
      "   = str (t02, 32), (t04, 8)\n",
      "   = lshr (t04, 8), (4, 8), (t05, 8)\n",
      "   = xor (t04, 8), (t05, 8), (t04, 8)\n",
      "   = and (t04, 8), (15, 8), (t05, 8)\n",
      "   = lshr (38505, 16), (t05, 8), (t06, 16)\n",
      "   = and (t06, 16), (1, 8), (pf, 8)\n",
      "   = str (t02, 32), (t07, 64)\n",
      "   = str (t07, 64), (rax, 64)\n",
      "0x26: test edi, edi\t[14 REILs]\n",
      "   = str (rdi, 64), (t00, 32)\n",
      "   = str (rdi, 64), (t01, 32)\n",
      "   = and (t00, 32), (t01, 32), (t02, 32)\n",
      "   = and (t02, 32), (2147483648, 32), (t03, 32)\n",
      "   = str (0, 8), (of, 8)\n",
      "   = bisnz (t03, 32), (sf, 8)\n",
      "   = bisz (t02, 32), (zf, 8)\n",
      "   = str (0, 8), (cf, 8)\n",
      "   = str (t02, 32), (t04, 8)\n",
      "   = lshr (t04, 8), (4, 8), (t05, 8)\n",
      "   = xor (t04, 8), (t05, 8), (t04, 8)\n",
      "   = and (t04, 8), (15, 8), (t05, 8)\n",
      "   = lshr (38505, 16), (t05, 8), (t06, 16)\n",
      "   = and (t06, 16), (1, 8), (pf, 8)\n",
      "0x28: je 0x58\t[2 REILs]\n",
      "   = bisnz (zf, 8), (t00, 8)\n",
      "   = jcc (t00, 8), (88, 8)\n"
     ]
    }
   ],
   "source": [
    "natives = translate(raw_bytes, 0x0, x86_64=True)\n",
    "for nat_ins in natives:\n",
    "    print(\"0x{:02x}: {}\\t[{} REILs]\".format(nat_ins.address, nat_ins.mnemonic, len(nat_ins.il_instructions)))\n",
    "    for reil_ins in nat_ins.il_instructions:\n",
    "        print(\"   = \" + str(reil_ins))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Emulator code\n",
    "\n",
    "**NOTE: This is the original version of the emulator code, preserved for posterity. The most recent version can be found in `util/acevm.py`**"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "from enum import Enum\n",
    "class REILRegContext(Enum):\n",
    "    \"\"\"\n",
    "    Enumerated type representing different possible startup register contexts\n",
    "    \"\"\"\n",
    "    # Undefined/custom (used when user provides context)\n",
    "    undefined = 0\n",
    "    # All registers = 0 \n",
    "    zeros = 1\n",
    "    # All registers = 1\n",
    "    ones = 2\n",
    "    # All registers = 1,073,741,823 (0x3FFFFFFF, or half of the 32-bit signed max)\n",
    "    halfmax_signed = 3\n",
    "    # All registers = 2,147,483,647 (0x7FFFFFFF, or half of the 32-bit unsigned max)\n",
    "    halfmax_unsigned = 4\n",
    "    # All registers = -1,073,741,823 (0xC0000001, or half of the 32-bit signed min)\n",
    "    halfmin_signed = 5\n",
    "    # All registers = 0x55555555 (0b01010101010101010101010101010101)\n",
    "    bitweave_one = 6\n",
    "    # All registers = 0x0F0F0F0F (0b00001111000011110000111100001111)\n",
    "    bitweave_four = 7\n",
    "    # Register values count up from zero\n",
    "    countup = 8\n",
    "    # Register values count down from 31\n",
    "    countdown = 9\n",
    "    # Random permutations (see implementation)\n",
    "    random1 = 10\n",
    "    random2 = 11\n",
    "    random3 = 12\n",
    "    random4 = 13\n",
    "    \n",
    "class REILMemContext(Enum):\n",
    "    \"\"\"\n",
    "    Enumerated type representing different possible startup memory contexts\n",
    "    \"\"\"\n",
    "    # Undefined/custom (used when user provides context)\n",
    "    undefined = 0\n",
    "    # All addresses = 0\n",
    "    zeros = 1\n",
    "    # ...\n",
    "    # TODO: determine if other memory contexts are helpful\n",
    "    # ...\n",
    "    # All memory cells have their address as their value\n",
    "    address = 2\n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [],
   "source": [
    "import random\n",
    "from reil.definitions import ImmediateOperand, TemporaryOperand, RegisterOperand, _opcode_to_string\n",
    "\n",
    "class REILApproximateVM():\n",
    "    \"\"\"\n",
    "    \"Approximate\" virtual machine for REIL. Designed for fast collection of context changes, not correct execution\n",
    "    \"\"\"\n",
    "    def __init__(self, reg_context, mem_context, dynamic_mem = True):\n",
    "        \"\"\"\n",
    "        Constructor\n",
    "        \"\"\"\n",
    "        # Memory setup\n",
    "        self.mem_context = mem_context\n",
    "        self.dynamic_mem = dynamic_mem\n",
    "        self.memory = {}\n",
    "        \n",
    "        # Register setup\n",
    "        X86_REG_NAMES = ['al', 'ah', 'bl', 'bh', 'cl', 'ch', 'dl', 'dh', 'sil', 'dil', 'bpl', 'spl', 'r8b', 'r9b', 'r10b', 'r11b', 'r12b', 'r13b', 'r14b', 'r15b', 'ax', 'bx', 'cx', 'dx', 'si', 'di', 'bp', 'sp', 'r8w', 'r9w', 'r10w', 'r11w', 'r12w', 'r13w', 'r14w', 'r15w', 'eax', 'ebx', 'ecx', 'edx', 'esi', 'edi', 'ebp', 'esp', 'r8d', 'r9d', 'r10d', 'r11d', 'r12d', 'r13d', 'r14d', 'r15d', 'rax', 'rbx', 'rcx', 'rdx', 'rsi', 'rdi', 'rbp', 'rsp', 'r8', 'r9', 'r10', 'r11', 'r12', 'r13', 'r14', 'r15', 'rip']\n",
    "        NUM_T_REGS = 32\n",
    "        NUM_N_REGS = len(X86_REG_NAMES)\n",
    "        self.reg_context = reg_context\n",
    "        n_regs = {}\n",
    "        \n",
    "        \n",
    "        if not isinstance(reg_context, REILRegContext) and hasattr(reg_context, \"__getitem__\"):\n",
    "            # Allows user to provide array of registers for custom contexts\n",
    "            self.reg_context = REILRegContext.undefined\n",
    "            self.t_regs = reg_context\n",
    "            self.n_regs = dict(zip(X86_REG_NAMES, reg_context))\n",
    "        elif reg_context == REILRegContext.zeros:\n",
    "            self.t_regs = [0] * NUM_T_REGS\n",
    "            self.n_regs = dict(zip(X86_REG_NAMES, [0] * NUM_N_REGS))\n",
    "        elif reg_context == REILRegContext.ones:\n",
    "            self.t_regs = [1] * NUM_T_REGS\n",
    "            self.n_regs = dict(zip(X86_REG_NAMES, [1] * NUM_N_REGS))\n",
    "        elif reg_context == REILRegContext.halfmax_signed:\n",
    "            self.t_regs = [0x3FFFFFFF] * NUM_T_REGS\n",
    "            self.n_regs = dict(zip(X86_REG_NAMES, [0x3FFFFFFF] * NUM_N_REGS))\n",
    "        elif reg_context == REILRegContext.halfmax_unsigned:\n",
    "            self.t_regs = [0x7FFFFFFF] * NUM_T_REGS\n",
    "            self.n_regs = dict(zip(X86_REG_NAMES, [0x7FFFFFFF] * NUM_N_REGS))\n",
    "        elif reg_context == REILRegContext.halfmin_signed:\n",
    "            self.t_regs = [0xC0000001] * NUM_T_REGS\n",
    "            self.n_regs = dict(zip(X86_REG_NAMES, [0xC0000001] * NUM_N_REGS))\n",
    "        elif reg_context == REILRegContext.bitweave_one:\n",
    "            self.t_regs = [0x55555555] * NUM_T_REGS\n",
    "            self.n_regs = dict(zip(X86_REG_NAMES, [0x55555555] * NUM_N_REGS))\n",
    "        elif reg_context == REILRegContext.bitweave_four:\n",
    "            self.t_regs = [0x0F0F0F0F] * NUM_T_REGS\n",
    "            self.n_regs = dict(zip(X86_REG_NAMES, [0x0F0F0F0F] * NUM_N_REGS))\n",
    "        elif reg_context == REILRegContext.countup:\n",
    "            self.t_regs = list(range(NUM_T_REGS))\n",
    "            self.n_regs = dict(zip(X86_REG_NAMES, list(range(NUM_N_REGS))))\n",
    "        elif reg_context == REILRegContext.countdown:\n",
    "            self.t_regs = list(range(NUM_T_REGS-1, -1, -1))\n",
    "            self.n_regs = dict(zip(X86_REG_NAMES, list(range(NUM_N_REGS-1, -1, -1))))\n",
    "        elif reg_context == REILRegContext.random1:\n",
    "            self.t_regs = REILApproximateVM.__random_context(NUM_T_REGS, 100)\n",
    "            self.n_regs = dict(zip(X86_REG_NAMES, REILApproximateVM.__random_context(NUM_N_REGS, 101)))\n",
    "        elif reg_context == REILRegContext.random2:\n",
    "            self.t_regs = REILApproximateVM.__random_context(NUM_T_REGS, 200)\n",
    "            self.n_regs = dict(zip(X86_REG_NAMES, REILApproximateVM.__random_context(NUM_N_REGS, 201)))\n",
    "        elif reg_context == REILRegContext.random3:\n",
    "            self.t_regs = REILApproximateVM.__random_context(NUM_T_REGS, 300)\n",
    "            self.n_regs = dict(zip(X86_REG_NAMES, REILApproximateVM.__random_context(NUM_N_REGS, 301)))\n",
    "        elif reg_context == REILRegContext.random4:\n",
    "            self.t_regs = REILApproximateVM.__random_context(NUM_T_REGS, 400)\n",
    "            self.n_regs = dict(zip(X86_REG_NAMES, REILApproximateVM.__random_context(NUM_N_REGS, 401)))\n",
    "        else:\n",
    "            raise ValueError(\"Invalid register context\")\n",
    "    \n",
    "    @classmethod\n",
    "    def __random_context(cls, num_regs, seed):\n",
    "        \"\"\"\n",
    "        Deterministic random context generator\n",
    "        \"\"\"\n",
    "        t_regs = [0] * num_regs\n",
    "        random.seed(seed)\n",
    "        for s in range(num_regs):\n",
    "            t_regs[s] = random.randint(-1073741823, 1073741823)\n",
    "        return t_regs\n",
    "    \n",
    "    def __set_reg(self, value, reg):\n",
    "        \"\"\"\n",
    "        Stores a value in a register\n",
    "        \"\"\"\n",
    "        if isinstance(reg, TemporaryOperand):\n",
    "            self.t_regs[int(reg.name[1:])] = value\n",
    "        elif isinstance(reg, RegisterOperand):\n",
    "            self.n_regs[reg.name] = value\n",
    "            pass\n",
    "        else:\n",
    "            raise ValueError(\"Invalid register provided\")\n",
    "            \n",
    "    def __resolve_op(self, operand):\n",
    "        \"\"\"\n",
    "        Given an operand, return its value\n",
    "        \"\"\"\n",
    "        if isinstance(operand, ImmediateOperand):\n",
    "            return operand.value\n",
    "        elif isinstance(operand, TemporaryOperand):\n",
    "            return self.t_regs[int(operand.name[1:])]\n",
    "        elif isinstance(operand, RegisterOperand):\n",
    "            return self.n_regs[reg.name]\n",
    "        else:\n",
    "            raise ValueError(\"Invalid register provided\")\n",
    "        \n",
    "    #### BEGIN INSTRUCTION IMPLEMENTATION ####\n",
    "    def __add(self, input0, input1, output):\n",
    "        \"\"\"\n",
    "        Adds the two values given in the first and second operand and writes the result to the third operand. \n",
    "        The input operands can be literals and register values. The output operand must be a register.\n",
    "        \"\"\"\n",
    "        self.__set_reg(self.__resolve_op(input0) + self.__resolve_op(input1), output)\n",
    "        return\n",
    "    \n",
    "    def __and(self, input0, input1, output):\n",
    "        \"\"\"\n",
    "        Binary AND operation that connects the first two operands and stores the result in the third operand. \n",
    "        The input operands can be literals and register values. The output operand must be a register.\n",
    "        \"\"\"\n",
    "        self.__set_reg(self.__resolve_op(input0) & self.__resolve_op(input1), output)\n",
    "        return\n",
    "    \n",
    "    def __bisz(self, input0, input1, output):\n",
    "        \"\"\"\n",
    "        Sets a flag depending on whether another value is zero. \n",
    "        The input operand can be a literal or a register value. The output operand is a register.\n",
    "        \"\"\"\n",
    "        self.__set_reg(1 if self.__resolve_op(input0) == 0 else 0, output)\n",
    "        return\n",
    "        \n",
    "    def __bsh(self, input0, input1, output):\n",
    "        \"\"\"\n",
    "        Performs a logical shift on a value. If the second operand is positive, the shift is a left-shift. \n",
    "        If the second operand is negative, the shift is a right-shift. The two input operands can be either \n",
    "        registers or literals while the output operand must be a register.\n",
    "        \"\"\"\n",
    "        if self.__resolve_op(input1) > 0:\n",
    "            self.__set_reg(self.__resolve_op(input0) << self.__resolve_op(input1), output)\n",
    "        else:\n",
    "            self.__set_reg(self.__resolve_op(input0) >> self.__resolve_op(input1), output)\n",
    "        return\n",
    "    \n",
    "    def __div(self, input0, input1, output):\n",
    "        \"\"\"\n",
    "        Performs an unsigned division on the two input operands. The first input operand is the dividend, \n",
    "        the second input operand is the divisor. The two input operands can be either registers or literals \n",
    "        while the output operand must be a register.\n",
    "        \n",
    "        Imp. Note: output is zero on divide-by-zero\n",
    "        \"\"\"\n",
    "        try:\n",
    "            self.__set_reg(self.__resolve_op(input0) // self.__resolve_op(input1), output)\n",
    "        except ZeroDivisionError:\n",
    "            self.__set_reg(0, output)\n",
    "        return\n",
    "    \n",
    "    def __jcc(self, input0, input1, output):\n",
    "        \"\"\"\n",
    "        Conditional jump. Not implemented.\n",
    "        \"\"\"\n",
    "        pass\n",
    "    \n",
    "    def __ldm(self, input0, input1, output):\n",
    "        \"\"\"\n",
    "        Loads a value from memory. The first operand specifies the address to read from. It can be either \n",
    "        a register or a literal. The third operand must be a register where the loaded value is stored. \n",
    "        The size of the third operand determines how many bytes are read from memory.\n",
    "        \n",
    "        Imp. Note: we only read the address specifed, nothing beyond that\n",
    "        \"\"\"\n",
    "        # If dynamic memory is on, we check if that address has been written to yet\n",
    "        if self.dynamic_mem:\n",
    "            saddr = str(self.__resolve_op(input0))\n",
    "            try:\n",
    "                self.__set_reg(self.memory[saddr], output)\n",
    "            except KeyError:\n",
    "                # if it hasn't been written to, we just return the address as the value\n",
    "                # TODO: IMPLEMENT OTHER MemContexts\n",
    "                self.__set_reg(self.__resolve_op(input0), output)\n",
    "        else:\n",
    "            # if dynamic memory is off, we just return the address as the value\n",
    "            self.__set_reg(self.__resolve_op(input0), output)\n",
    "        return\n",
    "    \n",
    "    def __mod(self, input0, input1, output):\n",
    "        \"\"\"\n",
    "        Performs a modulo operation on the first two operands. The two input operands can be either registers \n",
    "        or literals while the output operand must be a register.\n",
    "        \n",
    "        Imp. Note: output is zero on divide-by-zero\n",
    "        \"\"\"\n",
    "        try:\n",
    "            self.__set_reg(self.__resolve_op(input0) % self.__resolve_op(input1), output)\n",
    "        except ZeroDivisionError:\n",
    "            self.__set_reg(0, output)\n",
    "        return\n",
    "    \n",
    "    def __mul(self, input0, input1, output):\n",
    "        \"\"\"\n",
    "        Performs an unsigned multiplication on the two input operands. The two input operands can be either \n",
    "        registers or literals while the output operand must be a register.\n",
    "        \"\"\"\n",
    "        self.__set_reg(self.__resolve_op(input0) * self.__resolve_op(input1), output)\n",
    "        return\n",
    "        \n",
    "    def __nop(self, input0, input1, output):\n",
    "        \"\"\"\n",
    "        Does nothing.\n",
    "        \"\"\"\n",
    "        pass\n",
    "    \n",
    "    def __or(self, input0, input1, output):\n",
    "        \"\"\"\n",
    "        Binary OR operation that connects the first two operands and stores the result in the third operand. \n",
    "        The input operands can be literals and register values. The output operand must be a register.\n",
    "        \"\"\"\n",
    "        self.__set_reg(self.__resolve_op(input0) | self.__resolve_op(input1), output)\n",
    "        return\n",
    "    \n",
    "    def __stm(self, input0, input1, output):\n",
    "        \"\"\"\n",
    "        Stores a value to memory. The first operand is the register value or literal to be stored in memory. \n",
    "        The third operand is the register value or literal that contains the memory address where the value is stored. \n",
    "        The size of the first operand determines the number of bytes to be written to memory.\n",
    "        \"\"\"\n",
    "        # Only does anything if dynamic memory is on\n",
    "        if self.dynamic_mem:\n",
    "            self.memory[str(self.__resolve_op(output))] = self.__resolve_op(input0)\n",
    "        return\n",
    "    \n",
    "    def __str(self, input0, input1, output):\n",
    "        \"\"\"\n",
    "        Copies a value to a register. The input operand can be either a literal or a register. The output operand must \n",
    "        be a register. If the output operand is of a larger size than the input operand, the input is zero-extended.\n",
    "        \"\"\"\n",
    "        self.__set_reg(self.__resolve_op(input0), output)\n",
    "        return\n",
    "    \n",
    "    def __sex(self, input0, input1, output):\n",
    "        \"\"\"\n",
    "        Functionally identical to STR in this implementation\n",
    "        \"\"\"\n",
    "        self.__set_reg(self.__resolve_op(input0), output)\n",
    "        return\n",
    "    \n",
    "    def __sub(self, input0, input1, output):\n",
    "        \"\"\"\n",
    "        Subtracts the second input operand from the first input operand and writes the result to the output operand.\n",
    "        The input operands can be literals and register values. The output operand must be a register.\n",
    "        \"\"\"\n",
    "        self.__set_reg(self.__resolve_op(input0) - self.__resolve_op(input1), output)\n",
    "        return \n",
    "    \n",
    "    def __undef(self, input0, input1, output):\n",
    "        \"\"\"\n",
    "        Flags a register value as undefined. Not implemented.\n",
    "        \"\"\"\n",
    "        pass\n",
    "    \n",
    "    def __unkn(self, input0, input1, output):\n",
    "        \"\"\"\n",
    "        Untranslatable native instruction placeholder. Does nothing.\n",
    "        \"\"\"\n",
    "        pass\n",
    "    \n",
    "    def __xor(self, input0, input1, output):\n",
    "        \"\"\"\n",
    "        Binary XOR operation that connects the first two operands and stores the result in the third operand. \n",
    "        The input operands can be literals and register values. The output operand must be a register.\n",
    "        \"\"\"\n",
    "        self.__set_reg(self.__resolve_op(input0) ^ self.__resolve_op(input1), output)\n",
    "        return \n",
    "    \n",
    "    def __bisnz(self, input0, input1, output):\n",
    "        \"\"\"\n",
    "        Sets a flag depending on whether another value is nonzero. The input operand can be a literal or \n",
    "        a register value. The output operand is a register.\n",
    "        \"\"\"\n",
    "        # Assuming flag = 1 if nonzero\n",
    "        self.__set_reg(0 if self.__resolve_op(input0) == 0 else 1, output)\n",
    "        return\n",
    "    \n",
    "    def __equ(self, input0, input1, output):\n",
    "        \"\"\"\n",
    "        Sets a flag depending on whether another two values are equal. The input operands can be literal or \n",
    "        register values. The output operand is a register.\n",
    "        \"\"\"\n",
    "        # Assuming flag = 1 if equal\n",
    "        self.__set_reg(1 if self.__resolve_op(input0) == self.__resolve_op(input1) else 0, output)\n",
    "        return\n",
    "    \n",
    "    def __lshl(self, input0, input1, output):\n",
    "        \"\"\"\n",
    "        Performs a logical left shift on a value. The two input operands can be either registers or literals \n",
    "        while the output operand must be a register.\n",
    "        \"\"\"\n",
    "        self.__set_reg(self.__resolve_op(input0) << self.__resolve_op(input1), output)\n",
    "        return\n",
    "    \n",
    "    def __lshr(self, input0, input1, output):\n",
    "        \"\"\"\n",
    "        Performs a logical right shift on a value. The two input operands can be either registers or literals \n",
    "        while the output operand must be a register.\n",
    "        \"\"\"\n",
    "        self.__set_reg(self.__resolve_op(input0) >> self.__resolve_op(input1), output)\n",
    "        return\n",
    "    \n",
    "    def __ashr(self, input0, input1, output):\n",
    "        #TODO implement?\n",
    "        self.__lshr(self, input0, input1, output)\n",
    "        return\n",
    "    \n",
    "    #### END INSTRUCTION IMPLEMENTATION ####\n",
    "    \n",
    "    def execute(self, instruction):\n",
    "        \"\"\"\n",
    "        Takes in a single REIL instruction and executes it in the approximate virtual machine\n",
    "        \"\"\"\n",
    "        op = getattr(self, \"_REILApproximateVM__\" + _opcode_to_string(instruction.opcode))\n",
    "        op(instruction.input0, instruction.input1, instruction.output)\n",
    "        #print(op)\n",
    "        return\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Emulator Testing\n",
    "\n",
    "We'll now try running a simple program that stores two numbers in temp registers and adds them to a third."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]\n",
      "str (33, 32), (t01, 32)\n",
      "[0, 33, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]\n",
      "str (3, 32), (t02, 32)\n",
      "[0, 33, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]\n",
      "add (t01, 32), (t02, 32), (t03, 32)\n",
      "[0, 33, 3, 36, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]\n"
     ]
    }
   ],
   "source": [
    "from reil.definitions import Instruction, ADD, SUB, STR\n",
    "# Test some instructions\n",
    "instructions = [];\n",
    "instructions.append(Instruction(STR, ImmediateOperand(33, 32), None, TemporaryOperand(1, 32)))\n",
    "instructions.append(Instruction(STR, ImmediateOperand(3, 32), None, TemporaryOperand(2, 32)))\n",
    "instructions.append(Instruction(ADD, TemporaryOperand(1, 32), TemporaryOperand(2, 32), TemporaryOperand(3, 32)))\n",
    "\n",
    "# Setup the VM\n",
    "ravm = REILApproximateVM(REILRegContext.zeros, REILMemContext.address)\n",
    "\n",
    "for ins in instructions:\n",
    "    print(ravm.t_regs)\n",
    "    print(ins)\n",
    "    ravm.execute(ins)\n",
    "    \n",
    "print(ravm.t_regs)\n",
    "\n",
    "assert(ravm.t_regs[1:4] == [33, 3, 36])"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Now we'll try running the example basic block that we translated earlier"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "sub (rsp, 64), (8, 64), (rsp, 64)\n",
      "stm (r12, 64), (rsp, 64)\n",
      "sub (rsp, 64), (8, 64), (rsp, 64)\n",
      "stm (rbp, 64), (rsp, 64)\n",
      "str (5, 32), (t00, 64)\n",
      "str (t00, 64), (rdx, 64)\n",
      "sub (rsp, 64), (8, 64), (rsp, 64)\n",
      "stm (rbx, 64), (rsp, 64)\n",
      "str (rdi, 64), (t00, 32)\n",
      "str (t00, 32), (t01, 64)\n",
      "str (t01, 64), (rbp, 64)\n",
      "sex (-128, 16), (t00, 64)\n",
      "add (rsp, 64), (t00, 64), (t01, 128)\n",
      "and (rsp, 64), (9223372036854775808, 64), (t02, 64)\n",
      "and (t00, 64), (9223372036854775808, 64), (t03, 64)\n",
      "and (t01, 128), (9223372036854775808, 64), (t04, 64)\n",
      "xor (t02, 64), (t04, 64), (t05, 64)\n",
      "xor (t03, 64), (t04, 64), (t06, 64)\n",
      "and (t05, 64), (t06, 64), (t07, 64)\n",
      "bisnz (t07, 64), (of, 8)\n",
      "bisnz (t04, 64), (sf, 8)\n",
      "and (t01, 128), (18446744073709551615, 64), (t08, 64)\n",
      "bisz (t08, 64), (zf, 8)\n",
      "and (t01, 128), (18446744073709551616, 128), (t09, 128)\n",
      "bisnz (t09, 128), (cf, 8)\n",
      "str (t01, 128), (t10, 8)\n",
      "lshr (t10, 8), (4, 8), (t11, 8)\n",
      "xor (t10, 8), (t11, 8), (t10, 8)\n",
      "and (t10, 8), (15, 8), (t11, 8)\n",
      "lshr (38505, 16), (t11, 8), (t12, 16)\n",
      "and (t12, 16), (1, 8), (pf, 8)\n",
      "str (t01, 128), (t13, 64)\n",
      "str (t13, 64), (rsp, 64)\n",
      "str (22, 64), (t00, 64)\n",
      "add (t00, 64), (2122426, 64), (t01, 128)\n",
      "and (t01, 128), (18446744073709551615, 128), (t02, 64)\n",
      "ldm (t02, 64), (t03, 64)\n",
      "str (t03, 64), (rbx, 64)\n",
      "add (40, 64), (fsbase, 64), (t00, 128)\n",
      "and (t00, 128), (18446744073709551615, 128), (t01, 64)\n",
      "ldm (t01, 64), (t02, 64)\n",
      "str (t02, 64), (rax, 64)\n",
      "add (rsp, 64), (120, 64), (t00, 128)\n",
      "and (t00, 128), (18446744073709551615, 128), (t01, 64)\n",
      "stm (rax, 64), (t01, 64)\n",
      "str (rax, 64), (t00, 32)\n",
      "str (rax, 64), (t01, 32)\n",
      "xor (t00, 32), (t01, 32), (t02, 32)\n",
      "and (t02, 32), (2147483648, 32), (t03, 32)\n",
      "str (0, 8), (of, 8)\n",
      "bisnz (t03, 32), (sf, 8)\n",
      "bisz (t02, 32), (zf, 8)\n",
      "str (0, 8), (cf, 8)\n",
      "str (t02, 32), (t04, 8)\n",
      "lshr (t04, 8), (4, 8), (t05, 8)\n",
      "xor (t04, 8), (t05, 8), (t04, 8)\n",
      "and (t04, 8), (15, 8), (t05, 8)\n",
      "lshr (38505, 16), (t05, 8), (t06, 16)\n",
      "and (t06, 16), (1, 8), (pf, 8)\n",
      "str (t02, 32), (t07, 64)\n",
      "str (t07, 64), (rax, 64)\n",
      "str (rdi, 64), (t00, 32)\n",
      "str (rdi, 64), (t01, 32)\n",
      "and (t00, 32), (t01, 32), (t02, 32)\n",
      "and (t02, 32), (2147483648, 32), (t03, 32)\n",
      "str (0, 8), (of, 8)\n",
      "bisnz (t03, 32), (sf, 8)\n",
      "bisz (t02, 32), (zf, 8)\n",
      "str (0, 8), (cf, 8)\n",
      "str (t02, 32), (t04, 8)\n",
      "lshr (t04, 8), (4, 8), (t05, 8)\n",
      "xor (t04, 8), (t05, 8), (t04, 8)\n",
      "and (t04, 8), (15, 8), (t05, 8)\n",
      "lshr (38505, 16), (t05, 8), (t06, 16)\n",
      "and (t06, 16), (1, 8), (pf, 8)\n",
      "bisnz (zf, 8), (t00, 8)\n",
      "jcc (t00, 8), (88, 8)\n",
      "[0, 0, 0, 0, 0, 0, 38505, 0, 18446744073709551488, 18446744073709551616, 120, 8, 150, -128, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]\n"
     ]
    }
   ],
   "source": [
    "# Setup the VM\n",
    "ravm = REILApproximateVM(REILRegContext.countup, REILMemContext.address)\n",
    "\n",
    "for ins in reil_bb:\n",
    "    #print(ravm.t_regs)\n",
    "    print(ins)\n",
    "    ravm.execute(ins)\n",
    "    \n",
    "print(ravm.t_regs)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.7"
  },
  "varInspector": {
   "cols": {
    "lenName": 16,
    "lenType": 16,
    "lenVar": 40
   },
   "kernels_config": {
    "python": {
     "delete_cmd_postfix": "",
     "delete_cmd_prefix": "del ",
     "library": "var_list.py",
     "varRefreshCmd": "print(var_dic_list())"
    },
    "r": {
     "delete_cmd_postfix": ") ",
     "delete_cmd_prefix": "rm(",
     "library": "var_list.r",
     "varRefreshCmd": "cat(var_dic_list()) "
    }
   },
   "types_to_exclude": [
    "module",
    "function",
    "builtin_function_or_method",
    "instance",
    "_Feature"
   ],
   "window_display": false
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
