# Dadda-Multiplier-16bit-implementation
16bit Tree Multiplier implementation with Dadda reduction

korean description:
https://verilog-hdl-design.tistory.com/entry/Dadda-Multiplier-16bit
