Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Thu Nov 29 14:26:21 2018
| Host             : SUN-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file Top_Wrapper_power_routed.rpt -pb Top_Wrapper_power_summary_routed.pb -rpx Top_Wrapper_power_routed.rpx
| Design           : Top_Wrapper
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 64.080 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 63.578                           |
| Device Static (W)        | 0.502                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    13.349 |     5886 |       --- |             --- |
|   LUT as Logic |    12.131 |     3409 |     20800 |           16.39 |
|   CARRY4       |     0.988 |      621 |      8150 |            7.62 |
|   Register     |     0.194 |      840 |     41600 |            2.02 |
|   F7/F8 Muxes  |     0.030 |       18 |     32600 |            0.06 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |      133 |       --- |             --- |
| Signals        |    15.611 |     4911 |       --- |             --- |
| Block RAM      |     0.368 |       25 |        50 |           50.00 |
| DSPs           |    28.075 |       32 |        90 |           35.56 |
| I/O            |     6.174 |       32 |       106 |           30.19 |
| Static Power   |     0.502 |          |           |                 |
| Total          |    64.080 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    57.740 |      57.391 |      0.349 |
| Vccaux    |       1.800 |     0.279 |       0.226 |      0.053 |
| Vcco33    |       3.300 |     1.743 |       1.742 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.051 |       0.033 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| Top_Wrapper                                      |    63.578 |
|   MSM                                            |     0.107 |
|   NSM                                            |     0.010 |
|   S                                              |     0.125 |
|     Bit17Counter                                 |     0.125 |
|     CounterScore0                                |    <0.001 |
|     CounterScore1                                |    <0.001 |
|     Strobe                                       |     0.000 |
|   SC                                             |    38.233 |
|     DB                                           |     0.174 |
|       Time                                       |     0.160 |
|         Bit27Counter                             |     0.155 |
|         TimeCounter                              |     0.004 |
|     DS                                           |    33.725 |
|       circle                                     |    33.107 |
|     EM                                           |     0.543 |
|       CounterEagle                               |     0.383 |
|     HM                                           |     3.449 |
|       Speed                                      |     3.433 |
|         Counter0                                 |     0.355 |
|         Counter1                                 |     0.361 |
|         Counter2                                 |     0.343 |
|         Counter3                                 |     0.357 |
|         Counter4                                 |     0.332 |
|         Counter5                                 |     0.338 |
|         Counter6                                 |     0.353 |
|         Counter7                                 |     0.362 |
|         Counter8                                 |     0.323 |
|         Counter9                                 |     0.307 |
|     RT                                           |     0.030 |
|       CounterReach                               |     0.030 |
|   TG                                             |     0.158 |
|   VGAW                                           |    18.132 |
|     SL                                           |     5.785 |
|       skull                                      |     2.834 |
|         U0                                       |     2.834 |
|           inst_blk_mem_gen                       |     2.834 |
|             gnbram.gnativebmg.native_blk_mem_gen |     2.834 |
|               valid.cstr                         |     2.834 |
|                 bindec_a.bindec_inst_a           |     0.205 |
|                 has_mux_a.A                      |     1.853 |
|                 ramloop[0].ram.r                 |     0.139 |
|                   prim_init.ram                  |     0.139 |
|                 ramloop[10].ram.r                |     0.017 |
|                   prim_init.ram                  |     0.017 |
|                 ramloop[11].ram.r                |     0.013 |
|                   prim_init.ram                  |     0.013 |
|                 ramloop[12].ram.r                |     0.031 |
|                   prim_init.ram                  |     0.031 |
|                 ramloop[13].ram.r                |     0.016 |
|                   prim_init.ram                  |     0.016 |
|                 ramloop[14].ram.r                |     0.015 |
|                   prim_init.ram                  |     0.015 |
|                 ramloop[15].ram.r                |     0.015 |
|                   prim_init.ram                  |     0.015 |
|                 ramloop[16].ram.r                |     0.017 |
|                   prim_init.ram                  |     0.017 |
|                 ramloop[17].ram.r                |     0.017 |
|                   prim_init.ram                  |     0.017 |
|                 ramloop[18].ram.r                |     0.016 |
|                   prim_init.ram                  |     0.016 |
|                 ramloop[19].ram.r                |     0.016 |
|                   prim_init.ram                  |     0.016 |
|                 ramloop[1].ram.r                 |     0.020 |
|                   prim_init.ram                  |     0.020 |
|                 ramloop[20].ram.r                |     0.016 |
|                   prim_init.ram                  |     0.016 |
|                 ramloop[21].ram.r                |     0.014 |
|                   prim_init.ram                  |     0.014 |
|                 ramloop[22].ram.r                |     0.014 |
|                   prim_init.ram                  |     0.014 |
|                 ramloop[2].ram.r                 |     0.136 |
|                   prim_init.ram                  |     0.136 |
|                 ramloop[3].ram.r                 |     0.029 |
|                   prim_init.ram                  |     0.029 |
|                 ramloop[4].ram.r                 |     0.135 |
|                   prim_init.ram                  |     0.135 |
|                 ramloop[5].ram.r                 |     0.015 |
|                   prim_init.ram                  |     0.015 |
|                 ramloop[6].ram.r                 |     0.018 |
|                   prim_init.ram                  |     0.018 |
|                 ramloop[7].ram.r                 |     0.015 |
|                   prim_init.ram                  |     0.015 |
|                 ramloop[8].ram.r                 |     0.021 |
|                   prim_init.ram                  |     0.021 |
|                 ramloop[9].ram.r                 |     0.017 |
|                   prim_init.ram                  |     0.017 |
|     VI                                           |    12.347 |
|       CounterH                                   |     0.279 |
|       CounterPixal                               |     0.092 |
|       CounterV                                   |     0.034 |
+--------------------------------------------------+-----------+


