[{"DBLP title": "Quality programmable vector processors for approximate computing.", "DBLP authors": ["Swagath Venkataramani", "Vinay K. Chippa", "Srimat T. Chakradhar", "Kaushik Roy", "Anand Raghunathan"], "year": 2013, "MAG papers": [{"PaperId": 2057434193, "PaperTitle": "quality programmable vector processors for approximate computing", "Year": 2013, "CitationCount": 208, "EstimatedCitation": 308, "Affiliations": {"purdue university": 4.0}}], "source": "ES"}, {"DBLP title": "SAGE: self-tuning approximation for graphics engines.", "DBLP authors": ["Mehrzad Samadi", "Janghaeng Lee", "Davoud Anoushe Jamshidi", "Amir Hormati", "Scott A. Mahlke"], "year": 2013, "MAG papers": [{"PaperId": 2170881177, "PaperTitle": "sage self tuning approximation for graphics engines", "Year": 2013, "CitationCount": 205, "EstimatedCitation": 324, "Affiliations": {"university of michigan": 4.0, "google": 1.0}}], "source": "ES"}, {"DBLP title": "Approximate storage in solid-state memories.", "DBLP authors": ["Adrian Sampson", "Jacob Nelson", "Karin Strauss", "Luis Ceze"], "year": 2013, "MAG papers": [{"PaperId": 2033982707, "PaperTitle": "approximate storage in solid state memories", "Year": 2013, "CitationCount": 174, "EstimatedCitation": 177, "Affiliations": {"microsoft": 1.0, "university of washington": 3.0}}], "source": "ES"}, {"DBLP title": "MLP-aware dynamic instruction window resizing for adaptively exploiting both ILP and MLP.", "DBLP authors": ["Yuya Kora", "Kyohei Yamaguchi", "Hideki Ando"], "year": 2013, "MAG papers": [{"PaperId": 1993980790, "PaperTitle": "mlp aware dynamic instruction window resizing for adaptively exploiting both ilp and mlp", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"nagoya university": 3.0}}], "source": "ES"}, {"DBLP title": "TLC: a tag-less cache for reducing dynamic first level cache energy.", "DBLP authors": ["Andreas Sembrant", "Erik Hagersten", "David Black-Schaffer"], "year": 2013, "MAG papers": [{"PaperId": 1975853650, "PaperTitle": "tlc a tag less cache for reducing dynamic first level cache energy", "Year": 2013, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"uppsala university": 3.0}}], "source": "ES"}, {"DBLP title": "Decoupled compressed cache: exploiting spatial locality for energy-optimized compressed caching.", "DBLP authors": ["Somayeh Sardashti", "David A. Wood"], "year": 2013, "MAG papers": [{"PaperId": 2101756288, "PaperTitle": "decoupled compressed cache exploiting spatial locality for energy optimized compressed caching", "Year": 2013, "CitationCount": 68, "EstimatedCitation": 101, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "Exploiting GPU peak-power and performance tradeoffs through reduced effective pipeline latency.", "DBLP authors": ["Syed Zohaib Gilani", "Nam Sung Kim", "Michael J. Schulte"], "year": 2013, "MAG papers": [{"PaperId": 2025567168, "PaperTitle": "exploiting gpu peak power and performance tradeoffs through reduced effective pipeline latency", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"advanced micro devices": 1.0, "university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "A locality-aware memory hierarchy for energy-efficient GPU architectures.", "DBLP authors": ["Minsoo Rhu", "Michael B. Sullivan", "Jingwen Leng", "Mattan Erez"], "year": 2013, "MAG papers": [{"PaperId": 1989061323, "PaperTitle": "a locality aware memory hierarchy for energy efficient gpu architectures", "Year": 2013, "CitationCount": 83, "EstimatedCitation": 144, "Affiliations": {"university of texas at austin": 4.0}}], "source": "ES"}, {"DBLP title": "Divergence-aware warp scheduling.", "DBLP authors": ["Timothy G. Rogers", "Mike O'Connor", "Tor M. Aamodt"], "year": 2013, "MAG papers": [{"PaperId": 2098505406, "PaperTitle": "divergence aware warp scheduling", "Year": 2013, "CitationCount": 111, "EstimatedCitation": 167, "Affiliations": {"university of british columbia": 2.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "Warped gates: gating aware scheduling and power gating for GPGPUs.", "DBLP authors": ["Mohammad Abdel-Majeed", "Daniel Wong", "Murali Annavaram"], "year": 2013, "MAG papers": [{"PaperId": 1996037679, "PaperTitle": "warped gates gating aware scheduling and power gating for gpgpus", "Year": 2013, "CitationCount": 54, "EstimatedCitation": 84, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "Virtually-aged sampling DMR: unifying circuit failure prediction and circuit failure detection.", "DBLP authors": ["Raghuraman Balasubramanian", "Karthikeyan Sankaralingam"], "year": 2013, "MAG papers": [{"PaperId": 2161469101, "PaperTitle": "virtually aged sampling dmr unifying circuit failure prediction and circuit failure detection", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "Use it or lose it: wear-out and lifetime in future chip multiprocessors.", "DBLP authors": ["Hyungjun Kim", "Arseniy Vitkovskiy", "Paul V. Gratz", "Vassos Soteriou"], "year": 2013, "MAG papers": [{"PaperId": 2142699925, "PaperTitle": "use it or lose it wear out and lifetime in future chip multiprocessors", "Year": 2013, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"cyprus university of technology": 2.0, "texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "uDIREC: unified diagnosis and reconfiguration for frugal bypass of NoC faults.", "DBLP authors": ["Ritesh Parikh", "Valeria Bertacco"], "year": 2013, "MAG papers": [{"PaperId": 2067561259, "PaperTitle": "udirec unified diagnosis and reconfiguration for frugal bypass of noc faults", "Year": 2013, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Implicit-storing and redundant-encoding-of-attribute information in error-correction-codes.", "DBLP authors": ["Yiannakis Sazeides", "Emre \u00d6zer", "Danny Kershaw", "Panagiota Nikolaou", "Marios Kleanthous", "Jaume Abella"], "year": 2013, "MAG papers": [{"PaperId": 1994338398, "PaperTitle": "implicit storing and redundant encoding of attribute information in error correction codes", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of cyprus": 3.0, "barcelona supercomputing center": 1.0, "nxp semiconductors": 1.0}}], "source": "ES"}, {"DBLP title": "Linearly compressed pages: a low-complexity, low-latency main memory compression framework.", "DBLP authors": ["Gennady Pekhimenko", "Vivek Seshadri", "Yoongu Kim", "Hongyi Xin", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "year": 2013, "MAG papers": [{"PaperId": 2052201685, "PaperTitle": "linearly compressed pages a low complexity low latency main memory compression framework", "Year": 2013, "CitationCount": 109, "EstimatedCitation": 163, "Affiliations": {"carnegie mellon university": 6.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "RowClone: fast and energy-efficient in-DRAM bulk data copy and initialization.", "DBLP authors": ["Vivek Seshadri", "Yoongu Kim", "Chris Fallin", "Donghyuk Lee", "Rachata Ausavarungnirun", "Gennady Pekhimenko", "Yixin Luo", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "year": 2013, "MAG papers": [{"PaperId": 2170257519, "PaperTitle": "rowclone fast and energy efficient in dram bulk data copy and initialization", "Year": 2013, "CitationCount": 230, "EstimatedCitation": 322, "Affiliations": {"carnegie mellon university": 9.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Quantifying the relationship between the power delivery network and architectural policies in a 3D-stacked memory device.", "DBLP authors": ["Manjunath Shevgoor", "Jung-Sik Kim", "Niladrish Chatterjee", "Rajeev Balasubramonian", "Al Davis", "Aniruddha N. Udipi"], "year": 2013, "MAG papers": [{"PaperId": 2020460319, "PaperTitle": "quantifying the relationship between the power delivery network and architectural policies in a 3d stacked memory device", "Year": 2013, "CitationCount": 44, "EstimatedCitation": 58, "Affiliations": {"university of utah": 4.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "Crank it up or dial it down: coordinated multiprocessor frequency and folding control.", "DBLP authors": ["Augusto Vega", "Alper Buyuktosunoglu", "Heather Hanson", "Pradip Bose", "Srinivasan Ramani"], "year": 2013, "MAG papers": [{"PaperId": 2045587521, "PaperTitle": "crank it up or dial it down coordinated multiprocessor frequency and folding control", "Year": 2013, "CitationCount": 52, "EstimatedCitation": 79, "Affiliations": {"ibm": 5.0}}], "source": "ES"}, {"DBLP title": "Wavelength stealing: an opportunistic approach to channel sharing in multi-chip photonic interconnects.", "DBLP authors": ["Arslan Zulfiqar", "Pranay Koka", "Herb Schwetman", "Mikko H. Lipasti", "Xuezhe Zheng", "Ashok V. Krishnamoorthy"], "year": 2013, "MAG papers": [{"PaperId": 2058607677, "PaperTitle": "wavelength stealing an opportunistic approach to channel sharing in multi chip photonic interconnects", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"oracle corporation": 4.0, "university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "DESC: energy-efficient data exchange using synchronized counters.", "DBLP authors": ["Mahdi Nazm Bojnordi", "Engin Ipek"], "year": 2013, "MAG papers": [{"PaperId": 2033110238, "PaperTitle": "desc energy efficient data exchange using synchronized counters", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of rochester": 2.0}}], "source": "ES"}, {"DBLP title": "Linearizing irregular memory accesses for improved correlated prefetching.", "DBLP authors": ["Akanksha Jain", "Calvin Lin"], "year": 2013, "MAG papers": [{"PaperId": 2051407019, "PaperTitle": "linearizing irregular memory accesses for improved correlated prefetching", "Year": 2013, "CitationCount": 79, "EstimatedCitation": 131, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "RDIP: return-address-stack directed instruction prefetching.", "DBLP authors": ["Aasheesh Kolli", "Ali G. Saidi", "Thomas F. Wenisch"], "year": 2013, "MAG papers": [{"PaperId": 2044851785, "PaperTitle": "rdip return address stack directed instruction prefetching", "Year": 2013, "CitationCount": 35, "EstimatedCitation": 64, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "SHIFT: shared history instruction fetch for lean-core server processors.", "DBLP authors": ["Cansu Kaynak", "Boris Grot", "Babak Falsafi"], "year": 2013, "MAG papers": [{"PaperId": 2136752594, "PaperTitle": "shift shared history instruction fetch for lean core server processors", "Year": 2013, "CitationCount": 41, "EstimatedCitation": 55, "Affiliations": {"ecole polytechnique federale de lausanne": 2.0, "university of edinburgh": 1.0}}], "source": "ES"}, {"DBLP title": "Insertion and promotion for tree-based PseudoLRU last-level caches.", "DBLP authors": ["Daniel A. Jim\u00e9nez"], "year": 2013, "MAG papers": [{"PaperId": 1987367554, "PaperTitle": "insertion and promotion for tree based pseudolru last level caches", "Year": 2013, "CitationCount": 47, "EstimatedCitation": 76, "Affiliations": {"texas a m university": 1.0}}], "source": "ES"}, {"DBLP title": "Imbalanced cache partitioning for balanced data-parallel programs.", "DBLP authors": ["Abhisek Pan", "Vijay S. Pai"], "year": 2013, "MAG papers": [{"PaperId": 2131490969, "PaperTitle": "imbalanced cache partitioning for balanced data parallel programs", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"purdue university": 2.0}}], "source": "ES"}, {"DBLP title": "The reuse cache: downsizing the shared last-level cache.", "DBLP authors": ["Jorge Albericio", "Pablo Ib\u00e1\u00f1ez", "V\u00edctor Vi\u00f1als", "Jos\u00e9 M. Llaber\u00eda"], "year": 2013, "MAG papers": [{"PaperId": 2076675157, "PaperTitle": "the reuse cache downsizing the shared last level cache", "Year": 2013, "CitationCount": 35, "EstimatedCitation": 64, "Affiliations": {"polytechnic university of catalonia": 1.0, "university of zaragoza": 2.0, "university of toronto": 1.0}}], "source": "ES"}, {"DBLP title": "Enabling datacenter servers to scale out economically and sustainably.", "DBLP authors": ["Chao Li", "Yang Hu", "Ruijin Zhou", "Ming Liu", "Longjun Liu", "Jingling Yuan", "Tao Li"], "year": 2013, "MAG papers": [{"PaperId": 1986327994, "PaperTitle": "enabling datacenter servers to scale out economically and sustainably", "Year": 2013, "CitationCount": 37, "EstimatedCitation": 57, "Affiliations": {"university of florida": 5.0, "wuhan university of technology": 1.0, "xi an jiaotong university": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient multiprogramming for multicores with SCAF.", "DBLP authors": ["Timothy Creech", "Aparna Kotha", "Rajeev Barua"], "year": 2013, "MAG papers": [{"PaperId": 1988317096, "PaperTitle": "efficient multiprogramming for multicores with scaf", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of maryland college park": 3.0}}], "source": "ES"}, {"DBLP title": "Allocating rotating registers by scheduling.", "DBLP authors": ["Hongbo Rong", "Hyunchul Park", "Cheng Wang", "Youfeng Wu"], "year": 2013, "MAG papers": [{"PaperId": 2024000605, "PaperTitle": "allocating rotating registers by scheduling", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"intel": 4.0}}], "source": "ES"}, {"DBLP title": "Multi-grain coherence directories.", "DBLP authors": ["Jason Zebchuk", "Babak Falsafi", "Andreas Moshovos"], "year": 2013, "MAG papers": [{"PaperId": 1981951650, "PaperTitle": "multi grain coherence directories", "Year": 2013, "CitationCount": 41, "EstimatedCitation": 62, "Affiliations": {"ecole polytechnique federale de lausanne": 1.0, "university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "BulkCommit: scalable and fast commit of atomic blocks in a lazy multiprocessor environment.", "DBLP authors": ["Xuehai Qian", "Josep Torrellas", "Benjamin Sahelices", "Depei Qian"], "year": 2013, "MAG papers": [{"PaperId": 2092516345, "PaperTitle": "bulkcommit scalable and fast commit of atomic blocks in a lazy multiprocessor environment", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of valladolid": 1.0, "beihang university": 1.0, "university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "Large-reach memory management unit caches.", "DBLP authors": ["Abhishek Bhattacharjee"], "year": 2013, "MAG papers": [{"PaperId": 2093828978, "PaperTitle": "large reach memory management unit caches", "Year": 2013, "CitationCount": 114, "EstimatedCitation": 143, "Affiliations": {"rutgers university": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient management of last-level caches in graphics processors for 3D scene rendering workloads.", "DBLP authors": ["Jayesh Gaur", "Raghuram Srinivasan", "Sreenivas Subramoney", "Mainak Chaudhuri"], "year": 2013, "MAG papers": [{"PaperId": 2161402454, "PaperTitle": "efficient management of last level caches in graphics processors for 3d scene rendering workloads", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"intel": 2.0, "ohio state university": 1.0, "indian institute of technology kanpur": 1.0}}], "source": "ES"}, {"DBLP title": "Energy efficient GPU transactional memory via space-time optimizations.", "DBLP authors": ["Wilson W. L. Fung", "Tor M. Aamodt"], "year": 2013, "MAG papers": [{"PaperId": 2138218143, "PaperTitle": "energy efficient gpu transactional memory via space time optimizations", "Year": 2013, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"university of british columbia": 2.0}}], "source": "ES"}, {"DBLP title": "Kiln: closing the performance gap between systems with and without persistence support.", "DBLP authors": ["Jishen Zhao", "Sheng Li", "Doe Hyun Yoon", "Yuan Xie", "Norman P. Jouppi"], "year": 2013, "MAG papers": [{"PaperId": 2005887179, "PaperTitle": "kiln closing the performance gap between systems with and without persistence support", "Year": 2013, "CitationCount": 201, "EstimatedCitation": 273, "Affiliations": {"ibm": 1.0, "hewlett packard": 1.0, "pennsylvania state university": 2.0, "google": 1.0}}], "source": "ES"}, {"DBLP title": "Aegis: partitioning data block for efficient recovery of stuck-at-faults in phase change memory.", "DBLP authors": ["Jie Fan", "Song Jiang", "Jiwu Shu", "Youhui Zhang", "Weimin Zhen"], "year": 2013, "MAG papers": [{"PaperId": 2137598681, "PaperTitle": "aegis partitioning data block for efficient recovery of stuck at faults in phase change memory", "Year": 2013, "CitationCount": 50, "EstimatedCitation": 72, "Affiliations": {"tsinghua university": 4.0, "wayne state university": 1.0}}], "source": "ES"}, {"DBLP title": "Trace based phase prediction for tightly-coupled heterogeneous cores.", "DBLP authors": ["Shruti Padmanabha", "Andrew Lukefahr", "Reetuparna Das", "Scott A. Mahlke"], "year": 2013, "MAG papers": [{"PaperId": 2000321331, "PaperTitle": "trace based phase prediction for tightly coupled heterogeneous cores", "Year": 2013, "CitationCount": 47, "EstimatedCitation": 70, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "Heterogeneous system coherence for integrated CPU-GPU systems.", "DBLP authors": ["Jason Power", "Arkaprava Basu", "Junli Gu", "Sooraj Puthoor", "Bradford M. Beckmann", "Mark D. Hill", "Steven K. Reinhardt", "David A. Wood"], "year": 2013, "MAG papers": [{"PaperId": 1994999558, "PaperTitle": "heterogeneous system coherence for integrated cpu gpu systems", "Year": 2013, "CitationCount": 98, "EstimatedCitation": 164, "Affiliations": {"advanced micro devices": 6.0, "university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "Meet the walkers: accelerating index traversals for in-memory databases.", "DBLP authors": ["Yusuf Onur Ko\u00e7berber", "Boris Grot", "Javier Picorel", "Babak Falsafi", "Kevin T. Lim", "Parthasarathy Ranganathan"], "year": 2013, "MAG papers": [{"PaperId": 2170794761, "PaperTitle": "meet the walkers accelerating index traversals for in memory databases", "Year": 2013, "CitationCount": 146, "EstimatedCitation": 227, "Affiliations": {"google": 1.0, "ecole polytechnique federale de lausanne": 3.0, "university of edinburgh": 1.0, "hewlett packard": 1.0}}], "source": "ES"}]