-- References: https://vhdlguide.readthedocs.io/en/latest/vhdl/testbench.html

library ieee;
use ieee.std_logic_1164.all;


entity rst_delay_tb is
end rst_delay_tb;

architecture tb of rst_delay_tb is
	 -- inputs    
	signal clk : std_logic := '0';
	signal rst_btn : std_logic := '0';  
	 -- output
    signal rst_on : std_logic;  
	 constant T : time := 20 ns; 
begin

	clk <= not clk after T/2;

    -- connecting testbench signals with rst_delay.vhd
    dut : entity work.rst_delay port map (clk => clk, rst_btn => rst_btn, rst_on => rst_on);

	 -- Generate the test stimulus
  stimulus:
  process begin
  
  wait for 1000 ns;

	 rst_btn  <= not rst_btn after 25*T ;
	 --wait for 25*T;
	 rst_btn  <= not rst_btn;
	 wait for 5*T;
	 rst_btn  <= not rst_btn;
	 wait for 5*T;
	 rst_btn  <= not rst_btn;
	 wait for 5*T;
	 rst_btn  <= not rst_btn;
	 wait for 50*T;
	 rst_btn  <= not rst_btn;
	 wait for 50*T;
	 
	 
	 
	 
	 
	-- '0', '1' after 20 ns, '0' after 500 ns, '1' after 40 ns, '0' after 300 ns,'1' after 20 ns; 
  
	-- Testing complete

  end process stimulus;

end architecture tb ;