{
	"auto_complete":
	{
		"selected_items":
		[
			[
				"tx",
				"tx_fifo_full"
			],
			[
				"tx_fi",
				"tx_fifo_rd"
			],
			[
				"data",
				"data"
			],
			[
				"tx_fifo",
				"tx_fifo_full"
			],
			[
				"bcd",
				"bcd_conv_done"
			],
			[
				"f",
				"fstate"
			],
			[
				"DIGIT",
				"DIGITS"
			],
			[
				"lo",
				"lo_strobe"
			],
			[
				"wire",
				"wire"
			],
			[
				"fre",
				"freq_bcd"
			],
			[
				"Pll",
				"PLL_C"
			],
			[
				"PLL",
				"PLL_K"
			],
			[
				"pll",
				"pll_clk"
			],
			[
				"clk",
				"clk_div"
			],
			[
				"nco",
				"nco_sin_out"
			],
			[
				"in",
				"inclk0x"
			],
			[
				"n",
				"nco_clkout"
			],
			[
				"phase",
				"phase_accum"
			],
			[
				"count",
				"counter_data"
			],
			[
				"quad",
				"quadrature_clk"
			],
			[
				"pll_clk",
				"pll_clkout"
			],
			[
				"pll_cl",
				"pll_clkin"
			],
			[
				"tune",
				"tune_step"
			],
			[
				"up",
				"up_pressed"
			],
			[
				"dow",
				"down_pressed"
			],
			[
				"alw",
				"always_f	always_ff"
			],
			[
				"busy",
				"pll_busy"
			],
			[
				"lo_st",
				"lo_strobe_rdy"
			],
			[
				"coun",
				"counter_param"
			],
			[
				"udate",
				"update_pll"
			],
			[
				"counter",
				"counter_data"
			],
			[
				"scan",
				"scandone"
			],
			[
				"s",
				"scandataout"
			],
			[
				"sc",
				"scanclk"
			],
			[
				"tu",
				"tune_dir"
			],
			[
				"encoder",
				"encoder_a"
			],
			[
				"en",
				"encoder_b"
			],
			[
				"b",
				"b_sync"
			],
			[
				"nco_",
				"nco_clk"
			],
			[
				"nc",
				"nco_lock"
			],
			[
				"sample",
				"sample_count"
			],
			[
				"al",
				"always_f	always_ff"
			],
			[
				"last",
				"last_bit_clk"
			],
			[
				"sample_",
				"sample_count"
			],
			[
				"samp",
				"sample_count"
			],
			[
				"sam",
				"sample_trig"
			],
			[
				"sa",
				"sample_trig"
			],
			[
				"_sa",
				"_sample_trig_prev"
			],
			[
				"S",
				"STOP1"
			],
			[
				"ST",
				"START"
			],
			[
				"STOP",
				"STOP1"
			],
			[
				"rx",
				"rx_done"
			],
			[
				"RS",
				"RS232_tx"
			],
			[
				"da",
				"data_buffer"
			],
			[
				"always",
				"always_f	always_ff"
			],
			[
				"IDLE",
				"IDLE"
			],
			[
				"RS232",
				"RS232_tx"
			],
			[
				"tx_",
				"tx_start"
			],
			[
				"cl",
				"clk_div"
			],
			[
				"T",
				"TextMap"
			],
			[
				"cha",
				"char_y"
			],
			[
				"w",
				"char_wren"
			],
			[
				"ch",
				"char_y"
			],
			[
				"char",
				"char_x"
			],
			[
				"Te",
				"TEXT_H_START"
			],
			[
				"h",
				"hCharPos4"
			],
			[
				"hCha",
				"hCharPos1"
			],
			[
				"v",
				"vCharPos2"
			],
			[
				"hChar",
				"hCharPos"
			],
			[
				"H",
				"H_MAX-1"
			],
			[
				"Chars",
				"Chars"
			],
			[
				"vert",
				"vertChar"
			],
			[
				"pos",
				"posedge"
			],
			[
				"horzCHar",
				"horzCharPos"
			],
			[
				"vertCHar",
				"vertCharPos"
			],
			[
				"write",
				"writeFile"
			],
			[
				"HE",
				"HexMap"
			],
			[
				"out",
				"outName"
			],
			[
				"file",
				"fileName"
			],
			[
				"font",
				"fontRomOut"
			],
			[
				"end",
				"end"
			],
			[
				"TE",
				"TEXT_ROWS"
			],
			[
				"text",
				"textVertCnt"
			],
			[
				"te",
				"textVertCnt"
			],
			[
				"TEXT_V",
				"TEXT_V_END"
			],
			[
				"TEXT",
				"TEXT_V_START"
			],
			[
				"TEXT_H",
				"TEXT_H_END"
			],
			[
				"TEX",
				"TEXT_H_START"
			],
			[
				"ho",
				"horzEn"
			],
			[
				"ver",
				"vertEn"
			],
			[
				"HSY",
				"HSYNC_END"
			],
			[
				"h_",
				"h_count"
			],
			[
				"V",
				"VSYNC"
			],
			[
				"H_S",
				"HSYNC_START"
			],
			[
				"v_",
				"v_count"
			],
			[
				"p",
				"pclk"
			],
			[
				"hor",
				"horz_en"
			],
			[
				"c",
				"colour"
			],
			[
				"gp",
				"GPIO_0"
			],
			[
				"GPIO",
				"GPIO_0"
			],
			[
				"hr",
				"horz_en"
			],
			[
				"cou",
				"counter_type"
			],
			[
				"bus",
				"reconfig_busy"
			],
			[
				"re",
				"reconfig"
			],
			[
				"down",
				"down_button_press"
			],
			[
				"pll_s",
				"pll_scandata"
			],
			[
				"pll_sc",
				"pll_scandone"
			],
			[
				"pll_scancl",
				"pll_scanclkena"
			],
			[
				"st",
				"strobe_latch"
			],
			[
				"con",
				"_config_busy"
			],
			[
				"button",
				"button_down"
			],
			[
				"_",
				"_reset"
			],
			[
				"if",
				"if_freq"
			]
		]
	},
	"buffers":
	[
		{
			"file": "SDR_REV_A.v",
			"settings":
			{
				"buffer_size": 5479,
				"line_ending": "Windows"
			}
		},
		{
			"file": "CAT_CMD_GEN/BCD_TO_ASCII.v",
			"settings":
			{
				"buffer_size": 582,
				"line_ending": "Windows"
			}
		},
		{
			"file": "CAT_CMD_GEN/CAT_TX_STATE_MACHINE.v",
			"settings":
			{
				"buffer_size": 2896,
				"line_ending": "Windows"
			}
		},
		{
			"file": "CAT_CMD_GEN/FREQ_CALC.v",
			"settings":
			{
				"buffer_size": 1375,
				"line_ending": "Windows"
			}
		}
	],
	"build_system": "",
	"command_palette":
	{
		"height": 311.0,
		"selected_items":
		[
			[
				":w",
				":w - Save"
			],
			[
				"Package Control: ",
				"Package Control: Discover Packages"
			]
		],
		"width": 400.0
	},
	"console":
	{
		"height": 125.0
	},
	"distraction_free":
	{
		"menu_visible": true,
		"show_minimap": false,
		"show_open_files": false,
		"show_tabs": false,
		"side_bar_visible": false,
		"status_bar_visible": false
	},
	"file_history":
	[
		"/C/Repositories/Pulsar_SDR/CAT_TX_STATE_MACHINE.v",
		"/C/Repositories/Pulsar_SDR/RECONFIG_STATE_MACHINE.v",
		"/C/Repositories/Pulsar_SDR/DDS.v",
		"/C/Repositories/Pulsar_SDR/TX_MODULE.v",
		"/C/Repositories/Pulsar_SDR/FREQ_CALC.v",
		"/C/Repositories/Pulsar_SDR/BCD_TO_ASCII.v",
		"/C/Repositories/Pulsar_SDR/SDR_REV_A.v",
		"/C/Repositories/Pulsar_SDR/simulation/modelsim/HEARTBEAT_TB.v",
		"/C/Repositories/Pulsar_SDR/HEARTBEAT.v",
		"/C/Repositories/Pulsar_SDR/FREQ_MULT_CALC.v",
		"/C/Repositories/Pulsar_SDR/NCO.v",
		"/C/Repositories/Pulsar_SDR/IF_SYNTH.v",
		"/C/Repositories/Pulsar_SDR/TX_FIFO_bb.v",
		"/C/Repositories/Pulsar_SDR/DDS_PLL.mif",
		"/C/Repositories/Pulsar_SDR/BIN_TO_BCD.v",
		"/C/Repositories/Pulsar_SDR/NCO_old.v",
		"/C/Repositories/Pulsar_SDR/FREQ_SYNTH_bb.v",
		"/C/Repositories/Pulsar_SDR/FREQ_SYNTH.v",
		"/C/Repositories/Pulsar_SDR/DDS_PLL_RECONFIG.v",
		"/C/Repositories/Pulsar_SDR/DDS_PLL.v",
		"/C/Repositories/Pulsar_SDR/DDS_PLL_RECONFIG_bb.v",
		"/C/Repositories/Pulsar_SDR/DDS_PLL_bb.v",
		"/C/Users/owner/AppData/Local/Temp/Temp1_binarytobcd.zip/binarytobcd/digit.vhd",
		"/C/Users/owner/AppData/Local/Temp/Temp1_binarytobcd.zip/binarytobcd/bcdconv.vhd",
		"/C/Repositories/Pulsar_SDR/FONT_ROM_bb.v",
		"/C/Repositories/Pulsar_SDR/FREQ_SYNTH.html",
		"/C/Repositories/Pulsar_SDR/CLK_BUF.v",
		"/C/Repositories/Pulsar_SDR/CLKCTRL.v",
		"/C/Repositories/Pulsar_SDR/QUAD_GEN.v",
		"/C/Repositories/Pulsar_SDR/FONT_ROM.v",
		"/C/Repositories/Pulsar_SDR/TX_UART.v",
		"/C/Repositories/Pulsar_SDR/RX_UART.v",
		"/C/Repositories/Pulsar_SDR/QUAD_DECODER.v",
		"/C/Repositories/Pulsar_SDR/DDS_PLL.ppf",
		"/C/Users/owner/Downloads/cm-unicode-0.7.0-ttf/cm-unicode-0.7.0/INSTALL",
		"/C/Users/owner/Downloads/cm-unicode-0.7.0-ttf/cm-unicode-0.7.0/README",
		"/C/Repositories/Pulsar_SDR/rs232_example/async_transmitter.v",
		"/C/Repositories/Pulsar_SDR/rs232_example/async_receiver.v",
		"/C/Repositories/Pulsar_SDR/RX_UART_TEST.v",
		"/C/Repositories/Pulsar_SDR/sim/RX_TEST.v",
		"/C/Repositories/Pulsar_SDR/rx_uart.v.bak",
		"/C/Users/owner/Music/iTunes/iTunes Media/Automatically Add to iTunes/SONY Vegas Pro 11.0 Build 370 + Patch (32-bit) [RH]/SONY Vegas Pro 11.0 Build 370/!Read.First.Or.Fail.Later!.txt",
		"/C/Repositories/VGA_test/characters/static_text.map",
		"/C/Repositories/VGA_test/VGA_test.v",
		"/C/Repositories/VGA_test/characters/char_ram_load.py",
		"/C/Repositories/Pulsar_SDR/TX_UART",
		"/C/Users/owner/AppData/Roaming/Sublime Text 2/Packages/User/Preferences.sublime-settings",
		"/C/Users/owner/AppData/Roaming/Sublime Text 2/Packages/Default/Preferences.sublime-settings",
		"/C/Users/owner/AppData/Local/Temp/Temp1_async.zip/com.c",
		"/C/Users/owner/Documents/DEO_Nano/Demonstration/DE0_Nano_SOPC_DEMO/jtag_uart.v",
		"/C/Users/owner/Documents/DEO_Nano/Demonstration/DE0_Nano_SOPC_DEMO/epcs.v",
		"/C/Users/owner/Documents/DEO_Nano/Demonstration/DE0_Nano_SOPC_DEMO/DE0_Nano_SOPC.v",
		"/C/Users/owner/Documents/DEO_Nano/Demonstration/DE0_Nano_SOPC_DEMO/DE0_Nano.v",
		"/C/Users/owner/Documents/DEO_Nano/Demonstration/DE0_NANO_GSensor/v/spi_param.h",
		"/C/Users/owner/Documents/DEO_Nano/Demonstration/DE0_NANO_GSensor/DE0_NANO_G_Sensor.v",
		"/C/Users/owner/Documents/DEO_Nano/Demonstration/DE0_NANO_default/DE0_NANO.v",
		"/C/Users/owner/Documents/DEO_Nano/Demonstration/DE0_NANO_ADC/DE0_NANO.v",
		"/C/Users/owner/Documents/DEO_Nano/Demonstration/DE0_NANO_ADC/ADC_CTRL.v",
		"/C/Repositories/Pulsar_SDR/PLL_AND_RECONFIG.v",
		"/C/Repositories/VGA_test/characters/chars.map",
		"/C/Users/owner/Documents/iClicker/factory_eeprom.hex",
		"/C/Users/owner/Dropbox/iclicker-project/iClicker.asm",
		"/C/Users/owner/Documents/Courses/ECE124/Lab4/lab4b.vhd",
		"/C/Users/owner/Documents/Courses/ECE124/Lab4/lab4.vhd",
		"/C/Users/owner/Google Drive/ECE155_Report/lab4.vhd",
		"/C/Repositories/VGA_test/characters/character_ram.mif",
		"/C/Repositories/Pulsar_SDR/VGA.v",
		"/C/Repositories/VGA_test/VGA.v",
		"/C/Repositories/VGA_test/SYNC_GEN.v",
		"/C/Repositories/VGA_test/characters/character_rom.mif",
		"/C/Repositories/VGA_test/FONT_ROM.v",
		"/C/Repositories/VGA_test/CHAR_RAM_bb.v",
		"/C/Repositories/VGA_test/Examples/hvsync_generator.v",
		"/C/Repositories/VGA_test/CHAR_RAM.v",
		"/C/Users/owner/Documents/iClicker/AVR asm/AVR asm/rapidfire asm/gistfile1.asm",
		"/C/Users/owner/Documents/iClicker/factory_eeprom_b.hex",
		"/C/Users/owner/AppData/Roaming/Sublime Text 2/Packages/User/verilog.sublime-settings",
		"/C/Users/owner/AppData/Roaming/Sublime Text 2/Packages/User/JSON.sublime-settings",
		"/C/Repositories/VGA_test/VGA_old.v",
		"/C/Repositories/VGA_test/characters/test_output.txt",
		"/C/Repositories/VGA_test/characters/test_input.txt",
		"/C/Repositories/VGA_test/fontrom.mif",
		"/C/Repositories/VGA_test/Examples/yavga/trunk/charmaps/convert.sh",
		"/C/Repositories/VGA_test/Examples/yavga/trunk/vhdl/vga_ctrl.vhd",
		"/C/Repositories/VGA_test/Examples/yavga/trunk/charmaps/charmaps_ROM.vhd_tail",
		"/C/Repositories/VGA_test/Examples/yavga/trunk/charmaps/README.txt",
		"/C/Repositories/VGA_test/Examples/yavga/trunk/charmaps/charmaps_ROM.vhd",
		"/C/Repositories/VGA_test/Examples/yavga/trunk/vhdl/chars_RAM.vhd",
		"/C/Repositories/VGA_test/Examples/yavga/trunk/vhdl/README.txt",
		"/C/Users/owner/Documents/DEO_Nano/Demonstration/DE0_Nano_SOPC_DEMO/ip/TERASIC_ADC_READ/TERASIC_ADC_READ.v",
		"/C/Users/owner/Documents/DEO_Nano/Demonstration/DE0_Nano_SOPC_DEMO/sdram.v",
		"/C/Users/owner/Documents/DEO_Nano/Demonstration/DE0_Nano_GOLDEN_TOP/DE0_Nano.v",
		"/C/fpga/Heartbeat/tb_heartbeat.vhd",
		"/C/fpga/Heartbeat/HeartBeat.vhd",
		"/C/Repositories/Pulsar_SDR/FIFO.v",
		"/C/Repositories/Pulsar_SDR/DEBOUNCER.v",
		"/C/Users/owner/Documents/DEO_Nano/Demonstration/DE0_NANO_ADC/SPIPLL.v",
		"/C/Repositories/Pulsar_SDR/IF_CLK.v",
		"/C/Repositories/Pulsar_SDR/PLL.v",
		"/C/Repositories/Pulsar_SDR/IF_CLK_bb.v",
		"/C/Repositories/Pulsar_SDR/PLL_CONFIG.v",
		"/C/Users/owner/AppData/Roaming/Sublime Text 2/Packages/User/SystemVerilog.sublime-settings",
		"/C/Repositories/Pulsar_SDR/Debouncer.v",
		"/C/Repositories/Pulsar_SDR/LCD.v",
		"/C/Users/owner/AppData/Roaming/Sublime Text 2/Packages/Default/Default (Windows).sublime-keymap",
		"/C/Users/owner/Downloads/Verilog.sublime-package",
		"/C/Users/owner/AppData/Roaming/Sublime Text 2/Packages/Verilog/Verilog.sublime-package",
		"/C/Users/owner/AppData/Roaming/Sublime Text 2/Packages/Package Control/Package Control.sublime-settings"
	],
	"find":
	{
		"height": 34.0
	},
	"find_in_files":
	{
		"height": 0.0,
		"where_history":
		[
		]
	},
	"find_state":
	{
		"case_sensitive": false,
		"find_history":
		[
			"clock",
			"clock\n",
			";\n",
			"fontRomOut",
			"colour",
			"pix",
			"plain",
			"default",
			"h_count",
			"v_count",
			"pll_lock",
			"read_param"
		],
		"highlight": true,
		"in_selection": false,
		"preserve_case": false,
		"regex": false,
		"replace_history":
		[
			"clk",
			"charLine"
		],
		"reverse": false,
		"show_context": true,
		"use_buffer2": true,
		"whole_word": false,
		"wrap": true
	},
	"groups":
	[
		{
			"selected": 0,
			"sheets":
			[
				{
					"buffer": 0,
					"file": "SDR_REV_A.v",
					"settings":
					{
						"buffer_size": 5479,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.tmLanguage",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"type": "text"
				}
			]
		},
		{
			"selected": 0,
			"sheets":
			[
				{
					"buffer": 1,
					"file": "CAT_CMD_GEN/BCD_TO_ASCII.v",
					"settings":
					{
						"buffer_size": 582,
						"regions":
						{
						},
						"selection":
						[
							[
								355,
								355
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.tmLanguage",
							"tab_size": 4,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"type": "text"
				},
				{
					"buffer": 2,
					"file": "CAT_CMD_GEN/CAT_TX_STATE_MACHINE.v",
					"settings":
					{
						"buffer_size": 2896,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.tmLanguage",
							"tab_size": 4,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"type": "text"
				},
				{
					"buffer": 3,
					"file": "CAT_CMD_GEN/FREQ_CALC.v",
					"settings":
					{
						"buffer_size": 1375,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.tmLanguage",
							"tab_size": 4,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 504.0,
						"zoom_level": 1.0
					},
					"type": "text"
				}
			]
		}
	],
	"incremental_find":
	{
		"height": 34.0
	},
	"input":
	{
		"height": 34.0
	},
	"layout":
	{
		"cells":
		[
			[
				0,
				0,
				1,
				1
			],
			[
				1,
				0,
				2,
				1
			]
		],
		"cols":
		[
			0.0,
			0.442422556381,
			1.0
		],
		"rows":
		[
			0.0,
			1.0
		]
	},
	"menu_visible": true,
	"replace":
	{
		"height": 62.0
	},
	"save_all_on_build": true,
	"select_file":
	{
		"height": 0.0,
		"selected_items":
		[
		],
		"width": 0.0
	},
	"select_project":
	{
		"height": 0.0,
		"selected_items":
		[
		],
		"width": 0.0
	},
	"show_minimap": true,
	"show_open_files": true,
	"show_tabs": true,
	"side_bar_visible": true,
	"side_bar_width": 224.0,
	"status_bar_visible": true
}
