{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512836889321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512836889325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 09 08:28:09 2017 " "Processing started: Sat Dec 09 08:28:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512836889325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512836889325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter -c counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512836889325 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512836889788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog1.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512836900772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512836900772 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter " "Elaborating entity \"counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512836901039 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw1 Verilog1.v(108) " "Verilog HDL Always Construct warning at Verilog1.v(108): variable \"sw1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512836901040 "|counter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw2 Verilog1.v(121) " "Verilog HDL Always Construct warning at Verilog1.v(121): variable \"sw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512836901040 "|counter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw3 Verilog1.v(135) " "Verilog HDL Always Construct warning at Verilog1.v(135): variable \"sw3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512836901040 "|counter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw4 Verilog1.v(152) " "Verilog HDL Always Construct warning at Verilog1.v(152): variable \"sw4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512836901040 "|counter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw5 Verilog1.v(166) " "Verilog HDL Always Construct warning at Verilog1.v(166): variable \"sw5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512836901040 "|counter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw6 Verilog1.v(166) " "Verilog HDL Always Construct warning at Verilog1.v(166): variable \"sw6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512836901040 "|counter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw6 Verilog1.v(191) " "Verilog HDL Always Construct warning at Verilog1.v(191): variable \"sw6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512836901040 "|counter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw5 Verilog1.v(191) " "Verilog HDL Always Construct warning at Verilog1.v(191): variable \"sw5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512836901040 "|counter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stepperPins1 Verilog1.v(106) " "Verilog HDL Always Construct warning at Verilog1.v(106): inferring latch(es) for variable \"stepperPins1\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 106 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512836901040 "|counter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stepperPins2 Verilog1.v(106) " "Verilog HDL Always Construct warning at Verilog1.v(106): inferring latch(es) for variable \"stepperPins2\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 106 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512836901040 "|counter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stepperPins3 Verilog1.v(106) " "Verilog HDL Always Construct warning at Verilog1.v(106): inferring latch(es) for variable \"stepperPins3\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 106 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512836901040 "|counter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "stepperPins4 Verilog1.v(64) " "Output port \"stepperPins4\" at Verilog1.v(64) has no driver" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1512836901040 "|counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stepperPins3\[0\] Verilog1.v(106) " "Inferred latch for \"stepperPins3\[0\]\" at Verilog1.v(106)" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512836901040 "|counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stepperPins3\[1\] Verilog1.v(106) " "Inferred latch for \"stepperPins3\[1\]\" at Verilog1.v(106)" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512836901040 "|counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stepperPins3\[2\] Verilog1.v(106) " "Inferred latch for \"stepperPins3\[2\]\" at Verilog1.v(106)" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512836901040 "|counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stepperPins3\[3\] Verilog1.v(106) " "Inferred latch for \"stepperPins3\[3\]\" at Verilog1.v(106)" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512836901040 "|counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stepperPins2\[0\] Verilog1.v(106) " "Inferred latch for \"stepperPins2\[0\]\" at Verilog1.v(106)" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512836901040 "|counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stepperPins2\[1\] Verilog1.v(106) " "Inferred latch for \"stepperPins2\[1\]\" at Verilog1.v(106)" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512836901040 "|counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stepperPins2\[2\] Verilog1.v(106) " "Inferred latch for \"stepperPins2\[2\]\" at Verilog1.v(106)" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512836901040 "|counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stepperPins2\[3\] Verilog1.v(106) " "Inferred latch for \"stepperPins2\[3\]\" at Verilog1.v(106)" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512836901041 "|counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stepperPins1\[0\] Verilog1.v(106) " "Inferred latch for \"stepperPins1\[0\]\" at Verilog1.v(106)" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512836901041 "|counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stepperPins1\[1\] Verilog1.v(106) " "Inferred latch for \"stepperPins1\[1\]\" at Verilog1.v(106)" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512836901041 "|counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stepperPins1\[2\] Verilog1.v(106) " "Inferred latch for \"stepperPins1\[2\]\" at Verilog1.v(106)" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512836901041 "|counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stepperPins1\[3\] Verilog1.v(106) " "Inferred latch for \"stepperPins1\[3\]\" at Verilog1.v(106)" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512836901041 "|counter"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stepperPins1\[0\]\$latch " "Latch stepperPins1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw2 " "Ports D and ENA on the latch are fed by the same signal sw2" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512836901552 ""}  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 106 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512836901552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stepperPins1\[1\]\$latch " "Latch stepperPins1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw2 " "Ports D and ENA on the latch are fed by the same signal sw2" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512836901552 ""}  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 106 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512836901552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stepperPins1\[2\]\$latch " "Latch stepperPins1\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw2 " "Ports D and ENA on the latch are fed by the same signal sw2" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512836901552 ""}  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 106 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512836901552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stepperPins1\[3\]\$latch " "Latch stepperPins1\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw2 " "Ports D and ENA on the latch are fed by the same signal sw2" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512836901552 ""}  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 106 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512836901552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stepperPins2\[0\]\$latch " "Latch stepperPins2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw4 " "Ports D and ENA on the latch are fed by the same signal sw4" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512836901552 ""}  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 106 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512836901552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stepperPins2\[1\]\$latch " "Latch stepperPins2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw4 " "Ports D and ENA on the latch are fed by the same signal sw4" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512836901552 ""}  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 106 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512836901552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stepperPins2\[2\]\$latch " "Latch stepperPins2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw4 " "Ports D and ENA on the latch are fed by the same signal sw4" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512836901552 ""}  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 106 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512836901552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stepperPins2\[3\]\$latch " "Latch stepperPins2\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw4 " "Ports D and ENA on the latch are fed by the same signal sw4" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512836901552 ""}  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 106 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512836901552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stepperPins3\[0\]\$latch " "Latch stepperPins3\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw5 " "Ports D and ENA on the latch are fed by the same signal sw5" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512836901553 ""}  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 106 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512836901553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stepperPins3\[1\]\$latch " "Latch stepperPins3\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw5 " "Ports D and ENA on the latch are fed by the same signal sw5" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512836901553 ""}  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 106 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512836901553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stepperPins3\[2\]\$latch " "Latch stepperPins3\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw5 " "Ports D and ENA on the latch are fed by the same signal sw5" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512836901553 ""}  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 106 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512836901553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stepperPins3\[3\]\$latch " "Latch stepperPins3\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw5 " "Ports D and ENA on the latch are fed by the same signal sw5" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512836901553 ""}  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 106 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512836901553 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "stepperPins4\[0\] GND " "Pin \"stepperPins4\[0\]\" is stuck at GND" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512836901609 "|counter|stepperPins4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "stepperPins4\[1\] GND " "Pin \"stepperPins4\[1\]\" is stuck at GND" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512836901609 "|counter|stepperPins4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "stepperPins4\[2\] GND " "Pin \"stepperPins4\[2\]\" is stuck at GND" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512836901609 "|counter|stepperPins4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "stepperPins4\[3\] GND " "Pin \"stepperPins4\[3\]\" is stuck at GND" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512836901609 "|counter|stepperPins4[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1512836901609 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512836901699 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512836902742 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512836902742 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw7 " "No output dependent on input pin \"sw7\"" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512836902931 "|counter|sw7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw8 " "No output dependent on input pin \"sw8\"" {  } { { "Verilog1.v" "" { Text "C:/Users/hesha.DESKTOP-HEGBGV8/Desktop/last/Verilog1.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512836902931 "|counter|sw8"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1512836902931 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "137 " "Implemented 137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512836902931 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512836902931 ""} { "Info" "ICUT_CUT_TM_LCELLS" "112 " "Implemented 112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512836902931 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512836902931 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "816 " "Peak virtual memory: 816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512836902996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 09 08:28:22 2017 " "Processing ended: Sat Dec 09 08:28:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512836902996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512836902996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512836902996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512836902996 ""}
