

================================================================
== Vitis HLS Report for 'split'
================================================================
* Date:           Mon Jul  4 22:30:47 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        byte_count_stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.731 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_1  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     32|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     70|    -|
|Register         |        -|   -|     28|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     28|    102|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln30_fu_100_p2         |         +|   0|  0|  12|          11|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln30_fu_94_p2         |      icmp|   0|  0|  12|          11|          12|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  32|          27|          18|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |In_r_blk_n               |   9|          2|    1|          2|
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  14|          3|    1|          3|
    |i_fu_46                  |   9|          2|   11|         22|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  70|         15|   16|         35|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_46                  |  11|   0|   11|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |trunc_ln32_reg_129       |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  28|   0|   28|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|         split|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|         split|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|         split|  return value|
|start_full_n    |   in|    1|  ap_ctrl_hs|         split|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|         split|  return value|
|ap_continue     |   in|    1|  ap_ctrl_hs|         split|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|         split|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|         split|  return value|
|start_out       |  out|    1|  ap_ctrl_hs|         split|  return value|
|start_write     |  out|    1|  ap_ctrl_hs|         split|  return value|
|out_r_full_n    |   in|    1|  ap_ctrl_hs|         split|  return value|
|out_r_write     |  out|    1|  ap_ctrl_hs|         split|  return value|
|In_r_dout       |   in|    8|     ap_fifo|          In_r|       pointer|
|In_r_empty_n    |   in|    1|     ap_fifo|          In_r|       pointer|
|In_r_read       |  out|    1|     ap_fifo|          In_r|       pointer|
|out_r_address0  |  out|   10|    mem_fifo|         out_r|         array|
|out_r_ce0       |  out|    1|    mem_fifo|         out_r|         array|
|out_r_we0       |  out|    1|    mem_fifo|         out_r|         array|
|out_r_d0        |  out|    8|    mem_fifo|         out_r|         array|
+----------------+-----+-----+------------+--------------+--------------+

