

================================================================
== Vitis HLS Report for 'accelerator_controller'
================================================================
* Date:           Thu Mar  6 16:55:26 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        xor_distributed_hyw
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.929 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        7|      119|  70.000 ns|  1.190 us|    8|  120|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
        |                                                            |                                                 |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
        |                          Instance                          |                      Module                     |   min   |   max   |    min    |    max    | min | max |                      Type                     |
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
        |grp_accelerator_controller_Pipeline_VITIS_LOOP_26_1_fu_106  |accelerator_controller_Pipeline_VITIS_LOOP_26_1  |        4|        4|  40.000 ns|  40.000 ns|    3|    3|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_accelerator_controller_Pipeline_VITIS_LOOP_60_4_fu_120  |accelerator_controller_Pipeline_VITIS_LOOP_60_4  |        5|        9|  50.000 ns|  90.000 ns|    1|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_57_3  |        0|      111|    7 ~ 11|          -|          -|  0 ~ 10|        no|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     49|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    6|     281|    502|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     49|    -|
|Register         |        -|    -|      17|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    6|     298|    600|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                          |                      Module                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |grp_accelerator_controller_Pipeline_VITIS_LOOP_26_1_fu_106  |accelerator_controller_Pipeline_VITIS_LOOP_26_1  |        0|   0|  102|  216|    0|
    |grp_accelerator_controller_Pipeline_VITIS_LOOP_60_4_fu_120  |accelerator_controller_Pipeline_VITIS_LOOP_60_4  |        0|   6|  136|  244|    0|
    |control_s_axi_U                                             |control_s_axi                                    |        0|   0|   43|   42|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                       |                                                 |        0|   6|  281|  502|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_171_p2                    |         +|   0|  0|  12|           4|           1|
    |ap_block_state5_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |cmp_i_i58_fu_156_p2              |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln57_fu_165_p2              |      icmp|   0|  0|  12|           4|           4|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  49|          25|           7|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  31|          6|    1|          6|
    |data_out_write  |   9|          2|    1|          2|
    |i_fu_72         |   9|          2|    4|          8|
    +----------------+----+-----------+-----+-----------+
    |Total           |  49|         10|    6|         16|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |                                   Name                                  | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                |  5|   0|    5|          0|
    |cmp_i_i58_reg_242                                                        |  1|   0|    1|          0|
    |grp_accelerator_controller_Pipeline_VITIS_LOOP_26_1_fu_106_ap_start_reg  |  1|   0|    1|          0|
    |grp_accelerator_controller_Pipeline_VITIS_LOOP_60_4_fu_120_ap_start_reg  |  1|   0|    1|          0|
    |i_2_reg_251                                                              |  4|   0|    4|          0|
    |i_fu_72                                                                  |  4|   0|    4|          0|
    |icmp_ln57_reg_247                                                        |  1|   0|    1|          0|
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                    | 17|   0|   17|          0|
    +-------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_AWADDR   |   in|    5|       s_axi|                 control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                 control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                 control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_ARADDR   |   in|    5|       s_axi|                 control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                 control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                 control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                 control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  accelerator_controller|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  accelerator_controller|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  accelerator_controller|  return value|
|w1_address0            |  out|    2|   ap_memory|                      w1|         array|
|w1_ce0                 |  out|    1|   ap_memory|                      w1|         array|
|w1_q0                  |   in|   16|   ap_memory|                      w1|         array|
|w1_address1            |  out|    2|   ap_memory|                      w1|         array|
|w1_ce1                 |  out|    1|   ap_memory|                      w1|         array|
|w1_q1                  |   in|   16|   ap_memory|                      w1|         array|
|bias_1_address0        |  out|    1|   ap_memory|                  bias_1|         array|
|bias_1_ce0             |  out|    1|   ap_memory|                  bias_1|         array|
|bias_1_q0              |   in|   16|   ap_memory|                  bias_1|         array|
|training               |   in|   16|     ap_none|                training|        scalar|
|data_out_din           |  out|   64|     ap_fifo|                data_out|       pointer|
|data_out_full_n        |   in|    1|     ap_fifo|                data_out|       pointer|
|data_out_write         |  out|    1|     ap_fifo|                data_out|       pointer|
|data_in                |   in|   64|     ap_none|                 data_in|       pointer|
+-----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../accelerator_controller.cpp:56]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%array_back1_bias_change_loc = alloca i64 1"   --->   Operation 7 'alloca' 'array_back1_bias_change_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%array_back1_bias_change_1_loc = alloca i64 1"   --->   Operation 8 'alloca' 'array_back1_bias_change_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%w1_local_5_loc = alloca i64 1"   --->   Operation 9 'alloca' 'w1_local_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%w1_local_6_loc = alloca i64 1"   --->   Operation 10 'alloca' 'w1_local_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%w1_local_loc = alloca i64 1"   --->   Operation 11 'alloca' 'w1_local_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%w1_local_4_loc = alloca i64 1"   --->   Operation 12 'alloca' 'w1_local_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln0 = call void @accelerator_controller_Pipeline_VITIS_LOOP_26_1, i16 %w1, i16 %bias_1, i16 %w1_local_4_loc, i16 %w1_local_loc, i16 %w1_local_6_loc, i16 %w1_local_5_loc, i16 %array_back1_bias_change_1_loc, i16 %array_back1_bias_change_loc"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln56 = store i4 0, i4 %i" [../accelerator_controller.cpp:56]   --->   Operation 14 'store' 'store_ln56' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.60>
ST_2 : Operation 15 [1/2] (1.60ns)   --->   "%call_ln0 = call void @accelerator_controller_Pipeline_VITIS_LOOP_26_1, i16 %w1, i16 %bias_1, i16 %w1_local_4_loc, i16 %w1_local_loc, i16 %w1_local_6_loc, i16 %w1_local_5_loc, i16 %array_back1_bias_change_1_loc, i16 %array_back1_bias_change_loc"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 1.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.01>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%training_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %training"   --->   Operation 16 'read' 'training_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%spectopmodule_ln11 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [../accelerator_controller.cpp:11]   --->   Operation 17 'spectopmodule' 'spectopmodule_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w1"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bias_1"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %training"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %training, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out, void @empty_2, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_out"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_in"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %expecting_input"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %expecting_input, void @empty_3, i32 4294967295, i32 4294967295, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %expecting_input, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%w1_local_4_loc_load = load i16 %w1_local_4_loc"   --->   Operation 32 'load' 'w1_local_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%w1_local_loc_load = load i16 %w1_local_loc"   --->   Operation 33 'load' 'w1_local_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%w1_local_6_loc_load = load i16 %w1_local_6_loc"   --->   Operation 34 'load' 'w1_local_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%w1_local_5_loc_load = load i16 %w1_local_5_loc"   --->   Operation 35 'load' 'w1_local_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%array_back1_bias_change_1_loc_load = load i16 %array_back1_bias_change_1_loc"   --->   Operation 36 'load' 'array_back1_bias_change_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%array_back1_bias_change_loc_load = load i16 %array_back1_bias_change_loc"   --->   Operation 37 'load' 'array_back1_bias_change_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.01ns)   --->   "%cmp_i_i58 = icmp_eq  i16 %training_read, i16 0"   --->   Operation 38 'icmp' 'cmp_i_i58' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln57 = br void %VITIS_LOOP_60_4" [../accelerator_controller.cpp:57]   --->   Operation 39 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.95>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [../accelerator_controller.cpp:57]   --->   Operation 40 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.86ns)   --->   "%icmp_ln57 = icmp_eq  i4 %i_1, i4 10" [../accelerator_controller.cpp:57]   --->   Operation 41 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.86ns)   --->   "%i_2 = add i4 %i_1, i4 1" [../accelerator_controller.cpp:57]   --->   Operation 42 'add' 'i_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %VITIS_LOOP_60_4.split, void %for.end162" [../accelerator_controller.cpp:57]   --->   Operation 43 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 44 'wait' 'empty' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 45 [2/2] (1.08ns)   --->   "%call_ln0 = call void @accelerator_controller_Pipeline_VITIS_LOOP_60_4, i16 %w1_local_loc_load, i16 %w1_local_4_loc_load, i16 %array_back1_bias_change_loc_load, i16 %w1_local_5_loc_load, i16 %w1_local_6_loc_load, i16 %array_back1_bias_change_1_loc_load, i64 %data_out, i1 %cmp_i_i58"   --->   Operation 45 'call' 'call_ln0' <Predicate = (!icmp_ln57)> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.48>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 10, i64 5" [../accelerator_controller.cpp:56]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../accelerator_controller.cpp:57]   --->   Operation 47 'specloopname' 'specloopname_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln0 = call void @accelerator_controller_Pipeline_VITIS_LOOP_60_4, i16 %w1_local_loc_load, i16 %w1_local_4_loc_load, i16 %array_back1_bias_change_loc_load, i16 %w1_local_5_loc_load, i16 %w1_local_6_loc_load, i16 %array_back1_bias_change_1_loc_load, i64 %data_out, i1 %cmp_i_i58"   --->   Operation 48 'call' 'call_ln0' <Predicate = (!icmp_ln57)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %cmp_i_i58, void %for.inc160, void %for.end162"   --->   Operation 49 'br' 'br_ln0' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.48ns)   --->   "%store_ln56 = store i4 %i_2, i4 %i" [../accelerator_controller.cpp:56]   --->   Operation 50 'store' 'store_ln56' <Predicate = (!icmp_ln57 & !cmp_i_i58)> <Delay = 0.48>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln57 = br void %VITIS_LOOP_60_4" [../accelerator_controller.cpp:57]   --->   Operation 51 'br' 'br_ln57' <Predicate = (!icmp_ln57 & !cmp_i_i58)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln118 = ret" [../accelerator_controller.cpp:118]   --->   Operation 52 'ret' 'ret_ln118' <Predicate = (cmp_i_i58) | (icmp_ln57)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ w1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ bias_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ training]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_in]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ expecting_input]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                  (alloca           ) [ 011111]
array_back1_bias_change_loc        (alloca           ) [ 011100]
array_back1_bias_change_1_loc      (alloca           ) [ 011100]
w1_local_5_loc                     (alloca           ) [ 011100]
w1_local_6_loc                     (alloca           ) [ 011100]
w1_local_loc                       (alloca           ) [ 011100]
w1_local_4_loc                     (alloca           ) [ 011100]
store_ln56                         (store            ) [ 000000]
call_ln0                           (call             ) [ 000000]
training_read                      (read             ) [ 000000]
spectopmodule_ln11                 (spectopmodule    ) [ 000000]
specinterface_ln0                  (specinterface    ) [ 000000]
specbitsmap_ln0                    (specbitsmap      ) [ 000000]
specinterface_ln0                  (specinterface    ) [ 000000]
specbitsmap_ln0                    (specbitsmap      ) [ 000000]
specbitsmap_ln0                    (specbitsmap      ) [ 000000]
specinterface_ln0                  (specinterface    ) [ 000000]
specinterface_ln0                  (specinterface    ) [ 000000]
specbitsmap_ln0                    (specbitsmap      ) [ 000000]
specbitsmap_ln0                    (specbitsmap      ) [ 000000]
specinterface_ln0                  (specinterface    ) [ 000000]
specbitsmap_ln0                    (specbitsmap      ) [ 000000]
specinterface_ln0                  (specinterface    ) [ 000000]
specinterface_ln0                  (specinterface    ) [ 000000]
specinterface_ln0                  (specinterface    ) [ 000000]
w1_local_4_loc_load                (load             ) [ 000011]
w1_local_loc_load                  (load             ) [ 000011]
w1_local_6_loc_load                (load             ) [ 000011]
w1_local_5_loc_load                (load             ) [ 000011]
array_back1_bias_change_1_loc_load (load             ) [ 000011]
array_back1_bias_change_loc_load   (load             ) [ 000011]
cmp_i_i58                          (icmp             ) [ 000011]
br_ln57                            (br               ) [ 000000]
i_1                                (load             ) [ 000000]
icmp_ln57                          (icmp             ) [ 000011]
i_2                                (add              ) [ 000001]
br_ln57                            (br               ) [ 000000]
empty                              (wait             ) [ 000000]
speclooptripcount_ln56             (speclooptripcount) [ 000000]
specloopname_ln57                  (specloopname     ) [ 000000]
call_ln0                           (call             ) [ 000000]
br_ln0                             (br               ) [ 000000]
store_ln56                         (store            ) [ 000000]
br_ln57                            (br               ) [ 000000]
ret_ln118                          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="w1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bias_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="training">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_in">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="expecting_input">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="expecting_input"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accelerator_controller_Pipeline_VITIS_LOOP_26_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accelerator_controller_Pipeline_VITIS_LOOP_60_4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="array_back1_bias_change_loc_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="array_back1_bias_change_loc/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="array_back1_bias_change_1_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="array_back1_bias_change_1_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="w1_local_5_loc_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w1_local_5_loc/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="w1_local_6_loc_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w1_local_6_loc/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="w1_local_loc_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w1_local_loc/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="w1_local_4_loc_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w1_local_4_loc/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="training_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="training_read/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_accelerator_controller_Pipeline_VITIS_LOOP_26_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="0" index="2" bw="16" slack="0"/>
<pin id="110" dir="0" index="3" bw="16" slack="0"/>
<pin id="111" dir="0" index="4" bw="16" slack="0"/>
<pin id="112" dir="0" index="5" bw="16" slack="0"/>
<pin id="113" dir="0" index="6" bw="16" slack="0"/>
<pin id="114" dir="0" index="7" bw="16" slack="0"/>
<pin id="115" dir="0" index="8" bw="16" slack="0"/>
<pin id="116" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_accelerator_controller_Pipeline_VITIS_LOOP_60_4_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="124" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="125" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="126" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="127" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="128" dir="0" index="7" bw="64" slack="0"/>
<pin id="129" dir="0" index="8" bw="1" slack="1"/>
<pin id="130" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln56_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="4" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="w1_local_4_loc_load_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="2"/>
<pin id="140" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_local_4_loc_load/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="w1_local_loc_load_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="2"/>
<pin id="143" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_local_loc_load/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="w1_local_6_loc_load_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="2"/>
<pin id="146" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_local_6_loc_load/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="w1_local_5_loc_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="2"/>
<pin id="149" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_local_5_loc_load/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="array_back1_bias_change_1_loc_load_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="2"/>
<pin id="152" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="array_back1_bias_change_1_loc_load/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="array_back1_bias_change_loc_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="2"/>
<pin id="155" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="array_back1_bias_change_loc_load/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="cmp_i_i58_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i58/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="i_1_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="3"/>
<pin id="164" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln57_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="0" index="1" bw="4" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="i_2_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln56_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="1"/>
<pin id="179" dir="0" index="1" bw="4" slack="4"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/5 "/>
</bind>
</comp>

<comp id="181" class="1005" name="i_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="188" class="1005" name="array_back1_bias_change_loc_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="array_back1_bias_change_loc "/>
</bind>
</comp>

<comp id="194" class="1005" name="array_back1_bias_change_1_loc_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="array_back1_bias_change_1_loc "/>
</bind>
</comp>

<comp id="200" class="1005" name="w1_local_5_loc_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="w1_local_5_loc "/>
</bind>
</comp>

<comp id="206" class="1005" name="w1_local_6_loc_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="w1_local_6_loc "/>
</bind>
</comp>

<comp id="212" class="1005" name="w1_local_loc_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="w1_local_loc "/>
</bind>
</comp>

<comp id="218" class="1005" name="w1_local_4_loc_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="w1_local_4_loc "/>
</bind>
</comp>

<comp id="242" class="1005" name="cmp_i_i58_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp_i_i58 "/>
</bind>
</comp>

<comp id="247" class="1005" name="icmp_ln57_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln57 "/>
</bind>
</comp>

<comp id="251" class="1005" name="i_2_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="1"/>
<pin id="253" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="131"><net_src comp="58" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="120" pin=7"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="160"><net_src comp="100" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="50" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="169"><net_src comp="162" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="52" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="162" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="54" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="184"><net_src comp="72" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="187"><net_src comp="181" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="191"><net_src comp="76" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="106" pin=8"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="197"><net_src comp="80" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="106" pin=7"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="203"><net_src comp="84" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="106" pin=6"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="209"><net_src comp="88" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="106" pin=5"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="215"><net_src comp="92" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="106" pin=4"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="221"><net_src comp="96" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="106" pin=3"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="245"><net_src comp="156" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="120" pin=8"/></net>

<net id="250"><net_src comp="165" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="171" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="177" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out | {4 5 }
 - Input state : 
	Port: accelerator_controller : w1 | {1 2 }
	Port: accelerator_controller : bias_1 | {1 2 }
	Port: accelerator_controller : training | {3 }
  - Chain level:
	State 1
		call_ln0 : 1
		store_ln56 : 1
	State 2
	State 3
	State 4
		icmp_ln57 : 1
		i_2 : 1
		br_ln57 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                       Functional Unit                      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_accelerator_controller_Pipeline_VITIS_LOOP_26_1_fu_106 |    0    |  1.467  |   104   |   150   |
|          | grp_accelerator_controller_Pipeline_VITIS_LOOP_60_4_fu_120 |    6    |  2.072  |   235   |   216   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                      cmp_i_i58_fu_156                      |    0    |    0    |    0    |    23   |
|          |                      icmp_ln57_fu_165                      |    0    |    0    |    0    |    12   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                         i_2_fu_171                         |    0    |    0    |    0    |    12   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                  training_read_read_fu_100                 |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                            |    6    |  3.539  |   339   |   413   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|array_back1_bias_change_1_loc_reg_194|   16   |
| array_back1_bias_change_loc_reg_188 |   16   |
|          cmp_i_i58_reg_242          |    1   |
|             i_2_reg_251             |    4   |
|              i_reg_181              |    4   |
|          icmp_ln57_reg_247          |    1   |
|        w1_local_4_loc_reg_218       |   16   |
|        w1_local_5_loc_reg_200       |   16   |
|        w1_local_6_loc_reg_206       |   16   |
|         w1_local_loc_reg_212        |   16   |
+-------------------------------------+--------+
|                Total                |   106  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    3   |   339  |   413  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   106  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    3   |   445  |   413  |
+-----------+--------+--------+--------+--------+
