$date
	Wed Mar 27 13:52:41 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! w_sum $end
$var wire 1 " w_cout $end
$var reg 3 # test_sig [2:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 #
0"
0!
$end
#10
1!
b1 #
#20
1!
b10 #
#30
0!
1"
b11 #
#40
1!
0"
b100 #
#50
0!
1"
b101 #
#60
0!
b110 #
#70
1!
b111 #
#80
0"
0!
b0 #
#90
1!
b1 #
#100
1!
b10 #
#110
0!
1"
b11 #
#120
1!
0"
b100 #
#130
0!
1"
b101 #
#140
0!
b110 #
#150
1!
b111 #
#160
0"
0!
b0 #
#170
1!
b1 #
#180
1!
b10 #
#190
0!
1"
b11 #
#200
1!
0"
b100 #
