<!DOCTYPE html>
<html lang="en">


<head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="google-site-verification" content="xBT4GhYoi5qRD5tr338pgPM5OWHHIDR6mNg1a3euekI" />
    <meta name="viewport" content="width=device-width, initial-scale=1, viewport-fit=cover">
    <meta name="description" content="由于相关法律法规规定, 该内容无法显示.">
    <meta name="keywords" content="菜">
    <meta name="theme-color" content="#333">

    <!-- Open Graph -->
    <meta property="og:title"
        content="Lab1 计算机组成与结构 加法器电路设计 - 某一般线性空间 | Ramdom Linear Space">
    
    <meta property="og:type" content="article">
    <meta property="og:description" content="Lab1: 加法器电路设计
">
    
    <meta property="article:published_time" content=" 2020-10-27T00:00:00Z">
    
    
    <meta property="article:author" content="R1NG">
    
    
    <meta property="article:tag" content="COMP12111">
    
    <meta property="article:tag" content="课程笔记">
    
    <meta property="article:tag" content="Lab">
    
    
    <meta property="og:image" content="http://localhost:4000https://github.com/KirisameR.png">
    <meta property="og:url" content="http://localhost:4000/2020/10/27/Lab1-COMP12111/">
    <meta property="og:site_name" content="某一般线性空间 | Ramdom Linear Space">

    <title>Lab1 计算机组成与结构 加法器电路设计 - 某一般线性空间 | Ramdom Linear Space</title>

    <!-- Web App Manifest -->
    <link rel="manifest" href="/pwa/manifest.json">

    <!-- Favicon -->
    <link rel="shortcut icon" href="/img/favicon.ico">

    <!-- Canonical URL -->
    <link rel="canonical" href="http://localhost:4000/2020/10/27/Lab1-COMP12111/">

    <!-- Bootstrap Core CSS -->
    <link rel="stylesheet" href=" /css/bootstrap.min.css">

    <!-- Custom CSS -->
    <link rel="stylesheet" href=" /css/hux-blog.min.css">
    
    <!-- Local Dev Debugging
    <link rel="stylesheet" href=" /css/font-awesome.min.css"> 
    -->
    

    <!-- Custom Fonts -->
    <!-- <link href="http://maxcdn.bootstrapcdn.com/font-awesome/4.3.0/css/font-awesome.min.css" rel="stylesheet" type="text/css"> -->
    <!-- Hux change font-awesome CDN to qiniu -->
    <link href="//cdnjs.cloudflare.com/ajax/libs/font-awesome/4.7.0/css/font-awesome.min.css" rel="stylesheet"type="text/css">
    <!-- Add Parallex Effect-->
    <script src="/js/jquery.min.js "></script>
    <script src="/js/rellax.min.js"></script>


    <!-- HTML5 Shim and Respond.js IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
        <script src="https://oss.maxcdn.com/libs/html5shiv/3.7.0/html5shiv.js"></script>
        <script src="https://oss.maxcdn.com/libs/respond.js/1.4.2/respond.min.js"></script>
    <![endif]-->

    <!-- ga & ba script hoook -->
    <script></script>

    <!-- 数学公式 -->
    <script type="text/javascript" async
      src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/latest.js?config=TeX-MML-AM_CHTML"></script>
    <script type="text/x-mathjax-config">
      MathJax.Hub.Config({
            showProcessingMessages: true, //关闭js加载过程信息
            messageStyle: "none", //不显示信息
            extensions: ["tex2jax.js"],
            jax: ["input/TeX", "output/HTML-CSS"],
            tex2jax: {
                inlineMath: [ ['$','$'], ["\\(","\\)"] ],
                displayMath: [ ['$$','$$'], ["\\[","\\]"] ],
                skipTags: ['script', 'noscript', 'style', 'textarea', 'pre','code','a'], //避开某些标签
                ignoreClass:"comment-content" //避开含该Class的标签
            },
            "HTML-CSS": {
                availableFonts: ["STIX","TeX"], //可选字体
                showMathMenu: false //关闭右击菜单显示
            }
        });
        MathJax.Hub.Queue(["Typeset",MathJax.Hub]);
    </script>

    

    <!-- Google AdSense -->
    <script data-ad-client="ca-pub-6487568398225121" async
        src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
</head>



<!-- hack iOS CSS :active style -->
<body ontouchstart="">
    <!-- Search -->
<div class="search-page">
  <div class="search-icon-close-container">
    <span class="search-icon-close">
      <i class="fa fa-times"></i>
    </span>
  </div>
  <div class="search-main container">
    <div class="row">
      <div class="col-lg-8 col-lg-offset-2 col-md-10 col-md-offset-1">
        <form></form>
        <input type="text" id="search-input" placeholder="$ grep...">
        </form>
        <div id="search-results" class="mini-post-list"></div>
      </div>
    </div>
  </div>
</div>
    
<div class="floatbtn" onclick="document.getElementsByClassName('wrapper')[0].scrollTop = 0">
    <i class="fa fa-arrow-up"></i>
</div>




    
    <!-- Navigation -->

    <nav class="navbar navbar-default navbar-custom navbar-fixed-top">
        
        <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header page-scroll">
                <button type="button" class="navbar-toggle">
                    <span class="sr-only">Toggle navigation</span>
                    <span class="icon-bar"></span>
                    <span class="icon-bar"></span>
                    <span class="icon-bar"></span>
                </button>
                <a class="navbar-brand" href="/">RANDOM LINEAR SPACE</a>
            </div>

            <!-- Collect the nav links, forms, and other content for toggling -->
            <div id="huxblog_navbar">
                <div class="navbar-collapse">
                    <ul class="nav navbar-nav navbar-right">
                        <li>
                            <a href="/">Home</a>
                        </li>
                        
                        
                        
                        
                        <li>
                            <a href="/about/">About</a>
                        </li>
                        
                        
                        
                        <li>
                            <a href="/archive/">Archive</a>
                        </li>
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        
                        <li class="search-icon">
                            <a href="javascript:void(0)">
                                <i class="fa fa-search"></i>
                            </a>
                        </li>
                    </ul>
                </div>
            </div>
            <!-- /.navbar-collapse -->
        </div>
        <!-- /.container -->
    </nav>

    <script>
        // Drop Bootstarp low-performance Navbar
        // Use customize navbar with high-quality material design animation
        // in high-perf jank-free CSS3 implementation
        var $body = document.body;
        var $toggle = document.querySelector('.navbar-toggle');
        var $navbar = document.querySelector('#huxblog_navbar');
        var $collapse = document.querySelector('.navbar-collapse');

        var __HuxNav__ = {
            close: function () {
                $navbar.className = " ";
                // wait until animation end.
                setTimeout(function () {
                    // prevent frequently toggle
                    if ($navbar.className.indexOf('in') < 0) {
                        $collapse.style.height = "0px"
                    }
                }, 400)
            },
            open: function () {
                $collapse.style.height = "auto"
                $navbar.className += " in";
            }
        }

        // Bind Event
        $toggle.addEventListener('click', function (e) {
            if ($navbar.className.indexOf('in') > 0) {
                __HuxNav__.close()
            } else {
                __HuxNav__.open()
            }
        })

        /**
         * Since Fastclick is used to delegate 'touchstart' globally
         * to hack 300ms delay in iOS by performing a fake 'click',
         * Using 'e.stopPropagation' to stop 'touchstart' event from 
         * $toggle/$collapse will break global delegation.
         * 
         * Instead, we use a 'e.target' filter to prevent handler
         * added to document close HuxNav.  
         *
         * Also, we use 'click' instead of 'touchstart' as compromise
         */
        document.addEventListener('click', function (e) {
            if (e.target == $toggle) return;
            if (e.target.className == 'icon-bar') return;
            __HuxNav__.close();
        })
    </script>
    <!-- Image to hack wechat -->
<!-- <img src="/img/icon_wechat.png" width="0" height="0"> -->
<!-- <img src="/img/post-bg-comp12111.jpg" width="0" height="0"> -->


<!-- Post Header -->



<style type="text/css">
    header.intro-header{
        position: relative;
    }

    
</style>

<header class="intro-header" >


    <img src="/img/post-bg-comp12111.jpg" class="bg-image"> 

    
    
    <div class="header-mask"></div>
    
    <div class="container">
        <div class="row">
            <div class="col-lg-8 col-lg-offset-2 col-md-10 col-md-offset-1">
                <div class="post-heading">
                    <div class="tags">
                        
                        <a class="tag" href="/archive/?tag=COMP12111" title="COMP12111">COMP12111</a>
                        
                        <a class="tag" href="/archive/?tag=%E8%AF%BE%E7%A8%8B%E7%AC%94%E8%AE%B0" title="课程笔记">课程笔记</a>
                        
                        <a class="tag" href="/archive/?tag=Lab" title="Lab">Lab</a>
                        
                    </div>
                    <h1>Lab1 计算机组成与结构 加法器电路设计</h1>
                    
                    <h2 class="subheading">CLA suki</h2>
                    <span class="meta">Posted by R1NG on October 27, 2020</span>

                    
                    <span class="meta" id="busuanzi_container_site_pv">Viewed <b style="color: var(--sidebar-main-color); background-color: transparent !important; font-style: bold;"><i><span id="busuanzi_value_site_pv"><i class="fa fa-spinner fa-spin"></i></span></i></b> Times</span>
                    
                </div>
            </div>
        </div>
    </div>
</header>






<div class="main-container">
<!-- Post Content -->
<article>
    <div class="container">
        <div class="row">

    <!-- Post Container -->
            <div class="
                col-lg-8 col-lg-offset-2
                col-md-10 col-md-offset-1
                post-container">

                <!-- Multi-Lingual -->
                

				<h1 id="lab1-加法器电路设计">Lab1: 加法器电路设计</h1>

<p>在本文中, 我们将基于 <code class="language-plaintext highlighter-rouge">Ch1, Ch2</code> 所学知识, 搭建完成二进制全加器的电路设计, 并以此为基础实现 $4$ 位, $16$ 位行波进位全加器的设计和电路逻辑功能测试.</p>

<h2 id="全加器">全加器</h2>
<p>我们可以使用连续赋值快速地定义一个全加器. 但是处于教学目的, 我们暂且不这么做, 而是从真值表开始进行电路分析, 并使用与门, 或门, 异或门搭建全加器:
首先考虑包含进位的二进制加法. 不妨设输入为 <code class="language-plaintext highlighter-rouge">x, y, c_in</code>, 最终数据位输出为 <code class="language-plaintext highlighter-rouge">(x XOR y) XOR c_in</code>, carry位输出为 <code class="language-plaintext highlighter-rouge">((x XOR y)AND c_in) or (x AND y)</code>. 电路图如下所示:</p>

<p><img src="https://cdn.jsdelivr.net/gh/KirisameMarisaa/KirisameMarisaa.github.io/img/blogpost_images/20201105193753.png" alt="20201105193753" /></p>

<p>依据上述原理, 编写 <code class="language-plaintext highlighter-rouge">Verilog</code> 程序如下:</p>
<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><table class="rouge-table"><tbody><tr><td class="rouge-gutter gl"><pre class="lineno">1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
</pre></td><td class="rouge-code"><pre><span class="c1">// Full adder design using verilog primitive gates</span>

<span class="c1">// All gates have a 1ns delay (#1 = 1ns)</span>
<span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span><span class="o">/</span><span class="mi">100</span><span class="n">ps</span>

<span class="cp">`default_nettype</span> <span class="n">none</span>

<span class="c1">//Module definition</span>

<span class="k">module</span> <span class="n">full_adder</span><span class="p">(</span><span class="kt">input</span>  <span class="kt">wire</span>  <span class="n">a</span><span class="p">,</span> 
                  <span class="kt">input</span>  <span class="kt">wire</span>  <span class="n">b</span><span class="p">,</span> 
                  <span class="kt">input</span>  <span class="kt">wire</span>  <span class="n">cin</span><span class="p">,</span> 
                  <span class="kt">output</span> <span class="kt">wire</span>  <span class="n">s</span><span class="p">,</span> 
                  <span class="kt">output</span> <span class="kt">wire</span>  <span class="n">cout</span><span class="p">);</span>

<span class="c1">//Internal connections should be specified here</span>
<span class="kt">wire</span> <span class="n">axorb</span><span class="p">;</span>     <span class="c1">// will be a^b</span>
<span class="kt">wire</span> <span class="n">ab</span><span class="p">;</span>        <span class="c1">// will be a.b</span>
<span class="kt">wire</span> <span class="n">cin_axorb</span><span class="p">;</span> <span class="c1">// will be cin.(a^b)</span>


<span class="c1">// Sum logic for full adder s=(a^b)^cin</span>
<span class="c1">//</span>
<span class="kt">xor</span> <span class="p">#</span><span class="mi">1</span> <span class="n">gate1</span> <span class="p">(</span><span class="n">axorb</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>
<span class="kt">xor</span> <span class="p">#</span><span class="mi">1</span> <span class="n">gate2</span> <span class="p">(</span><span class="n">s</span><span class="p">,</span> <span class="n">cin</span><span class="p">,</span> <span class="n">axorb</span><span class="p">);</span>

<span class="c1">// Carry logic for full adder cout=cin.(a^b) + a.b</span>
<span class="c1">//</span>
<span class="kt">and</span> <span class="p">#</span><span class="mi">1</span> <span class="n">gate3</span><span class="p">(</span><span class="n">ab</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>
<span class="kt">and</span> <span class="p">#</span><span class="mi">1</span> <span class="n">gate4</span><span class="p">(</span><span class="n">cin_axorb</span><span class="p">,</span> <span class="n">cin</span><span class="p">,</span> <span class="n">axorb</span><span class="p">);</span>
<span class="kt">or</span> <span class="p">#</span><span class="mi">1</span> <span class="n">gate5</span><span class="p">(</span><span class="n">cout</span><span class="p">,</span> <span class="n">cin_axorb</span><span class="p">,</span> <span class="n">ab</span><span class="p">);</span>



<span class="k">endmodule</span> 

<span class="cp">`default_nettype</span> <span class="kt">wire</span>
</pre></td></tr></tbody></table></code></pre></div></div>

<p>Verilog 是硬件描述语言, 本质是对要定义的电路图或设计的文字化描述. 它以模组为基本单位, 定义输入, 输出以及对输入信号的处理方法. 在上述代码中, 我们定义逻辑门的输入, 运算和输出, 并声明相关的输入/输出信号为 <code class="language-plaintext highlighter-rouge">wire</code> 数据类型. 对线路的定义不考虑先后顺序问题, 而关注它的逻辑结构. 电路本质上就是并行的.</p>

<p>要对所定义的电路进行测试, 我们就需要使用控制变量法, 依次测试模组所有的输入和输出, 以及模组间连线. 在全加器模组中, 由于不存在中间连线, 我们只需要测试三条输入和两条输出即可. 测试代码如下:</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><table class="rouge-table"><tbody><tr><td class="rouge-gutter gl"><pre class="lineno">1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
</pre></td><td class="rouge-code"><pre><span class="c1">// Full adder testbench</span>

<span class="c1">// #1 = 1ns</span>
<span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span><span class="o">/</span><span class="mi">100</span><span class="n">ps</span> 

<span class="k">module</span> <span class="n">full_adder_tb</span><span class="p">();</span>

<span class="c1">// Internal connections</span>
<span class="kt">reg</span> <span class="n">a</span><span class="p">;</span>
<span class="kt">reg</span> <span class="n">b</span><span class="p">;</span>
<span class="kt">reg</span> <span class="n">cin</span><span class="p">;</span>
<span class="kt">wire</span> <span class="n">s</span><span class="p">;</span>
<span class="kt">wire</span> <span class="n">cout</span><span class="p">;</span>

<span class="c1">// Instantiate full adder as dut (device under test)</span>

<span class="n">full_adder</span> <span class="n">dut</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">cin</span><span class="p">,</span> <span class="n">s</span><span class="p">,</span> <span class="n">cout</span><span class="p">);</span>

<span class="c1">// Test vectors</span>
<span class="c1">// All combinations required </span>
<span class="k">initial</span>
 <span class="k">begin</span>
  <span class="n">a</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">b</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">cin</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
  <span class="p">#</span><span class="mi">100</span> <span class="n">a</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
  <span class="p">#</span><span class="mi">100</span> <span class="n">a</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">b</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
  <span class="p">#</span><span class="mi">100</span> <span class="n">a</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
  <span class="p">#</span><span class="mi">100</span> <span class="n">a</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">b</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">cin</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
  <span class="p">#</span><span class="mi">100</span> <span class="n">a</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
  <span class="p">#</span><span class="mi">100</span> <span class="n">a</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">b</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
  <span class="p">#</span><span class="mi">100</span> <span class="n">a</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
  <span class="p">#</span><span class="mi">100</span> <span class="p">$</span><span class="nb">finish</span><span class="p">;</span> <span class="c1">// exit the simulation</span>
 <span class="k">end</span>

<span class="c1">// Save results as VCD file </span>

<span class="k">initial</span>
 <span class="k">begin</span>
  <span class="p">$</span><span class="nb">dumpfile</span><span class="p">(</span><span class="s">"full_adder_tb_results.vcd"</span><span class="p">);</span>  <span class="c1">// Save simulation waveforms in this file</span>
  <span class="p">$</span><span class="nb">dumpvars</span><span class="p">;</span> <span class="c1">// Capture all simulation waveforms</span>
 <span class="k">end</span>

<span class="k">endmodule</span> 
</pre></td></tr></tbody></table></code></pre></div></div>

<p>下面, 我们需要使用命令行编译工具 <code class="language-plaintext highlighter-rouge">iverilog</code> 和波形查看器 <code class="language-plaintext highlighter-rouge">GTKWave</code> 对设计进行检验: (简便起见, 本文使用 <code class="language-plaintext highlighter-rouge">VSCode</code> 的 <code class="language-plaintext highlighter-rouge">Verilog</code> 波形插件查看波形)</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><table class="rouge-table"><tbody><tr><td class="rouge-gutter gl"><pre class="lineno">1
2
3
4
5
6
7
8
</pre></td><td class="rouge-code"><pre><span class="c1">// compile the file</span>
<span class="n">iverilog</span> <span class="o">-</span><span class="n">y</span><span class="p">.</span> <span class="o">-</span><span class="n">o</span> <span class="n">full_adder_output</span> <span class="n">full_adder_tb</span><span class="p">.</span><span class="n">v</span> <span class="n">full_adder</span><span class="p">.</span><span class="n">v</span>

<span class="c1">// dump the .vcd file to the directory</span>
<span class="n">vvp</span> <span class="n">full_adder_output</span>

<span class="c1">// use gtkwave to open the .vcd file</span>
<span class="n">gtkwave</span> <span class="n">full_adder_tb_results</span><span class="p">.</span><span class="n">vcd</span>
</pre></td></tr></tbody></table></code></pre></div></div>

<p>观察文件头的门级延迟波形, 可看到明显异常: 实际上 <code class="language-plaintext highlighter-rouge">cout</code> 信号的计算需要经过三重逻辑门, 其延迟应该为 <code class="language-plaintext highlighter-rouge">3ns</code>. 而非 <code class="language-plaintext highlighter-rouge">2ns</code>:</p>

<p><img src="https://cdn.jsdelivr.net/gh/KirisameMarisaa/KirisameMarisaa.github.io/img/blogpost_images/20201105193827.png" alt="20201105193827" /></p>

<p>经过讨论和分析得知, Verilog对逻辑门的模拟是基于逻辑而非电路的, 存在“短路特性”. 在该例中, 由于输入 <code class="language-plaintext highlighter-rouge">c_in == 0</code>, 二级逻辑门被短路, <code class="language-plaintext highlighter-rouge">cin_axorb</code> 输出必为 <code class="language-plaintext highlighter-rouge">0</code>, 故与门不再等候其异或输出而直接输出结果, 故实际延迟仅为 <code class="language-plaintext highlighter-rouge">2ns</code>.</p>

<p><br /></p>

<h2 id="4-位行波进位加法器">$4$ 位行波进位加法器</h2>
<p>基于全加器的设计, 可简单引用全加器将其进行串联, 即可得一个 $4$ 位行波进位加法器:</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><table class="rouge-table"><tbody><tr><td class="rouge-gutter gl"><pre class="lineno">1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
</pre></td><td class="rouge-code"><pre><span class="c1">// 4-bit adder design using verilog primitive gates</span>


<span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span><span class="o">/</span><span class="mi">100</span><span class="n">ps</span>


<span class="cp">`default_nettype</span> <span class="n">none</span>

<span class="c1">//Module definition</span>

<span class="k">module</span> <span class="n">adder_4bit</span><span class="p">(</span><span class="kt">input</span>  <span class="kt">wire</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">a</span><span class="p">,</span> 
                  <span class="kt">input</span>  <span class="kt">wire</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">b</span><span class="p">,</span> 
                  <span class="kt">input</span>  <span class="kt">wire</span>        <span class="n">cin</span><span class="p">,</span> 
                  <span class="kt">output</span> <span class="kt">wire</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">s</span><span class="p">,</span> 
                  <span class="kt">output</span> <span class="kt">wire</span>        <span class="n">cout</span><span class="p">);</span>


<span class="c1">//Internal carry connections</span>
<span class="kt">wire</span> <span class="n">c0</span><span class="p">;</span>    <span class="c1">// carry out bit 0 adder</span>
<span class="kt">wire</span> <span class="n">c1</span><span class="p">;</span>    <span class="c1">// carry out bit 1 adder</span>
<span class="kt">wire</span> <span class="n">c2</span><span class="p">;</span>    <span class="c1">// carry out bit 2 adder</span>

<span class="c1">// Instantiate 4 x full_adder</span>
<span class="n">full_adder</span> <span class="n">adder0</span> <span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">b</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">cin</span><span class="p">,</span> <span class="n">s</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">c0</span><span class="p">);</span>
<span class="n">full_adder</span> <span class="n">adder1</span> <span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">b</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">c0</span><span class="p">,</span> <span class="n">s</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">c1</span><span class="p">);</span>
<span class="n">full_adder</span> <span class="n">adder2</span> <span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span> <span class="n">b</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span> <span class="n">c1</span><span class="p">,</span> <span class="n">s</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span> <span class="n">c2</span><span class="p">);</span>
<span class="n">full_adder</span> <span class="n">adder3</span> <span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span> <span class="n">b</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span> <span class="n">c2</span><span class="p">,</span> <span class="n">s</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span> <span class="n">cout</span><span class="p">);</span>


<span class="k">endmodule</span> 

<span class="cp">`default_nettype</span> <span class="kt">wire</span>
</pre></td></tr></tbody></table></code></pre></div></div>

<p>在测试该行波进位加法器时, 除了进行全电路初始化以及测试所有的输入, 输出以外, 还应测试三条连接全加器的进位导线. 测试代码如下:</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><table class="rouge-table"><tbody><tr><td class="rouge-gutter gl"><pre class="lineno">1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
</pre></td><td class="rouge-code"><pre><span class="c1">// 4-bit adder testbench</span>


<span class="c1">// #1 = 1ns</span>
<span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span><span class="o">/</span><span class="mi">100</span><span class="n">ps</span> 

<span class="k">module</span> <span class="n">adder_4bit_tb</span><span class="p">();</span>

<span class="c1">// Internal connections</span>
<span class="kt">reg</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">a</span><span class="p">;</span>
<span class="kt">reg</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">b</span><span class="p">;</span>
<span class="kt">reg</span>       <span class="n">cin</span><span class="p">;</span>
<span class="kt">wire</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">s</span><span class="p">;</span>
<span class="kt">wire</span> <span class="n">cout</span><span class="p">;</span>

<span class="c1">// Instantiate adder_4bit as dut (device under test)</span>

<span class="n">adder_4bit</span> <span class="n">dut</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">cin</span><span class="p">,</span> <span class="n">s</span><span class="p">,</span> <span class="n">cout</span><span class="p">);</span>

<span class="c1">// Test vectors</span>
<span class="k">initial</span>
<span class="k">begin</span>
<span class="c1">// Using 14 test vectors the interconnect of the 4bit added can be verified</span>

<span class="c1">// Check all fulladders are connected to something, s=0 cout=0 not Xs</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mb">'b0000</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mb">'b0000</span><span class="p">;</span> <span class="n">cin</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span>

<span class="c1">// Check connections for a[0], b[0], cin, S[0], S=0001 cout=0</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mb">'b0001</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mb">'b0000</span><span class="p">;</span> <span class="n">cin</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mb">'b0000</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mb">'b0001</span><span class="p">;</span> <span class="n">cin</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mb">'b0000</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mb">'b0000</span><span class="p">;</span> <span class="n">cin</span><span class="o">=</span><span class="mi">1</span><span class="p">;</span>
<span class="c1">// Check connection of carry out of the first adder</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mb">'b0001</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mb">'b0001</span><span class="p">;</span> <span class="n">cin</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span>

<span class="c1">// Check connections for a[1], b[1], c[1]</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mb">'b0010</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mb">'b0000</span><span class="p">;</span> <span class="n">cin</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mb">'b0000</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mb">'b0010</span><span class="p">;</span> <span class="n">cin</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span>
<span class="c1">// Check connection of carry out of the second adder</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mb">'b0010</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mb">'b0010</span><span class="p">;</span> <span class="n">cin</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span>

<span class="c1">// Check connections for a[2], b[2], c[2]</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mb">'b0100</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mb">'b0000</span><span class="p">;</span> <span class="n">cin</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mb">'b0000</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mb">'b0100</span><span class="p">;</span> <span class="n">cin</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span>
<span class="c1">// Check connection of carry out of the third adder</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mb">'b0100</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mb">'b0100</span><span class="p">;</span> <span class="n">cin</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span>

<span class="c1">// Check connections for a[3], b[3], c[3]</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mb">'b1000</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mb">'b0000</span><span class="p">;</span> <span class="n">cin</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mb">'b0000</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mb">'b1000</span><span class="p">;</span> <span class="n">cin</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span>
<span class="c1">// Check connection of carry out of the fourth adder</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mb">'b1000</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mb">'b1000</span><span class="p">;</span> <span class="n">cin</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span>




<span class="c1">// Connectivity tests completed.</span>

<span class="c1">// ADD TESTS FOR FINDING MAXIMUM CARRY DELAY </span>
<span class="c1">// the critical path</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mb">'b0000</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mb">'b0000</span><span class="p">;</span> <span class="n">cin</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mb">'b1111</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mb">'b0000</span><span class="p">;</span> <span class="n">cin</span><span class="o">=</span><span class="mi">1</span><span class="p">;</span>
<span class="c1">// it should be 9 ns</span>


<span class="p">#</span><span class="mi">100</span> <span class="p">$</span><span class="nb">finish</span><span class="p">;</span> <span class="c1">// exit the simulation</span>
<span class="k">end</span>
 
 
<span class="c1">// Save results as VCD file </span>
<span class="k">initial</span>
 <span class="k">begin</span>
  <span class="p">$</span><span class="nb">dumpfile</span><span class="p">(</span><span class="s">"adder_4bit_tb_results.vcd"</span><span class="p">);</span>  <span class="c1">// Save simulation waveforms in this file</span>
  <span class="p">$</span><span class="nb">dumpvars</span><span class="p">;</span> <span class="c1">// Capture all simulation waveforms</span>
 <span class="k">end</span>

<span class="k">endmodule</span> 
</pre></td></tr></tbody></table></code></pre></div></div>

<p>下面简单讨论 $4$ 位行波进位加法器的最大延迟问题: 
根据前文所述, 易得当且仅当参与计算的数的每一位都需要进位时, 才可能发生最大延迟; 而由于组成行波进位加法器的全加器输出延迟的短路特性, 要想使最大延迟出现, 必须确保每一个全加器模组的两个输入信号 <code class="language-plaintext highlighter-rouge">a_i</code>, <code class="language-plaintext highlighter-rouge">b_i</code> 异或运算后值为 $1$, 且 <code class="language-plaintext highlighter-rouge">cin_i == 1</code>. 
在该情形下:</p>
<ol>
  <li>经过1ns, 全部的四个全加器完成了对 <code class="language-plaintext highlighter-rouge">a_i, b_i</code> 的异或运算, 并等待 <code class="language-plaintext highlighter-rouge">c_in_i</code> 输入:</li>
  <li>从最低位进位到最高位, 每一位的进位计算延迟均为 <code class="language-plaintext highlighter-rouge">2ns</code>; 共有 <code class="language-plaintext highlighter-rouge">2*4 = 8 ns</code>:</li>
  <li>最终完成输出, 总耗时为 <code class="language-plaintext highlighter-rouge">9ns</code>.</li>
</ol>

<p><br /></p>

<h2 id="16-位行波进位加法器">$16$ 位行波进位加法器</h2>
<p>和 $4$ 位行波进位加法器类似, $16$ 位行波进位加法器是四个 $4$ 位行波进位加法器的简单组合, 具体实现方式不再赘述. 相关实现代码和测试代码如下:</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><table class="rouge-table"><tbody><tr><td class="rouge-gutter gl"><pre class="lineno">1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
</pre></td><td class="rouge-code"><pre><span class="c1">// 16-bit adder design using verilog primitive gates</span>

<span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span><span class="o">/</span><span class="mi">100</span><span class="n">ps</span>

<span class="cp">`default_nettype</span> <span class="n">none</span>

<span class="k">module</span> <span class="n">adder_16bit</span><span class="p">(</span><span class="kt">input</span>  <span class="kt">wire</span> <span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">a</span><span class="p">,</span> 
                   <span class="kt">input</span>  <span class="kt">wire</span> <span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">b</span><span class="p">,</span> 
                   <span class="kt">input</span>  <span class="kt">wire</span>         <span class="n">cin</span><span class="p">,</span> 
                   <span class="kt">output</span> <span class="kt">wire</span> <span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">s</span><span class="p">,</span> 
                   <span class="kt">output</span> <span class="kt">wire</span>         <span class="n">cout</span><span class="p">);</span>

<span class="c1">//Internal carry connections</span>
<span class="kt">wire</span> <span class="n">c0</span><span class="p">;</span>    <span class="c1">// carry out bit 0 adder</span>
<span class="kt">wire</span> <span class="n">c1</span><span class="p">;</span>    <span class="c1">// carry out bit 1 adder</span>
<span class="kt">wire</span> <span class="n">c2</span><span class="p">;</span>    <span class="c1">// carry out bit 2 adder</span>
<span class="kt">wire</span> <span class="n">c3</span><span class="p">;</span>    <span class="c1">// carry out bit 3 adder</span>


<span class="c1">// Instantiate 4 x adder_4bit</span>
<span class="n">adder_4bit</span> <span class="n">adder0</span> <span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span> <span class="n">b</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span> <span class="n">cin</span><span class="p">,</span> <span class="n">s</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span> <span class="n">c0</span><span class="p">);</span>
<span class="n">adder_4bit</span> <span class="n">adder1</span> <span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">4</span><span class="p">],</span> <span class="n">b</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">4</span><span class="p">],</span> <span class="n">c0</span><span class="p">,</span> <span class="n">s</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">4</span><span class="p">],</span> <span class="n">c1</span><span class="p">);</span>
<span class="n">adder_4bit</span> <span class="n">adder2</span> <span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">8</span><span class="p">],</span> <span class="n">b</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">8</span><span class="p">],</span> <span class="n">c1</span><span class="p">,</span> <span class="n">s</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">8</span><span class="p">],</span> <span class="n">c2</span><span class="p">);</span>
<span class="n">adder_4bit</span> <span class="n">adder3</span> <span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">12</span><span class="p">],</span> <span class="n">b</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">12</span><span class="p">],</span> <span class="n">c2</span><span class="p">,</span> <span class="n">s</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">12</span><span class="p">],</span> <span class="n">cout</span><span class="p">);</span>



<span class="k">endmodule</span> 

<span class="cp">`default_nettype</span> <span class="kt">wire</span>
</pre></td></tr></tbody></table></code></pre></div></div>

<p>测试:</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><table class="rouge-table"><tbody><tr><td class="rouge-gutter gl"><pre class="lineno">1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
</pre></td><td class="rouge-code"><pre><span class="c1">// 16-bit adder testbench</span>

<span class="c1">// #1 = 1ns</span>
<span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span><span class="o">/</span><span class="mi">100</span><span class="n">ps</span> 

<span class="k">module</span> <span class="n">adder_16bit_tb</span><span class="p">();</span>

<span class="c1">// Internal connections</span>
<span class="kt">reg</span> <span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">a</span><span class="p">;</span>
<span class="kt">reg</span> <span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">b</span><span class="p">;</span>
<span class="kt">reg</span>         <span class="n">cin</span><span class="p">;</span>
<span class="kt">wire</span> <span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">s</span><span class="p">;</span>
<span class="kt">wire</span>        <span class="n">cout</span><span class="p">;</span>

<span class="c1">// Instantiate adder_16bit as dut (device under test)</span>

<span class="n">adder_16bit</span> <span class="n">dut</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">cin</span><span class="p">,</span> <span class="n">s</span><span class="p">,</span> <span class="n">cout</span><span class="p">);</span>

<span class="c1">// Test vectors</span>
<span class="k">initial</span>
<span class="k">begin</span>
<span class="c1">// 38 test vectors required for connectivity tests</span>
<span class="c1">// Check all adders are connected to something, S=0 cout=0 not Xs</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span> <span class="n">cin</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span>
<span class="c1">//Check connections for A[0], B[0], Cin, S[0], S=0001 cout=0</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0001</span><span class="p">;</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h0001</span><span class="p">;</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span> <span class="n">cin</span><span class="o">=</span><span class="mi">1</span><span class="p">;</span>
<span class="c1">//Check connections for  A[1], B[1], S[1]</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0002</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span> <span class="n">cin</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h0002</span><span class="p">;</span>
<span class="c1">//Check connections for  A[2], B[2], S[2]</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0004</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h0004</span><span class="p">;</span>
<span class="c1">//Check connections for  A[3], B[3], S[3]</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0008</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h0008</span><span class="p">;</span>
<span class="c1">//Check connection of carry out of the first 4bit adder in to 2nd 4-bit adder</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0008</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h0008</span><span class="p">;</span>


<span class="c1">// Check the second 4-bit adder</span>
<span class="c1">//Check connections for A[0], B[0], S[0]</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0010</span><span class="p">;</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h0010</span><span class="p">;</span>
<span class="c1">//Check connections for  A[1], B[1], S[1]</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0020</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span> <span class="n">cin</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h0020</span><span class="p">;</span>
<span class="c1">//Check connections for  A[2], B[2], S[2]</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0040</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h0040</span><span class="p">;</span>
<span class="c1">//Check connections for  A[3], B[3], S[3]</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0080</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h0080</span><span class="p">;</span>
<span class="c1">//Check connection of carry out of the 2nd 4bit adder in to 3rd 4-bit adder</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0080</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h0080</span><span class="p">;</span>

<span class="c1">// Check the third 4-bit adder</span>
<span class="c1">//Check connections for A[0], B[0], S[0]</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0100</span><span class="p">;</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h0100</span><span class="p">;</span>
<span class="c1">//Check connections for  A[1], B[1], S[1]</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0200</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span> <span class="n">cin</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h0200</span><span class="p">;</span>
<span class="c1">//Check connections for  A[2], B[2], S[2]</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0400</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h0400</span><span class="p">;</span>
<span class="c1">//Check connections for  A[3], B[3], S[3]</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0800</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h0800</span><span class="p">;</span>
<span class="c1">//Check connection of carry out of the 3rd 4bit adder in to 4th 4-bit adder</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0800</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h0800</span><span class="p">;</span>

<span class="c1">// Check the fourth 4-bit adder</span>
<span class="c1">//Check connections for A[0], B[0], S[0]</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h1000</span><span class="p">;</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h1000</span><span class="p">;</span>
<span class="c1">//Check connections for  A[1], B[1], S[1]</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h2000</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span> <span class="n">cin</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h2000</span><span class="p">;</span>
<span class="c1">//Check connections for  A[2], B[2], S[2]</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h4000</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h4000</span><span class="p">;</span>
<span class="c1">//Check connections for  A[3], B[3], S[3]</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h8000</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h8000</span><span class="p">;</span>
<span class="c1">//Check connection of carry out of the 4th 4bit adder in to cout</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h8000</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h8000</span><span class="p">;</span>


<span class="c1">// Connectivity tests completed.</span>

<span class="c1">// ADD TESTS FOR FINDING MAXIMUM CARRY DELAY</span>
<span class="c1">// the critical path</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span> <span class="n">cin</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span>
<span class="p">#</span><span class="mi">100</span> <span class="n">a</span><span class="o">=</span><span class="mh">16'hFFFF</span><span class="p">;</span> <span class="n">b</span><span class="o">=</span><span class="mh">16'h0000</span><span class="p">;</span> <span class="n">cin</span><span class="o">=</span><span class="mi">1</span><span class="p">;</span>
<span class="c1">// it should be 33 ns</span>

<span class="p">#</span><span class="mi">100</span> <span class="p">$</span><span class="nb">finish</span><span class="p">;</span>
<span class="k">end</span>
 
 
<span class="c1">// Save results as VCD file </span>
<span class="k">initial</span>
 <span class="k">begin</span>
  <span class="p">$</span><span class="nb">dumpfile</span><span class="p">(</span><span class="s">"adder_16bit_tb_results.vcd"</span><span class="p">);</span>  <span class="c1">// Save simulation waveforms in this file</span>
  <span class="p">$</span><span class="nb">dumpvars</span><span class="p">;</span> <span class="c1">// Capture all simulation waveforms</span>
 <span class="k">end</span>

<span class="k">endmodule</span> 
</pre></td></tr></tbody></table></code></pre></div></div>

<p>依照类似的分析流程, 不难得出其最大门级延迟为 <code class="language-plaintext highlighter-rouge">1 + 4*8 = 32ns</code>.</p>

<p><br /></p>

<h2 id="超前进位加法器">超前进位加法器</h2>
<p>行波进位加法器结构简单, 实现便利. 但显而易见, 其最大门级延迟将随着被计算数位数的增长而增长. 为了规避这一问题, 又设计了超前进位加法器:</p>

<p>超前进位加法器 (<code class="language-plaintext highlighter-rouge">Carry-Look Ahead Adder</code>) 是一种高速加法器, 每一个运算位的值都由一组特定电路同时生成, 而无需等待上一位的运算结果完成, 每个全加器的进位输入并不来自前一级的全加器运算结果, 而是由超前进位的逻辑所确定. 其逻辑原理如下:</p>

<p>不失一般性, 考虑一个单位的含进位二进制加法: $A_i + B_i , C_i$. 由真值表可得:</p>

\[C_{i+1} = B_i\cdot C_i + A_i\cdot C_i + B_i\cdot A_i = A_i \cdot B_i + (A_i + B_i)\cdot C_i\]

<p>定义:</p>

\[G_i = A_i\cdot B_i, ~~~ P_i = A_i + B_i\]

<p>故递推式化为:</p>

\[C_{i+1} = G_i + P_i \cdot C_i\]

<p>因此, 递推关系可整理如下:</p>

\[C_i = \begin{cases} ~G_i ~~~~~~~~~~~~~~~~~~~~~~ i = 0 \\\ G_i + P_i \cdot C_i ~~~~~~ i \geqslant 1 \end{cases} ~~~~~~while~~~~~~  \begin{cases} ~G_i = A_i \cdot B_i \\\ P_i = A_i + B_i \end{cases}\]

<p>以一个 $4$ 位超前进位加法器为例, 其输出可表示为:</p>

\[C_4 = G_3 + P_3 \cdot G_2 + P_3 \cdot P_2 \cdot G_1 + P_3 \cdot P_2 \cdot P_1 \cdot G_0 + 
P_3 \cdot P_2 \cdot P_1 \cdot P_0 \cdot C_0\]

<p><img src="https://cdn.jsdelivr.net/gh/KirisameMarisaa/KirisameMarisaa.github.io/img/blogpost_images/20201105193909.png" alt="20201105193909" /></p>

<p>可见, 超前进位加法器虽然计算 $C_{i+1}$ 的延迟恒为三级门延迟, 与加法器的位数无关, 但代价是随着加法器位数的增加, 其电路复杂度也随之增加.</p>

<p>因此, 在实际电路设计中, 常常采取折中的解决方案: 鉴于行波进位加法器以复杂度换效率, 超前进位加法器以效率换复杂度, 我们采用多个小规模的超前进位加法器串联拼接, 形成一个位数较多的大加法器, 如用 $4$ 个 $8$-bit 的超前进位加法器连接成一个 $32$-bit 的加法器.</p>


                <hr style="visibility: hidden;">
                <ul class="pager">
                    
                    <li class="previous">
                        <a href="/2020/10/27/Ch5-COMP15111/" data-toggle="tooltip" data-placement="top" title="Ch5 编译原理 地址与寻址">
                        Previous<br>
                        <span>Ch5 编译原理 地址与寻址</span>
                        </a>
                    </li>
                    
                    
                    <li class="next">
                        <a href="/2020/10/27/Lab2-COMP12111/" data-toggle="tooltip" data-placement="top" title="Lab2 计算机组成与结构 16位简易ALU">
                        Next<br>
                        <span>Lab2 计算机组成与结构 16位简易ALU</span>
                        </a>
                    </li>
                    
                </ul>
                <hr style="visibility: hidden;">

                
                <!-- disqus 评论框 start -->
                <div class="comment">
                    <div id="disqus_thread" class="disqus-thread"></div>
                </div>
                <!-- disqus 评论框 end -->
                

                
            </div>  

    <!-- Side Catalog Container -->
        
            <div class="
                col-lg-2 col-lg-offset-0
                visible-lg-block
                sidebar-container
                catalog-container">
                <div class="side-catalog">
                    <hr class="hidden-sm hidden-xs">
                    <h5>
                        <a class="catalog-toggle" href="#">CATALOG</a>
                    </h5>
                    <ul class="catalog-body"></ul>
                </div>
            </div>
        

    <!-- Sidebar Container -->
            <div class="
                col-lg-8 col-lg-offset-2
                col-md-10 col-md-offset-1
                sidebar-container">

                <!-- Featured Tags -->
                


<section>
    
        <hr class="hidden-sm hidden-xs">
    
    <h5><a href="/archive/">FEATURED TAGS</a></h5>
    <div class="tags">
        
        
        
        
        
        
                <a data-sort="0126" 
                    href="/archive/?tag=COMP12111"
                    title="COMP12111"
                    rel="10">COMP12111</a>
        
                <a data-sort="0072" 
                    href="/archive/?tag=%E8%AF%BE%E7%A8%8B%E7%AC%94%E8%AE%B0"
                    title="课程笔记"
                    rel="64">课程笔记</a>
        
                <a data-sort="0096" 
                    href="/archive/?tag=%E5%89%8D%E7%AB%AF%E5%AD%A6%E4%B9%A0"
                    title="前端学习"
                    rel="40">前端学习</a>
        
                <a data-sort="0096" 
                    href="/archive/?tag=50P50D"
                    title="50P50D"
                    rel="40">50P50D</a>
        
                <a data-sort="0123" 
                    href="/archive/?tag=%E4%BA%BA%E5%B7%A5%E6%99%BA%E8%83%BD"
                    title="人工智能"
                    rel="13">人工智能</a>
        
                <a data-sort="0124" 
                    href="/archive/?tag=%E9%80%BB%E8%BE%91%E5%AD%A6"
                    title="逻辑学"
                    rel="12">逻辑学</a>
        
                <a data-sort="0126" 
                    href="/archive/?tag=COMP15111"
                    title="COMP15111"
                    rel="10">COMP15111</a>
        
                <a data-sort="0127" 
                    href="/archive/?tag=%E6%89%A9%E5%B1%95%E8%87%AA%E4%B9%A0"
                    title="扩展自习"
                    rel="9">扩展自习</a>
        
                <a data-sort="0127" 
                    href="/archive/?tag=COMP21111"
                    title="COMP21111"
                    rel="9">COMP21111</a>
        
                <a data-sort="0129" 
                    href="/archive/?tag=%E6%95%B0%E6%8D%AE%E7%BB%93%E6%9E%84%E4%B8%8E%E7%AE%97%E6%B3%95"
                    title="数据结构与算法"
                    rel="7">数据结构与算法</a>
        
                <a data-sort="0129" 
                    href="/archive/?tag=%E6%9C%BA%E5%99%A8%E5%AD%A6%E4%B9%A0"
                    title="机器学习"
                    rel="7">机器学习</a>
        
                <a data-sort="0129" 
                    href="/archive/?tag=COMP11212"
                    title="COMP11212"
                    rel="7">COMP11212</a>
        
                <a data-sort="0130" 
                    href="/archive/?tag=COMP24011"
                    title="COMP24011"
                    rel="6">COMP24011</a>
        
                <a data-sort="0132" 
                    href="/archive/?tag=%E6%95%B0%E6%8D%AE%E5%BA%93%E5%AF%BC%E8%AE%BA"
                    title="数据库导论"
                    rel="4">数据库导论</a>
        
                <a data-sort="0132" 
                    href="/archive/?tag=%E6%95%B0%E6%8D%AE%E7%BB%93%E6%9E%84%E5%92%8C%E7%AE%97%E6%B3%95"
                    title="数据结构和算法"
                    rel="4">数据结构和算法</a>
        
                <a data-sort="0132" 
                    href="/archive/?tag=COMP15212"
                    title="COMP15212"
                    rel="4">COMP15212</a>
        
                <a data-sort="0134" 
                    href="/archive/?tag=%E5%A5%87%E6%8A%80%E6%B7%AB%E5%B7%A7"
                    title="奇技淫巧"
                    rel="2">奇技淫巧</a>
        
                <a data-sort="0134" 
                    href="/archive/?tag=%E7%AE%97%E6%B3%95"
                    title="算法"
                    rel="2">算法</a>
        
                <a data-sort="0134" 
                    href="/archive/?tag=%E8%AE%A1%E7%AE%97%E6%9C%BA%E5%9B%BE%E5%BD%A2%E5%AD%A6"
                    title="计算机图形学"
                    rel="2">计算机图形学</a>
        
                <a data-sort="0134" 
                    href="/archive/?tag=%E8%BD%AF%E4%BB%B6%E5%B7%A5%E7%A8%8B%E6%A6%82%E8%AE%BA"
                    title="软件工程概论"
                    rel="2">软件工程概论</a>
        
                <a data-sort="0134" 
                    href="/archive/?tag=Lab"
                    title="Lab"
                    rel="2">Lab</a>
    </div>
</section>


                <!-- Friends Blog -->
                
<hr>
<h5>FRIENDS</h5>
<ul class="list-inline">
  
  <li><a href="http://ryanxin.cn">琳若尘泥 十里琅居</a></li>
  
  <li><a href="https://flyhigher.top">无垠 - 飞翔的天空无限大</a></li>
  
  <li><a href="https://graynekocafe.net">灰貓咖啡廳</a></li>
  
  <li><a href="Gnefil.github.io">GNEFIL</a></li>
  
</ul>

            </div>
        </div>
    </div>
</article>

</div>


<!-- add support for mathjax by voleking-->


<!-- add busuanzi statistics support-->
    
    <script async src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>






<!-- disqus 公共JS代码 start (一个网页只需插入一次) -->
<script type="text/javascript">
    /* * * CONFIGURATION VARIABLES * * */
    var disqus_shortname = "KirisameR";
    var disqus_identifier = "/2020/10/27/Lab1 COMP12111";
    var disqus_url = "http://localhost:4000/2020/10/27/Lab1-COMP12111/";

    (function() {
        var dsq = document.createElement('script'); dsq.type = 'text/javascript'; dsq.async = true;
        dsq.src = '//' + disqus_shortname + '.disqus.com/embed.js';
        (document.getElementsByTagName('head')[0] || document.getElementsByTagName('body')[0]).appendChild(dsq);
    })();
</script>
<!-- disqus 公共JS代码 end -->




<!-- async load function -->
<script>
    function async(u, c) {
      var d = document, t = 'script',
          o = d.createElement(t),
          s = d.getElementsByTagName(t)[0];
      o.src = u;
      if (c) { o.addEventListener('load', function (e) { c(null, e); }, false); }
      s.parentNode.insertBefore(o, s);
    }
</script>
<!-- anchor-js, Doc:http://bryanbraun.github.io/anchorjs/ -->
<script>
    async("//cdnjs.cloudflare.com/ajax/libs/anchor-js/1.1.1/anchor.min.js",function(){
        anchors.options = {
          visible: 'hover',
          placement: 'right',
          // icon: '#'
        };
        anchors.add().remove('.intro-header h1').remove('.subheading').remove('.sidebar-container h5');
    })
</script>
<style>
    /* place left on bigger screen */
    @media all and (min-width: 800px) {
        .anchorjs-link{
            position: absolute;
            left: -0.75em;
            font-size: 1.1em;
            margin-top : -0.1em;
        }
    }
</style>

    
    <!-- Footer -->
<footer>
    <div class="container">
        <div class="row">
            <div class="col-lg-8 col-lg-offset-2 col-md-10 col-md-offset-1">
                <!-- SNS Link -->
                


<ul class="list-inline text-center">


  
  
  <li>
    <a href="https://twitter.com/eigentom">
      <span class="fa-stack fa-lg">
        <i class="fa fa-circle fa-stack-2x"></i>
        <i class="fa fa-twitter fa-stack-1x fa-inverse"></i>
      </span>
    </a>
  </li>
  
  
  
  <li>
    <a target="_blank" href="http://t.me/Kirisame_Marisa">
      <span class="fa-stack fa-lg">
        <i class="fa fa-circle fa-stack-2x"></i>
        <i class="fa fa-telegram fa-stack-1x fa-inverse"></i>
      </span>
    </a>
  </li>
  
  
  
  <li>
    <a target="_blank" href="https://github.com/KirisameR">
      <span class="fa-stack fa-lg">
        <i class="fa fa-circle fa-stack-2x"></i>
        <i class="fa fa-github fa-stack-1x fa-inverse"></i>
      </span>
    </a>
  </li>
  
  
  <li>
    <a target="_blank" href="https://www.linkedin.com/in/yilu-82589933">
      <span class="fa-stack fa-lg">
        <i class="fa fa-circle fa-stack-2x"></i>
        <i class="fa fa-linkedin fa-stack-1x fa-inverse"></i>
      </span>
    </a>
  </li>
  
</ul>

                <p class="copyright text-muted">
                    Copyright &copy; 某一般线性空间 2022
                    <br>
                    Powered by <a href="616.sb">Hux Enhanced</a> |
                    <iframe style="margin-left: 2px; margin-bottom:-5px;" frameborder="0" scrolling="0" width="100px"
                        height="20px"
                        src="https://ghbtns.com/github-btn.html?user=huxpro&repo=huxpro.github.io&type=star&count=true">
                    </iframe>
                </p>
            </div>
        </div>
    </div>
</footer>


<!-- jQuery -->
<script src="/js/jquery.min.js "></script>

<!-- Bootstrap Core JavaScript -->
<!-- Currently, only navbar scroll-down effect at desktop still depends on this -->
<script src="/js/bootstrap.min.js "></script>

<!-- Custom Theme JavaScript -->
<script src="/js/hux-blog.min.js "></script>

<!-- Simple Jekyll Search -->
<script src="/js/simple-jekyll-search.min.js"></script>

<!-- Service Worker -->

<script src="/js/snackbar.js "></script>
<script src="/js/sw-registration.js "></script>


<!-- async load function -->
<script>
    function async(u, c) {
        var d = document, t = 'script',
            o = d.createElement(t),
            s = d.getElementsByTagName(t)[0];
        o.src = u;
        if (c) { o.addEventListener('load', function (e) { c(null, e); }, false); }
        s.parentNode.insertBefore(o, s);
    }
</script>

<!--
     Because of the native support for backtick-style fenced code blocks
     right within the Markdown is landed in Github Pages,
     From V1.6, There is no need for Highlight.js,
     so Huxblog drops it officially.

     - https://github.com/blog/2100-github-pages-now-faster-and-simpler-with-jekyll-3-0
     - https://help.github.com/articles/creating-and-highlighting-code-blocks/
     - https://github.com/jneen/rouge/wiki/list-of-supported-languages-and-lexers
-->
<!--
    <script>
        async("http://cdn.bootcss.com/highlight.js/8.6/highlight.min.js", function(){
            hljs.initHighlightingOnLoad();
        })
    </script>
    <link href="http://cdn.bootcss.com/highlight.js/8.6/styles/github.min.css" rel="stylesheet">
-->







<!--fastClick.js -->
<script>
    async("//cdnjs.cloudflare.com/ajax/libs/fastclick/1.0.6/fastclick.min.js", function () {
        var $nav = document.querySelector("nav");
        if ($nav) FastClick.attach($nav);
    })
</script>


<!-- Google Analytics -->



<!-- Baidu Tongji -->



<!-- Side Catalog -->

<script type="text/javascript">
    function generateCatalog(selector) {

        // interop with multilangual 
        if ('' == 'true') {
            _containerSelector = 'div.post-container.active'
        } else {
            _containerSelector = 'div.post-container'
        }

        // init
        var P = $(_containerSelector), a, n, t, l, i, c;
        a = P.find('h1,h2,h3,h4,h5,h6');

        // clean
        $(selector).html('')

        // appending
        a.each(function () {
            n = $(this).prop('tagName').toLowerCase();
            i = "#" + $(this).prop('id');
            t = $(this).text();
            c = $('<a href="' + i + '" rel="nofollow">' + t + '</a>');
            l = $('<li class="' + n + '_nav"></li>').append(c);
            $(selector).append(l);
        });
        return true;
    }

    generateCatalog(".catalog-body");

    // toggle side catalog
    $(".catalog-toggle").click((function (e) {
        e.preventDefault();
        $('.side-catalog').toggleClass("fold")
    }))

    /*
     * Doc: https://github.com/davist11/jQuery-One-Page-Nav
     * Fork by Hux to support padding
     */
    async("/js/jquery.nav.js", function () {
        $('.catalog-body').onePageNav({
            currentClass: "active",
            changeHash: !1,
            easing: "swing",
            filter: "",
            scrollSpeed: 700,
            scrollOffset: 0,
            scrollThreshold: .2,
            begin: null,
            end: null,
            scrollChange: null,
            padding: 80
        });
    });
</script>



<!-- Multi-Lingual -->


<!-- Simple Jekyll Search -->
<script>
    // https://stackoverflow.com/questions/1912501/unescape-html-entities-in-javascript
    function htmlDecode(input) {
        var e = document.createElement('textarea');
        e.innerHTML = input;
        // handle case of empty input
        return e.childNodes.length === 0 ? "" : e.childNodes[0].nodeValue;
    }

    SimpleJekyllSearch({
        searchInput: document.getElementById('search-input'),
        resultsContainer: document.getElementById('search-results'),
        json: '/search.json',
        searchResultTemplate: '<div class="post-preview item"><a href="{url}"><h2 class="post-title">{title}</h2><h3 class="post-subtitle">{subtitle}</h3><hr></a></div>',
        noResultsText: 'No results',
        limit: 50,
        fuzzy: false,
        // a hack to get escaped subtitle unescaped. for some reason, 
        // post.subtitle w/o escape filter nuke entire search.
        templateMiddleware: function (prop, value, template) {
            if (prop === 'subtitle' || prop === 'title') {
                if (value.indexOf("code")) {
                    return htmlDecode(value);
                } else {
                    return value;
                }
            }
        }
    });

    $(document).ready(function () {
        var $searchPage = $('.search-page');
        var $searchOpen = $('.search-icon');
        var $searchClose = $('.search-icon-close');
        var $searchInput = $('#search-input');
        var $body = $('body');

        $searchOpen.on('click', function (e) {
            e.preventDefault();
            $searchPage.toggleClass('search-active');
            var prevClasses = $body.attr('class') || '';
            setTimeout(function () {
                $body.addClass('no-scroll');
            }, 400)

            if ($searchPage.hasClass('search-active')) {
                $searchClose.on('click', function (e) {
                    e.preventDefault();
                    $searchPage.removeClass('search-active');
                    $body.attr('class', prevClasses);  // from closure 
                });
                $searchInput.focus();
            }
        });
    });
</script>
    <!-- Image to hack wechat -->
    <img src="/img/icon_wechat.png" width="0" height="0" />
    <!-- Migrate from head to bottom, no longer block render and still work -->
    
</body>

</html>
