/*
 * SPDX-License-Identifier: BSD-3-Clause
 * Copyright(c) 2024 Napatech A/S
 */

/*
 * nthw_fpga_reg_defs_pci_rd_tg.h
 *
 * Auto-generated file - do *NOT* edit
 *
 */

#ifndef _NTHW_FPGA_REG_DEFS_PCI_RD_TG_
#define _NTHW_FPGA_REG_DEFS_PCI_RD_TG_

/* PCI_RD_TG */
#define NTHW_MOD_PCI_RD_TG (0x9ad9eed2UL)
#define PCI_RD_TG_TG_CTRL (0x5a899dc8UL)
#define PCI_RD_TG_TG_CTRL_TG_RD_RDY (0x66c70bffUL)
#define PCI_RD_TG_TG_RDADDR (0x39e1af65UL)
#define PCI_RD_TG_TG_RDADDR_RAM_ADDR (0xf6b0ecd1UL)
#define PCI_RD_TG_TG_RDDATA0 (0x4bcd36f9UL)
#define PCI_RD_TG_TG_RDDATA0_PHYS_ADDR_LOW (0xa4479fe8UL)
#define PCI_RD_TG_TG_RDDATA1 (0x3cca066fUL)
#define PCI_RD_TG_TG_RDDATA1_PHYS_ADDR_HIGH (0x6b3563dfUL)
#define PCI_RD_TG_TG_RDDATA2 (0xa5c357d5UL)
#define PCI_RD_TG_TG_RDDATA2_REQ_HID (0x5dab4bc3UL)
#define PCI_RD_TG_TG_RDDATA2_REQ_SIZE (0x85dd8d92UL)
#define PCI_RD_TG_TG_RDDATA2_WAIT (0x85ba70b2UL)
#define PCI_RD_TG_TG_RDDATA2_WRAP (0x546e238aUL)
#define PCI_RD_TG_TG_RD_RUN (0xd6542f54UL)
#define PCI_RD_TG_TG_RD_RUN_RD_ITERATION (0xcdc6e166UL)

#endif	/* _NTHW_FPGA_REG_DEFS_PCI_RD_TG_ */
