$date
	Fri Jan  2 16:10:06 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module singleportsynchronousram_tb $end
$var wire 8 ! dout [7:0] $end
$var reg 4 " addr [3:0] $end
$var reg 1 # clk $end
$var reg 8 $ din [7:0] $end
$var reg 1 % we $end
$scope module dut $end
$var wire 4 & addr [3:0] $end
$var wire 1 # clk $end
$var wire 8 ' din [7:0] $end
$var wire 1 % we $end
$var reg 8 ( dout [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
b0 '
b0 &
0%
b0 $
0#
b0 "
bx !
$end
#5
1#
#10
0#
b10101010 $
b10101010 '
b10 "
b10 &
1%
#15
b10101010 !
b10101010 (
1#
#20
0#
b1010101 $
b1010101 '
b100 "
b100 &
#25
b1010101 !
b1010101 (
1#
#30
0#
b10 "
b10 &
0%
#35
b10101010 !
b10101010 (
1#
#40
0#
b100 "
b100 &
#45
b1010101 !
b1010101 (
1#
#50
0#
#55
1#
#60
0#
