/*
This module implements the I2S protocol.
Inputs are a master clock (50MHz)
and a 16-bit precicision sample.

This constructs the I2S waveform to communicate
mono audio. The data_in is copied to both L and R
channels.

#################
This will be wired to the SGTL5000 chip via 
top-level .SV file
*/
module I2S_interface(
	input clk,
	input [15:0] data_in,
	output ready, LRCLK, SCLK, SDATA );

	
	
endmodule
