# [doc = "Register `INT_EVENT1_MIS` reader"] pub type R = crate :: R < INT_EVENT1_MIS_SPEC > ; # [doc = "Field `INT_EVENT1_MIS_RTOUT` reader - SPI Receive Time-Out event mask."] pub type INT_EVENT1_MIS_RTOUT_R = crate :: BitReader < INT_EVENT1_MIS_RTOUT_A > ; # [doc = "SPI Receive Time-Out event mask.\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT1_MIS_RTOUT_A { # [doc = "0: CLR"] INT_EVENT1_MIS_RTOUT_CLR = 0 , # [doc = "1: SET"] INT_EVENT1_MIS_RTOUT_SET = 1 , } impl From < INT_EVENT1_MIS_RTOUT_A > for bool { # [inline (always)] fn from (variant : INT_EVENT1_MIS_RTOUT_A) -> Self { variant as u8 != 0 } } impl INT_EVENT1_MIS_RTOUT_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT1_MIS_RTOUT_A { match self . bits { false => INT_EVENT1_MIS_RTOUT_A :: INT_EVENT1_MIS_RTOUT_CLR , true => INT_EVENT1_MIS_RTOUT_A :: INT_EVENT1_MIS_RTOUT_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event1_mis_rtout_clr (& self) -> bool { * self == INT_EVENT1_MIS_RTOUT_A :: INT_EVENT1_MIS_RTOUT_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event1_mis_rtout_set (& self) -> bool { * self == INT_EVENT1_MIS_RTOUT_A :: INT_EVENT1_MIS_RTOUT_SET } } # [doc = "Field `INT_EVENT1_MIS_RX` reader - Receive FIFO event mask."] pub type INT_EVENT1_MIS_RX_R = crate :: BitReader < INT_EVENT1_MIS_RX_A > ; # [doc = "Receive FIFO event mask.\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT1_MIS_RX_A { # [doc = "0: CLR"] INT_EVENT1_MIS_RX_CLR = 0 , # [doc = "1: SET"] INT_EVENT1_MIS_RX_SET = 1 , } impl From < INT_EVENT1_MIS_RX_A > for bool { # [inline (always)] fn from (variant : INT_EVENT1_MIS_RX_A) -> Self { variant as u8 != 0 } } impl INT_EVENT1_MIS_RX_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT1_MIS_RX_A { match self . bits { false => INT_EVENT1_MIS_RX_A :: INT_EVENT1_MIS_RX_CLR , true => INT_EVENT1_MIS_RX_A :: INT_EVENT1_MIS_RX_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event1_mis_rx_clr (& self) -> bool { * self == INT_EVENT1_MIS_RX_A :: INT_EVENT1_MIS_RX_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event1_mis_rx_set (& self) -> bool { * self == INT_EVENT1_MIS_RX_A :: INT_EVENT1_MIS_RX_SET } } impl R { # [doc = "Bit 2 - SPI Receive Time-Out event mask."] # [inline (always)] pub fn int_event1_mis_rtout (& self) -> INT_EVENT1_MIS_RTOUT_R { INT_EVENT1_MIS_RTOUT_R :: new (((self . bits >> 2) & 1) != 0) } # [doc = "Bit 3 - Receive FIFO event mask."] # [inline (always)] pub fn int_event1_mis_rx (& self) -> INT_EVENT1_MIS_RX_R { INT_EVENT1_MIS_RX_R :: new (((self . bits >> 3) & 1) != 0) } } # [doc = "Masked interrupt status\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`int_event1_mis::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api)."] pub struct INT_EVENT1_MIS_SPEC ; impl crate :: RegisterSpec for INT_EVENT1_MIS_SPEC { type Ux = u32 ; } # [doc = "`read()` method returns [`int_event1_mis::R`](R) reader structure"] impl crate :: Readable for INT_EVENT1_MIS_SPEC { } # [doc = "`reset()` method sets INT_EVENT1_MIS to value 0"] impl crate :: Resettable for INT_EVENT1_MIS_SPEC { const RESET_VALUE : Self :: Ux = 0 ; }