<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>UART_SRAM_DAT_TESTBENCH</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./UART_SRAM_DAT_TESTBENCH.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./UART_SRAM_DAT_TESTBENCH_DRC.xml</name><userFileType>log</userFileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><name>OTHER</name></view></views></hwModel><category>SmartCoreDesignTestBench</category><function>SmartDesignTestBench</function><variation>SmartDesignTestBench</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesignTestBench</type></vendorExtension><vendorExtension><state value="SAVED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module id_library="DirectCore" id_name="COREABC" id_vendor="Actel" id_version="3.8.102" module_class="SpiritModule" name="COREABC" state="GOOD" type="3"/><module id_library="DirectCore" id_name="CoreAPB3" id_vendor="Actel" id_version="4.2.100" module_class="SpiritModule" name="CoreAPB3" state="GOOD" type="3"/><module id_library="DirectCore" id_name="CoreTimer" id_vendor="Actel" id_version="2.0.103" module_class="SpiritModule" name="CoreTimer" state="GOOD" type="3"/><module id_library="DirectCore" id_name="CoreUARTapb" id_vendor="Actel" id_version="5.7.100" module_class="SpiritModule" name="CoreUARTapb" state="GOOD" type="3"/><module id_library="Simulation" id_name="CLK_GEN" id_vendor="Actel" id_version="1.0.1" module_class="SpiritModule" name="CLK_GEN" state="GOOD" type="3"/><module id_library="Simulation" id_name="RESET_GEN" id_vendor="Actel" id_version="1.0.1" module_class="SpiritModule" name="RESET_GEN" state="GOOD" type="3"/><module id_library="Simulation" id_name="RESET_GEN" id_vendor="Actel" id_version="1.0.1" module_class="SpiritModule" name="RESET_GEN" state="GOOD" type="3"/><module module_class="ComponentModule" name="Minimal_SoC::work" state="CHANGED_MODULE" type="1"/></dependentModules></vendorExtensions><model><signals><signal><name>TX_DESIGN</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Interrupt</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RXRDY</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TIMINT</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RX_DESIGN</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>