<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>MVAU_hls_5</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>8.175</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>281227</Best-caseLatency>
            <Average-caseLatency>281227</Average-caseLatency>
            <Worst-caseLatency>281227</Worst-caseLatency>
            <Best-caseRealTimeLatency>2.812 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>2.812 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>2.812 ms</Worst-caseRealTimeLatency>
            <Interval-min>281228</Interval-min>
            <Interval-max>281228</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>78</DSP>
            <FF>8420</FF>
            <LUT>5760</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>MVAU_hls_5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>MVAU_hls_5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>in0_V_TDATA</name>
            <Object>in0_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in0_V_TVALID</name>
            <Object>in0_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in0_V_TREADY</name>
            <Object>in0_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_V_TDATA</name>
            <Object>weights_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>936</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_V_TVALID</name>
            <Object>weights_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_V_TREADY</name>
            <Object>weights_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_V_TDATA</name>
            <Object>out_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>40</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_V_TVALID</name>
            <Object>out_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_V_TREADY</name>
            <Object>out_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>MVAU_hls_5</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_Matrix_Vector_Activate_Stream_Batch_fu_212</InstName>
                    <ModuleName>Matrix_Vector_Activate_Stream_Batch</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>212</ID>
                    <BindInstances>i_2_fu_2861_p2 mac_muladd_8s_3ns_11s_12_4_1_U41 mul_8s_3ns_11_1_1_U2 mac_muladd_8s_3ns_12s_13_4_1_U80 mul_8s_3ns_11_1_1_U3 mac_muladd_8s_3ns_11s_12_4_1_U42 mul_8s_3ns_11_1_1_U4 mac_muladd_8s_3ns_18s_18_4_1_U106 mac_muladd_8s_3ns_12s_13_4_1_U81 mac_muladd_8s_3ns_11s_12_4_1_U43 mac_muladd_8s_3ns_18s_18_4_1_U106 mac_muladd_8s_3ns_11s_12_4_1_U42 mac_muladd_8s_3ns_12s_13_4_1_U81 mac_muladd_8s_3ns_11s_12_4_1_U41 mac_muladd_8s_3ns_11s_12_4_1_U43 mac_muladd_8s_3ns_12s_13_4_1_U80 add_ln840_7_fu_6222_p2 mac_muladd_8s_3ns_11s_12_4_1_U44 mul_8s_3ns_11_1_1_U5 mac_muladd_8s_3ns_12s_13_4_1_U82 mul_8s_3ns_11_1_1_U6 mac_muladd_8s_3ns_11s_12_4_1_U45 mul_8s_3ns_11_1_1_U7 mac_muladd_8s_3ns_18s_18_4_1_U107 mac_muladd_8s_3ns_12s_13_4_1_U83 mac_muladd_8s_3ns_11s_12_4_1_U46 mac_muladd_8s_3ns_18s_18_4_1_U107 mac_muladd_8s_3ns_11s_12_4_1_U45 mac_muladd_8s_3ns_12s_13_4_1_U83 mac_muladd_8s_3ns_11s_12_4_1_U44 mac_muladd_8s_3ns_11s_12_4_1_U46 mac_muladd_8s_3ns_12s_13_4_1_U82 add_ln840_16_fu_6234_p2 mac_muladd_8s_3ns_11s_12_4_1_U47 mul_8s_3ns_11_1_1_U8 mac_muladd_8s_3ns_12s_13_4_1_U84 mul_8s_3ns_11_1_1_U9 mac_muladd_8s_3ns_11s_12_4_1_U48 mul_8s_3ns_11_1_1_U10 mac_muladd_8s_3ns_18s_18_4_1_U108 mac_muladd_8s_3ns_12s_13_4_1_U85 mac_muladd_8s_3ns_11s_12_4_1_U49 mac_muladd_8s_3ns_18s_18_4_1_U108 mac_muladd_8s_3ns_11s_12_4_1_U48 mac_muladd_8s_3ns_12s_13_4_1_U85 mac_muladd_8s_3ns_11s_12_4_1_U47 mac_muladd_8s_3ns_11s_12_4_1_U49 mac_muladd_8s_3ns_12s_13_4_1_U84 add_ln840_25_fu_6246_p2 mac_muladd_8s_3ns_11s_12_4_1_U50 mul_8s_3ns_11_1_1_U11 mac_muladd_8s_3ns_12s_13_4_1_U86 mul_8s_3ns_11_1_1_U12 mac_muladd_8s_3ns_11s_12_4_1_U51 mul_8s_3ns_11_1_1_U13 mac_muladd_8s_3ns_18s_18_4_1_U109 mac_muladd_8s_3ns_12s_13_4_1_U87 mac_muladd_8s_3ns_11s_12_4_1_U52 mac_muladd_8s_3ns_18s_18_4_1_U109 mac_muladd_8s_3ns_11s_12_4_1_U51 mac_muladd_8s_3ns_12s_13_4_1_U87 mac_muladd_8s_3ns_11s_12_4_1_U50 mac_muladd_8s_3ns_11s_12_4_1_U52 mac_muladd_8s_3ns_12s_13_4_1_U86 add_ln840_34_fu_6258_p2 mac_muladd_8s_3ns_11s_12_4_1_U53 mul_8s_3ns_11_1_1_U14 mac_muladd_8s_3ns_12s_13_4_1_U88 mul_8s_3ns_11_1_1_U15 mac_muladd_8s_3ns_11s_12_4_1_U54 mul_8s_3ns_11_1_1_U16 mac_muladd_8s_3ns_18s_18_4_1_U110 mac_muladd_8s_3ns_12s_13_4_1_U89 mac_muladd_8s_3ns_11s_12_4_1_U55 mac_muladd_8s_3ns_18s_18_4_1_U110 mac_muladd_8s_3ns_11s_12_4_1_U54 mac_muladd_8s_3ns_12s_13_4_1_U89 mac_muladd_8s_3ns_11s_12_4_1_U53 mac_muladd_8s_3ns_11s_12_4_1_U55 mac_muladd_8s_3ns_12s_13_4_1_U88 add_ln840_43_fu_6270_p2 mac_muladd_8s_3ns_11s_12_4_1_U56 mul_8s_3ns_11_1_1_U17 mac_muladd_8s_3ns_12s_13_4_1_U90 mul_8s_3ns_11_1_1_U18 mac_muladd_8s_3ns_11s_12_4_1_U57 mul_8s_3ns_11_1_1_U19 mac_muladd_8s_3ns_18s_18_4_1_U111 mac_muladd_8s_3ns_12s_13_4_1_U91 mac_muladd_8s_3ns_11s_12_4_1_U58 mac_muladd_8s_3ns_18s_18_4_1_U111 mac_muladd_8s_3ns_11s_12_4_1_U57 mac_muladd_8s_3ns_12s_13_4_1_U91 mac_muladd_8s_3ns_11s_12_4_1_U56 mac_muladd_8s_3ns_11s_12_4_1_U58 mac_muladd_8s_3ns_12s_13_4_1_U90 add_ln840_52_fu_6282_p2 mac_muladd_8s_3ns_11s_12_4_1_U59 mul_8s_3ns_11_1_1_U20 mac_muladd_8s_3ns_12s_13_4_1_U92 mul_8s_3ns_11_1_1_U21 mac_muladd_8s_3ns_11s_12_4_1_U60 mul_8s_3ns_11_1_1_U22 mac_muladd_8s_3ns_18s_18_4_1_U112 mac_muladd_8s_3ns_12s_13_4_1_U93 mac_muladd_8s_3ns_11s_12_4_1_U61 mac_muladd_8s_3ns_18s_18_4_1_U112 mac_muladd_8s_3ns_11s_12_4_1_U60 mac_muladd_8s_3ns_12s_13_4_1_U93 mac_muladd_8s_3ns_11s_12_4_1_U59 mac_muladd_8s_3ns_11s_12_4_1_U61 mac_muladd_8s_3ns_12s_13_4_1_U92 add_ln840_61_fu_6294_p2 mac_muladd_8s_3ns_11s_12_4_1_U62 mul_8s_3ns_11_1_1_U23 mac_muladd_8s_3ns_12s_13_4_1_U94 mul_8s_3ns_11_1_1_U24 mac_muladd_8s_3ns_11s_12_4_1_U63 mul_8s_3ns_11_1_1_U25 mac_muladd_8s_3ns_18s_18_4_1_U113 mac_muladd_8s_3ns_12s_13_4_1_U95 mac_muladd_8s_3ns_11s_12_4_1_U64 mac_muladd_8s_3ns_18s_18_4_1_U113 mac_muladd_8s_3ns_11s_12_4_1_U63 mac_muladd_8s_3ns_12s_13_4_1_U95 mac_muladd_8s_3ns_11s_12_4_1_U62 mac_muladd_8s_3ns_11s_12_4_1_U64 mac_muladd_8s_3ns_12s_13_4_1_U94 add_ln840_70_fu_6306_p2 mac_muladd_8s_3ns_11s_12_4_1_U65 mul_8s_3ns_11_1_1_U26 mac_muladd_8s_3ns_12s_13_4_1_U96 mul_8s_3ns_11_1_1_U27 mac_muladd_8s_3ns_11s_12_4_1_U66 mul_8s_3ns_11_1_1_U28 mac_muladd_8s_3ns_18s_18_4_1_U114 mac_muladd_8s_3ns_12s_13_4_1_U97 mac_muladd_8s_3ns_11s_12_4_1_U67 mac_muladd_8s_3ns_18s_18_4_1_U114 mac_muladd_8s_3ns_11s_12_4_1_U66 mac_muladd_8s_3ns_12s_13_4_1_U97 mac_muladd_8s_3ns_11s_12_4_1_U65 mac_muladd_8s_3ns_11s_12_4_1_U67 mac_muladd_8s_3ns_12s_13_4_1_U96 add_ln840_79_fu_6318_p2 mac_muladd_8s_3ns_11s_12_4_1_U68 mul_8s_3ns_11_1_1_U29 mac_muladd_8s_3ns_12s_13_4_1_U98 mul_8s_3ns_11_1_1_U30 mac_muladd_8s_3ns_11s_12_4_1_U69 mul_8s_3ns_11_1_1_U31 mac_muladd_8s_3ns_18s_18_4_1_U115 mac_muladd_8s_3ns_12s_13_4_1_U99 mac_muladd_8s_3ns_11s_12_4_1_U70 mac_muladd_8s_3ns_18s_18_4_1_U115 mac_muladd_8s_3ns_11s_12_4_1_U69 mac_muladd_8s_3ns_12s_13_4_1_U99 mac_muladd_8s_3ns_11s_12_4_1_U68 mac_muladd_8s_3ns_11s_12_4_1_U70 mac_muladd_8s_3ns_12s_13_4_1_U98 add_ln840_88_fu_6330_p2 mac_muladd_8s_3ns_11s_12_4_1_U71 mul_8s_3ns_11_1_1_U32 mac_muladd_8s_3ns_12s_13_4_1_U100 mul_8s_3ns_11_1_1_U33 mac_muladd_8s_3ns_11s_12_4_1_U72 mul_8s_3ns_11_1_1_U34 mac_muladd_8s_3ns_18s_18_4_1_U116 mac_muladd_8s_3ns_12s_13_4_1_U101 mac_muladd_8s_3ns_11s_12_4_1_U73 mac_muladd_8s_3ns_18s_18_4_1_U116 mac_muladd_8s_3ns_11s_12_4_1_U72 mac_muladd_8s_3ns_12s_13_4_1_U101 mac_muladd_8s_3ns_11s_12_4_1_U71 mac_muladd_8s_3ns_11s_12_4_1_U73 mac_muladd_8s_3ns_12s_13_4_1_U100 add_ln840_97_fu_6342_p2 mac_muladd_8s_3ns_11s_12_4_1_U74 mul_8s_3ns_11_1_1_U35 mac_muladd_8s_3ns_12s_13_4_1_U102 mul_8s_3ns_11_1_1_U36 mac_muladd_8s_3ns_11s_12_4_1_U75 mul_8s_3ns_11_1_1_U37 mac_muladd_8s_3ns_18s_18_4_1_U117 mac_muladd_8s_3ns_12s_13_4_1_U103 mac_muladd_8s_3ns_11s_12_4_1_U76 mac_muladd_8s_3ns_18s_18_4_1_U117 mac_muladd_8s_3ns_11s_12_4_1_U75 mac_muladd_8s_3ns_12s_13_4_1_U103 mac_muladd_8s_3ns_11s_12_4_1_U74 mac_muladd_8s_3ns_11s_12_4_1_U76 mac_muladd_8s_3ns_12s_13_4_1_U102 add_ln840_106_fu_6354_p2 mac_muladd_8s_3ns_11s_12_4_1_U77 mul_8s_3ns_11_1_1_U38 mac_muladd_8s_3ns_12s_13_4_1_U104 mul_8s_3ns_11_1_1_U39 mac_muladd_8s_3ns_11s_12_4_1_U78 mul_8s_3ns_11_1_1_U40 mac_muladd_8s_3ns_18s_18_4_1_U118 mac_muladd_8s_3ns_12s_13_4_1_U105 mac_muladd_8s_3ns_11s_12_4_1_U79 mac_muladd_8s_3ns_18s_18_4_1_U118 mac_muladd_8s_3ns_11s_12_4_1_U78 mac_muladd_8s_3ns_12s_13_4_1_U105 mac_muladd_8s_3ns_11s_12_4_1_U77 mac_muladd_8s_3ns_11s_12_4_1_U79 mac_muladd_8s_3ns_12s_13_4_1_U104 add_ln840_115_fu_6366_p2 sf_2_fu_5101_p2 add_ln840_119_fu_6894_p2 add_ln840_120_fu_6904_p2 add_ln840_125_fu_7068_p2 add_ln840_126_fu_7078_p2 add_ln840_131_fu_7242_p2 add_ln840_132_fu_7252_p2 add_ln840_137_fu_7416_p2 add_ln840_138_fu_7426_p2 add_ln840_143_fu_7590_p2 add_ln840_144_fu_7600_p2 add_ln840_149_fu_7764_p2 add_ln840_150_fu_7774_p2 add_ln840_155_fu_7938_p2 add_ln840_156_fu_7948_p2 add_ln840_161_fu_8112_p2 add_ln840_162_fu_8122_p2 add_ln840_167_fu_8286_p2 add_ln840_168_fu_8296_p2 add_ln840_173_fu_8460_p2 add_ln840_174_fu_8470_p2 add_ln840_179_fu_8634_p2 add_ln840_180_fu_8644_p2 add_ln840_185_fu_8808_p2 add_ln840_186_fu_8818_p2 add_ln840_191_fu_8982_p2 add_ln840_192_fu_8992_p2 nf_fu_5118_p2 p_ZL7threshs_0_0_U p_ZL7threshs_0_1_U p_ZL7threshs_0_2_U p_ZL7threshs_0_3_U p_ZL7threshs_0_4_U p_ZL7threshs_0_5_U p_ZL7threshs_0_6_U p_ZL7threshs_1_0_U p_ZL7threshs_1_1_U p_ZL7threshs_1_2_U p_ZL7threshs_1_3_U p_ZL7threshs_1_4_U p_ZL7threshs_1_5_U p_ZL7threshs_1_6_U p_ZL7threshs_2_0_U p_ZL7threshs_2_1_U p_ZL7threshs_2_2_U p_ZL7threshs_2_3_U p_ZL7threshs_2_4_U p_ZL7threshs_2_5_U p_ZL7threshs_2_6_U p_ZL7threshs_3_0_U p_ZL7threshs_3_1_U p_ZL7threshs_3_2_U p_ZL7threshs_3_3_U p_ZL7threshs_3_4_U p_ZL7threshs_3_5_U p_ZL7threshs_3_6_U p_ZL7threshs_4_0_U p_ZL7threshs_4_1_U p_ZL7threshs_4_2_U p_ZL7threshs_4_3_U p_ZL7threshs_4_4_U p_ZL7threshs_4_5_U p_ZL7threshs_4_6_U p_ZL7threshs_5_0_U p_ZL7threshs_5_1_U p_ZL7threshs_5_2_U p_ZL7threshs_5_3_U p_ZL7threshs_5_4_U p_ZL7threshs_5_5_U p_ZL7threshs_5_6_U p_ZL7threshs_6_0_U p_ZL7threshs_6_1_U p_ZL7threshs_6_2_U p_ZL7threshs_6_3_U p_ZL7threshs_6_4_U p_ZL7threshs_6_5_U p_ZL7threshs_6_6_U p_ZL7threshs_7_0_U p_ZL7threshs_7_1_U p_ZL7threshs_7_2_U p_ZL7threshs_7_3_U p_ZL7threshs_7_4_U p_ZL7threshs_7_5_U p_ZL7threshs_7_6_U p_ZL7threshs_8_0_U p_ZL7threshs_8_1_U p_ZL7threshs_8_2_U p_ZL7threshs_8_3_U p_ZL7threshs_8_4_U p_ZL7threshs_8_5_U p_ZL7threshs_8_6_U p_ZL7threshs_9_0_U p_ZL7threshs_9_1_U p_ZL7threshs_9_2_U p_ZL7threshs_9_3_U p_ZL7threshs_9_4_U p_ZL7threshs_9_5_U p_ZL7threshs_9_6_U p_ZL7threshs_10_0_U p_ZL7threshs_10_1_U p_ZL7threshs_10_2_U p_ZL7threshs_10_3_U p_ZL7threshs_10_4_U p_ZL7threshs_10_5_U p_ZL7threshs_10_6_U p_ZL7threshs_11_0_U p_ZL7threshs_11_1_U p_ZL7threshs_11_2_U p_ZL7threshs_11_3_U p_ZL7threshs_11_4_U p_ZL7threshs_11_5_U p_ZL7threshs_11_6_U p_ZL7threshs_12_0_U p_ZL7threshs_12_1_U p_ZL7threshs_12_2_U p_ZL7threshs_12_3_U p_ZL7threshs_12_4_U p_ZL7threshs_12_5_U p_ZL7threshs_12_6_U</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Matrix_Vector_Activate_Stream_Batch</Name>
            <Loops>
                <VITIS_LOOP_249_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.175</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>281224</Best-caseLatency>
                    <Average-caseLatency>281224</Average-caseLatency>
                    <Worst-caseLatency>281224</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.812 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.812 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.812 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>281224</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_249_1>
                        <Name>VITIS_LOOP_249_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>281216</TripCount>
                        <Latency>281222</Latency>
                        <AbsoluteTimeLatency>2.812 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes(flp)</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_249_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>78</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>35</UTIL_DSP>
                    <FF>8415</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>5715</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>10</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_2861_p2" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249" URAM="0" VARIABLE="i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U41" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U80" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U3" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U42" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U4" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_18s_18_4_1_U106" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U81" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U43" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_18s_18_4_1_U106" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U42" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U81" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U41" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U43" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U80" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_7_fu_6222_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U44" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U5" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U82" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U6" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U45" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U7" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_18s_18_4_1_U107" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U83" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U46" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_18s_18_4_1_U107" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U45" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U83" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U44" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U46" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U82" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_16_fu_6234_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U47" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U8" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U84" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U9" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U48" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U10" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_18s_18_4_1_U108" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U85" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U49" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_18s_18_4_1_U108" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U48" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U85" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U47" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U49" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U84" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_25_fu_6246_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U50" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U11" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U86" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U12" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U51" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U13" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_18s_18_4_1_U109" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U87" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U52" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_18s_18_4_1_U109" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U51" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U87" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U50" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U52" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U86" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_34_fu_6258_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U53" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U14" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U88" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U15" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U54" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U16" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_18s_18_4_1_U110" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U89" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U55" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_18s_18_4_1_U110" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U54" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U89" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U53" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U55" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U88" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_43_fu_6270_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U56" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U17" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U90" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U18" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U57" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U19" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_18s_18_4_1_U111" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U91" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U58" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_18s_18_4_1_U111" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U57" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U91" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U56" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U58" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U90" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_52_fu_6282_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U59" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U20" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U92" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U21" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U60" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U22" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_18s_18_4_1_U112" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U93" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U61" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_18s_18_4_1_U112" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U60" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U93" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U59" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U61" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U92" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_61_fu_6294_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U62" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U23" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U94" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U24" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U63" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U25" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_18s_18_4_1_U113" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U95" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U64" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_18s_18_4_1_U113" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U63" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U95" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U62" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U64" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U94" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_70_fu_6306_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U65" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U26" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U96" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U27" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U66" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U28" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_18s_18_4_1_U114" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U97" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U67" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_18s_18_4_1_U114" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U66" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U97" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U65" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U67" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U96" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_79_fu_6318_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U68" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U29" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U98" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U30" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U69" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U31" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_18s_18_4_1_U115" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U99" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U70" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_18s_18_4_1_U115" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U69" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U99" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U68" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U70" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U98" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_88_fu_6330_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U71" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U32" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U100" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U33" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U72" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U34" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_18s_18_4_1_U116" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U101" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U73" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_18s_18_4_1_U116" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U72" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U101" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U71" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U73" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U100" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_97_fu_6342_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U74" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U35" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U102" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U36" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U75" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U37" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_18s_18_4_1_U117" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U103" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U76" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_18s_18_4_1_U117" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U75" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U103" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U74" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U76" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U102" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_106_fu_6354_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U77" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U38" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U104" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U39" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U78" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_3ns_11_1_1_U40" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_18s_18_4_1_U118" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U105" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U79" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_18s_18_4_1_U118" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U78" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U105" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U77" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_11s_12_4_1_U79" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_12s_13_4_1_U104" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_115_fu_6366_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="sf_2_fu_5101_p2" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:290" URAM="0" VARIABLE="sf_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_119_fu_6894_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_120_fu_6904_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_125_fu_7068_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_126_fu_7078_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_131_fu_7242_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_132_fu_7252_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_137_fu_7416_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_138_fu_7426_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_143_fu_7590_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_144_fu_7600_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_149_fu_7764_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_150_fu_7774_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_155_fu_7938_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_156_fu_7948_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_161_fu_8112_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_162_fu_8122_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_167_fu_8286_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_168_fu_8296_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_173_fu_8460_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_174_fu_8470_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_179_fu_8634_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_180_fu_8644_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_185_fu_8808_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_186_fu_8818_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_191_fu_8982_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_192_fu_8992_p2" SOURCE="/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="nf_fu_5118_p2" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302" URAM="0" VARIABLE="nf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_0_0_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_0_1_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_0_2_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_0_3_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_0_4_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_0_5_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_0_6_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_1_0_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_1_1_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_1_2_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_1_3_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_1_4_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_1_5_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_1_6_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_2_0_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_2_1_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_2_2_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_2_3_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_2_4_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_2_5_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_2_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_2_6_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_2_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_3_0_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_3_1_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_3_2_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_3_3_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_3_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_3_4_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_3_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_3_5_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_3_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_3_6_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_3_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_4_0_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_4_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_4_1_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_4_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_4_2_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_4_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_4_3_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_4_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_4_4_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_4_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_4_5_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_4_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_4_6_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_4_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_5_0_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_5_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_5_1_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_5_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_5_2_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_5_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_5_3_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_5_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_5_4_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_5_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_5_5_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_5_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_5_6_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_5_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_6_0_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_6_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_6_1_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_6_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_6_2_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_6_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_6_3_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_6_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_6_4_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_6_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_6_5_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_6_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_6_6_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_6_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_7_0_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_7_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_7_1_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_7_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_7_2_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_7_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_7_3_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_7_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_7_4_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_7_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_7_5_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_7_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_7_6_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_7_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_8_0_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_8_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_8_1_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_8_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_8_2_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_8_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_8_3_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_8_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_8_4_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_8_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_8_5_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_8_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_8_6_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_8_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_9_0_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_9_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_9_1_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_9_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_9_2_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_9_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_9_3_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_9_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_9_4_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_9_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_9_5_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_9_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_9_6_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_9_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_10_0_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_10_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_10_1_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_10_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_10_2_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_10_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_10_3_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_10_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_10_4_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_10_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_10_5_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_10_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_10_6_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_10_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_11_0_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_11_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_11_1_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_11_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_11_2_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_11_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_11_3_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_11_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_11_4_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_11_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_11_5_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_11_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_11_6_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_11_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_12_0_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_12_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_12_1_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_12_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_12_2_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_12_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_12_3_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_12_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_12_4_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_12_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_12_5_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_12_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7threshs_12_6_U" SOURCE="" URAM="0" VARIABLE="p_ZL7threshs_12_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MVAU_hls_5</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.175</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>281227</Best-caseLatency>
                    <Average-caseLatency>281227</Average-caseLatency>
                    <Worst-caseLatency>281227</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.812 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.812 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.812 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>281228</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>78</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>35</UTIL_DSP>
                    <FF>8420</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>5760</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>10</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile pipeline_style="flp"/>
        <config_rtl deadlock_detection="none"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="in0_V" index="0" direction="in" srcType="stream&lt;ap_uint&lt;27&gt;, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="in0_V" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weights_V" index="1" direction="in" srcType="stream&lt;ap_uint&lt;936&gt;, 0&gt;&amp;" srcSize="1024">
            <hwRefs>
                <hwRef type="interface" interface="weights_V" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_V" index="2" direction="out" srcType="stream&lt;ap_uint&lt;39&gt;, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="out_V" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">in0_V:weights_V:out_V</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="in0_V" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="in0_V_">
            <ports>
                <port>in0_V_TDATA</port>
                <port>in0_V_TREADY</port>
                <port>in0_V_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="in0_V"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weights_V" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="936" portPrefix="weights_V_">
            <ports>
                <port>weights_V_TDATA</port>
                <port>weights_V_TREADY</port>
                <port>weights_V_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="weights_V"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_V" type="axi4stream" busTypeName="axis" mode="master" dataWidth="40" portPrefix="out_V_">
            <ports>
                <port>out_V_TDATA</port>
                <port>out_V_TREADY</port>
                <port>out_V_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="out_V"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="5">Interface, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="in0_V">both, 32, 1, 1, , , , , , , </column>
                    <column name="out_V">both, 40, 1, 1, , , , , , , </column>
                    <column name="weights_V">both, 936, 1, 1, , , , , , , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="ap_ctrl">ap_ctrl_none, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in0_V">in, stream&lt;ap_uint&lt;27&gt; 0&gt;&amp;</column>
                    <column name="weights_V">in, stream&lt;ap_uint&lt;936&gt; 0&gt;&amp;</column>
                    <column name="out_V">out, stream&lt;ap_uint&lt;39&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="in0_V">in0_V, interface, , </column>
                    <column name="weights_V">weights_V, interface, , </column>
                    <column name="out_V">out_V, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:145" status="valid" parentFunction="init" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:163" status="valid" parentFunction="activate" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:180" status="valid" parentFunction="thresholdactivation&lt;ta, compare&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:185" status="valid" parentFunction="activate" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:208" status="valid" parentFunction="init" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:214" status="valid" parentFunction="activate" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:217" status="valid" parentFunction="activate" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:247" status="valid" parentFunction="init" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:252" status="valid" parentFunction="activate" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:296" status="valid" parentFunction="thresholding_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:302" status="valid" parentFunction="thresholding_batch" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:352" status="valid" parentFunction="thresholding_stream_batch" variable="internal_thr.m_thresholds" isDirective="0" options="variable=internal_thr.m_thresholds complete dim=0"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:358" status="valid" parentFunction="thresholding_stream_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:371" status="valid" parentFunction="thresholding_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:376" status="valid" parentFunction="thresholding_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/convlayer.h:113" status="valid" parentFunction="convlayer_batch" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/convlayer.h:198" status="valid" parentFunction="convlayer_batch_tmr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/convlayer.h:284" status="valid" parentFunction="convlayer_batch_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/dma.h:141" status="valid" parentFunction="mem2stream" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/dma.h:154" status="valid" parentFunction="stream2mem" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/dma.h:224" status="valid" parentFunction="genparamstream" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:62" status="valid" parentFunction="xnormul" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:67" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:72" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:80" status="valid" parentFunction="binary" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:89" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:97" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:102" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:116" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:122" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:138" status="valid" parentFunction="container&lt;tv&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:143" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:147" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:151" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:155" status="valid" parentFunction="operator const type-parameter-1-0 &amp;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:163" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:168" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:173" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:204" status="valid" parentFunction="container&lt;tv&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:207" status="valid" parentFunction="container&lt;tv&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:211" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:215" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:220" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:224" status="valid" parentFunction="operator const type-parameter-1-0 &amp;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:232" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:237" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:242" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:261" status="valid" parentFunction="container&lt;tv&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:264" status="valid" parentFunction="container&lt;tv&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:267" status="valid" parentFunction="container&lt;tv&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:271" status="valid" parentFunction="operator const type-parameter-1-0 &amp;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:275" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:279" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:284" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:292" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:297" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:302" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:89" status="valid" parentFunction="mul" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:114" status="valid" parentFunction="mul" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:116" status="valid" parentFunction="mul" variable="res" isDirective="0" options="variable=res op=mul impl=fabric"/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:140" status="valid" parentFunction="mul" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:142" status="valid" parentFunction="mul" variable="res" isDirective="0" options="variable=res op=mul impl=dsp"/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:165" status="valid" parentFunction="mac" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:168" status="valid" parentFunction="mac" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:192" status="valid" parentFunction="mac" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:195" status="valid" parentFunction="mac" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:202" status="valid" parentFunction="mac" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:74" status="valid" parentFunction="streamingmaxpool" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:83" status="valid" parentFunction="streamingmaxpool" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:91" status="valid" parentFunction="streamingmaxpool" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:146" status="valid" parentFunction="streamingmaxpool_precision" variable="buf" isDirective="0" options="variable=buf complete dim=2"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:149" status="valid" parentFunction="streamingmaxpool_precision" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:159" status="valid" parentFunction="streamingmaxpool_precision" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:162" status="valid" parentFunction="streamingmaxpool_precision" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:176" status="valid" parentFunction="streamingmaxpool_precision" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:210" status="valid" parentFunction="streamingmaxpool_precision_batch" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:255" status="valid" parentFunction="streamingmaxpool_precision_1d" variable="buf" isDirective="0" options="variable=buf complete dim=2"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:258" status="valid" parentFunction="streamingmaxpool_precision_1d" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:260" status="valid" parentFunction="streamingmaxpool_precision_1d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:272" status="valid" parentFunction="streamingmaxpool_precision_1d" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:275" status="valid" parentFunction="streamingmaxpool_precision_1d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:288" status="valid" parentFunction="streamingmaxpool_precision_1d" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:290" status="valid" parentFunction="streamingmaxpool_precision_1d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:302" status="valid" parentFunction="streamingmaxpool_precision_1d" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:331" status="valid" parentFunction="streamingmaxpool_precision_batch_1d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:370" status="valid" parentFunction="relu_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:373" status="valid" parentFunction="relu_batch" variable="" isDirective="0" options=""/>
        <Pragma type="bind_storage" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:415" status="valid" parentFunction="accpool_batch" variable="accumulators" isDirective="0" options="variable=accumulators type=RAM_2P impl=LUTRAM"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:421" status="valid" parentFunction="accpool_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:425" status="valid" parentFunction="accpool_batch" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:477" status="valid" parentFunction="labelselect_batch" variable="topval" isDirective="0" options="variable=topval complete dim=1"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:479" status="valid" parentFunction="labelselect_batch" variable="toplabels" isDirective="0" options="variable=toplabels complete dim=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:484" status="valid" parentFunction="labelselect_batch" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:489" status="valid" parentFunction="labelselect_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:492" status="valid" parentFunction="labelselect_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:501" status="valid" parentFunction="labelselect_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:508" status="valid" parentFunction="labelselect_batch" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:570" status="valid" parentFunction="pool_batch" variable="accu" isDirective="0" options="variable=accu complete dim=0"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:576" status="valid" parentFunction="pool_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:583" status="valid" parentFunction="pool_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:590" status="valid" parentFunction="pool_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:599" status="valid" parentFunction="pool_batch" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mmv.hpp:53" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:110" status="valid" parentFunction="matrix_vector_activate_batch" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=0"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:114" status="valid" parentFunction="matrix_vector_activate_batch" variable="accu" isDirective="0" options="variable=accu complete dim=0"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:124" status="valid" parentFunction="matrix_vector_activate_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:140" status="valid" parentFunction="matrix_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:142" status="valid" parentFunction="matrix_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:151" status="valid" parentFunction="matrix_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:165" status="valid" parentFunction="matrix_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:167" status="valid" parentFunction="matrix_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:232" status="valid" parentFunction="matrix_vector_activate_stream_batch" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:235" status="valid" parentFunction="matrix_vector_activate_stream_batch" variable="accu" isDirective="0" options="variable=accu complete dim=0"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:238" status="valid" parentFunction="matrix_vector_activate_stream_batch" variable="w.m_weights" isDirective="0" options="variable=w.m_weights complete dim=0"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:250" status="valid" parentFunction="matrix_vector_activate_stream_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:267" status="valid" parentFunction="matrix_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:274" status="valid" parentFunction="matrix_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:281" status="valid" parentFunction="matrix_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:294" status="valid" parentFunction="matrix_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="bind_storage" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:74" status="valid" parentFunction="memory_resource" variable="inputBuf" isDirective="0" options="variable=inputBuf type=RAM_2P"/>
        <Pragma type="bind_storage" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:95" status="valid" parentFunction="memory_resource" variable="inputBuf" isDirective="0" options="variable=inputBuf type=RAM_S2P impl=BRAM"/>
        <Pragma type="bind_storage" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:116" status="valid" parentFunction="memory_resource" variable="inputBuf" isDirective="0" options="variable=inputBuf type=RAM_S2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:137" status="valid" parentFunction="memory_resource" variable="inputBuf" isDirective="0" options="variable=inputBuf type=RAM_S2P impl=LUTRAM"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:177" status="valid" parentFunction="convolutioninputgenerator" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:192" status="valid" parentFunction="convolutioninputgenerator" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:243" status="valid" parentFunction="convolutioninputgenerator" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:244" status="valid" parentFunction="convolutioninputgenerator" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:254" status="valid" parentFunction="convolutioninputgenerator" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:308" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:309" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:310" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:311" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=2"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:326" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:333" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:359" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:392" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:394" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:395" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:406" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:466" status="valid" parentFunction="convolutioninputgenerator_kernel_stride" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:467" status="valid" parentFunction="convolutioninputgenerator_kernel_stride" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:468" status="valid" parentFunction="convolutioninputgenerator_kernel_stride" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:476" status="valid" parentFunction="convolutioninputgenerator_kernel_stride" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:479" status="valid" parentFunction="convolutioninputgenerator_kernel_stride" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:544" status="valid" parentFunction="convolutioninputgenerator_kernel_stride" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:545" status="valid" parentFunction="convolutioninputgenerator_kernel_stride" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:554" status="valid" parentFunction="convolutioninputgenerator_kernel_stride" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:610" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:611" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:612" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:613" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=2"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:628" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:631" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:638" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:672" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:705" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:716" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:767" status="valid" parentFunction="convolutioninputgenerator_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:782" status="valid" parentFunction="convolutioninputgenerator_dws" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:833" status="valid" parentFunction="convolutioninputgenerator_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:834" status="valid" parentFunction="convolutioninputgenerator_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:844" status="valid" parentFunction="convolutioninputgenerator_dws" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:903" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:904" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:905" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:915" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_dws" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:917" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_dws" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:983" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:984" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:993" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_dws" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1048" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1049" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1050" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1051" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=2"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1066" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1073" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1099" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1132" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1134" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1135" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1146" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="performance" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1191" status="valid" parentFunction="convolutioninputgenerator_2d_kernel1" variable="" isDirective="0" options="target_ti=IFMDim*IFMDim*IFMChannels/SIMD"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1198" status="valid" parentFunction="convolutioninputgenerator_2d_kernel1" variable="" isDirective="0" options="style=flp II=IFMChannels/SIMD"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1245" status="valid" parentFunction="convolutioninputgenerator_1d_kernel1" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1300" status="valid" parentFunction="convolutioninputgenerator_nonsquare" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1315" status="valid" parentFunction="convolutioninputgenerator_nonsquare" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1366" status="valid" parentFunction="convolutioninputgenerator_nonsquare" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1367" status="valid" parentFunction="convolutioninputgenerator_nonsquare" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1377" status="valid" parentFunction="convolutioninputgenerator_nonsquare" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1434" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1449" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dws" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1500" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1501" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1511" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dws" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1575" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dilated" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1590" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dilated" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1642" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dilated" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1643" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dilated" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1653" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dilated" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1710" status="valid" parentFunction="convolutioninputgenerator_1d_parallel" variable="inputBuf" isDirective="0" options="variable=inputBuf complete"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1718" status="valid" parentFunction="convolutioninputgenerator_1d_parallel" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1739" status="valid" parentFunction="convolutioninputgenerator_1d_parallel" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1760" status="valid" parentFunction="convolutioninputgenerator_1d_parallel" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1761" status="valid" parentFunction="convolutioninputgenerator_1d_parallel" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1768" status="valid" parentFunction="convolutioninputgenerator_1d_parallel" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1824" status="valid" parentFunction="convolutioninputgenerator_1d_dws_naive" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1908" status="valid" parentFunction="convolutioninputgenerator_1d" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1984" status="valid" parentFunction="convolutioninputgenerator_1d_dws" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:2063" status="valid" parentFunction="convolutioninputgenerator_1d_dws_stride" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:77" status="valid" parentFunction="streamlimiter" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:160" status="valid" parentFunction="sameresize" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:234" status="valid" parentFunction="streamingcast" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:280" status="valid" parentFunction="fmpadding_nonsquare" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:374" status="valid" parentFunction="fmpadding" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:457" status="valid" parentFunction="fmpadding_pixel_nonsquare" variable="" isDirective="0" options="II=1 style=flp"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:527" status="valid" parentFunction="streamingdatawidthconverter_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:547" status="valid" parentFunction="streamingdatawidthconverter_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:558" status="valid" parentFunction="streamingdatawidthconverter_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:667" status="valid" parentFunction="duplicatestreams" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:725" status="valid" parentFunction="addstreams" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:730" status="valid" parentFunction="addstreams" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:799" status="valid" parentFunction="addstreamslayer_batch" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:846" status="valid" parentFunction="multichandatawidthconverter_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:853" status="valid" parentFunction="multichandatawidthconverter_batch" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:869" status="valid" parentFunction="multichandatawidthconverter_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:875" status="valid" parentFunction="multichandatawidthconverter_batch" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:887" status="valid" parentFunction="multichandatawidthconverter_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:891" status="valid" parentFunction="multichandatawidthconverter_batch" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:927" status="valid" parentFunction="flattenmultichandata" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:931" status="valid" parentFunction="flattenmultichandata" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:958" status="valid" parentFunction="packmultichandata" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:962" status="valid" parentFunction="packmultichandata" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:1051" status="valid" parentFunction="qdma2stream_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:1074" status="valid" parentFunction="stream2qdma_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/tmrcheck.hpp:82" status="valid" parentFunction="tmrcheck" variable="red_ch_index" isDirective="0" options="variable=red_ch_index complete dim=0"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/tmrcheck.hpp:91" status="valid" parentFunction="tmrcheck" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/tmrcheck.hpp:99" status="valid" parentFunction="tmrcheck" variable="numerrors" isDirective="0" options="variable=numerrors complete dim=0"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/tmrcheck.hpp:103" status="valid" parentFunction="tmrcheck" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/tmrcheck.hpp:129" status="valid" parentFunction="tmrcheck" variable="compute" isDirective="0" options="variable=compute complete dim=0"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/tmrcheck.hpp:132" status="valid" parentFunction="tmrcheck" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/upsample.hpp:86" status="valid" parentFunction="upsamplenearestneighbour" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/upsample.hpp:175" status="valid" parentFunction="upsamplenearestneighbour_1d" variable="" isDirective="0" options="II=1 style=flp"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/vvau.hpp:101" status="valid" parentFunction="vector_vector_activate_batch" variable="accu" isDirective="0" options="variable=accu complete dim=0"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/vvau.hpp:110" status="valid" parentFunction="vector_vector_activate_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/vvau.hpp:117" status="valid" parentFunction="vector_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/vvau.hpp:126" status="valid" parentFunction="vector_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/vvau.hpp:147" status="valid" parentFunction="vector_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/vvau.hpp:149" status="valid" parentFunction="vector_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/vvau.hpp:216" status="valid" parentFunction="vector_vector_activate_stream_batch" variable="accu" isDirective="0" options="variable=accu complete dim=0"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/vvau.hpp:226" status="valid" parentFunction="vector_vector_activate_stream_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/vvau.hpp:233" status="valid" parentFunction="vector_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/vvau.hpp:242" status="valid" parentFunction="vector_vector_activate_stream_batch" variable="w.m_weights" isDirective="0" options="variable=w.m_weights complete dim=0"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/vvau.hpp:244" status="valid" parentFunction="vector_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/vvau.hpp:249" status="valid" parentFunction="vector_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/vvau.hpp:270" status="valid" parentFunction="vector_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/vvau.hpp:272" status="valid" parentFunction="vector_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/weights.hpp:83" status="valid" parentFunction="tileindex" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/weights.hpp:88" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/weights.hpp:95" status="valid" parentFunction="weights" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/weights.hpp:127" status="valid" parentFunction="tileindex" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/weights.hpp:132" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/weights.hpp:135" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/weights.hpp:145" status="valid" parentFunction="weights" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/weights.hpp:157" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/weights.hpp:160" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="top_MVAU_hls_5.cpp:31" status="valid" parentFunction="mvau_hls_5" variable="in0_V" isDirective="0" options="axis port=in0_V"/>
        <Pragma type="interface" location="top_MVAU_hls_5.cpp:32" status="valid" parentFunction="mvau_hls_5" variable="out_V" isDirective="0" options="axis port=out_V"/>
        <Pragma type="interface" location="top_MVAU_hls_5.cpp:33" status="valid" parentFunction="mvau_hls_5" variable="return" isDirective="0" options="ap_ctrl_none port=return"/>
        <Pragma type="interface" location="top_MVAU_hls_5.cpp:34" status="valid" parentFunction="mvau_hls_5" variable="weights_V" isDirective="0" options="axis port=weights_V"/>
        <Pragma type="array_partition" location="top_MVAU_hls_5.cpp:35" status="valid" parentFunction="mvau_hls_5" variable="threshs.m_thresholds" isDirective="0" options="variable=threshs.m_thresholds complete dim=1"/>
        <Pragma type="array_partition" location="top_MVAU_hls_5.cpp:36" status="valid" parentFunction="mvau_hls_5" variable="threshs.m_thresholds" isDirective="0" options="variable=threshs.m_thresholds complete dim=3"/>
    </PragmaReport>
</profile>

