// Seed: 1180035568
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output tri0 id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1 == -1 || id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd59
) (
    _id_1,
    id_2,
    id_3
);
  output wire id_3;
  output logic [7:0] id_2;
  inout wire _id_1;
  assign id_2[id_1] = -1 & -1'b0;
  assign id_2 = id_1;
  logic [1 : 1] id_4;
  ;
  assign id_2 = id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4
  );
endmodule
