  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir /home/hyeon/workspace/sample1/hls_component/example 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/hyeon/workspace/sample1/adder.cpp' from /home/hyeon/workspace/sample1/hls_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/hyeon/workspace/sample1/adder.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/hyeon/workspace/sample1/test_adder.cpp' from /home/hyeon/workspace/sample1/hls_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file '/home/hyeon/workspace/sample1/test_adder.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=example' from /home/hyeon/workspace/sample1/hls_component/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/hyeon/workspace/sample1/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xa7z010clg225-1I' from /home/hyeon/workspace/sample1/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xa7z010-clg225-1I'
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /home/hyeon/workspace/sample1/hls_component/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/hyeon/workspace/sample1/hls_component/hls_config.cfg(5)
INFO: [SIM 211-200] Executing Code Analyzer instead of classic HLS C simulation
INFO: [HLS 211-200] Compiling source code ../adder.cpp as hardware code with instrumentation
INFO: [HLS 211-200] Compiling source code /home/hyeon/workspace/sample1/test_adder.cpp as test bench code with instrumentation
INFO: [HLS 211-200] Compiling source code ../adder.cpp as test bench code with instrumentation
../adder.cpp:6:37: warning: unexpected pragma argument '-', expects '=' [-Winvalid-hls-pragmas]
../adder.cpp:6:37: warning: unexpected pragma argument '-', expects '=' [-Winvalid-hls-pragmas]
#pragma HLS INTERFACE s_axilite port-b bundle=BUS_A
                                    ^
#pragma HLS INTERFACE s_axilite port-b bundle=BUS_A
                                    ^
1 warning generated.
1 warning generated.
INFO: [HLS 211-200] Linking hardware code
INFO: [HLS 211-200] Transforming hardware bitcode
INFO: [HLS 211-200] Linking executable
INFO: [HLS 211-200] Computing HLS IR Information
INFO: [HLS 211-200] Determining source code dependencies
INFO: [SIM 211-200] Running executable
HLS AXI-Lite Exmaple
Function c += a+ b
Initial values a = 5, b = 10, c = 0
HW reuslt = 15
SW result = 15
Success SW and HW results match
INFO: [SIM 211-200] Analyzing trace data
INFO: [SIM 211-208] Running Code Analyzer
INFO: [SIM 211-210] Code Analyzer finished
INFO: [HLS 200-112] Total CPU user time: 7.99 seconds. Total CPU system time: 4.13 seconds. Total elapsed time: 18.63 seconds; peak allocated memory: 322.895 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 23s
