0.6
2019.2
Nov  6 2019
21:57:16
E:/Dev/dev-git/digital-system-design-verilog/design_practice/2week/2week_homework/2week_homework.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/2week/2week_homework/2week_homework.srcs/sim_1/new/hw2_logic_circuit_tb.v,1742316709,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/2week/2week_homework/2week_homework.srcs/sim_1/new/tb_hw1_logic_circuit.v,,hw21_logic_circuit_tb,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/2week/2week_homework/2week_homework.srcs/sim_1/new/hw2_logiccircuit_tb.v,1742317268,verilog,,,,hw2_logiccircuit_tb,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/2week/2week_homework/2week_homework.srcs/sim_1/new/tb_hw1_logic_circuit.v,1742316709,verilog,,,,hw1_logic_circuit_tb,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/2week/2week_homework/2week_homework.srcs/sources_1/new/homework1.v,1742126095,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/2week/2week_homework/2week_homework.srcs/sources_1/new/homework2.v,,hw1_logic_circuit,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/2week/2week_homework/2week_homework.srcs/sources_1/new/homework2.v,1742316708,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/2week/2week_homework/2week_homework.srcs/sim_1/new/hw2_logic_circuit_tb.v,,hw2_logic_circuit,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/2week/2week_homework/2week_homework.srcs/sources_1/new/hw2_logiccircuit.v,1742317268,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/2week/2week_homework/2week_homework.srcs/sim_1/new/hw2_logiccircuit_tb.v,,hw2_logiccircuit,,,,,,,,
