module decoder_8 (in, out, en);
	input logic [2:0] in;
	input logic en;
	output logic [7:0] out;
	
	wire [1:0] w;
	
	decoder_2 submodule1 (.in(in[2]), .out(w[1:0]), .en(en));
	decoder_4 submodule2 (.in(in[1:0]), .out(out[3:0]), .en(w[0]));
	decoder_4 submodule3 (.in(in[1:0]), .out(out[7:4]), .en(w[1]));	
endmodule