Analysis & Synthesis Status : Successful - Mon May 07 00:29:52 2018
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : CourseProject
Top-level Entity Name : DataFetchBlock
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 36
    Dedicated logic registers : 22
Total registers : 22
Total pins : 76
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
