{"sha": "b2ba71cad84307d8493518fb97e19f367578dc05", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YjJiYTcxY2FkODQzMDdkODQ5MzUxOGZiOTdlMTlmMzY3NTc4ZGMwNQ==", "commit": {"author": {"name": "Ulrich Weigand", "email": "uweigand@de.ibm.com", "date": "2003-09-28T19:17:49Z"}, "committer": {"name": "Ulrich Weigand", "email": "uweigand@gcc.gnu.org", "date": "2003-09-28T19:17:49Z"}, "message": "s390.md (\"*adddi3_carry1_cc\", [...]): New insns.\n\n\t* config/s390/s390.md (\"*adddi3_carry1_cc\", \"*adddi3_carry1_cconly\",\n\t\"*adddi3_carry2_cc\", \"*adddi3_carry2_cconly\", \"*subdi3_borrow_cc\",\n\t\"*subdi3_borrow_cconly\"): New insns.\n\t(\"*addsi3_sub\", \"*subsi3_sub\"): Remove.\n\t(\"*subdi3_cc\", *subdi3_cconly\"): Use only if TARGET_64BIT.\n\t(\"*subsi3_cc\"): Fix op_type attribute.\n\nFrom-SVN: r71885", "tree": {"sha": "e86733da51d730055a4af16ea48a17336ef1ce46", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/e86733da51d730055a4af16ea48a17336ef1ce46"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/b2ba71cad84307d8493518fb97e19f367578dc05", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b2ba71cad84307d8493518fb97e19f367578dc05", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b2ba71cad84307d8493518fb97e19f367578dc05", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b2ba71cad84307d8493518fb97e19f367578dc05/comments", "author": null, "committer": null, "parents": [{"sha": "177560b2d073ac3034e451c1af2bb578f47aedea", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/177560b2d073ac3034e451c1af2bb578f47aedea", "html_url": "https://github.com/Rust-GCC/gccrs/commit/177560b2d073ac3034e451c1af2bb578f47aedea"}], "stats": {"total": 122, "additions": 92, "deletions": 30}, "files": [{"sha": "1d15edc62bac3d36a2865f7b758bbf838a92b6c2", "filename": "gcc/ChangeLog", "status": "modified", "additions": 9, "deletions": 0, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b2ba71cad84307d8493518fb97e19f367578dc05/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b2ba71cad84307d8493518fb97e19f367578dc05/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=b2ba71cad84307d8493518fb97e19f367578dc05", "patch": "@@ -1,3 +1,12 @@\n+2003-09-28  Ulrich Weigand  <uweigand@de.ibm.com>\n+\n+\t* config/s390/s390.md (\"*adddi3_carry1_cc\", \"*adddi3_carry1_cconly\",\n+\t\"*adddi3_carry2_cc\", \"*adddi3_carry2_cconly\", \"*subdi3_borrow_cc\",\n+\t\"*subdi3_borrow_cconly\"): New insns.\n+\t(\"*addsi3_sub\", \"*subsi3_sub\"): Remove.\n+\t(\"*subdi3_cc\", *subdi3_cconly\"): Use only if TARGET_64BIT.\n+\t(\"*subsi3_cc\"): Fix op_type attribute.\n+\n 2003-09-28  Richard Henderson  <rth@redhat.com>\n \n \t* stmt.c (expand_asm_operands): Take a location_t, instead of"}, {"sha": "fd92e1b4a186086e925d0e09489463f6a8ba381b", "filename": "gcc/config/s390/s390.md", "status": "modified", "additions": 83, "deletions": 30, "changes": 113, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b2ba71cad84307d8493518fb97e19f367578dc05/gcc%2Fconfig%2Fs390%2Fs390.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b2ba71cad84307d8493518fb97e19f367578dc05/gcc%2Fconfig%2Fs390%2Fs390.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fs390%2Fs390.md?ref=b2ba71cad84307d8493518fb97e19f367578dc05", "patch": "@@ -3156,6 +3156,56 @@\n   \"aghi\\t%0,%h2\"\n   [(set_attr \"op_type\"  \"RI\")])\n \n+(define_insn \"*adddi3_carry1_cc\"\n+  [(set (reg 33)\n+        (compare (plus:DI (match_operand:DI 1 \"nonimmediate_operand\" \"%0,0\")\n+                          (match_operand:DI 2 \"general_operand\" \"d,m\"))\n+                 (match_dup 1)))\n+   (set (match_operand:DI 0 \"register_operand\" \"=d,d\")\n+        (plus:DI (match_dup 1) (match_dup 2)))]\n+  \"s390_match_ccmode (insn, CCL1mode) && TARGET_64BIT\"\n+  \"@\n+   algr\\t%0,%2\n+   alg\\t%0,%2\"\n+  [(set_attr \"op_type\"  \"RRE,RXY\")])\n+\n+(define_insn \"*adddi3_carry1_cconly\"\n+  [(set (reg 33)\n+        (compare (plus:DI (match_operand:DI 1 \"nonimmediate_operand\" \"%0,0\")\n+                          (match_operand:DI 2 \"general_operand\" \"d,m\"))\n+                 (match_dup 1)))\n+   (clobber (match_scratch:DI 0 \"=d,d\"))]\n+  \"s390_match_ccmode (insn, CCL1mode) && TARGET_64BIT\"\n+  \"@\n+   algr\\t%0,%2\n+   alg\\t%0,%2\"\n+  [(set_attr \"op_type\"  \"RRE,RXY\")])\n+\n+(define_insn \"*adddi3_carry2_cc\"\n+  [(set (reg 33)\n+        (compare (plus:DI (match_operand:DI 1 \"nonimmediate_operand\" \"%0,0\")\n+                          (match_operand:DI 2 \"general_operand\" \"d,m\"))\n+                 (match_dup 2)))\n+   (set (match_operand:DI 0 \"register_operand\" \"=d,d\")\n+        (plus:DI (match_dup 1) (match_dup 2)))]\n+  \"s390_match_ccmode (insn, CCL1mode) && TARGET_64BIT\"\n+  \"@\n+   algr\\t%0,%2\n+   alg\\t%0,%2\"\n+  [(set_attr \"op_type\"  \"RRE,RXY\")])\n+\n+(define_insn \"*adddi3_carry2_cconly\"\n+  [(set (reg 33)\n+        (compare (plus:DI (match_operand:DI 1 \"nonimmediate_operand\" \"%0,0\")\n+                          (match_operand:DI 2 \"general_operand\" \"d,m\"))\n+                 (match_dup 2)))\n+   (clobber (match_scratch:DI 0 \"=d,d\"))]\n+  \"s390_match_ccmode (insn, CCL1mode) && TARGET_64BIT\"\n+  \"@\n+   algr\\t%0,%2\n+   alg\\t%0,%2\"\n+  [(set_attr \"op_type\"  \"RRE,RXY\")])\n+\n (define_insn \"*adddi3_cc\"\n   [(set (reg 33)\n         (compare (plus:DI (match_operand:DI 1 \"nonimmediate_operand\" \"%0,0\")\n@@ -3395,7 +3445,7 @@\n         (compare (match_operand:SI 1 \"nonimmediate_operand\" \"%0,0,0\")\n                  (neg:SI (match_operand:SI 2 \"general_operand\" \"d,R,T\"))))\n    (clobber (match_scratch:SI 0 \"=d,d,d\"))]\n-  \"s390_match_ccmode(insn, CCLmode)\"\n+  \"s390_match_ccmode (insn, CCLmode)\"\n   \"@\n    alr\\t%0,%2\n    al\\t%0,%2\n@@ -3413,17 +3463,6 @@\n    ahy\\t%0,%2\"\n   [(set_attr \"op_type\"  \"RX,RXY\")])\n \n-(define_insn \"*addsi3_sub\"\n-  [(set (match_operand:SI 0 \"register_operand\" \"=d,d\")\n-        (plus:SI (match_operand:SI 1 \"register_operand\" \"0,0\")\n-                 (subreg:SI (match_operand:HI 2 \"memory_operand\" \"R,T\") 0)))\n-   (clobber (reg:CC 33))]\n-  \"\"\n-  \"@\n-   ah\\t%0,%2\n-   ahy\\t%0,%2\"\n-  [(set_attr \"op_type\"  \"RX,RXY\")])\n-\n (define_insn \"addsi3\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=d,d,d,d\")\n         (plus:SI (match_operand:SI 1 \"nonimmediate_operand\" \"%0,0,0,0\")\n@@ -3704,14 +3743,39 @@\n    slgf\\t%0,%2\"\n   [(set_attr \"op_type\"  \"RRE,RXY\")])\n \n+(define_insn \"*subdi3_borrow_cc\"\n+  [(set (reg 33)\n+        (compare (minus:DI (match_operand:DI 1 \"register_operand\" \"0,0\")\n+                           (match_operand:DI 2 \"general_operand\" \"d,m\"))\n+                 (match_dup 1)))\n+   (set (match_operand:DI 0 \"register_operand\" \"=d,d\")\n+        (minus:DI (match_dup 1) (match_dup 2)))]\n+  \"s390_match_ccmode (insn, CCL2mode) && TARGET_64BIT\"\n+  \"@\n+   slgr\\t%0,%2\n+   slg\\t%0,%2\"\n+  [(set_attr \"op_type\"  \"RRE,RXY\")])\n+\n+(define_insn \"*subdi3_borrow_cconly\"\n+  [(set (reg 33)\n+        (compare (minus:DI (match_operand:DI 1 \"register_operand\" \"0,0\")\n+                           (match_operand:DI 2 \"general_operand\" \"d,m\"))\n+                 (match_dup 1)))\n+   (clobber (match_scratch:DI 0 \"=d,d\"))]\n+  \"s390_match_ccmode (insn, CCL2mode) && TARGET_64BIT\"\n+  \"@\n+   slgr\\t%0,%2\n+   slg\\t%0,%2\"\n+  [(set_attr \"op_type\"  \"RRE,RXY\")])\n+\n (define_insn \"*subdi3_cc\"\n   [(set (reg 33)\n         (compare (minus:DI (match_operand:DI 1 \"register_operand\" \"0,0\")\n                            (match_operand:DI 2 \"general_operand\" \"d,m\"))\n                  (const_int 0)))\n    (set (match_operand:DI 0 \"register_operand\" \"=d,d\")\n         (minus:DI (match_dup 1) (match_dup 2)))]\n-  \"s390_match_ccmode (insn, CCLmode)\"\n+  \"s390_match_ccmode (insn, CCLmode) && TARGET_64BIT\"\n   \"@\n    slgr\\t%0,%2\n    slg\\t%0,%2\"\n@@ -3723,7 +3787,7 @@\n                            (match_operand:DI 2 \"general_operand\" \"d,m\"))\n                  (const_int 0)))\n    (clobber (match_scratch:DI 0 \"=d,d\"))]\n-  \"s390_match_ccmode (insn, CCLmode)\"\n+  \"s390_match_ccmode (insn, CCLmode) && TARGET_64BIT\"\n   \"@\n    slgr\\t%0,%2\n    slg\\t%0,%2\"\n@@ -3793,7 +3857,7 @@\n                  (match_dup 1)))\n    (set (match_operand:SI 0 \"register_operand\" \"=d,d,d\")\n         (minus:SI (match_dup 1) (match_dup 2)))]\n-  \"s390_match_ccmode(insn, CCL2mode)\"\n+  \"s390_match_ccmode (insn, CCL2mode)\"\n   \"@\n    slr\\t%0,%2\n    sl\\t%0,%2\n@@ -3806,12 +3870,12 @@\n                            (match_operand:SI 2 \"general_operand\" \"d,R,T\"))\n                  (match_dup 1)))\n    (clobber (match_scratch:SI 0 \"=d,d,d\"))]\n-  \"s390_match_ccmode(insn, CCL2mode)\"\n+  \"s390_match_ccmode (insn, CCL2mode)\"\n   \"@\n    slr\\t%0,%2\n    sl\\t%0,%2\n    sly\\t%0,%2\"\n-  [(set_attr \"op_type\"  \"RR,RX,RXE\")])\n+  [(set_attr \"op_type\"  \"RR,RX,RXY\")])\n \n (define_insn \"*subsi3_cc\"\n   [(set (reg 33)\n@@ -3820,7 +3884,7 @@\n                  (const_int 0)))\n    (set (match_operand:SI 0 \"register_operand\" \"=d,d,d\")\n         (minus:SI (match_dup 1) (match_dup 2)))]\n-  \"s390_match_ccmode(insn, CCLmode)\"\n+  \"s390_match_ccmode (insn, CCLmode)\"\n   \"@\n    slr\\t%0,%2\n    sl\\t%0,%2\n@@ -3833,7 +3897,7 @@\n                            (match_operand:SI 2 \"general_operand\" \"d,R,T\"))\n                  (const_int 0)))\n    (clobber (match_scratch:SI 0 \"=d,d,d\"))]\n-  \"s390_match_ccmode(insn, CCLmode)\"\n+  \"s390_match_ccmode (insn, CCLmode)\"\n   \"@\n    slr\\t%0,%2\n    sl\\t%0,%2\n@@ -3851,17 +3915,6 @@\n    shy\\t%0,%2\"\n   [(set_attr \"op_type\"  \"RX,RXY\")])\n \n-(define_insn \"*subsi3_sub\"\n-  [(set (match_operand:SI 0 \"register_operand\" \"=d,d\")\n-        (minus:SI (match_operand:SI 1 \"register_operand\" \"0,0\")\n-                  (subreg:SI (match_operand:HI 2 \"memory_operand\" \"R,T\") 0)))\n-   (clobber (reg:CC 33))]\n-  \"\"\n-  \"@\n-   sh\\t%0,%2\n-   shy\\t%0,%2\"\n-  [(set_attr \"op_type\"  \"RX,RXY\")])\n-\n (define_insn \"subsi3\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=d,d,d\")\n         (minus:SI (match_operand:SI 1 \"register_operand\" \"0,0,0\")"}]}