{
  "module_name": "qed_if.h",
  "hash_id": "c9306e28c8d93499c98af31a69857ff5e794e3b6da95c49827a622a9fbdaafb2",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/qed/qed_if.h",
  "human_readable_source": " \n \n\n#ifndef _QED_IF_H\n#define _QED_IF_H\n\n#include <linux/ethtool.h>\n#include <linux/types.h>\n#include <linux/interrupt.h>\n#include <linux/netdevice.h>\n#include <linux/pci.h>\n#include <linux/skbuff.h>\n#include <asm/byteorder.h>\n#include <linux/io.h>\n#include <linux/compiler.h>\n#include <linux/kernel.h>\n#include <linux/list.h>\n#include <linux/slab.h>\n#include <linux/qed/common_hsi.h>\n#include <linux/qed/qed_chain.h>\n#include <linux/io-64-nonatomic-lo-hi.h>\n#include <net/devlink.h>\n\n#define QED_TX_SWS_TIMER_DFLT  500\n#define QED_TWO_MSL_TIMER_DFLT 4000\n\nenum dcbx_protocol_type {\n\tDCBX_PROTOCOL_ISCSI,\n\tDCBX_PROTOCOL_FCOE,\n\tDCBX_PROTOCOL_ROCE,\n\tDCBX_PROTOCOL_ROCE_V2,\n\tDCBX_PROTOCOL_ETH,\n\tDCBX_MAX_PROTOCOL_TYPE\n};\n\n#define QED_ROCE_PROTOCOL_INDEX (3)\n\n#define QED_LLDP_CHASSIS_ID_STAT_LEN 4\n#define QED_LLDP_PORT_ID_STAT_LEN 4\n#define QED_DCBX_MAX_APP_PROTOCOL 32\n#define QED_MAX_PFC_PRIORITIES 8\n#define QED_DCBX_DSCP_SIZE 64\n\nstruct qed_dcbx_lldp_remote {\n\tu32 peer_chassis_id[QED_LLDP_CHASSIS_ID_STAT_LEN];\n\tu32 peer_port_id[QED_LLDP_PORT_ID_STAT_LEN];\n\tbool enable_rx;\n\tbool enable_tx;\n\tu32 tx_interval;\n\tu32 max_credit;\n};\n\nstruct qed_dcbx_lldp_local {\n\tu32 local_chassis_id[QED_LLDP_CHASSIS_ID_STAT_LEN];\n\tu32 local_port_id[QED_LLDP_PORT_ID_STAT_LEN];\n};\n\nstruct qed_dcbx_app_prio {\n\tu8 roce;\n\tu8 roce_v2;\n\tu8 fcoe;\n\tu8 iscsi;\n\tu8 eth;\n};\n\nstruct qed_dbcx_pfc_params {\n\tbool willing;\n\tbool enabled;\n\tu8 prio[QED_MAX_PFC_PRIORITIES];\n\tu8 max_tc;\n};\n\nenum qed_dcbx_sf_ieee_type {\n\tQED_DCBX_SF_IEEE_ETHTYPE,\n\tQED_DCBX_SF_IEEE_TCP_PORT,\n\tQED_DCBX_SF_IEEE_UDP_PORT,\n\tQED_DCBX_SF_IEEE_TCP_UDP_PORT\n};\n\nstruct qed_app_entry {\n\tbool ethtype;\n\tenum qed_dcbx_sf_ieee_type sf_ieee;\n\tbool enabled;\n\tu8 prio;\n\tu16 proto_id;\n\tenum dcbx_protocol_type proto_type;\n};\n\nstruct qed_dcbx_params {\n\tstruct qed_app_entry app_entry[QED_DCBX_MAX_APP_PROTOCOL];\n\tu16 num_app_entries;\n\tbool app_willing;\n\tbool app_valid;\n\tbool app_error;\n\tbool ets_willing;\n\tbool ets_enabled;\n\tbool ets_cbs;\n\tbool valid;\n\tu8 ets_pri_tc_tbl[QED_MAX_PFC_PRIORITIES];\n\tu8 ets_tc_bw_tbl[QED_MAX_PFC_PRIORITIES];\n\tu8 ets_tc_tsa_tbl[QED_MAX_PFC_PRIORITIES];\n\tstruct qed_dbcx_pfc_params pfc;\n\tu8 max_ets_tc;\n};\n\nstruct qed_dcbx_admin_params {\n\tstruct qed_dcbx_params params;\n\tbool valid;\n};\n\nstruct qed_dcbx_remote_params {\n\tstruct qed_dcbx_params params;\n\tbool valid;\n};\n\nstruct qed_dcbx_operational_params {\n\tstruct qed_dcbx_app_prio app_prio;\n\tstruct qed_dcbx_params params;\n\tbool valid;\n\tbool enabled;\n\tbool ieee;\n\tbool cee;\n\tbool local;\n\tu32 err;\n};\n\nstruct qed_dcbx_get {\n\tstruct qed_dcbx_operational_params operational;\n\tstruct qed_dcbx_lldp_remote lldp_remote;\n\tstruct qed_dcbx_lldp_local lldp_local;\n\tstruct qed_dcbx_remote_params remote;\n\tstruct qed_dcbx_admin_params local;\n};\n\nenum qed_nvm_images {\n\tQED_NVM_IMAGE_ISCSI_CFG,\n\tQED_NVM_IMAGE_FCOE_CFG,\n\tQED_NVM_IMAGE_MDUMP,\n\tQED_NVM_IMAGE_NVM_CFG1,\n\tQED_NVM_IMAGE_DEFAULT_CFG,\n\tQED_NVM_IMAGE_NVM_META,\n};\n\nstruct qed_link_eee_params {\n\tu32 tx_lpi_timer;\n#define QED_EEE_1G_ADV\t\tBIT(0)\n#define QED_EEE_10G_ADV\t\tBIT(1)\n\n\t \n\tu8 adv_caps;\n\tu8 lp_adv_caps;\n\tbool enable;\n\tbool tx_lpi_enable;\n};\n\nenum qed_led_mode {\n\tQED_LED_MODE_OFF,\n\tQED_LED_MODE_ON,\n\tQED_LED_MODE_RESTORE\n};\n\nstruct qed_mfw_tlv_eth {\n\tu16 lso_maxoff_size;\n\tbool lso_maxoff_size_set;\n\tu16 lso_minseg_size;\n\tbool lso_minseg_size_set;\n\tu8 prom_mode;\n\tbool prom_mode_set;\n\tu16 tx_descr_size;\n\tbool tx_descr_size_set;\n\tu16 rx_descr_size;\n\tbool rx_descr_size_set;\n\tu16 netq_count;\n\tbool netq_count_set;\n\tu32 tcp4_offloads;\n\tbool tcp4_offloads_set;\n\tu32 tcp6_offloads;\n\tbool tcp6_offloads_set;\n\tu16 tx_descr_qdepth;\n\tbool tx_descr_qdepth_set;\n\tu16 rx_descr_qdepth;\n\tbool rx_descr_qdepth_set;\n\tu8 iov_offload;\n#define QED_MFW_TLV_IOV_OFFLOAD_NONE            (0)\n#define QED_MFW_TLV_IOV_OFFLOAD_MULTIQUEUE      (1)\n#define QED_MFW_TLV_IOV_OFFLOAD_VEB             (2)\n#define QED_MFW_TLV_IOV_OFFLOAD_VEPA            (3)\n\tbool iov_offload_set;\n\tu8 txqs_empty;\n\tbool txqs_empty_set;\n\tu8 rxqs_empty;\n\tbool rxqs_empty_set;\n\tu8 num_txqs_full;\n\tbool num_txqs_full_set;\n\tu8 num_rxqs_full;\n\tbool num_rxqs_full_set;\n};\n\n#define QED_MFW_TLV_TIME_SIZE\t14\nstruct qed_mfw_tlv_time {\n\tbool b_set;\n\tu8 month;\n\tu8 day;\n\tu8 hour;\n\tu8 min;\n\tu16 msec;\n\tu16 usec;\n};\n\nstruct qed_mfw_tlv_fcoe {\n\tu8 scsi_timeout;\n\tbool scsi_timeout_set;\n\tu32 rt_tov;\n\tbool rt_tov_set;\n\tu32 ra_tov;\n\tbool ra_tov_set;\n\tu32 ed_tov;\n\tbool ed_tov_set;\n\tu32 cr_tov;\n\tbool cr_tov_set;\n\tu8 boot_type;\n\tbool boot_type_set;\n\tu8 npiv_state;\n\tbool npiv_state_set;\n\tu32 num_npiv_ids;\n\tbool num_npiv_ids_set;\n\tu8 switch_name[8];\n\tbool switch_name_set;\n\tu16 switch_portnum;\n\tbool switch_portnum_set;\n\tu8 switch_portid[3];\n\tbool switch_portid_set;\n\tu8 vendor_name[8];\n\tbool vendor_name_set;\n\tu8 switch_model[8];\n\tbool switch_model_set;\n\tu8 switch_fw_version[8];\n\tbool switch_fw_version_set;\n\tu8 qos_pri;\n\tbool qos_pri_set;\n\tu8 port_alias[3];\n\tbool port_alias_set;\n\tu8 port_state;\n#define QED_MFW_TLV_PORT_STATE_OFFLINE  (0)\n#define QED_MFW_TLV_PORT_STATE_LOOP             (1)\n#define QED_MFW_TLV_PORT_STATE_P2P              (2)\n#define QED_MFW_TLV_PORT_STATE_FABRIC           (3)\n\tbool port_state_set;\n\tu16 fip_tx_descr_size;\n\tbool fip_tx_descr_size_set;\n\tu16 fip_rx_descr_size;\n\tbool fip_rx_descr_size_set;\n\tu16 link_failures;\n\tbool link_failures_set;\n\tu8 fcoe_boot_progress;\n\tbool fcoe_boot_progress_set;\n\tu64 rx_bcast;\n\tbool rx_bcast_set;\n\tu64 tx_bcast;\n\tbool tx_bcast_set;\n\tu16 fcoe_txq_depth;\n\tbool fcoe_txq_depth_set;\n\tu16 fcoe_rxq_depth;\n\tbool fcoe_rxq_depth_set;\n\tu64 fcoe_rx_frames;\n\tbool fcoe_rx_frames_set;\n\tu64 fcoe_rx_bytes;\n\tbool fcoe_rx_bytes_set;\n\tu64 fcoe_tx_frames;\n\tbool fcoe_tx_frames_set;\n\tu64 fcoe_tx_bytes;\n\tbool fcoe_tx_bytes_set;\n\tu16 crc_count;\n\tbool crc_count_set;\n\tu32 crc_err_src_fcid[5];\n\tbool crc_err_src_fcid_set[5];\n\tstruct qed_mfw_tlv_time crc_err[5];\n\tu16 losync_err;\n\tbool losync_err_set;\n\tu16 losig_err;\n\tbool losig_err_set;\n\tu16 primtive_err;\n\tbool primtive_err_set;\n\tu16 disparity_err;\n\tbool disparity_err_set;\n\tu16 code_violation_err;\n\tbool code_violation_err_set;\n\tu32 flogi_param[4];\n\tbool flogi_param_set[4];\n\tstruct qed_mfw_tlv_time flogi_tstamp;\n\tu32 flogi_acc_param[4];\n\tbool flogi_acc_param_set[4];\n\tstruct qed_mfw_tlv_time flogi_acc_tstamp;\n\tu32 flogi_rjt;\n\tbool flogi_rjt_set;\n\tstruct qed_mfw_tlv_time flogi_rjt_tstamp;\n\tu32 fdiscs;\n\tbool fdiscs_set;\n\tu8 fdisc_acc;\n\tbool fdisc_acc_set;\n\tu8 fdisc_rjt;\n\tbool fdisc_rjt_set;\n\tu8 plogi;\n\tbool plogi_set;\n\tu8 plogi_acc;\n\tbool plogi_acc_set;\n\tu8 plogi_rjt;\n\tbool plogi_rjt_set;\n\tu32 plogi_dst_fcid[5];\n\tbool plogi_dst_fcid_set[5];\n\tstruct qed_mfw_tlv_time plogi_tstamp[5];\n\tu32 plogi_acc_src_fcid[5];\n\tbool plogi_acc_src_fcid_set[5];\n\tstruct qed_mfw_tlv_time plogi_acc_tstamp[5];\n\tu8 tx_plogos;\n\tbool tx_plogos_set;\n\tu8 plogo_acc;\n\tbool plogo_acc_set;\n\tu8 plogo_rjt;\n\tbool plogo_rjt_set;\n\tu32 plogo_src_fcid[5];\n\tbool plogo_src_fcid_set[5];\n\tstruct qed_mfw_tlv_time plogo_tstamp[5];\n\tu8 rx_logos;\n\tbool rx_logos_set;\n\tu8 tx_accs;\n\tbool tx_accs_set;\n\tu8 tx_prlis;\n\tbool tx_prlis_set;\n\tu8 rx_accs;\n\tbool rx_accs_set;\n\tu8 tx_abts;\n\tbool tx_abts_set;\n\tu8 rx_abts_acc;\n\tbool rx_abts_acc_set;\n\tu8 rx_abts_rjt;\n\tbool rx_abts_rjt_set;\n\tu32 abts_dst_fcid[5];\n\tbool abts_dst_fcid_set[5];\n\tstruct qed_mfw_tlv_time abts_tstamp[5];\n\tu8 rx_rscn;\n\tbool rx_rscn_set;\n\tu32 rx_rscn_nport[4];\n\tbool rx_rscn_nport_set[4];\n\tu8 tx_lun_rst;\n\tbool tx_lun_rst_set;\n\tu8 abort_task_sets;\n\tbool abort_task_sets_set;\n\tu8 tx_tprlos;\n\tbool tx_tprlos_set;\n\tu8 tx_nos;\n\tbool tx_nos_set;\n\tu8 rx_nos;\n\tbool rx_nos_set;\n\tu8 ols;\n\tbool ols_set;\n\tu8 lr;\n\tbool lr_set;\n\tu8 lrr;\n\tbool lrr_set;\n\tu8 tx_lip;\n\tbool tx_lip_set;\n\tu8 rx_lip;\n\tbool rx_lip_set;\n\tu8 eofa;\n\tbool eofa_set;\n\tu8 eofni;\n\tbool eofni_set;\n\tu8 scsi_chks;\n\tbool scsi_chks_set;\n\tu8 scsi_cond_met;\n\tbool scsi_cond_met_set;\n\tu8 scsi_busy;\n\tbool scsi_busy_set;\n\tu8 scsi_inter;\n\tbool scsi_inter_set;\n\tu8 scsi_inter_cond_met;\n\tbool scsi_inter_cond_met_set;\n\tu8 scsi_rsv_conflicts;\n\tbool scsi_rsv_conflicts_set;\n\tu8 scsi_tsk_full;\n\tbool scsi_tsk_full_set;\n\tu8 scsi_aca_active;\n\tbool scsi_aca_active_set;\n\tu8 scsi_tsk_abort;\n\tbool scsi_tsk_abort_set;\n\tu32 scsi_rx_chk[5];\n\tbool scsi_rx_chk_set[5];\n\tstruct qed_mfw_tlv_time scsi_chk_tstamp[5];\n};\n\nstruct qed_mfw_tlv_iscsi {\n\tu8 target_llmnr;\n\tbool target_llmnr_set;\n\tu8 header_digest;\n\tbool header_digest_set;\n\tu8 data_digest;\n\tbool data_digest_set;\n\tu8 auth_method;\n#define QED_MFW_TLV_AUTH_METHOD_NONE            (1)\n#define QED_MFW_TLV_AUTH_METHOD_CHAP            (2)\n#define QED_MFW_TLV_AUTH_METHOD_MUTUAL_CHAP     (3)\n\tbool auth_method_set;\n\tu16 boot_taget_portal;\n\tbool boot_taget_portal_set;\n\tu16 frame_size;\n\tbool frame_size_set;\n\tu16 tx_desc_size;\n\tbool tx_desc_size_set;\n\tu16 rx_desc_size;\n\tbool rx_desc_size_set;\n\tu8 boot_progress;\n\tbool boot_progress_set;\n\tu16 tx_desc_qdepth;\n\tbool tx_desc_qdepth_set;\n\tu16 rx_desc_qdepth;\n\tbool rx_desc_qdepth_set;\n\tu64 rx_frames;\n\tbool rx_frames_set;\n\tu64 rx_bytes;\n\tbool rx_bytes_set;\n\tu64 tx_frames;\n\tbool tx_frames_set;\n\tu64 tx_bytes;\n\tbool tx_bytes_set;\n};\n\nenum qed_db_rec_width {\n\tDB_REC_WIDTH_32B,\n\tDB_REC_WIDTH_64B,\n};\n\nenum qed_db_rec_space {\n\tDB_REC_KERNEL,\n\tDB_REC_USER,\n};\n\n#define DIRECT_REG_WR(reg_addr, val) writel((u32)val, \\\n\t\t\t\t\t    (void __iomem *)(reg_addr))\n\n#define DIRECT_REG_RD(reg_addr) readl((void __iomem *)(reg_addr))\n\n#define DIRECT_REG_WR64(reg_addr, val) writeq((u64)val,\t\\\n\t\t\t\t\t      (void __iomem *)(reg_addr))\n\n#define QED_COALESCE_MAX 0x1FF\n#define QED_DEFAULT_RX_USECS 12\n#define QED_DEFAULT_TX_USECS 48\n\n \nstruct qed_dev;\n\nstruct qed_eth_pf_params {\n\t \n\tu16 num_cons;\n\n\t \n\tu8 num_vf_cons;\n#define ETH_PF_PARAMS_VF_CONS_DEFAULT\t(32)\n\n\t \n\tu32 num_arfs_filters;\n};\n\nstruct qed_fcoe_pf_params {\n\t \n\tu64 glbl_q_params_addr;\n\tu64 bdq_pbl_base_addr[2];\n\n\t \n\tu16 num_cons;\n\tu16 num_tasks;\n\n\t \n\tu16 sq_num_pbl_pages;\n\n\tu16 cq_num_entries;\n\tu16 cmdq_num_entries;\n\tu16 rq_buffer_log_size;\n\tu16 mtu;\n\tu16 dummy_icid;\n\tu16 bdq_xoff_threshold[2];\n\tu16 bdq_xon_threshold[2];\n\tu16 rq_buffer_size;\n\tu8 num_cqs;\t\t \n\tu8 log_page_size;\n\tu8 gl_rq_pi;\n\tu8 gl_cmd_pi;\n\tu8 debug_mode;\n\tu8 is_target;\n\tu8 bdq_pbl_num_entries[2];\n};\n\n \nstruct qed_iscsi_pf_params {\n\tu64 glbl_q_params_addr;\n\tu64 bdq_pbl_base_addr[3];\n\tu16 cq_num_entries;\n\tu16 cmdq_num_entries;\n\tu32 two_msl_timer;\n\tu16 tx_sws_timer;\n\n\t \n\tu16 num_cons;\n\tu16 num_tasks;\n\n\t \n\tu16 half_way_close_timeout;\n\tu16 bdq_xoff_threshold[3];\n\tu16 bdq_xon_threshold[3];\n\tu16 cmdq_xoff_threshold;\n\tu16 cmdq_xon_threshold;\n\tu16 rq_buffer_size;\n\n\tu8 num_sq_pages_in_ring;\n\tu8 num_r2tq_pages_in_ring;\n\tu8 num_uhq_pages_in_ring;\n\tu8 num_queues;\n\tu8 log_page_size;\n\tu8 rqe_log_size;\n\tu8 max_fin_rt;\n\tu8 gl_rq_pi;\n\tu8 gl_cmd_pi;\n\tu8 debug_mode;\n\tu8 ll2_ooo_queue_id;\n\n\tu8 is_target;\n\tu8 is_soc_en;\n\tu8 soc_num_of_blocks_log;\n\tu8 bdq_pbl_num_entries[3];\n};\n\nstruct qed_nvmetcp_pf_params {\n\tu64 glbl_q_params_addr;\n\tu16 cq_num_entries;\n\tu16 num_cons;\n\tu16 num_tasks;\n\tu8 num_sq_pages_in_ring;\n\tu8 num_r2tq_pages_in_ring;\n\tu8 num_uhq_pages_in_ring;\n\tu8 num_queues;\n\tu8 gl_rq_pi;\n\tu8 gl_cmd_pi;\n\tu8 debug_mode;\n\tu8 ll2_ooo_queue_id;\n\tu16 min_rto;\n};\n\nstruct qed_rdma_pf_params {\n\t \n\tu32 min_dpis;\t\t \n\tu32 num_qps;\t\t \n\tu32 num_srqs;\t\t \n\tu8 roce_edpm_mode;\t \n\tu8 gl_pi;\t\t \n\n\t \n\tu8 enable_dcqcn;\n};\n\nstruct qed_pf_params {\n\tstruct qed_eth_pf_params eth_pf_params;\n\tstruct qed_fcoe_pf_params fcoe_pf_params;\n\tstruct qed_iscsi_pf_params iscsi_pf_params;\n\tstruct qed_nvmetcp_pf_params nvmetcp_pf_params;\n\tstruct qed_rdma_pf_params rdma_pf_params;\n};\n\nenum qed_int_mode {\n\tQED_INT_MODE_INTA,\n\tQED_INT_MODE_MSIX,\n\tQED_INT_MODE_MSI,\n\tQED_INT_MODE_POLL,\n};\n\nstruct qed_sb_info {\n\tstruct status_block *sb_virt;\n\tdma_addr_t sb_phys;\n\tu32 sb_ack;  \n\tu16 igu_sb_id;\n\tvoid __iomem *igu_addr;\n\tu8 flags;\n#define QED_SB_INFO_INIT\t0x1\n#define QED_SB_INFO_SETUP\t0x2\n\n\tstruct qed_dev *cdev;\n};\n\nenum qed_hw_err_type {\n\tQED_HW_ERR_FAN_FAIL,\n\tQED_HW_ERR_MFW_RESP_FAIL,\n\tQED_HW_ERR_HW_ATTN,\n\tQED_HW_ERR_DMAE_FAIL,\n\tQED_HW_ERR_RAMROD_FAIL,\n\tQED_HW_ERR_FW_ASSERT,\n\tQED_HW_ERR_LAST,\n};\n\nenum qed_dev_type {\n\tQED_DEV_TYPE_BB,\n\tQED_DEV_TYPE_AH,\n};\n\nstruct qed_dev_info {\n\tunsigned long\tpci_mem_start;\n\tunsigned long\tpci_mem_end;\n\tunsigned int\tpci_irq;\n\tu8\t\tnum_hwfns;\n\n\tu8\t\thw_mac[ETH_ALEN];\n\n\t \n\tu16\t\tfw_major;\n\tu16\t\tfw_minor;\n\tu16\t\tfw_rev;\n\tu16\t\tfw_eng;\n\n\t \n\tu32\t\tmfw_rev;\n#define QED_MFW_VERSION_0_MASK\t\t0x000000FF\n#define QED_MFW_VERSION_0_OFFSET\t0\n#define QED_MFW_VERSION_1_MASK\t\t0x0000FF00\n#define QED_MFW_VERSION_1_OFFSET\t8\n#define QED_MFW_VERSION_2_MASK\t\t0x00FF0000\n#define QED_MFW_VERSION_2_OFFSET\t16\n#define QED_MFW_VERSION_3_MASK\t\t0xFF000000\n#define QED_MFW_VERSION_3_OFFSET\t24\n\n\tu32\t\tflash_size;\n\tbool\t\tb_arfs_capable;\n\tbool\t\tb_inter_pf_switch;\n\tbool\t\ttx_switching;\n\tbool\t\trdma_supported;\n\tu16\t\tmtu;\n\n\tbool wol_support;\n\tbool smart_an;\n\tbool esl;\n\n\t \n\tu32 mbi_version;\n#define QED_MBI_VERSION_0_MASK\t\t0x000000FF\n#define QED_MBI_VERSION_0_OFFSET\t0\n#define QED_MBI_VERSION_1_MASK\t\t0x0000FF00\n#define QED_MBI_VERSION_1_OFFSET\t8\n#define QED_MBI_VERSION_2_MASK\t\t0x00FF0000\n#define QED_MBI_VERSION_2_OFFSET\t16\n\n\tenum qed_dev_type dev_type;\n\n\t \n\tbool\t\tvxlan_enable;\n\tbool\t\tgre_enable;\n\tbool\t\tgeneve_enable;\n\n\tu8\t\tabs_pf_id;\n};\n\nenum qed_sb_type {\n\tQED_SB_TYPE_L2_QUEUE,\n\tQED_SB_TYPE_CNQ,\n\tQED_SB_TYPE_STORAGE,\n};\n\nenum qed_protocol {\n\tQED_PROTOCOL_ETH,\n\tQED_PROTOCOL_ISCSI,\n\tQED_PROTOCOL_NVMETCP = QED_PROTOCOL_ISCSI,\n\tQED_PROTOCOL_FCOE,\n};\n\nenum qed_fec_mode {\n\tQED_FEC_MODE_NONE\t\t\t= BIT(0),\n\tQED_FEC_MODE_FIRECODE\t\t\t= BIT(1),\n\tQED_FEC_MODE_RS\t\t\t\t= BIT(2),\n\tQED_FEC_MODE_AUTO\t\t\t= BIT(3),\n\tQED_FEC_MODE_UNSUPPORTED\t\t= BIT(4),\n};\n\nstruct qed_link_params {\n\tbool\t\t\t\t\tlink_up;\n\n\tu32\t\t\t\t\toverride_flags;\n#define QED_LINK_OVERRIDE_SPEED_AUTONEG\t\tBIT(0)\n#define QED_LINK_OVERRIDE_SPEED_ADV_SPEEDS\tBIT(1)\n#define QED_LINK_OVERRIDE_SPEED_FORCED_SPEED\tBIT(2)\n#define QED_LINK_OVERRIDE_PAUSE_CONFIG\t\tBIT(3)\n#define QED_LINK_OVERRIDE_LOOPBACK_MODE\t\tBIT(4)\n#define QED_LINK_OVERRIDE_EEE_CONFIG\t\tBIT(5)\n#define QED_LINK_OVERRIDE_FEC_CONFIG\t\tBIT(6)\n\n\tbool\t\t\t\t\tautoneg;\n\t__ETHTOOL_DECLARE_LINK_MODE_MASK(adv_speeds);\n\tu32\t\t\t\t\tforced_speed;\n\n\tu32\t\t\t\t\tpause_config;\n#define QED_LINK_PAUSE_AUTONEG_ENABLE\t\tBIT(0)\n#define QED_LINK_PAUSE_RX_ENABLE\t\tBIT(1)\n#define QED_LINK_PAUSE_TX_ENABLE\t\tBIT(2)\n\n\tu32\t\t\t\t\tloopback_mode;\n#define QED_LINK_LOOPBACK_NONE\t\t\tBIT(0)\n#define QED_LINK_LOOPBACK_INT_PHY\t\tBIT(1)\n#define QED_LINK_LOOPBACK_EXT_PHY\t\tBIT(2)\n#define QED_LINK_LOOPBACK_EXT\t\t\tBIT(3)\n#define QED_LINK_LOOPBACK_MAC\t\t\tBIT(4)\n#define QED_LINK_LOOPBACK_CNIG_AH_ONLY_0123\tBIT(5)\n#define QED_LINK_LOOPBACK_CNIG_AH_ONLY_2301\tBIT(6)\n#define QED_LINK_LOOPBACK_PCS_AH_ONLY\t\tBIT(7)\n#define QED_LINK_LOOPBACK_REVERSE_MAC_AH_ONLY\tBIT(8)\n#define QED_LINK_LOOPBACK_INT_PHY_FEA_AH_ONLY\tBIT(9)\n\n\tstruct qed_link_eee_params\t\teee;\n\tu32\t\t\t\t\tfec;\n};\n\nstruct qed_link_output {\n\tbool\t\t\t\t\tlink_up;\n\n\t__ETHTOOL_DECLARE_LINK_MODE_MASK(supported_caps);\n\t__ETHTOOL_DECLARE_LINK_MODE_MASK(advertised_caps);\n\t__ETHTOOL_DECLARE_LINK_MODE_MASK(lp_caps);\n\n\tu32\t\t\t\t\tspeed;\t    \n\tu8\t\t\t\t\tduplex;\t    \n\tu8\t\t\t\t\tport;\t    \n\tbool\t\t\t\t\tautoneg;\n\tu32\t\t\t\t\tpause_config;\n\n\t \n\tbool\t\t\t\t\teee_supported;\n\tbool\t\t\t\t\teee_active;\n\tu8\t\t\t\t\tsup_caps;\n\tstruct qed_link_eee_params\t\teee;\n\n\tu32\t\t\t\t\tsup_fec;\n\tu32\t\t\t\t\tactive_fec;\n};\n\nstruct qed_probe_params {\n\tenum qed_protocol protocol;\n\tu32 dp_module;\n\tu8 dp_level;\n\tbool is_vf;\n\tbool recov_in_prog;\n};\n\n#define QED_DRV_VER_STR_SIZE 12\nstruct qed_slowpath_params {\n\tu32\tint_mode;\n\tu8\tdrv_major;\n\tu8\tdrv_minor;\n\tu8\tdrv_rev;\n\tu8\tdrv_eng;\n\tu8\tname[QED_DRV_VER_STR_SIZE];\n};\n\n#define ILT_PAGE_SIZE_TCFC 0x8000  \n\nstruct qed_int_info {\n\tstruct msix_entry\t*msix;\n\tu8\t\t\tmsix_cnt;\n\n\t \n\tu8\t\t\tused_cnt;\n};\n\nstruct qed_generic_tlvs {\n#define QED_TLV_IP_CSUM         BIT(0)\n#define QED_TLV_LSO             BIT(1)\n\tu16 feat_flags;\n#define QED_TLV_MAC_COUNT\t3\n\tu8 mac[QED_TLV_MAC_COUNT][ETH_ALEN];\n};\n\n#define QED_I2C_DEV_ADDR_A0 0xA0\n#define QED_I2C_DEV_ADDR_A2 0xA2\n\n#define QED_NVM_SIGNATURE 0x12435687\n\nenum qed_nvm_flash_cmd {\n\tQED_NVM_FLASH_CMD_FILE_DATA = 0x2,\n\tQED_NVM_FLASH_CMD_FILE_START = 0x3,\n\tQED_NVM_FLASH_CMD_NVM_CHANGE = 0x4,\n\tQED_NVM_FLASH_CMD_NVM_CFG_ID = 0x5,\n\tQED_NVM_FLASH_CMD_NVM_MAX,\n};\n\nstruct qed_devlink {\n\tstruct qed_dev *cdev;\n\tstruct devlink_health_reporter *fw_reporter;\n};\n\nstruct qed_sb_info_dbg {\n\tu32 igu_prod;\n\tu32 igu_cons;\n\tu16 pi[PIS_PER_SB];\n};\n\nstruct qed_common_cb_ops {\n\tvoid (*arfs_filter_op)(void *dev, void *fltr, u8 fw_rc);\n\tvoid (*link_update)(void *dev, struct qed_link_output *link);\n\tvoid (*schedule_recovery_handler)(void *dev);\n\tvoid (*schedule_hw_err_handler)(void *dev,\n\t\t\t\t\tenum qed_hw_err_type err_type);\n\tvoid (*dcbx_aen)(void *dev, struct qed_dcbx_get *get, u32 mib_type);\n\tvoid (*get_generic_tlv_data)(void *dev, struct qed_generic_tlvs *data);\n\tvoid (*get_protocol_tlv_data)(void *dev, void *data);\n\tvoid (*bw_update)(void *dev);\n};\n\nstruct qed_selftest_ops {\n \n\tint (*selftest_interrupt)(struct qed_dev *cdev);\n\n \n\tint (*selftest_memory)(struct qed_dev *cdev);\n\n \n\tint (*selftest_register)(struct qed_dev *cdev);\n\n \n\tint (*selftest_clock)(struct qed_dev *cdev);\n\n \n\tint (*selftest_nvram) (struct qed_dev *cdev);\n};\n\nstruct qed_common_ops {\n\tstruct qed_selftest_ops *selftest;\n\n\tstruct qed_dev*\t(*probe)(struct pci_dev *dev,\n\t\t\t\t struct qed_probe_params *params);\n\n\tvoid (*remove)(struct qed_dev *cdev);\n\n\tint (*set_power_state)(struct qed_dev *cdev, pci_power_t state);\n\n\tvoid (*set_name) (struct qed_dev *cdev, char name[]);\n\n\t \n\tvoid (*update_pf_params)(struct qed_dev *cdev,\n\t\t\t\t struct qed_pf_params *params);\n\n\tint (*slowpath_start)(struct qed_dev *cdev,\n\t\t\t      struct qed_slowpath_params *params);\n\n\tint (*slowpath_stop)(struct qed_dev *cdev);\n\n\t \n\tint (*set_fp_int)(struct qed_dev *cdev, u16 cnt);\n\n\t \n\tint (*get_fp_int)(struct qed_dev *cdev, struct qed_int_info *info);\n\n\tu32 (*sb_init)(struct qed_dev *cdev,\n\t\t       struct qed_sb_info *sb_info,\n\t\t       void *sb_virt_addr,\n\t\t       dma_addr_t sb_phy_addr,\n\t\t       u16 sb_id,\n\t\t       enum qed_sb_type type);\n\n\tu32 (*sb_release)(struct qed_dev *cdev,\n\t\t\t  struct qed_sb_info *sb_info,\n\t\t\t  u16 sb_id,\n\t\t\t  enum qed_sb_type type);\n\n\tvoid (*simd_handler_config)(struct qed_dev *cdev,\n\t\t\t\t    void *token,\n\t\t\t\t    int index,\n\t\t\t\t    void (*handler)(void *));\n\n\tvoid (*simd_handler_clean)(struct qed_dev *cdev, int index);\n\n\tint (*dbg_grc)(struct qed_dev *cdev, void *buffer, u32 *num_dumped_bytes);\n\n\tint (*dbg_grc_size)(struct qed_dev *cdev);\n\n\tint (*dbg_all_data)(struct qed_dev *cdev, void *buffer);\n\n\tint (*dbg_all_data_size)(struct qed_dev *cdev);\n\n\tint (*report_fatal_error)(struct devlink *devlink,\n\t\t\t\t  enum qed_hw_err_type err_type);\n\n \n\tbool (*can_link_change)(struct qed_dev *cdev);\n\n \n\tint\t\t(*set_link)(struct qed_dev *cdev,\n\t\t\t\t    struct qed_link_params *params);\n\n \n\tvoid\t\t(*get_link)(struct qed_dev *cdev,\n\t\t\t\t    struct qed_link_output *if_link);\n\n \n\tint\t\t(*drain)(struct qed_dev *cdev);\n\n \n\tvoid\t\t(*update_msglvl)(struct qed_dev *cdev,\n\t\t\t\t\t u32 dp_module,\n\t\t\t\t\t u8 dp_level);\n\n\tint\t\t(*chain_alloc)(struct qed_dev *cdev,\n\t\t\t\t       struct qed_chain *chain,\n\t\t\t\t       struct qed_chain_init_params *params);\n\n\tvoid\t\t(*chain_free)(struct qed_dev *cdev,\n\t\t\t\t      struct qed_chain *p_chain);\n\n \n\tint (*nvm_flash)(struct qed_dev *cdev, const char *name);\n\n \n\tint (*nvm_get_image)(struct qed_dev *cdev,\n\t\t\t     enum qed_nvm_images type, u8 *buf, u16 len);\n\n \n\tint (*set_coalesce)(struct qed_dev *cdev,\n\t\t\t    u16 rx_coal, u16 tx_coal, void *handle);\n\n \n\tint (*set_led)(struct qed_dev *cdev,\n\t\t       enum qed_led_mode mode);\n\n \n\tvoid (*attn_clr_enable)(struct qed_dev *cdev, bool clr_enable);\n\n \n\tint (*db_recovery_add)(struct qed_dev *cdev,\n\t\t\t       void __iomem *db_addr,\n\t\t\t       void *db_data,\n\t\t\t       enum qed_db_rec_width db_width,\n\t\t\t       enum qed_db_rec_space db_space);\n\n \n\tint (*db_recovery_del)(struct qed_dev *cdev,\n\t\t\t       void __iomem *db_addr, void *db_data);\n\n \n\tint (*recovery_process)(struct qed_dev *cdev);\n\n \n\tint (*recovery_prolog)(struct qed_dev *cdev);\n\n \n\tint (*update_drv_state)(struct qed_dev *cdev, bool active);\n\n \n\tint (*update_mac)(struct qed_dev *cdev, const u8 *mac);\n\n \n\tint (*update_mtu)(struct qed_dev *cdev, u16 mtu);\n\n \n\tint (*update_wol) (struct qed_dev *cdev, bool enabled);\n\n \n\tint (*read_module_eeprom)(struct qed_dev *cdev,\n\t\t\t\t  char *buf, u8 dev_addr, u32 offset, u32 len);\n\n \n\tu8 (*get_affin_hwfn_idx)(struct qed_dev *cdev);\n\n \n\tint (*read_nvm_cfg)(struct qed_dev *cdev, u8 **buf, u32 cmd,\n\t\t\t    u32 entity_id);\n \n\tint (*read_nvm_cfg_len)(struct qed_dev *cdev, u32 cmd);\n\n \n\tint (*set_grc_config)(struct qed_dev *cdev, u32 cfg_id, u32 val);\n\n\tstruct devlink* (*devlink_register)(struct qed_dev *cdev);\n\n\tvoid (*devlink_unregister)(struct devlink *devlink);\n\n\t__printf(2, 3) void (*mfw_report)(struct qed_dev *cdev, char *fmt, ...);\n\n\tint (*get_sb_info)(struct qed_dev *cdev, struct qed_sb_info *sb,\n\t\t\t   u16 qid, struct qed_sb_info_dbg *sb_dbg);\n\n\tint (*get_esl_status)(struct qed_dev *cdev, bool *esl_active);\n};\n\n#define MASK_FIELD(_name, _value) \\\n\t((_value) &= (_name ## _MASK))\n\n#define FIELD_VALUE(_name, _value) \\\n\t((_value & _name ## _MASK) << _name ## _SHIFT)\n\n#define SET_FIELD(value, name, flag)\t\t\t       \\\n\tdo {\t\t\t\t\t\t       \\\n\t\t(value) &= ~(name ## _MASK << name ## _SHIFT); \\\n\t\t(value) |= (((u64)flag) << (name ## _SHIFT));  \\\n\t} while (0)\n\n#define GET_FIELD(value, name) \\\n\t(((value) >> (name ## _SHIFT)) & name ## _MASK)\n\n#define GET_MFW_FIELD(name, field) \\\n\t(((name) & (field ## _MASK)) >> (field ## _OFFSET))\n\n#define SET_MFW_FIELD(name, field, value)\t\t\t\t \\\n\tdo {\t\t\t\t\t\t\t\t \\\n\t\t(name) &= ~(field ## _MASK);\t\t\t\t \\\n\t\t(name) |= (((value) << (field ## _OFFSET)) & (field ## _MASK));\\\n\t} while (0)\n\n#define DB_ADDR_SHIFT(addr) ((addr) << DB_PWM_ADDR_OFFSET_SHIFT)\n\n \n#define DP_ERR(cdev, fmt, ...)\t\t\t\t\t\\\n\tdo {\t\t\t\t\t\t\t\\\n\t\tpr_err(\"[%s:%d(%s)]\" fmt,\t\t\t\\\n\t\t       __func__, __LINE__,\t\t\t\\\n\t\t       DP_NAME(cdev) ? DP_NAME(cdev) : \"\",\t\\\n\t\t       ## __VA_ARGS__);\t\t\t\t\\\n\t} while (0)\n\n#define DP_NOTICE(cdev, fmt, ...)\t\t\t\t      \\\n\tdo {\t\t\t\t\t\t\t      \\\n\t\tif (unlikely((cdev)->dp_level <= QED_LEVEL_NOTICE)) { \\\n\t\t\tpr_notice(\"[%s:%d(%s)]\" fmt,\t\t      \\\n\t\t\t\t  __func__, __LINE__,\t\t      \\\n\t\t\t\t  DP_NAME(cdev) ? DP_NAME(cdev) : \"\", \\\n\t\t\t\t  ## __VA_ARGS__);\t\t      \\\n\t\t\t\t\t\t\t\t      \\\n\t\t}\t\t\t\t\t\t      \\\n\t} while (0)\n\n#define DP_INFO(cdev, fmt, ...)\t\t\t\t\t      \\\n\tdo {\t\t\t\t\t\t\t      \\\n\t\tif (unlikely((cdev)->dp_level <= QED_LEVEL_INFO)) {   \\\n\t\t\tpr_notice(\"[%s:%d(%s)]\" fmt,\t\t      \\\n\t\t\t\t  __func__, __LINE__,\t\t      \\\n\t\t\t\t  DP_NAME(cdev) ? DP_NAME(cdev) : \"\", \\\n\t\t\t\t  ## __VA_ARGS__);\t\t      \\\n\t\t}\t\t\t\t\t\t      \\\n\t} while (0)\n\n#define DP_VERBOSE(cdev, module, fmt, ...)\t\t\t\t\\\n\tdo {\t\t\t\t\t\t\t\t\\\n\t\tif (unlikely(((cdev)->dp_level <= QED_LEVEL_VERBOSE) &&\t\\\n\t\t\t     ((cdev)->dp_module & module))) {\t\t\\\n\t\t\tpr_notice(\"[%s:%d(%s)]\" fmt,\t\t\t\\\n\t\t\t\t  __func__, __LINE__,\t\t\t\\\n\t\t\t\t  DP_NAME(cdev) ? DP_NAME(cdev) : \"\",\t\\\n\t\t\t\t  ## __VA_ARGS__);\t\t\t\\\n\t\t}\t\t\t\t\t\t\t\\\n\t} while (0)\n\nenum DP_LEVEL {\n\tQED_LEVEL_VERBOSE\t= 0x0,\n\tQED_LEVEL_INFO\t\t= 0x1,\n\tQED_LEVEL_NOTICE\t= 0x2,\n\tQED_LEVEL_ERR\t\t= 0x3,\n};\n\n#define QED_LOG_LEVEL_SHIFT     (30)\n#define QED_LOG_VERBOSE_MASK    (0x3fffffff)\n#define QED_LOG_INFO_MASK       (0x40000000)\n#define QED_LOG_NOTICE_MASK     (0x80000000)\n\nenum DP_MODULE {\n\tQED_MSG_SPQ\t= 0x10000,\n\tQED_MSG_STATS\t= 0x20000,\n\tQED_MSG_DCB\t= 0x40000,\n\tQED_MSG_IOV\t= 0x80000,\n\tQED_MSG_SP\t= 0x100000,\n\tQED_MSG_STORAGE = 0x200000,\n\tQED_MSG_CXT\t= 0x800000,\n\tQED_MSG_LL2\t= 0x1000000,\n\tQED_MSG_ILT\t= 0x2000000,\n\tQED_MSG_RDMA\t= 0x4000000,\n\tQED_MSG_DEBUG\t= 0x8000000,\n\t \n};\n\nenum qed_mf_mode {\n\tQED_MF_DEFAULT,\n\tQED_MF_OVLAN,\n\tQED_MF_NPAR,\n};\n\nstruct qed_eth_stats_common {\n\tu64\tno_buff_discards;\n\tu64\tpacket_too_big_discard;\n\tu64\tttl0_discard;\n\tu64\trx_ucast_bytes;\n\tu64\trx_mcast_bytes;\n\tu64\trx_bcast_bytes;\n\tu64\trx_ucast_pkts;\n\tu64\trx_mcast_pkts;\n\tu64\trx_bcast_pkts;\n\tu64\tmftag_filter_discards;\n\tu64\tmac_filter_discards;\n\tu64\tgft_filter_drop;\n\tu64\ttx_ucast_bytes;\n\tu64\ttx_mcast_bytes;\n\tu64\ttx_bcast_bytes;\n\tu64\ttx_ucast_pkts;\n\tu64\ttx_mcast_pkts;\n\tu64\ttx_bcast_pkts;\n\tu64\ttx_err_drop_pkts;\n\tu64\ttpa_coalesced_pkts;\n\tu64\ttpa_coalesced_events;\n\tu64\ttpa_aborts_num;\n\tu64\ttpa_not_coalesced_pkts;\n\tu64\ttpa_coalesced_bytes;\n\n\t \n\tu64\trx_64_byte_packets;\n\tu64\trx_65_to_127_byte_packets;\n\tu64\trx_128_to_255_byte_packets;\n\tu64\trx_256_to_511_byte_packets;\n\tu64\trx_512_to_1023_byte_packets;\n\tu64\trx_1024_to_1518_byte_packets;\n\tu64\trx_crc_errors;\n\tu64\trx_mac_crtl_frames;\n\tu64\trx_pause_frames;\n\tu64\trx_pfc_frames;\n\tu64\trx_align_errors;\n\tu64\trx_carrier_errors;\n\tu64\trx_oversize_packets;\n\tu64\trx_jabbers;\n\tu64\trx_undersize_packets;\n\tu64\trx_fragments;\n\tu64\ttx_64_byte_packets;\n\tu64\ttx_65_to_127_byte_packets;\n\tu64\ttx_128_to_255_byte_packets;\n\tu64\ttx_256_to_511_byte_packets;\n\tu64\ttx_512_to_1023_byte_packets;\n\tu64\ttx_1024_to_1518_byte_packets;\n\tu64\ttx_pause_frames;\n\tu64\ttx_pfc_frames;\n\tu64\tbrb_truncates;\n\tu64\tbrb_discards;\n\tu64\trx_mac_bytes;\n\tu64\trx_mac_uc_packets;\n\tu64\trx_mac_mc_packets;\n\tu64\trx_mac_bc_packets;\n\tu64\trx_mac_frames_ok;\n\tu64\ttx_mac_bytes;\n\tu64\ttx_mac_uc_packets;\n\tu64\ttx_mac_mc_packets;\n\tu64\ttx_mac_bc_packets;\n\tu64\ttx_mac_ctrl_frames;\n\tu64\tlink_change_count;\n};\n\nstruct qed_eth_stats_bb {\n\tu64 rx_1519_to_1522_byte_packets;\n\tu64 rx_1519_to_2047_byte_packets;\n\tu64 rx_2048_to_4095_byte_packets;\n\tu64 rx_4096_to_9216_byte_packets;\n\tu64 rx_9217_to_16383_byte_packets;\n\tu64 tx_1519_to_2047_byte_packets;\n\tu64 tx_2048_to_4095_byte_packets;\n\tu64 tx_4096_to_9216_byte_packets;\n\tu64 tx_9217_to_16383_byte_packets;\n\tu64 tx_lpi_entry_count;\n\tu64 tx_total_collisions;\n};\n\nstruct qed_eth_stats_ah {\n\tu64 rx_1519_to_max_byte_packets;\n\tu64 tx_1519_to_max_byte_packets;\n};\n\nstruct qed_eth_stats {\n\tstruct qed_eth_stats_common common;\n\n\tunion {\n\t\tstruct qed_eth_stats_bb bb;\n\t\tstruct qed_eth_stats_ah ah;\n\t};\n};\n\n#define QED_SB_IDX              0x0002\n\n#define RX_PI           0\n#define TX_PI(tc)       (RX_PI + 1 + tc)\n\nstruct qed_sb_cnt_info {\n\t \n\tint orig;\n\tint cnt;\n\tint free_cnt;\n\n\t \n\tint iov_orig;\n\tint iov_cnt;\n\tint free_cnt_iov;\n};\n\nstatic inline u16 qed_sb_update_sb_idx(struct qed_sb_info *sb_info)\n{\n\tu32 prod = 0;\n\tu16 rc = 0;\n\n\tprod = le32_to_cpu(sb_info->sb_virt->prod_index) &\n\t       STATUS_BLOCK_PROD_INDEX_MASK;\n\tif (sb_info->sb_ack != prod) {\n\t\tsb_info->sb_ack = prod;\n\t\trc |= QED_SB_IDX;\n\t}\n\n\t \n\treturn rc;\n}\n\n \nstatic inline void qed_sb_ack(struct qed_sb_info *sb_info,\n\t\t\t      enum igu_int_cmd int_cmd,\n\t\t\t      u8 upd_flg)\n{\n\tu32 igu_ack;\n\n\tigu_ack = ((sb_info->sb_ack << IGU_PROD_CONS_UPDATE_SB_INDEX_SHIFT) |\n\t\t   (upd_flg << IGU_PROD_CONS_UPDATE_UPDATE_FLAG_SHIFT) |\n\t\t   (int_cmd << IGU_PROD_CONS_UPDATE_ENABLE_INT_SHIFT) |\n\t\t   (IGU_SEG_ACCESS_REG <<\n\t\t    IGU_PROD_CONS_UPDATE_SEGMENT_ACCESS_SHIFT));\n\n\tDIRECT_REG_WR(sb_info->igu_addr, igu_ack);\n\n\t \n\tbarrier();\n}\n\nstatic inline void __internal_ram_wr(void *p_hwfn,\n\t\t\t\t     void __iomem *addr,\n\t\t\t\t     int size,\n\t\t\t\t     u32 *data)\n\n{\n\tunsigned int i;\n\n\tfor (i = 0; i < size / sizeof(*data); i++)\n\t\tDIRECT_REG_WR(&((u32 __iomem *)addr)[i], data[i]);\n}\n\nstatic inline void internal_ram_wr(void __iomem *addr,\n\t\t\t\t   int size,\n\t\t\t\t   u32 *data)\n{\n\t__internal_ram_wr(NULL, addr, size, data);\n}\n\nenum qed_rss_caps {\n\tQED_RSS_IPV4\t\t= 0x1,\n\tQED_RSS_IPV6\t\t= 0x2,\n\tQED_RSS_IPV4_TCP\t= 0x4,\n\tQED_RSS_IPV6_TCP\t= 0x8,\n\tQED_RSS_IPV4_UDP\t= 0x10,\n\tQED_RSS_IPV6_UDP\t= 0x20,\n};\n\n#define QED_RSS_IND_TABLE_SIZE 128\n#define QED_RSS_KEY_SIZE 10  \n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}