[03/19 12:44:20     0s] 
[03/19 12:44:20     0s] Cadence Innovus(TM) Implementation System.
[03/19 12:44:20     0s] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/19 12:44:20     0s] 
[03/19 12:44:20     0s] Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
[03/19 12:44:20     0s] Options:	-common_ui 
[03/19 12:44:20     0s] Date:		Sun Mar 19 12:44:20 2023
[03/19 12:44:20     0s] Host:		pgmicro02 (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB)
[03/19 12:44:20     0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/19 12:44:20     0s] 
[03/19 12:44:20     0s] License:
[03/19 12:44:20     0s] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/19 12:44:20     0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/19 12:44:37    11s] @(#)CDS: Innovus v15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[03/19 12:44:37    11s] @(#)CDS: NanoRoute 15.20-p005_1 NR151028-1715/15_20-UB (database version 2.30, 298.6.1) {superthreading v1.26}
[03/19 12:44:37    11s] @(#)CDS: AAE 15.20-p002 (64bit) 11/11/2015 (Linux 2.6.18-194.el5)
[03/19 12:44:37    11s] @(#)CDS: CTE 15.20-p001_1 () Oct 29 2015 01:50:39 ( )
[03/19 12:44:37    11s] @(#)CDS: SYNTECH 15.20-b002_1 () Oct 20 2015 02:35:29 ( )
[03/19 12:44:37    11s] @(#)CDS: CPE v15.20-p002
[03/19 12:44:37    11s] @(#)CDS: IQRC/TQRC 15.1.2-s269 (64bit) Mon Aug 24 18:22:18 PDT 2015 (Linux 2.6.18-194.el5)
[03/19 12:44:37    11s] @(#)CDS: OA 22.50-p028 Thu Jul 23 14:59:57 2015
[03/19 12:44:37    11s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/19 12:44:37    11s] @(#)CDS: RCDB 11.6
[03/19 12:44:37    11s] --- Running on pgmicro02 (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB) ---
[03/19 12:44:37    11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_38855_pgmicro02_matheus.almeida_8npkyU.

[03/19 12:44:37    11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_38855_pgmicro02_matheus.almeida_8npkyU.
[03/19 12:44:37    11s] 
[03/19 12:44:39    12s] 
[03/19 12:44:39    12s] **INFO:  MMMC transition support version v31-84 
[03/19 12:44:39    12s] 
[03/19 12:44:40    13s] Loading fill procedures ...
[03/19 12:44:59    14s] [DEV]innovus 1> source physical/1_init.tcl
Starting library reading in 'Multi-threaded flow' (with '8' threads)
[03/19 12:45:23    17s] 
[03/19 12:45:23    17s] Threads Configured:8
[03/19 12:45:23    25s] Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib.
[03/19 12:45:23    25s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'SIG' of cell 'SIGNALHOLD' is not defined in the library.
[03/19 12:45:23    25s] Read 811 cells in  D_CELLS_MOSST_typ_1_80V_25C.
[03/19 12:45:23    25s] Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib.
[03/19 12:45:23    25s] Read 414 cells in  IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.
[03/19 12:45:24    25s] Library reading multithread flow ended.
[03/19 12:45:24    25s] 
[03/19 12:45:24    25s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_FE.lef ...
[03/19 12:45:24    25s] 
[03/19 12:45:24    25s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/D_CELLS.lef ...
[03/19 12:45:24    25s] Set DBUPerIGU to M2 pitch 630.
[03/19 12:45:24    25s] 
[03/19 12:45:24    25s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/IO_CELLS_5V.lef ...
[03/19 12:45:25    26s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-200' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-200' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-200' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-200' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-200' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-200' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-200' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-200' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCAP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-200' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-200' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-200' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-200' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-200' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-200' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-200' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-200' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-200' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-200' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-200' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-200' for more detail.
[03/19 12:45:25    26s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[03/19 12:45:25    26s] To increase the message display limit, refer to the product command reference manual.
[03/19 12:45:25    26s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-201' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-201' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-201' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-201' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-201' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-201' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-201' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-201' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-201' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-201' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-201' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-201' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-201' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-201' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-201' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-201' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-201' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-201' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-201' for more detail.
[03/19 12:45:25    26s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 12:45:25    26s] Type 'man IMPLF-201' for more detail.
[03/19 12:45:25    26s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[03/19 12:45:25    26s] To increase the message display limit, refer to the product command reference manual.
[03/19 12:45:25    26s] 
[03/19 12:45:25    26s] viaInitial starts at Sun Mar 19 12:45:25 2023
[03/19 12:45:25    26s] viaInitial ends at Sun Mar 19 12:45:25 2023
[03/19 12:45:25    26s] *** Begin netlist parsing (mem=617.3M) ***
[03/19 12:45:25    26s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[03/19 12:45:25    26s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[03/19 12:45:25    26s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[03/19 12:45:25    26s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[03/19 12:45:25    26s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[03/19 12:45:25    26s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[03/19 12:45:25    26s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[03/19 12:45:25    26s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[03/19 12:45:25    26s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[03/19 12:45:25    26s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[03/19 12:45:25    26s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[03/19 12:45:25    26s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[03/19 12:45:25    26s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[03/19 12:45:25    26s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[03/19 12:45:25    26s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[03/19 12:45:25    26s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[03/19 12:45:25    26s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[03/19 12:45:25    26s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[03/19 12:45:25    26s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[03/19 12:45:25    26s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[03/19 12:45:25    26s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/19 12:45:25    26s] To increase the message display limit, refer to the product command reference manual.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDOR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDI' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDC' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'POWERCUTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDOR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDI' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'GNDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDD' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Pin 'VDDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 12:45:25    26s] Created 1225 new cells from 2 timing libraries.
[03/19 12:45:25    26s] Reading netlist ...
[03/19 12:45:25    26s] Backslashed names will retain backslash and a trailing blank character.
[03/19 12:45:25    26s] Reading verilog netlist 'innovus/minimips.v'
[03/19 12:45:25    26s] 
[03/19 12:45:25    26s] *** Memory Usage v#1 (Current mem = 617.301M, initial mem = 173.848M) ***
[03/19 12:45:25    26s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=617.3M) ***
[03/19 12:45:25    26s] Top level cell is minimips.
[03/19 12:45:25    27s] ** Removed 1 unused lib cells.
[03/19 12:45:26    27s] **WARN: (IMPTS-282):	Cell 'BT8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 12:45:26    27s] Type 'man IMPTS-282' for more detail.
[03/19 12:45:26    27s] **WARN: (IMPTS-282):	Cell 'BT8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 12:45:26    27s] Type 'man IMPTS-282' for more detail.
[03/19 12:45:26    27s] **WARN: (IMPTS-282):	Cell 'BT8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 12:45:26    27s] Type 'man IMPTS-282' for more detail.
[03/19 12:45:26    27s] **WARN: (IMPTS-282):	Cell 'BT4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 12:45:26    27s] Type 'man IMPTS-282' for more detail.
[03/19 12:45:26    27s] **WARN: (IMPTS-282):	Cell 'BT4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 12:45:26    27s] Type 'man IMPTS-282' for more detail.
[03/19 12:45:26    27s] **WARN: (IMPTS-282):	Cell 'BT4P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 12:45:26    27s] Type 'man IMPTS-282' for more detail.
[03/19 12:45:26    27s] **WARN: (IMPTS-282):	Cell 'BT2SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 12:45:26    27s] Type 'man IMPTS-282' for more detail.
[03/19 12:45:26    27s] **WARN: (IMPTS-282):	Cell 'BT2P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 12:45:26    27s] Type 'man IMPTS-282' for more detail.
[03/19 12:45:26    27s] **WARN: (IMPTS-282):	Cell 'BT24SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 12:45:26    27s] Type 'man IMPTS-282' for more detail.
[03/19 12:45:26    27s] **WARN: (IMPTS-282):	Cell 'BT24SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 12:45:26    27s] Type 'man IMPTS-282' for more detail.
[03/19 12:45:26    27s] **WARN: (IMPTS-282):	Cell 'BT24P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 12:45:26    27s] Type 'man IMPTS-282' for more detail.
[03/19 12:45:26    27s] **WARN: (IMPTS-282):	Cell 'BT1P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 12:45:26    27s] Type 'man IMPTS-282' for more detail.
[03/19 12:45:26    27s] **WARN: (IMPTS-282):	Cell 'BT16SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 12:45:26    27s] Type 'man IMPTS-282' for more detail.
[03/19 12:45:26    27s] **WARN: (IMPTS-282):	Cell 'BT16SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 12:45:26    27s] Type 'man IMPTS-282' for more detail.
[03/19 12:45:26    27s] **WARN: (IMPTS-282):	Cell 'BT16P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 12:45:26    27s] Type 'man IMPTS-282' for more detail.
[03/19 12:45:26    27s] **WARN: (IMPTS-282):	Cell 'BD8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 12:45:26    27s] Type 'man IMPTS-282' for more detail.
[03/19 12:45:26    27s] **WARN: (IMPTS-282):	Cell 'BD8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 12:45:26    27s] Type 'man IMPTS-282' for more detail.
[03/19 12:45:26    27s] **WARN: (IMPTS-282):	Cell 'BD8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 12:45:26    27s] Type 'man IMPTS-282' for more detail.
[03/19 12:45:26    27s] **WARN: (IMPTS-282):	Cell 'BD4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 12:45:26    27s] Type 'man IMPTS-282' for more detail.
[03/19 12:45:26    27s] **WARN: (IMPTS-282):	Cell 'BD4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 12:45:26    27s] Type 'man IMPTS-282' for more detail.
[03/19 12:45:26    27s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[03/19 12:45:26    27s] To increase the message display limit, refer to the product command reference manual.
[03/19 12:45:26    27s] Hooked 1224 DB cells to tlib cells.
[03/19 12:45:26    27s] Starting recursive module instantiation check.
[03/19 12:45:26    27s] No recursion found.
[03/19 12:45:26    27s] Building hierarchical netlist for Cell minimips ...
[03/19 12:45:26    27s] *** Netlist is unique.
[03/19 12:45:26    27s] ** info: there are 1284 modules.
[03/19 12:45:26    27s] ** info: there are 10484 stdCell insts.
[03/19 12:45:26    27s] 
[03/19 12:45:26    27s] *** Memory Usage v#1 (Current mem = 639.801M, initial mem = 173.848M) ***
[03/19 12:45:26    27s] Set Default Net Delay as 1000 ps.
[03/19 12:45:26    27s] Set Default Net Load as 0.5 pF. 
[03/19 12:45:26    27s] Set Default Input Pin Transition as 0.1 ps.
[03/19 12:45:26    27s] **WARN: (IMPFP-3961):	The techSite 'io_site_5V' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/19 12:45:26    27s] Type 'man IMPFP-3961' for more detail.
[03/19 12:45:26    28s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/19 12:45:26    28s] Reading Capacitance Table File /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl ...
[03/19 12:45:26    28s] Cap table was created using Encounter 07.10-s219_1.
[03/19 12:45:26    28s] Process name: xc018m6_typ.
[03/19 12:45:26    28s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[03/19 12:45:26    28s] Type 'man IMPEXT-2773' for more detail.
[03/19 12:45:26    28s] Importing multi-corner RC tables ... 
[03/19 12:45:26    28s] Summary of Active RC-Corners : 
[03/19 12:45:26    28s]  
[03/19 12:45:26    28s]  Analysis View: default_emulate_view
[03/19 12:45:26    28s]     RC-Corner Name        : default_emulate_rc_corner
[03/19 12:45:26    28s]     RC-Corner Index       : 0
[03/19 12:45:26    28s]     RC-Corner Temperature : 25 Celsius
[03/19 12:45:26    28s]     RC-Corner Cap Table   : '/pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl'
[03/19 12:45:26    28s]     RC-Corner PreRoute Res Factor         : 1
[03/19 12:45:26    28s]     RC-Corner PreRoute Cap Factor         : 1
[03/19 12:45:26    28s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/19 12:45:26    28s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/19 12:45:26    28s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/19 12:45:26    28s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/19 12:45:26    28s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/19 12:45:26    28s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[03/19 12:45:26    28s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[03/19 12:45:26    28s] *Info: initialize multi-corner CTS.
[03/19 12:45:26    28s] Reading timing constraints file 'innovus//minimips.default_emulate_constraint_mode.sdc' ...
[03/19 12:45:26    28s] Current (total cpu=0:00:27.6, real=0:01:06, peak res=340.3M, current mem=750.6M)
[03/19 12:45:26    28s] minimips
[03/19 12:45:26    28s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7263).
[03/19 12:45:26    28s] 
[03/19 12:45:26    28s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7264).
[03/19 12:45:26    28s] 
[03/19 12:45:26    28s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7265).
[03/19 12:45:26    28s] 
[03/19 12:45:26    28s] Number of path exceptions in the constraint file = 1
[03/19 12:45:26    28s] Number of paths exceptions after getting compressed = 1
[03/19 12:45:26    28s] INFO (CTE): Reading of timing constraints file innovus//minimips.default_emulate_constraint_mode.sdc completed, with 3 WARNING
[03/19 12:45:26    28s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=358.4M, current mem=768.8M)
[03/19 12:45:26    28s] Current (total cpu=0:00:27.7, real=0:01:06, peak res=358.4M, current mem=768.8M)
[03/19 12:45:26    28s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[03/19 12:45:27    28s] Summary for sequential cells idenfication: 
[03/19 12:45:27    28s] Identified SBFF number: 128
[03/19 12:45:27    28s] Identified MBFF number: 0
[03/19 12:45:27    28s] Not identified SBFF number: 0
[03/19 12:45:27    28s] Not identified MBFF number: 0
[03/19 12:45:27    28s] Number of sequential cells which are not FFs: 106
[03/19 12:45:27    28s] 
[03/19 12:45:27    28s] Total number of combinational cells: 511
[03/19 12:45:27    28s] Total number of sequential cells: 234
[03/19 12:45:27    28s] Total number of tristate cells: 64
[03/19 12:45:27    28s] Total number of level shifter cells: 0
[03/19 12:45:27    28s] Total number of power gating cells: 0
[03/19 12:45:27    28s] Total number of isolation cells: 0
[03/19 12:45:27    28s] Total number of power switch cells: 0
[03/19 12:45:27    28s] Total number of pulse generator cells: 0
[03/19 12:45:27    28s] Total number of always on buffers: 0
[03/19 12:45:27    28s] Total number of retention cells: 0
[03/19 12:45:27    28s] List of usable buffers: BUX1 BUX0 BUX2 BUX12 BUX16 BUX20 BUX3 BUX4 BUX6 BUX8
[03/19 12:45:27    28s] Total number of usable buffers: 10
[03/19 12:45:27    28s] List of unusable buffers:
[03/19 12:45:27    28s] Total number of unusable buffers: 0
[03/19 12:45:27    28s] List of usable inverters: INCX12 INCX16 INCX20 INX1 INX0 INX2 INX12 INX16 INX20 INX3 INX4 INX6 INX8
[03/19 12:45:27    28s] Total number of usable inverters: 13
[03/19 12:45:27    28s] List of unusable inverters:
[03/19 12:45:27    28s] Total number of unusable inverters: 0
[03/19 12:45:27    28s] List of identified usable delay cells: BUCX12 BUCX16 BUCX20 BUCX4 BUCX6 BUCX8 DLY1X1 DLY1X0 DLY2X0 DLY2X1 DLY4X1 DLY4X0 DLY8X1 DLY8X0
[03/19 12:45:27    28s] Total number of identified usable delay cells: 14
[03/19 12:45:27    28s] List of identified unusable delay cells:
[03/19 12:45:27    28s] Total number of identified unusable delay cells: 0
[03/19 12:45:27    28s] *info: Added size_only attribute to 434 instances
[03/19 12:45:27    28s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :3.15
[03/19 12:45:27    28s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :3.05
[03/19 12:45:27    28s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :3.15
[03/19 12:45:27    28s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :3.05
[03/19 12:45:27    28s] Adjusting core size to PlacementGrid : width :631.26 height : 624.64
[03/19 12:45:27    28s] [DEV]innovus 2> source physical/2_power_plan.tcl 
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
[03/19 12:45:35    29s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..
[03/19 12:45:35    29s] 
[03/19 12:45:35    29s] The power planner created 8 wires.
[03/19 12:45:35    29s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 956.5M) ***
[03/19 12:45:36    29s] *** Begin SPECIAL ROUTE on Sun Mar 19 12:45:36 2023 ***
[03/19 12:45:36    29s] SPECIAL ROUTE ran on directory: /home/INF01185/matheus.almeida/cci2/miniMIPS/synthesis
[03/19 12:45:36    29s] SPECIAL ROUTE ran on machine: pgmicro02 (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 1.20Ghz)
[03/19 12:45:36    29s] 
[03/19 12:45:36    29s] Begin option processing ...
[03/19 12:45:36    29s] srouteConnectPowerBump set to false
[03/19 12:45:36    29s] routeSelectNet set to "gnd vdd"
[03/19 12:45:36    29s] routeSpecial set to true
[03/19 12:45:36    29s] srouteBlockPin set to "useLef"
[03/19 12:45:36    29s] srouteBottomLayerLimit set to 1
[03/19 12:45:36    29s] srouteBottomTargetLayerLimit set to 1
[03/19 12:45:36    29s] srouteConnectConverterPin set to false
[03/19 12:45:36    29s] srouteCrossoverViaBottomLayer set to 1
[03/19 12:45:36    29s] srouteCrossoverViaTopLayer set to 6
[03/19 12:45:36    29s] srouteFollowCorePinEnd set to 3
[03/19 12:45:36    29s] srouteJogControl set to "preferWithChanges differentLayer"
[03/19 12:45:36    29s] sroutePadPinAllPorts set to true
[03/19 12:45:36    29s] sroutePreserveExistingRoutes set to true
[03/19 12:45:36    29s] srouteRoutePowerBarPortOnBothDir set to true
[03/19 12:45:36    29s] srouteStopBlockPin set to "nearestTarget"
[03/19 12:45:36    29s] srouteTopLayerLimit set to 6
[03/19 12:45:36    29s] srouteTopTargetLayerLimit set to 6
[03/19 12:45:36    29s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1572.00 megs.
[03/19 12:45:36    29s] 
[03/19 12:45:36    29s] Reading DB technology information...
[03/19 12:45:36    29s] Finished reading DB technology information.
[03/19 12:45:36    29s] Reading floorplan and netlist information...
[03/19 12:45:36    29s] Finished reading floorplan and netlist information.
[03/19 12:45:36    29s] Read in 12 layers, 6 routing layers, 1 overlap layer
[03/19 12:45:36    29s] Read in 825 macros, 154 used
[03/19 12:45:36    29s] Read in 146 components
[03/19 12:45:36    29s]   146 core components: 146 unplaced, 0 placed, 0 fixed
[03/19 12:45:36    29s] Read in 70 logical pins
[03/19 12:45:36    29s] Read in 70 nets
[03/19 12:45:36    29s] Read in 7 special nets, 2 routed
[03/19 12:45:36    29s] Read in 292 terminals
[03/19 12:45:36    29s] 2 nets selected.
[03/19 12:45:36    29s] 
[03/19 12:45:36    29s] Begin power routing ...
[03/19 12:45:36    29s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[03/19 12:45:36    29s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/19 12:45:36    29s] Type 'man IMPSR-1256' for more detail.
[03/19 12:45:36    29s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/19 12:45:36    29s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[03/19 12:45:36    29s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/19 12:45:36    29s] Type 'man IMPSR-1256' for more detail.
[03/19 12:45:36    29s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/19 12:45:36    29s] CPU time for FollowPin 0 seconds
[03/19 12:45:36    29s] CPU time for FollowPin 0 seconds
[03/19 12:45:36    29s]   Number of IO ports routed: 0
[03/19 12:45:36    29s]   Number of Block ports routed: 0
[03/19 12:45:36    29s]   Number of Stripe ports routed: 0
[03/19 12:45:36    29s]   Number of Core ports routed: 258
[03/19 12:45:36    29s]   Number of Pad ports routed: 0
[03/19 12:45:36    29s]   Number of Power Bump ports routed: 0
[03/19 12:45:36    29s]   Number of Followpin connections: 129
[03/19 12:45:36    29s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1584.00 megs.
[03/19 12:45:36    29s] 
[03/19 12:45:36    29s] 
[03/19 12:45:36    29s] 
[03/19 12:45:36    29s]  Begin updating DB with routing results ...
[03/19 12:45:36    29s]  Updating DB with 37 via definition ...Extracting standard cell pins and blockage ...... 
[03/19 12:45:36    30s] Pin and blockage extraction finished
[03/19 12:45:36    30s] 
[03/19 12:45:36    30s] 
[03/19 12:45:36    30s] sroute post-processing starts at Sun Mar 19 12:45:36 2023
[03/19 12:45:36    30s] The viaGen is rebuilding shadow vias for net gnd.
[03/19 12:45:36    30s] sroute post-processing ends at Sun Mar 19 12:45:36 2023
[03/19 12:45:36    30s] 
[03/19 12:45:36    30s] sroute post-processing starts at Sun Mar 19 12:45:36 2023
[03/19 12:45:36    30s] The viaGen is rebuilding shadow vias for net vdd.
[03/19 12:45:36    30s] sroute post-processing ends at Sun Mar 19 12:45:36 2023
[03/19 12:45:36    30s] sroute: Total CPU time used = 0:0:0
[03/19 12:45:36    30s] sroute: Total Real time used = 0:0:1
[03/19 12:45:36    30s] sroute: Total Memory used = 45.31 megs
[03/19 12:45:36    30s] sroute: Total Peak Memory used = 999.80 megs
[03/19 12:45:36    30s] #spOpts: VtWidth no_cmu 
[03/19 12:45:36    30s] Core basic site is core
[03/19 12:45:36    30s] Estimated cell power/ground rail width = 0.915 um
[03/19 12:45:36    30s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 12:45:36    30s] **WARN: (IMPSP-5134):	Setting cellInterval to 19.530 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[03/19 12:45:36    30s] **WARN: (IMPSP-5134):	Setting inRowOffset to 7.560 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[03/19 12:45:36    30s] For 4096 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/19 12:45:36    30s] Inserted 4096 well-taps <FEED1> cells (prefix WELLTAP).
[03/19 12:45:36    30s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[03/19 12:45:36    30s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[03/19 12:45:36    30s] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[03/19 12:45:36    30s] 
[03/19 12:45:36    30s] Starting stripe generation ...
[03/19 12:45:36    30s] Non-Default setAddStripeOption Settings :
[03/19 12:45:36    30s]   NONE
[03/19 12:45:36    30s] **WARN: (IMPPP-4055):	The run time of add_stripes will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of set_multi_cpu_usage in add_stripes.
[03/19 12:45:36    30s] Stripe generation is complete; vias are now being generated.
[03/19 12:45:36    30s] The power planner created 27 wires.
[03/19 12:45:36    30s] *** Ending Stripe Generation (totcpu: 0:00:00.1,real: 0:00:00.0, mem: 999.8M) ***
[03/19 12:45:36    30s] [DEV]innovus 3> source physical/3_pin_clock.tcl 
[03/19 12:45:44    31s] *scInfo: scPctBadScanCell = 100.00%
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[03/19 12:45:44    31s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[03/19 12:45:44    31s] *** Starting place_design default flow ***
[03/19 12:45:44    31s] **INFO: Enable pre-place timing setting for timing analysis
[03/19 12:45:44    31s] Set Using Default Delay Limit as 101.
[03/19 12:45:44    31s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/19 12:45:44    31s] Set Default Net Delay as 0 ps.
[03/19 12:45:44    31s] Set Default Net Load as 0 pF. 
[03/19 12:45:44    31s] **INFO: Analyzing IO path groups for slack adjustment
[03/19 12:45:44    31s] Multithreaded Timing Analysis is initialized with 8 threads
[03/19 12:45:44    31s] 
[03/19 12:45:45    32s] Effort level <high> specified for reg2reg_tmp.38855 path_group
[03/19 12:45:45    32s] #################################################################################
[03/19 12:45:45    32s] # Design Stage: PreRoute
[03/19 12:45:45    32s] # Design Name: minimips
[03/19 12:45:45    32s] # Design Mode: 90nm
[03/19 12:45:45    32s] # Analysis Mode: MMMC Non-OCV 
[03/19 12:45:45    32s] # Parasitics Mode: No SPEF/RCDB
[03/19 12:45:45    32s] # Signoff Settings: SI Off 
[03/19 12:45:45    32s] #################################################################################
[03/19 12:45:45    32s] Calculate delays in Single mode...
[03/19 12:45:45    32s] Topological Sorting (CPU = 0:00:00.0, MEM = 1123.8M, InitMEM = 1122.1M)
[03/19 12:45:45    32s] siFlow : Timing analysis mode is single, using late cdB files
[03/19 12:45:46    37s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/19 12:45:46    37s] End delay calculation. (MEM=1744.64 CPU=0:00:03.6 REAL=0:00:00.0)
[03/19 12:45:46    37s] *** CDM Built up (cpu=0:00:04.8  real=0:00:01.0  mem= 1744.6M) ***
[03/19 12:45:47    37s] *** Start delete_buffer_trees ***
[03/19 12:45:47    37s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[03/19 12:45:47    37s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[03/19 12:45:47    37s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[03/19 12:45:47    37s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[03/19 12:45:47    37s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[03/19 12:45:47    37s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[03/19 12:45:47    37s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[03/19 12:45:47    37s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[03/19 12:45:47    37s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[03/19 12:45:47    37s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[03/19 12:45:47    37s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[03/19 12:45:47    37s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[03/19 12:45:47    37s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[03/19 12:45:47    37s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[03/19 12:45:47    37s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[03/19 12:45:47    37s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[03/19 12:45:47    37s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[03/19 12:45:47    37s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[03/19 12:45:47    37s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[03/19 12:45:47    37s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[03/19 12:45:47    37s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[03/19 12:45:47    37s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[03/19 12:45:47    37s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[03/19 12:45:47    37s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[03/19 12:45:47    37s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[03/19 12:45:47    37s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[03/19 12:45:47    37s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[03/19 12:45:47    37s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[03/19 12:45:47    37s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[03/19 12:45:47    37s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[03/19 12:45:47    37s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[03/19 12:45:47    37s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[03/19 12:45:47    37s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[03/19 12:45:47    37s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[03/19 12:45:47    37s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[03/19 12:45:47    37s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[03/19 12:45:47    37s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[03/19 12:45:47    37s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[03/19 12:45:47    37s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[03/19 12:45:47    37s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[03/19 12:45:47    37s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[03/19 12:45:47    37s] Info: Detect buffers to remove automatically.
[03/19 12:45:47    37s] Analyzing netlist ...
[03/19 12:45:47    37s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/19 12:45:48    38s] Updating netlist
[03/19 12:45:48    38s] 
[03/19 12:45:48    38s] *summary: 133 instances (buffers/inverters) removed
[03/19 12:45:48    38s] *** Finish delete_buffer_trees (0:00:00.6) ***
[03/19 12:45:48    38s] **INFO: Disable pre-place timing setting for timing analysis
[03/19 12:45:48    38s] Set Using Default Delay Limit as 1000.
[03/19 12:45:48    38s] Set Default Net Delay as 1000 ps.
[03/19 12:45:48    38s] Set Default Net Load as 0.5 pF. 
[03/19 12:45:48    38s] Deleted 0 physical inst  (cell - / prefix -).
[03/19 12:45:48    38s] Did not delete 4096 physical insts as they were marked preplaced.
[03/19 12:45:48    38s] *** Starting "NanoPlace(TM) placement v#2 (mem=1736.6M)" ...
[03/19 12:45:48    38s] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/19 12:45:48    38s] Type 'man IMPTS-403' for more detail.
[03/19 12:45:53    43s] *** Build Buffered Sizing Timing Model
[03/19 12:45:53    43s] (cpu=0:00:05.3 mem=1736.7M) ***
[03/19 12:45:54    44s] *** Build Virtual Sizing Timing Model
[03/19 12:45:54    44s] (cpu=0:00:06.3 mem=1736.8M) ***
[03/19 12:45:54    44s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/19 12:45:54    44s] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[03/19 12:45:54    44s] Define the scan chains before using this option.
[03/19 12:45:54    44s] Type 'man IMPSP-9042' for more detail.
[03/19 12:45:54    44s] #std cell=14482 (4096 fixed + 10386 movable) #block=0 (0 floating + 0 preplaced)
[03/19 12:45:54    44s] #ioInst=0 #net=11502 #term=41028 #term/net=3.57, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=70
[03/19 12:45:54    44s] stdCell: 14482 single + 0 double + 0 multi
[03/19 12:45:54    44s] Total standard cell length = 58.8124 (mm), area = 0.2870 (mm^2)
[03/19 12:45:54    44s] Core basic site is core
[03/19 12:45:54    45s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 12:45:54    45s] Apply auto density screen in pre-place stage.
[03/19 12:45:54    45s] Auto density screen increases utilization from 0.909 to 0.917
[03/19 12:45:54    45s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1736.8M
[03/19 12:45:54    45s] Average module density = 0.917.
[03/19 12:45:54    45s] Density for the design = 0.917.
[03/19 12:45:54    45s]        = stdcell_area 89257 sites (274412 um^2) / alloc_area 97290 sites (299107 um^2).
[03/19 12:45:54    45s] Pin Density = 0.3199.
[03/19 12:45:54    45s]             = total # of pins 41028 / total area 128256.
[03/19 12:45:54    45s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[03/19 12:45:54    45s] === lastAutoLevel = 8 
[03/19 12:45:54    45s] Found multi-fanin net ram_data[31]
[03/19 12:45:54    45s] Found multi-fanin net ram_data[30]
[03/19 12:45:54    45s] Found multi-fanin net ram_data[29]
[03/19 12:45:54    45s] Found multi-fanin net ram_data[28]
[03/19 12:45:54    45s] Found multi-fanin net ram_data[27]
[03/19 12:45:54    45s] Found multi-fanin net ram_data[26]
[03/19 12:45:54    45s] Found multi-fanin net ram_data[25]
[03/19 12:45:54    45s] Found multi-fanin net ram_data[24]
[03/19 12:45:54    45s] Found multi-fanin net ram_data[23]
[03/19 12:45:54    45s] Found multi-fanin net ram_data[22]
[03/19 12:45:54    45s] ......
[03/19 12:45:54    45s] Found 32 (out of 11502) multi-fanin nets.
[03/19 12:45:57    48s] Clock gating cells determined by native netlist tracing.
[03/19 12:45:57    49s] Effort level <high> specified for reg2reg path_group
[03/19 12:45:57    49s] Effort level <high> specified for reg2cgate path_group
[03/19 12:45:59    50s] Iteration  1: Total net bbox = 4.668e-09 (2.93e-09 1.74e-09)
[03/19 12:45:59    50s]               Est.  stn bbox = 5.010e-09 (3.13e-09 1.88e-09)
[03/19 12:45:59    50s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1801.0M
[03/19 12:45:59    50s] Iteration  2: Total net bbox = 4.668e-09 (2.93e-09 1.74e-09)
[03/19 12:45:59    50s]               Est.  stn bbox = 5.010e-09 (3.13e-09 1.88e-09)
[03/19 12:45:59    50s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1801.0M
[03/19 12:45:59    51s] Iteration  3: Total net bbox = 5.393e+02 (3.32e+02 2.07e+02)
[03/19 12:45:59    51s]               Est.  stn bbox = 7.748e+02 (4.68e+02 3.06e+02)
[03/19 12:45:59    51s]               cpu = 0:00:01.2 real = 0:00:00.0 mem = 1801.0M
[03/19 12:45:59    51s] Total number of setup views is 1.
[03/19 12:45:59    51s] Total number of active setup views is 1.
[03/19 12:46:01    60s] Iteration  4: Total net bbox = 3.046e+05 (1.87e+05 1.18e+05)
[03/19 12:46:01    60s]               Est.  stn bbox = 4.185e+05 (2.52e+05 1.66e+05)
[03/19 12:46:01    60s]               cpu = 0:00:08.9 real = 0:00:02.0 mem = 1801.0M
[03/19 12:46:03    69s] Iteration  5: Total net bbox = 3.813e+05 (2.26e+05 1.55e+05)
[03/19 12:46:03    69s]               Est.  stn bbox = 5.489e+05 (3.19e+05 2.30e+05)
[03/19 12:46:03    69s]               cpu = 0:00:09.3 real = 0:00:02.0 mem = 1801.0M
[03/19 12:46:06    81s] Iteration  6: Total net bbox = 4.461e+05 (2.53e+05 1.93e+05)
[03/19 12:46:06    81s]               Est.  stn bbox = 6.281e+05 (3.49e+05 2.79e+05)
[03/19 12:46:06    81s]               cpu = 0:00:11.7 real = 0:00:03.0 mem = 1833.1M
[03/19 12:46:06    81s] 
[03/19 12:46:06    81s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[03/19 12:46:06    81s] enableMT= 3 (onDemand)
[03/19 12:46:06    81s] useHNameCompare= 3 (lazy mode)
[03/19 12:46:06    81s] doMTMainInit= 1
[03/19 12:46:06    81s] doMTFlushLazyWireDelete= 1
[03/19 12:46:06    81s] useFastLRoute= 0
[03/19 12:46:06    81s] useFastCRoute= 1
[03/19 12:46:06    81s] doMTNetInitAdjWires= 1
[03/19 12:46:06    81s] wireMPoolNoThreadCheck= 1
[03/19 12:46:06    81s] allMPoolNoThreadCheck= 1
[03/19 12:46:06    81s] doNotUseMPoolInCRoute= 1
[03/19 12:46:06    81s] doMTSprFixZeroViaCodes= 1
[03/19 12:46:06    81s] doMTDtrRoute1CleanupA= 1
[03/19 12:46:06    81s] doMTDtrRoute1CleanupB= 1
[03/19 12:46:06    81s] doMTWireLenCalc= 0
[03/19 12:46:06    81s] doSkipQALenRecalc= 1
[03/19 12:46:06    81s] doMTMainCleanup= 1
[03/19 12:46:06    81s] doMTMoveCellTermsToMSLayer= 1
[03/19 12:46:06    81s] doMTConvertWiresToNewViaCode= 1
[03/19 12:46:06    81s] doMTRemoveAntenna= 1
[03/19 12:46:06    81s] doMTCheckConnectivity= 1
[03/19 12:46:06    81s] enableRuntimeLog= 0
[03/19 12:46:06    81s] Congestion driven padding in post-place stage.
[03/19 12:46:06    82s] Congestion driven padding increases utilization from 0.992 to 0.992
[03/19 12:46:06    82s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1833.1M
[03/19 12:46:06    84s] Iteration  7: Total net bbox = 4.579e+05 (2.62e+05 1.96e+05)
[03/19 12:46:06    84s]               Est.  stn bbox = 6.405e+05 (3.58e+05 2.82e+05)
[03/19 12:46:06    84s]               cpu = 0:00:02.6 real = 0:00:00.0 mem = 1833.1M
[03/19 12:46:10    89s] nrCritNet: 0.00% ( 0 / 11502 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/19 12:46:12    93s] nrCritNet: 0.00% ( 0 / 11502 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/19 12:46:12    93s] Iteration  8: Total net bbox = 4.579e+05 (2.62e+05 1.96e+05)
[03/19 12:46:12    93s]               Est.  stn bbox = 6.405e+05 (3.58e+05 2.82e+05)
[03/19 12:46:12    93s]               cpu = 0:00:09.1 real = 0:00:06.0 mem = 1833.1M
[03/19 12:46:15   105s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[03/19 12:46:15   105s] Congestion driven padding in post-place stage.
[03/19 12:46:15   105s] Congestion driven padding increases utilization from 0.992 to 0.992
[03/19 12:46:15   105s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1833.1M
[03/19 12:46:16   108s] Iteration  9: Total net bbox = 4.679e+05 (2.65e+05 2.03e+05)
[03/19 12:46:16   108s]               Est.  stn bbox = 6.519e+05 (3.60e+05 2.92e+05)
[03/19 12:46:16   108s]               cpu = 0:00:14.6 real = 0:00:04.0 mem = 1833.1M
[03/19 12:46:19   112s] nrCritNet: 0.00% ( 0 / 11502 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/19 12:46:22   116s] nrCritNet: 0.00% ( 0 / 11502 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/19 12:46:22   116s] Iteration 10: Total net bbox = 4.679e+05 (2.65e+05 2.03e+05)
[03/19 12:46:22   116s]               Est.  stn bbox = 6.519e+05 (3.60e+05 2.92e+05)
[03/19 12:46:22   116s]               cpu = 0:00:08.7 real = 0:00:06.0 mem = 1833.1M
[03/19 12:46:26   137s] Iteration 11: Total net bbox = 4.802e+05 (2.70e+05 2.11e+05)
[03/19 12:46:26   137s]               Est.  stn bbox = 6.616e+05 (3.63e+05 2.98e+05)
[03/19 12:46:26   137s]               cpu = 0:00:20.8 real = 0:00:04.0 mem = 1833.1M
[03/19 12:46:26   137s] Iteration 12: Total net bbox = 4.802e+05 (2.70e+05 2.11e+05)
[03/19 12:46:26   137s]               Est.  stn bbox = 6.616e+05 (3.63e+05 2.98e+05)
[03/19 12:46:26   137s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1833.1M
[03/19 12:46:26   137s] Iteration 13: Total net bbox = 4.802e+05 (2.70e+05 2.11e+05)
[03/19 12:46:26   137s]               Est.  stn bbox = 6.616e+05 (3.63e+05 2.98e+05)
[03/19 12:46:26   137s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1833.1M
[03/19 12:46:26   137s] *** cost = 4.802e+05 (2.70e+05 2.11e+05) (cpu for global=0:01:29) real=0:00:29.0***
[03/19 12:46:26   137s] Placement multithread real runtime: 0:00:29.0 with 8 threads.
[03/19 12:46:26   137s] Info: 41 clock gating cells identified, 41 (on average) moved
[03/19 12:46:27   138s] minimips
[03/19 12:46:27   138s] Core Placement runtime cpu: 0:01:09 real: 0:00:16.0
[03/19 12:46:27   138s] #spOpts: mergeVia=F 
[03/19 12:46:27   138s] Core basic site is core
[03/19 12:46:27   138s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 12:46:27   138s] *** Starting refinePlace (0:02:18 mem=1416.0M) ***
[03/19 12:46:27   138s] Total net length = 4.803e+05 (2.698e+05 2.106e+05) (ext = 6.811e+03)
[03/19 12:46:27   138s] # spcSbClkGt: 41
[03/19 12:46:27   138s] Starting refinePlace ...
[03/19 12:46:27   138s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 12:46:27   138s] default core: bins with density >  0.75 = 31.3 % ( 57 / 182 )
[03/19 12:46:27   138s] Density distribution unevenness ratio = 3.698%
[03/19 12:46:27   139s]   Spread Effort: high, pre-route mode, useDDP on.
[03/19 12:46:27   139s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1433.0MB) @(0:02:18 - 0:02:18).
[03/19 12:46:27   139s] Move report: preRPlace moves 10386 insts, mean move: 5.82 um, max move: 69.62 um
[03/19 12:46:27   139s] 	Max move on inst (U7_banc_registres_reg[22][25]): (137.07, 466.60) --> (206.64, 466.65)
[03/19 12:46:27   139s] 	Length: 18 sites, height: 1 rows, site name: core, cell type: DFRX1
[03/19 12:46:27   139s] 	Violation at original loc: Placement Blockage Violation
[03/19 12:46:27   139s] wireLenOptFixPriorityInst 0 inst fixed
[03/19 12:46:27   139s] tweakage running in 8 threads.
[03/19 12:46:27   139s] Placement tweakage begins.
[03/19 12:46:27   139s] wire length = 6.952e+05
[03/19 12:46:29   141s] wire length = 6.459e+05
[03/19 12:46:29   141s] Placement tweakage ends.
[03/19 12:46:29   141s] Move report: tweak moves 3931 insts, mean move: 9.92 um, max move: 72.29 um
[03/19 12:46:29   141s] 	Max move on inst (U7_banc_g33909): (236.88, 461.77) --> (304.29, 466.65)
[03/19 12:46:29   141s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.3, real=0:00:02.0, mem=1433.0MB) @(0:02:18 - 0:02:21).
[03/19 12:46:29   141s] Move report: legalization moves 1558 insts, mean move: 5.04 um, max move: 21.73 um
[03/19 12:46:29   141s] 	Max move on inst (U7_banc_registres_reg[1][8]): (77.49, 412.97) --> (89.46, 403.21)
[03/19 12:46:29   141s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1433.0MB) @(0:02:21 - 0:02:21).
[03/19 12:46:29   141s] Move report: Detail placement moves 10386 insts, mean move: 7.55 um, max move: 69.62 um
[03/19 12:46:29   141s] 	Max move on inst (U7_banc_registres_reg[22][25]): (137.07, 466.60) --> (206.64, 466.65)
[03/19 12:46:29   141s] 	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 1433.0MB
[03/19 12:46:29   141s] Statistics of distance of Instance movement in refine placement:
[03/19 12:46:29   141s]   maximum (X+Y) =        69.62 um
[03/19 12:46:29   141s]   inst (U7_banc_registres_reg[22][25]) with max move: (137.068, 466.603) -> (206.64, 466.65)
[03/19 12:46:29   141s]   mean    (X+Y) =         7.55 um
[03/19 12:46:29   141s] Total instances flipped for WireLenOpt: 1107
[03/19 12:46:29   141s] Summary Report:
[03/19 12:46:29   141s] Instances move: 10386 (out of 10386 movable)
[03/19 12:46:29   141s] Mean displacement: 7.55 um
[03/19 12:46:29   141s] Max displacement: 69.62 um (Instance: U7_banc_registres_reg[22][25]) ([03/19 12:46:29   141s] Total instances moved : 10386
137.068, 466.603) -> (206.64, 466.65)
[03/19 12:46:29   141s] 	Length: 18 sites, height: 1 rows, site name: core, cell type: DFRX1
[03/19 12:46:29   141s] 	Violation at original loc: Placement Blockage Violation
[03/19 12:46:29   141s] Total net length = 4.882e+05 (2.755e+05 2.127e+05) (ext = 7.190e+03)
[03/19 12:46:29   141s] [CPU] RefinePlace/total (cpu=0:00:02.8, real=0:00:02.0, mem=1433.0MB) @(0:02:18 - 0:02:21).
[03/19 12:46:29   141s] Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 1433.0MB
[03/19 12:46:29   141s] *** Finished refinePlace (0:02:21 mem=1433.0M) ***
[03/19 12:46:29   141s] Total net length = 4.939e+05 (2.774e+05 2.164e+05) (ext = 7.237e+03)
[03/19 12:46:29   141s] *** End of Placement (cpu=0:01:43, real=0:00:41.0, mem=1433.0M) ***
[03/19 12:46:29   141s] #spOpts: mergeVia=F 
[03/19 12:46:29   141s] Core basic site is core
[03/19 12:46:29   141s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 12:46:29   141s] default core: bins with density >  0.75 = 42.3 % ( 77 / 182 )
[03/19 12:46:29   141s] Density distribution unevenness ratio = 3.650%
[03/19 12:46:29   141s] *** Free Virtual Timing Model ...(mem=1433.0M)
[03/19 12:46:29   141s] Starting IO pin assignment...
[03/19 12:46:29   141s] The design is not routed. Using flight-line based method for pin assignment.
[03/19 12:46:29   141s] Completed IO pin assignment.
[03/19 12:46:30   141s] UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/19 12:46:30   141s] UM:                                                                   final
[03/19 12:46:30   141s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/19 12:46:30   141s] UM:                                                                   global_place
[03/19 12:46:30   141s] congRepair running 8 threads
[03/19 12:46:30   141s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/19 12:46:30   141s] Starting congestion repair ...
[03/19 12:46:30   141s] (I)       Reading DB...
[03/19 12:46:30   141s] (I)       congestionReportName   : 
[03/19 12:46:30   141s] [NR-eagl] buildTerm2TermWires    : 1
[03/19 12:46:30   141s] [NR-eagl] doTrackAssignment      : 1
[03/19 12:46:30   141s] (I)       dumpBookshelfFiles     : 0
[03/19 12:46:30   141s] [NR-eagl] numThreads             : 1
[03/19 12:46:30   141s] [NR-eagl] honorMsvRouteConstraint: false
[03/19 12:46:30   141s] (I)       honorPin               : false
[03/19 12:46:30   141s] (I)       honorPinGuide          : true
[03/19 12:46:30   141s] (I)       honorPartition         : false
[03/19 12:46:30   141s] (I)       allowPartitionCrossover: false
[03/19 12:46:30   141s] (I)       honorSingleEntry       : true
[03/19 12:46:30   141s] (I)       honorSingleEntryStrong : true
[03/19 12:46:30   141s] (I)       handleViaSpacingRule   : false
[03/19 12:46:30   141s] (I)       PDConstraint           : none
[03/19 12:46:30   141s] [NR-eagl] honorClockSpecNDR      : 0
[03/19 12:46:30   141s] (I)       routingEffortLevel     : 3
[03/19 12:46:30   141s] [NR-eagl] minRouteLayer          : 2
[03/19 12:46:30   141s] [NR-eagl] maxRouteLayer          : 2147483647
[03/19 12:46:30   141s] (I)       numRowsPerGCell        : 1
[03/19 12:46:30   141s] (I)       speedUpLargeDesign     : 0
[03/19 12:46:30   141s] (I)       speedUpBlkViolationClean: 0
[03/19 12:46:30   141s] (I)       autoGCellMerging       : 1
[03/19 12:46:30   141s] (I)       multiThreadingTA       : 0
[03/19 12:46:30   141s] (I)       punchThroughDistance   : -1
[03/19 12:46:30   141s] (I)       blockedPinEscape       : 0
[03/19 12:46:30   141s] (I)       blkAwareLayerSwitching : 0
[03/19 12:46:30   141s] (I)       betterClockWireModeling: 0
[03/19 12:46:30   141s] (I)       scenicBound            : 1.15
[03/19 12:46:30   141s] (I)       maxScenicToAvoidBlk    : 100.00
[03/19 12:46:30   141s] (I)       source-to-sink ratio   : 0.00
[03/19 12:46:30   141s] (I)       targetCongestionRatio  : 1.00
[03/19 12:46:30   141s] (I)       layerCongestionRatio   : 0.70
[03/19 12:46:30   141s] (I)       m1CongestionRatio      : 0.10
[03/19 12:46:30   141s] (I)       m2m3CongestionRatio    : 0.70
[03/19 12:46:30   141s] (I)       pinAccessEffort        : 0.10
[03/19 12:46:30   141s] (I)       localRouteEffort       : 1.00
[03/19 12:46:30   141s] (I)       numSitesBlockedByOneVia: 8.00
[03/19 12:46:30   141s] (I)       supplyScaleFactorH     : 1.00
[03/19 12:46:30   141s] (I)       supplyScaleFactorV     : 1.00
[03/19 12:46:30   141s] (I)       highlight3DOverflowFactor: 0.00
[03/19 12:46:30   141s] (I)       skipTrackCommand             : 
[03/19 12:46:30   141s] (I)       readTROption           : true
[03/19 12:46:30   141s] (I)       extraSpacingBothSide   : false
[03/19 12:46:30   141s] [NR-eagl] numTracksPerClockWire  : 0
[03/19 12:46:30   141s] (I)       routeSelectedNetsOnly  : false
[03/19 12:46:30   141s] (I)       before initializing RouteDB syMemory usage = 1433.0 MB
[03/19 12:46:30   141s] (I)       starting read tracks
[03/19 12:46:30   141s] (I)       build grid graph
[03/19 12:46:30   141s] (I)       build grid graph start
[03/19 12:46:30   141s] (I)       build grid graph end
[03/19 12:46:30   141s] [NR-eagl] Layer1 has no routable track
[03/19 12:46:30   141s] [NR-eagl] Layer2 has single uniform track structure
[03/19 12:46:30   141s] [NR-eagl] Layer3 has single uniform track structure
[03/19 12:46:30   141s] [NR-eagl] Layer4 has single uniform track structure
[03/19 12:46:30   141s] [NR-eagl] Layer5 has single uniform track structure
[03/19 12:46:30   141s] [NR-eagl] Layer6 has single uniform track structure
[03/19 12:46:30   141s] (I)       Layer1   numNetMinLayer=11502
[03/19 12:46:30   141s] (I)       Layer2   numNetMinLayer=0
[03/19 12:46:30   141s] (I)       Layer3   numNetMinLayer=0
[03/19 12:46:30   141s] (I)       Layer4   numNetMinLayer=0
[03/19 12:46:30   141s] (I)       Layer5   numNetMinLayer=0
[03/19 12:46:30   141s] (I)       Layer6   numNetMinLayer=0
[03/19 12:46:30   141s] [NR-eagl] numViaLayers=5
[03/19 12:46:30   141s] (I)       end build via table
[03/19 12:46:30   141s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2645 numBumpBlks=0 numBoundaryFakeBlks=0
[03/19 12:46:30   141s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/19 12:46:30   141s] (I)       num ignored nets =0
[03/19 12:46:30   141s] (I)       readDataFromPlaceDB
[03/19 12:46:30   141s] (I)       Read net information..
[03/19 12:46:30   141s] [NR-eagl] Read numTotalNets=11502  numIgnoredNets=0
[03/19 12:46:30   141s] (I)       Read testcase time = 0.010 seconds
[03/19 12:46:30   141s] 
[03/19 12:46:30   141s] (I)       totalGlobalPin=39243, totalPins=41028
[03/19 12:46:30   141s] (I)       Model blockage into capacity
[03/19 12:46:30   141s] (I)       Read numBlocks=2645  numPreroutedWires=0  numCapScreens=0
[03/19 12:46:30   141s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/19 12:46:30   141s] (I)       blocked area on Layer2 : 1957910400  (0.49%)
[03/19 12:46:30   141s] (I)       blocked area on Layer3 : 13361796800  (3.32%)
[03/19 12:46:30   141s] (I)       blocked area on Layer4 : 3662141600  (0.91%)
[03/19 12:46:30   141s] (I)       blocked area on Layer5 : 0  (0.00%)
[03/19 12:46:30   141s] (I)       blocked area on Layer6 : 0  (0.00%)
[03/19 12:46:30   141s] (I)       Modeling time = 0.010 seconds
[03/19 12:46:30   141s] 
[03/19 12:46:30   141s] [NR-eagl] There are 42 clock nets ( 0 with NDR ).
[03/19 12:46:30   141s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1433.0 MB
[03/19 12:46:30   141s] (I)       Layer1  viaCost=200.00
[03/19 12:46:30   141s] (I)       Layer2  viaCost=100.00
[03/19 12:46:30   141s] (I)       Layer3  viaCost=100.00
[03/19 12:46:30   141s] (I)       Layer4  viaCost=100.00
[03/19 12:46:30   141s] (I)       Layer5  viaCost=200.00
[03/19 12:46:30   141s] (I)       ---------------------Grid Graph Info--------------------
[03/19 12:46:30   141s] (I)       routing area        :  (0, 0) - (637560, 630740)
[03/19 12:46:30   141s] (I)       core area           :  (3150, 3050) - (634410, 627690)
[03/19 12:46:30   141s] (I)       Site Width          :   630  (dbu)
[03/19 12:46:30   141s] (I)       Row Height          :  4880  (dbu)
[03/19 12:46:30   141s] (I)       GCell Width         :  4880  (dbu)
[03/19 12:46:30   141s] (I)       GCell Height        :  4880  (dbu)
[03/19 12:46:30   141s] (I)       grid                :   131   129     6
[03/19 12:46:30   141s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[03/19 12:46:30   141s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[03/19 12:46:30   141s] (I)       Default wire width  :   230   280   280   280   280   440
[03/19 12:46:30   141s] (I)       Default wire space  :   230   280   280   280   280   460
[03/19 12:46:30   141s] (I)       Default pitch size  :   460   630   610   630   610  1260
[03/19 12:46:30   141s] (I)       First Track Coord   :     0   315   610   315   610   945
[03/19 12:46:30   141s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[03/19 12:46:30   141s] (I)       Total num of tracks :     0  1012  1033  1012  1033   506
[03/19 12:46:30   141s] (I)       Num of masks        :     1     1     1     1     1     1
[03/19 12:46:30   141s] (I)       --------------------------------------------------------
[03/19 12:46:30   141s] 
[03/19 12:46:30   141s] (I)       After initializing earlyGlobalRoute syMemory usage = 1433.0 MB
[03/19 12:46:30   141s] (I)       Loading and dumping file time : 0.11 seconds
[03/19 12:46:30   141s] (I)       ============= Initialization =============
[03/19 12:46:30   141s] [NR-eagl] EstWL : 129389
[03/19 12:46:30   141s] 
[03/19 12:46:30   141s] (I)       total 2D Cap : 587821 = (264564 H, 323257 V)
[03/19 12:46:30   141s] (I)       botLay=Layer1  topLay=Layer6  numSeg=28058
[03/19 12:46:30   141s] (I)       ============  Phase 1a Route ============
[03/19 12:46:30   142s] (I)       Phase 1a runs 0.03 seconds
[03/19 12:46:30   142s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/19 12:46:30   142s] [NR-eagl] Usage: 129388 = (70750 H, 58638 V) = (26.74% H, 22.16% V) = (3.453e+05um H, 2.862e+05um V)
[03/19 12:46:30   142s] [NR-eagl] 
[03/19 12:46:30   142s] (I)       ============  Phase 1b Route ============
[03/19 12:46:30   142s] (I)       Phase 1b runs 0.01 seconds
[03/19 12:46:30   142s] [NR-eagl] Usage: 129412 = (70752 H, 58660 V) = (26.74% H, 22.17% V) = (3.453e+05um H, 2.863e+05um V)
[03/19 12:46:30   142s] [NR-eagl] 
[03/19 12:46:30   142s] (I)       ============  Phase 1c Route ============
[03/19 12:46:30   142s] [NR-eagl] earlyGlobalRoute overflow: 0.08% H + 0.00% V
[03/19 12:46:30   142s] 
[03/19 12:46:30   142s] (I)       Level2 Grid: 27 x 26
[03/19 12:46:30   142s] (I)       Phase 1c runs 0.00 seconds
[03/19 12:46:30   142s] [NR-eagl] Usage: 129412 = (70752 H, 58660 V) = (26.74% H, 22.17% V) = (3.453e+05um H, 2.863e+05um V)
[03/19 12:46:30   142s] [NR-eagl] 
[03/19 12:46:30   142s] (I)       ============  Phase 1d Route ============
[03/19 12:46:30   142s] (I)       Phase 1d runs 0.01 seconds
[03/19 12:46:30   142s] [NR-eagl] Usage: 129425 = (70750 H, 58675 V) = (26.74% H, 22.18% V) = (3.453e+05um H, 2.863e+05um V)
[03/19 12:46:30   142s] [NR-eagl] 
[03/19 12:46:30   142s] (I)       ============  Phase 1e Route ============
[03/19 12:46:30   142s] (I)       Phase 1e runs 0.00 seconds
[03/19 12:46:30   142s] [NR-eagl] Usage: 129425 = (70750 H, 58675 V) = (26.74% H, 22.18% V) = (3.453e+05um H, 2.863e+05um V)
[03/19 12:46:30   142s] [NR-eagl] 
[03/19 12:46:30   142s] (I)       ============  Phase 1l Route ============
[03/19 12:46:30   142s] [NR-eagl] earlyGlobalRoute overflow: 0.06% H + 0.00% V
[03/19 12:46:30   142s] 
[03/19 12:46:30   142s] (I)       dpBasedLA: time=0.04  totalOF=1981054  totalVia=90384  totalWL=129423  total(Via+WL)=219807 
[03/19 12:46:30   142s] (I)       Total Global Routing Runtime: 0.16 seconds
[03/19 12:46:30   142s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.01% V
[03/19 12:46:30   142s] [NR-eagl] Overflow after earlyGlobalRoute 0.04% H + 0.01% V
[03/19 12:46:30   142s] 
[03/19 12:46:30   142s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/19 12:46:30   142s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/19 12:46:30   142s] 
[03/19 12:46:30   142s] ** np local hotspot detection info verbose **
[03/19 12:46:30   142s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/19 12:46:30   142s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/19 12:46:30   142s] 
[03/19 12:46:30   142s] describeCongestion: hCong = 0.00 vCong = 0.00
[03/19 12:46:30   142s] Skipped repairing congestion.
[03/19 12:46:30   142s] (I)       ============= track Assignment ============
[03/19 12:46:30   142s] (I)       extract Global 3D Wires
[03/19 12:46:30   142s] (I)       Extract Global WL : time=0.01
[03/19 12:46:30   142s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/19 12:46:30   142s] (I)       track assignment initialization runtime=2450 millisecond
[03/19 12:46:30   142s] (I)       #threads=1 for track assignment
[03/19 12:46:30   142s] (I)       track assignment kernel runtime=219539 millisecond
[03/19 12:46:30   142s] (I)       End Greedy Track Assignment
[03/19 12:46:30   142s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 40958
[03/19 12:46:30   142s] [NR-eagl] Layer2(MET2)(V) length: 1.526951e+05um, number of vias: 52616
[03/19 12:46:30   142s] [NR-eagl] Layer3(MET3)(H) length: 2.130544e+05um, number of vias: 10992
[03/19 12:46:30   142s] [NR-eagl] Layer4(MET4)(V) length: 1.335394e+05um, number of vias: 6335
[03/19 12:46:30   142s] [NR-eagl] Layer5(MET5)(H) length: 1.398653e+05um, number of vias: 473
[03/19 12:46:30   142s] [NR-eagl] Layer6(METTP)(V) length: 1.461681e+04um, number of vias: 0
[03/19 12:46:30   142s] [NR-eagl] Total length: 6.537710e+05um, number of vias: 111374
[03/19 12:46:30   142s] End of congRepair (cpu=0:00:00.7, real=0:00:00.0)
[03/19 12:46:30   142s] *** Finishing place_design default flow ***
[03/19 12:46:30   142s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[03/19 12:46:30   142s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[03/19 12:46:30   142s] ***** Total cpu  0:1:51
[03/19 12:46:30   142s] ***** Total real time  0:0:46
[03/19 12:46:30   142s] **place_design ... cpu = 0: 1:51, real = 0: 0:46, mem = 1373.0M **
[03/19 12:46:30   142s] 
[03/19 12:46:30   142s] *** Summary of all messages that are not suppressed in this session:
[03/19 12:46:30   142s] Severity  ID               Count  Summary                                  
[03/19 12:46:30   142s] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/19 12:46:30   142s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/19 12:46:30   142s] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/19 12:46:30   142s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[03/19 12:46:30   142s] *** Message Summary: 3 warning(s), 2 error(s)
[03/19 12:46:30   142s] 
[03/19 12:46:30   142s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/19 12:46:30   142s] UM:                                                                   final
[03/19 12:46:30   142s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[03/19 12:46:30   142s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/19 12:46:30   142s] UM:        114.08             63                                      place_design
[03/19 12:46:30   142s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/19 12:46:30   142s] Successfully spread [19] pins.
[03/19 12:46:30   142s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1373.0M).
[03/19 12:46:30   142s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/19 12:46:30   142s] Successfully spread [17] pins.
[03/19 12:46:30   142s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1373.0M).
[03/19 12:46:30   142s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/19 12:46:31   142s] Successfully spread [18] pins.
[03/19 12:46:31   142s] editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 1373.0M).
[03/19 12:46:31   142s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/19 12:46:31   142s] Successfully spread [16] pins.
[03/19 12:46:31   142s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1373.0M).
[03/19 12:46:31   142s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[03/19 12:46:31   142s] (ccopt_design): create_ccopt_clock_tree_spec
[03/19 12:46:31   142s] Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
[03/19 12:46:31   142s] cts_extract_clock_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/19 12:46:31   143s] Analyzing clock structure... [03/19 12:46:32   143s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[03/19 12:46:32   143s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[03/19 12:46:32   143s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[03/19 12:46:32   143s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[03/19 12:46:32   143s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[03/19 12:46:32   143s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[03/19 12:46:32   143s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[03/19 12:46:32   143s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[03/19 12:46:32   143s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[03/19 12:46:32   143s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[03/19 12:46:32   143s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[03/19 12:46:32   143s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[03/19 12:46:32   143s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[03/19 12:46:32   143s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[03/19 12:46:32   143s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[03/19 12:46:32   143s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[03/19 12:46:32   143s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[03/19 12:46:32   143s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[03/19 12:46:32   143s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[03/19 12:46:32   143s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[03/19 12:46:32   143s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[03/19 12:46:32   143s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[03/19 12:46:32   143s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[03/19 12:46:32   143s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[03/19 12:46:32   143s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[03/19 12:46:32   143s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[03/19 12:46:32   143s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[03/19 12:46:32   143s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[03/19 12:46:32   143s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[03/19 12:46:32   143s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[03/19 12:46:32   143s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[03/19 12:46:32   143s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[03/19 12:46:32   143s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[03/19 12:46:32   143s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[03/19 12:46:32   143s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[03/19 12:46:32   143s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[03/19 12:46:32   143s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[03/19 12:46:32   143s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[03/19 12:46:32   143s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[03/19 12:46:32   143s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[03/19 12:46:32   143s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch

[03/19 12:46:32   143s] Analyzing clock structure done.
[03/19 12:46:32   143s] Extracting original clock gating for clock... 
[03/19 12:46:32   144s]   clock_tree clock contains 1723 sinks and 0 clock gates.
[03/19 12:46:32   144s]   Extraction for clock complete.
[03/19 12:46:32   144s] Extracting original clock gating for clock done.
[03/19 12:46:32   144s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[03/19 12:46:32   144s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[03/19 12:46:32   144s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[03/19 12:46:32   144s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[03/19 12:46:32   144s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[03/19 12:46:32   144s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[03/19 12:46:32   144s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[03/19 12:46:32   144s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[03/19 12:46:32   144s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[03/19 12:46:32   144s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[03/19 12:46:32   144s] Checking clock tree convergence... 
[03/19 12:46:32   144s] Checking clock tree convergence done.
[03/19 12:46:32   144s] Preferred extra space for top nets is 0
[03/19 12:46:32   144s] Preferred extra space for trunk nets is 1
[03/19 12:46:32   144s] Preferred extra space for leaf nets is 1
[03/19 12:46:32   144s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property cts_change_fences_to_guides has been set to false.
[03/19 12:46:32   144s] Set place::cacheFPlanSiteMark to 1
[03/19 12:46:32   144s] #spOpts: no_cmu 
[03/19 12:46:32   144s] Core basic site is core
[03/19 12:46:32   144s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 12:46:32   144s] Begin checking placement ... (start mem=1388.8M, init mem=1388.8M)
[03/19 12:46:32   144s] *info: Placed = 14482          (Fixed = 4096)
[03/19 12:46:32   144s] *info: Unplaced = 0           
[03/19 12:46:32   144s] Placement Density:71.89%(274412/381718)
[03/19 12:46:32   144s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1388.8M)
[03/19 12:46:32   144s] Validating CTS configuration... 
[03/19 12:46:32   144s]   Non-default CCOpt properties:
[03/19 12:46:32   144s]   preferred_extra_space is set for at least one key
[03/19 12:46:32   144s]   route_type is set for at least one key
[03/19 12:46:32   144s]   source_output_max_trans is set for at least one key
[03/19 12:46:32   144s] setPlaceMode -reorderScan false
[03/19 12:46:32   144s] Core basic site is core
[03/19 12:46:32   144s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 12:46:32   144s]   Route type trimming info:
[03/19 12:46:32   144s]     No route type modifications were made.
[03/19 12:46:32   144s]   Clock tree balancer configuration for clock_tree clock:
[03/19 12:46:32   144s]   Non-default CCOpt properties for clock tree clock:
[03/19 12:46:32   144s]     route_type (leaf): default_route_type_leaf (default: default)
[03/19 12:46:32   144s]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/19 12:46:32   144s]     route_type (top): default_route_type_nonleaf (default: default)
[03/19 12:46:32   144s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[03/19 12:46:32   144s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[03/19 12:46:32   144s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[03/19 12:46:32   144s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[03/19 12:46:32   144s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[03/19 12:46:32   144s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[03/19 12:46:32   144s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[03/19 12:46:32   144s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[03/19 12:46:32   144s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[03/19 12:46:32   144s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[03/19 12:46:32   144s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[03/19 12:46:32   144s] **WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
[03/19 12:46:32   144s]   For power_domain auto-default and effective power_domain auto-default:
[03/19 12:46:32   144s]     Buffers:     BUX16 BUX12 BUX8 BUX6 BUX4 BUX3 BUX2 BUX1 BUX0 
[03/19 12:46:32   144s]     Inverters:   INX16 INX12 INCX20 INX8 INCX16 INCX12 INX6 INX4 INX3 INX2 INX1 INX0 
[03/19 12:46:32   144s]     Clock gates: 
[03/19 12:46:32   144s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 402134.594um^2
[03/19 12:46:32   144s]   Top Routing info:
[03/19 12:46:32   144s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/19 12:46:32   144s]     Unshielded; Mask Constraint: 0.
[03/19 12:46:32   144s]   Trunk Routing info:
[03/19 12:46:32   144s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/19 12:46:32   144s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/19 12:46:32   144s]   Leaf Routing info:
[03/19 12:46:32   144s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/19 12:46:32   144s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/19 12:46:32   144s] Updating RC grid for preRoute extraction ...
[03/19 12:46:32   144s] Initializing multi-corner capacitance tables ... 
[03/19 12:46:32   144s] Initializing multi-corner resistance tables ...
[03/19 12:46:33   145s]   For timing_corner default_emulate_delay_corner:setup, late:
[03/19 12:46:33   145s]     Slew time target (leaf):    0.373ns
[03/19 12:46:33   145s]     Slew time target (trunk):   0.373ns
[03/19 12:46:33   145s]     Slew time target (top):     0.373ns
[03/19 12:46:33   145s]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.105ns
[03/19 12:46:33   145s]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 2392.578um
[03/19 12:46:33   145s]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/19 12:46:34   145s]     Buffer    : {lib_cell:BUX16, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=2360.432um, maxSlew=0.325ns, speed=8181.740um per ns, cellArea=35.167um^2 per 1000um}
[03/19 12:46:35   147s]     Inverter  : {lib_cell:INX8, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=1544.682um, maxSlew=0.250ns, speed=8229.526um per ns, cellArea=19.903um^2 per 1000um}
[03/19 12:46:35   147s] **WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clock, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.495.
[03/19 12:46:35   147s] Type 'man IMPCCOPT-1041' for more detail.
[03/19 12:46:35   147s]   Clock tree balancer configuration for skew_group clock/default_emulate_constraint_mode:
[03/19 12:46:35   147s]     Sources:                     pin clock
[03/19 12:46:35   147s]     Total number of sinks:       1723
[03/19 12:46:35   147s]     Delay constrained sinks:     1723
[03/19 12:46:35   147s]     Non-leaf sinks:              0
[03/19 12:46:35   147s]     Ignore pins:                 0
[03/19 12:46:35   147s]    Timing corner default_emulate_delay_corner:setup.late:
[03/19 12:46:35   147s]     Skew target:                 0.105ns
[03/19 12:46:35   147s]   
[03/19 12:46:35   147s]   Via Selection for Estimated Routes (rule default):
[03/19 12:46:35   147s]   
[03/19 12:46:35   147s]   --------------------------------------------------------------
[03/19 12:46:35   147s]   Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[03/19 12:46:35   147s]   Range                  (Ohm)    (fF)     (fs)     Only
[03/19 12:46:35   147s]   --------------------------------------------------------------
[03/19 12:46:35   147s]   M1-M2    VIA1_Y        5.962    0.046    0.272    false
[03/19 12:46:35   147s]   M2-M3    VIA2_small    5.962    0.038    0.228    false
[03/19 12:46:35   147s]   M2-M3    VIA2_south    5.962    0.069    0.410    true
[03/19 12:46:35   147s]   M3-M4    VIA3_small    5.962    0.038    0.228    false
[03/19 12:46:35   147s]   M3-M4    VIA3_west     5.962    0.069    0.410    true
[03/19 12:46:35   147s]   M4-M5    VIA4_small    5.962    0.038    0.226    false
[03/19 12:46:35   147s]   M4-M5    VIA4_south    5.962    0.068    0.407    true
[03/19 12:46:35   147s]   M5-M6    VIATP_X       1.987    0.069    0.137    false
[03/19 12:46:35   147s]   --------------------------------------------------------------
[03/19 12:46:35   147s]   
[03/19 12:46:35   147s] Validating CTS configuration done.
[03/19 12:46:35   147s] Innovus will update I/O latencies
[03/19 12:46:35   147s] All good
[03/19 12:46:35   147s] Executing ccopt post-processing.
[03/19 12:46:35   147s] Synthesizing clock trees with CCOpt...
[03/19 12:46:35   147s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/19 12:46:35   147s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[03/19 12:46:35   147s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[03/19 12:46:35   147s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[03/19 12:46:35   147s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[03/19 12:46:35   147s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[03/19 12:46:35   147s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[03/19 12:46:35   147s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[03/19 12:46:35   147s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[03/19 12:46:35   147s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[03/19 12:46:35   147s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[03/19 12:46:35   147s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[03/19 12:46:35   147s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[03/19 12:46:35   147s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[03/19 12:46:35   147s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[03/19 12:46:35   147s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[03/19 12:46:35   147s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[03/19 12:46:35   147s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[03/19 12:46:35   147s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[03/19 12:46:35   147s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[03/19 12:46:35   147s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[03/19 12:46:35   147s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[03/19 12:46:35   147s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[03/19 12:46:35   147s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[03/19 12:46:35   147s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[03/19 12:46:35   147s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[03/19 12:46:35   147s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[03/19 12:46:35   147s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[03/19 12:46:35   147s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[03/19 12:46:35   147s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[03/19 12:46:35   147s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[03/19 12:46:35   147s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[03/19 12:46:35   147s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[03/19 12:46:35   147s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[03/19 12:46:35   147s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[03/19 12:46:35   147s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[03/19 12:46:35   147s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[03/19 12:46:35   147s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[03/19 12:46:35   147s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[03/19 12:46:35   147s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[03/19 12:46:35   147s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[03/19 12:46:35   147s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[03/19 12:46:35   147s] [NR-eagl] Started earlyGlobalRoute kernel
[03/19 12:46:35   147s] [NR-eagl] Initial Peak syMemory usage = 1462.1 MB
[03/19 12:46:35   147s] (I)       Reading DB...
[03/19 12:46:35   147s] (I)       congestionReportName   : 
[03/19 12:46:35   147s] [NR-eagl] buildTerm2TermWires    : 1
[03/19 12:46:35   147s] [NR-eagl] doTrackAssignment      : 1
[03/19 12:46:35   147s] (I)       dumpBookshelfFiles     : 0
[03/19 12:46:35   147s] [NR-eagl] numThreads             : 1
[03/19 12:46:35   147s] [NR-eagl] honorMsvRouteConstraint: false
[03/19 12:46:35   147s] (I)       honorPin               : false
[03/19 12:46:35   147s] (I)       honorPinGuide          : true
[03/19 12:46:35   147s] (I)       honorPartition         : false
[03/19 12:46:35   147s] (I)       allowPartitionCrossover: false
[03/19 12:46:35   147s] (I)       honorSingleEntry       : true
[03/19 12:46:35   147s] (I)       honorSingleEntryStrong : true
[03/19 12:46:35   147s] (I)       handleViaSpacingRule   : false
[03/19 12:46:35   147s] (I)       PDConstraint           : none
[03/19 12:46:35   147s] [NR-eagl] honorClockSpecNDR      : 0
[03/19 12:46:35   147s] (I)       routingEffortLevel     : 3
[03/19 12:46:35   147s] [NR-eagl] minRouteLayer          : 2
[03/19 12:46:35   147s] [NR-eagl] maxRouteLayer          : 2147483647
[03/19 12:46:35   147s] (I)       numRowsPerGCell        : 1
[03/19 12:46:35   147s] (I)       speedUpLargeDesign     : 0
[03/19 12:46:35   147s] (I)       speedUpBlkViolationClean: 0
[03/19 12:46:35   147s] (I)       autoGCellMerging       : 1
[03/19 12:46:35   147s] (I)       multiThreadingTA       : 0
[03/19 12:46:35   147s] (I)       punchThroughDistance   : -1
[03/19 12:46:35   147s] (I)       blockedPinEscape       : 0
[03/19 12:46:35   147s] (I)       blkAwareLayerSwitching : 0
[03/19 12:46:35   147s] (I)       betterClockWireModeling: 0
[03/19 12:46:35   147s] (I)       scenicBound            : 1.15
[03/19 12:46:35   147s] (I)       maxScenicToAvoidBlk    : 100.00
[03/19 12:46:35   147s] (I)       source-to-sink ratio   : 0.00
[03/19 12:46:35   147s] (I)       targetCongestionRatio  : 1.00
[03/19 12:46:35   147s] (I)       layerCongestionRatio   : 0.70
[03/19 12:46:35   147s] (I)       m1CongestionRatio      : 0.10
[03/19 12:46:35   147s] (I)       m2m3CongestionRatio    : 0.70
[03/19 12:46:35   147s] (I)       pinAccessEffort        : 0.10
[03/19 12:46:35   147s] (I)       localRouteEffort       : 1.00
[03/19 12:46:35   147s] (I)       numSitesBlockedByOneVia: 8.00
[03/19 12:46:35   147s] (I)       supplyScaleFactorH     : 1.00
[03/19 12:46:35   147s] (I)       supplyScaleFactorV     : 1.00
[03/19 12:46:35   147s] (I)       highlight3DOverflowFactor: 0.00
[03/19 12:46:35   147s] (I)       skipTrackCommand             : 
[03/19 12:46:35   147s] (I)       readTROption           : true
[03/19 12:46:35   147s] (I)       extraSpacingBothSide   : false
[03/19 12:46:35   147s] [NR-eagl] numTracksPerClockWire  : 0
[03/19 12:46:35   147s] (I)       routeSelectedNetsOnly  : false
[03/19 12:46:35   147s] (I)       before initializing RouteDB syMemory usage = 1462.1 MB
[03/19 12:46:35   147s] (I)       starting read tracks
[03/19 12:46:35   147s] (I)       build grid graph
[03/19 12:46:35   147s] (I)       build grid graph start
[03/19 12:46:35   147s] (I)       build grid graph end
[03/19 12:46:35   147s] [NR-eagl] Layer1 has no routable track
[03/19 12:46:35   147s] [NR-eagl] Layer2 has single uniform track structure
[03/19 12:46:35   147s] [NR-eagl] Layer3 has single uniform track structure
[03/19 12:46:35   147s] [NR-eagl] Layer4 has single uniform track structure
[03/19 12:46:35   147s] [NR-eagl] Layer5 has single uniform track structure
[03/19 12:46:35   147s] [NR-eagl] Layer6 has single uniform track structure
[03/19 12:46:35   147s] (I)       Layer1   numNetMinLayer=11502
[03/19 12:46:35   147s] (I)       Layer2   numNetMinLayer=0
[03/19 12:46:35   147s] (I)       Layer3   numNetMinLayer=0
[03/19 12:46:35   147s] (I)       Layer4   numNetMinLayer=0
[03/19 12:46:35   147s] (I)       Layer5   numNetMinLayer=0
[03/19 12:46:35   147s] (I)       Layer6   numNetMinLayer=0
[03/19 12:46:35   147s] [NR-eagl] numViaLayers=5
[03/19 12:46:35   147s] (I)       end build via table
[03/19 12:46:35   147s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2645 numBumpBlks=0 numBoundaryFakeBlks=0
[03/19 12:46:35   147s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/19 12:46:35   147s] (I)       num ignored nets =0
[03/19 12:46:35   147s] (I)       readDataFromPlaceDB
[03/19 12:46:35   147s] (I)       Read net information..
[03/19 12:46:35   147s] [NR-eagl] Read numTotalNets=11502  numIgnoredNets=0
[03/19 12:46:35   147s] (I)       Read testcase time = 0.010 seconds
[03/19 12:46:35   147s] 
[03/19 12:46:35   147s] (I)       totalGlobalPin=39243, totalPins=41028
[03/19 12:46:35   147s] (I)       Model blockage into capacity
[03/19 12:46:35   147s] (I)       Read numBlocks=2645  numPreroutedWires=0  numCapScreens=0
[03/19 12:46:35   147s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/19 12:46:35   147s] (I)       blocked area on Layer2 : 1957910400  (0.49%)
[03/19 12:46:35   147s] (I)       blocked area on Layer3 : 13361796800  (3.32%)
[03/19 12:46:35   147s] (I)       blocked area on Layer4 : 3662141600  (0.91%)
[03/19 12:46:35   147s] (I)       blocked area on Layer5 : 0  (0.00%)
[03/19 12:46:35   147s] (I)       blocked area on Layer6 : 0  (0.00%)
[03/19 12:46:35   147s] (I)       Modeling time = 0.010 seconds
[03/19 12:46:35   147s] 
[03/19 12:46:35   147s] [NR-eagl] There are 42 clock nets ( 0 with NDR ).
[03/19 12:46:35   147s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1462.1 MB
[03/19 12:46:35   147s] (I)       Layer1  viaCost=200.00
[03/19 12:46:35   147s] (I)       Layer2  viaCost=100.00
[03/19 12:46:35   147s] (I)       Layer3  viaCost=100.00
[03/19 12:46:35   147s] (I)       Layer4  viaCost=100.00
[03/19 12:46:35   147s] (I)       Layer5  viaCost=200.00
[03/19 12:46:35   147s] (I)       ---------------------Grid Graph Info--------------------
[03/19 12:46:35   147s] (I)       routing area        :  (0, 0) - (637560, 630740)
[03/19 12:46:35   147s] (I)       core area           :  (3150, 3050) - (634410, 627690)
[03/19 12:46:35   147s] (I)       Site Width          :   630  (dbu)
[03/19 12:46:35   147s] (I)       Row Height          :  4880  (dbu)
[03/19 12:46:35   147s] (I)       GCell Width         :  4880  (dbu)
[03/19 12:46:35   147s] (I)       GCell Height        :  4880  (dbu)
[03/19 12:46:35   147s] (I)       grid                :   131   129     6
[03/19 12:46:35   147s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[03/19 12:46:35   147s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[03/19 12:46:35   147s] (I)       Default wire width  :   230   280   280   280   280   440
[03/19 12:46:35   147s] (I)       Default wire space  :   230   280   280   280   280   460
[03/19 12:46:35   147s] (I)       Default pitch size  :   460   630   610   630   610  1260
[03/19 12:46:35   147s] (I)       First Track Coord   :     0   315   610   315   610   945
[03/19 12:46:35   147s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[03/19 12:46:35   147s] (I)       Total num of tracks :     0  1012  1033  1012  1033   506
[03/19 12:46:35   147s] (I)       Num of masks        :     1     1     1     1     1     1
[03/19 12:46:35   147s] (I)       --------------------------------------------------------
[03/19 12:46:35   147s] 
[03/19 12:46:35   147s] (I)       After initializing earlyGlobalRoute syMemory usage = 1462.1 MB
[03/19 12:46:35   147s] (I)       Loading and dumping file time : 0.11 seconds
[03/19 12:46:35   147s] (I)       ============= Initialization =============
[03/19 12:46:35   147s] [NR-eagl] EstWL : 135478
[03/19 12:46:35   147s] 
[03/19 12:46:35   147s] (I)       total 2D Cap : 587821 = (264564 H, 323257 V)
[03/19 12:46:35   147s] (I)       botLay=Layer1  topLay=Layer6  numSeg=28058
[03/19 12:46:35   147s] (I)       ============  Phase 1a Route ============
[03/19 12:46:35   147s] (I)       Phase 1a runs 0.03 seconds
[03/19 12:46:35   147s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/19 12:46:35   147s] [NR-eagl] Usage: 135478 = (74158 H, 61320 V) = (28.03% H, 23.18% V) = (3.619e+05um H, 2.992e+05um V)
[03/19 12:46:35   147s] [NR-eagl] 
[03/19 12:46:35   147s] (I)       ============  Phase 1b Route ============
[03/19 12:46:35   147s] (I)       Phase 1b runs 0.01 seconds
[03/19 12:46:35   147s] [NR-eagl] Usage: 135499 = (74160 H, 61339 V) = (28.03% H, 23.18% V) = (3.619e+05um H, 2.993e+05um V)
[03/19 12:46:35   147s] [NR-eagl] 
[03/19 12:46:35   147s] (I)       ============  Phase 1c Route ============
[03/19 12:46:35   147s] [NR-eagl] earlyGlobalRoute overflow: 0.10% H + 0.00% V
[03/19 12:46:35   147s] 
[03/19 12:46:35   147s] (I)       Level2 Grid: 27 x 26
[03/19 12:46:35   147s] (I)       Phase 1c runs 0.00 seconds
[03/19 12:46:35   147s] [NR-eagl] Usage: 135499 = (74160 H, 61339 V) = (28.03% H, 23.18% V) = (3.619e+05um H, 2.993e+05um V)
[03/19 12:46:35   147s] [NR-eagl] 
[03/19 12:46:35   147s] (I)       ============  Phase 1d Route ============
[03/19 12:46:35   147s] (I)       Phase 1d runs 0.01 seconds
[03/19 12:46:35   147s] [NR-eagl] Usage: 135511 = (74158 H, 61353 V) = (28.03% H, 23.19% V) = (3.619e+05um H, 2.994e+05um V)
[03/19 12:46:35   147s] [NR-eagl] 
[03/19 12:46:35   147s] (I)       ============  Phase 1e Route ============
[03/19 12:46:35   147s] (I)       Phase 1e runs 0.00 seconds
[03/19 12:46:35   147s] [NR-eagl] Usage: 135511 = (74158 H, 61353 V) = (28.03% H, 23.19% V) = (3.619e+05um H, 2.994e+05um V)
[03/19 12:46:35   147s] [NR-eagl] 
[03/19 12:46:35   147s] (I)       [03/19 12:46:35   147s] [NR-eagl] earlyGlobalRoute overflow: 0.08% H + 0.00% V
[03/19 12:46:35   147s] 
============  Phase 1l Route ============
[03/19 12:46:35   147s] (I)       dpBasedLA: time=0.04  totalOF=1973958  totalVia=90395  totalWL=135509  total(Via+WL)=225904 
[03/19 12:46:35   147s] (I)       Total Global Routing Runtime: 0.16 seconds
[03/19 12:46:35   147s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.06% H + 0.01% V
[03/19 12:46:35   147s] [NR-eagl] Overflow after earlyGlobalRoute 0.07% H + 0.01% V
[03/19 12:46:35   147s] 
[03/19 12:46:35   147s] (I)       ============= track Assignment ============
[03/19 12:46:35   147s] (I)       extract Global 3D Wires
[03/19 12:46:35   147s] (I)       Extract Global WL : time=0.01
[03/19 12:46:35   147s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/19 12:46:35   147s] (I)       track assignment initialization runtime=2342 millisecond
[03/19 12:46:35   147s] (I)       #threads=1 for track assignment
[03/19 12:46:35   147s] (I)       track assignment kernel runtime=215320 millisecond
[03/19 12:46:35   147s] (I)       End Greedy Track Assignment
[03/19 12:46:35   147s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 40958
[03/19 12:46:35   147s] [NR-eagl] Layer2(MET2)(V) length: 1.524962e+05um, number of vias: 52514
[03/19 12:46:35   147s] [NR-eagl] Layer3(MET3)(H) length: 2.145374e+05um, number of vias: 11013
[03/19 12:46:35   147s] [NR-eagl] Layer4(MET4)(V) length: 1.402927e+05um, number of vias: 6388
[03/19 12:46:35   147s] [NR-eagl] Layer5(MET5)(H) length: 1.550864e+05um, number of vias: 460
[03/19 12:46:35   147s] [NR-eagl] Layer6(METTP)(V) length: 2.118407e+04um, number of vias: 0
[03/19 12:46:35   147s] [NR-eagl] Total length: 6.835969e+05um, number of vias: 111333
[03/19 12:46:36   147s] [NR-eagl] End Peak syMemory usage = 1398.7 MB
[03/19 12:46:36   147s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.60 seconds
[03/19 12:46:36   147s] setPlaceMode -reorderScan false
[03/19 12:46:36   147s] Core basic site is core
[03/19 12:46:36   147s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 12:46:36   147s] Validating CTS configuration... 
[03/19 12:46:36   147s]   Non-default CCOpt properties:
[03/19 12:46:36   147s]   cts_merge_clock_gates is set for at least one key
[03/19 12:46:36   147s]   cts_merge_clock_logic is set for at least one key
[03/19 12:46:36   147s]   preferred_extra_space is set for at least one key
[03/19 12:46:36   147s]   route_type is set for at least one key
[03/19 12:46:36   147s]   source_output_max_trans is set for at least one key
[03/19 12:46:36   147s]   Route type trimming info:
[03/19 12:46:36   147s]     No route type modifications were made.
[03/19 12:46:36   147s]   Clock tree balancer configuration for clock_tree clock:
[03/19 12:46:36   147s]   Non-default CCOpt properties for clock tree clock:
[03/19 12:46:36   147s]     cts_merge_clock_gates: true (default: false)
[03/19 12:46:36   147s]     cts_merge_clock_logic: true (default: false)
[03/19 12:46:36   147s]     route_type (leaf): default_route_type_leaf (default: default)
[03/19 12:46:36   147s]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/19 12:46:36   147s]     route_type (top): default_route_type_nonleaf (default: default)
[03/19 12:46:36   148s] **WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
[03/19 12:46:36   148s]   For power_domain auto-default and effective power_domain auto-default:
[03/19 12:46:36   148s]     Buffers:     BUX16 BUX12 BUX8 BUX6 BUX4 BUX3 BUX2 BUX1 BUX0 
[03/19 12:46:36   148s]     Inverters:   INX16 INX12 INCX20 INX8 INCX16 INCX12 INX6 INX4 INX3 INX2 INX1 INX0 
[03/19 12:46:36   148s]     Clock gates: 
[03/19 12:46:36   148s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 402134.594um^2
[03/19 12:46:36   148s]   Top Routing info:
[03/19 12:46:36   148s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/19 12:46:36   148s]     Unshielded; Mask Constraint: 0.
[03/19 12:46:36   148s]   Trunk Routing info:
[03/19 12:46:36   148s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/19 12:46:36   148s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/19 12:46:36   148s]   Leaf Routing info:
[03/19 12:46:36   148s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/19 12:46:36   148s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/19 12:46:36   148s] Updating RC grid for preRoute extraction ...
[03/19 12:46:36   148s] Initializing multi-corner capacitance tables ... 
[03/19 12:46:36   148s] Initializing multi-corner resistance tables ...
[03/19 12:46:36   148s]   For timing_corner default_emulate_delay_corner:setup, late:
[03/19 12:46:36   148s]     Slew time target (leaf):    0.373ns
[03/19 12:46:36   148s]     Slew time target (trunk):   0.373ns
[03/19 12:46:36   148s]     Slew time target (top):     0.373ns
[03/19 12:46:36   148s]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.105ns
[03/19 12:46:36   148s]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 2392.578um
[03/19 12:46:36   148s]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/19 12:46:37   148s]     Buffer    : {lib_cell:BUX16, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=2360.432um, maxSlew=0.325ns, speed=8181.740um per ns, cellArea=35.167um^2 per 1000um}
[03/19 12:46:38   150s]     Inverter  : {lib_cell:INX8, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=1544.682um, maxSlew=0.250ns, speed=8229.526um per ns, cellArea=19.903um^2 per 1000um}
[03/19 12:46:38   150s] **WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clock, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.495.
[03/19 12:46:38   150s] Type 'man IMPCCOPT-1041' for more detail.
[03/19 12:46:38   150s]   Clock tree balancer configuration for skew_group clock/default_emulate_constraint_mode:
[03/19 12:46:38   150s]     Sources:                     pin clock
[03/19 12:46:38   150s]     Total number of sinks:       1723
[03/19 12:46:38   150s]     Delay constrained sinks:     1723
[03/19 12:46:38   150s]     Non-leaf sinks:              0
[03/19 12:46:38   150s]     Ignore pins:                 0
[03/19 12:46:38   150s]    Timing corner default_emulate_delay_corner:setup.late:
[03/19 12:46:38   150s]     Skew target:                 0.105ns
[03/19 12:46:38   150s]   
[03/19 12:46:38   150s]   Via Selection for Estimated Routes (rule default):
[03/19 12:46:38   150s]   
[03/19 12:46:38   150s]   --------------------------------------------------------------
[03/19 12:46:38   150s]   Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[03/19 12:46:38   150s]   Range                  (Ohm)    (fF)     (fs)     Only
[03/19 12:46:38   150s]   --------------------------------------------------------------
[03/19 12:46:38   150s]   M1-M2    VIA1_Y        5.962    0.046    0.272    false
[03/19 12:46:38   150s]   M2-M3    VIA2_small    5.962    0.038    0.228    false
[03/19 12:46:38   150s]   M2-M3    VIA2_south    5.962    0.069    0.410    true
[03/19 12:46:38   150s]   M3-M4    VIA3_small    5.962    0.038    0.228    false
[03/19 12:46:38   150s]   M3-M4    VIA3_west     5.962    0.069    0.410    true
[03/19 12:46:38   150s]   M4-M5    VIA4_small    5.962    0.038    0.226    false
[03/19 12:46:38   150s]   M4-M5    VIA4_south    5.962    0.068    0.407    true
[03/19 12:46:38   150s]   M5-M6    VIATP_X       1.987    0.069    0.137    false
[03/19 12:46:38   150s]   --------------------------------------------------------------
[03/19 12:46:38   150s]   
[03/19 12:46:38   150s] Validating CTS configuration done.
[03/19 12:46:38   150s] Adding driver cell for primary IO roots...
[03/19 12:46:38   150s] Maximizing clock DAG abstraction... 
[03/19 12:46:38   150s] Maximizing clock DAG abstraction done.
[03/19 12:46:38   150s] Synthesizing clock trees... 
[03/19 12:46:38   150s]   Merging duplicate siblings in DAG... 
[03/19 12:46:38   150s]     Resynthesising clock tree into netlist... 
[03/19 12:46:38   150s]     Resynthesising clock tree into netlist done.
[03/19 12:46:38   150s]     Summary of the merge of duplicate siblings
[03/19 12:46:38   150s]     
[03/19 12:46:38   150s]     ----------------------------------------------------------
[03/19 12:46:38   150s]     Description                          Number of occurrences
[03/19 12:46:38   150s]     ----------------------------------------------------------
[03/19 12:46:38   150s]     Total clock gates                              0
[03/19 12:46:38   150s]     Globally unique enables                        0
[03/19 12:46:38   150s]     Potentially mergeable clock gates              0
[03/19 12:46:38   150s]     Actually merged                                0
[03/19 12:46:38   150s]     ----------------------------------------------------------
[03/19 12:46:38   150s]     
[03/19 12:46:38   150s]     
[03/19 12:46:38   150s]     Disconnecting clock tree from netlist... 
[03/19 12:46:38   150s]     Disconnecting clock tree from netlist done.
[03/19 12:46:38   150s]   Merging duplicate siblings in DAG done.
[03/19 12:46:38   150s]   Clustering... 
[03/19 12:46:38   150s]     Clock DAG stats before clustering:
[03/19 12:46:38   150s]       cell counts    : b=0, i=0, cg=0, l=41, total=41
[03/19 12:46:38   150s]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=1134.454um^2
[03/19 12:46:38   150s]     Clustering clock_tree clock... 
[03/19 12:46:41   153s]     Clustering clock_tree clock done.
[03/19 12:46:41   153s]     Clock DAG stats after bottom-up phase:
[03/19 12:46:41   153s]       cell counts    : b=89, i=0, cg=0, l=41, total=130
[03/19 12:46:41   153s]       cell areas     : b=7387.783um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=8522.237um^2
[03/19 12:46:41   153s]     Legalizing clock trees... 
[03/19 12:46:41   153s]       Resynthesising clock tree into netlist... 
[03/19 12:46:41   153s]       Resynthesising clock tree into netlist done.
[03/19 12:46:41   153s] *** Starting refinePlace (0:02:33 mem=1455.9M) ***
[03/19 12:46:41   153s] Total net length = 5.688e+05 (3.158e+05 2.530e+05) (ext = 3.625e+04)
[03/19 12:46:41   153s] Starting refinePlace ...
[03/19 12:46:41   153s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 12:46:41   153s] default core: bins with density >  0.75 = 41.8 % ( 76 / 182 )
[03/19 12:46:41   153s] Density distribution unevenness ratio = 2.950%
[03/19 12:46:42   154s]   Spread Effort: high, pre-route mode, useDDP on.
[03/19 12:46:42   154s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=1455.9MB) @(0:02:33 - 0:02:33).
[03/19 12:46:42   154s] Move report: preRPlace moves 991 insts, mean move: 13.42 um, max move: 129.89 um
[03/19 12:46:42   154s] 	Max move on inst (U8_syscop_RC_CG_HIER_INST41/CTS_ccd_BUF_CLOCK_NODE_UID_A8a06): (345.24, 622.81) --> (382.41, 530.09)
[03/19 12:46:42   154s] 	Length: 27 sites, height: 1 rows, site name: core, cell type: BUX16
[03/19 12:46:42   154s] wireLenOptFixPriorityInst 1723 inst fixed
[03/19 12:46:42   154s] Move report: legalization moves 1020 insts, mean move: 15.43 um, max move: 76.22 um
[03/19 12:46:42   154s] 	Max move on inst (U8_syscop_scp_reg_reg[13][11]): (364.77, 617.93) --> (421.47, 598.41)
[03/19 12:46:42   154s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1455.9MB) @(0:02:33 - 0:02:34).
[03/19 12:46:42   154s] Move report: Detail placement moves 1610 insts, mean move: 17.50 um, max move: 129.89 um
[03/19 12:46:42   154s] 	Max move on inst (U8_syscop_RC_CG_HIER_INST41/CTS_ccd_BUF_CLOCK_NODE_UID_A8a06): (345.24, 622.81) --> (382.41, 530.09)
[03/19 12:46:42   154s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1455.9MB
[03/19 12:46:42   154s] Statistics of distance of Instance movement in refine placement:
[03/19 12:46:42   154s]   maximum (X+Y) =       129.89 um
[03/19 12:46:42   154s]   inst (U8_syscop_RC_CG_HIER_INST41/CTS_ccd_BUF_CLOCK_NODE_UID_A8a06) with max move: (345.24, 622.81) -> (382.41, 530.09)
[03/19 12:46:42   154s]   mean    (X+Y) =        17.50 um
[03/19 12:46:42   154s] Total instances flipped for legalization: 3
[03/19 12:46:42   154s] Summary Report:
[03/19 12:46:42   154s] Instances move: 1610 (out of 10475 movable)
[03/19 12:46:42   154s] Mean displacement: 17.50 um
[03/19 12:46:42   154s] Max displacement: 129.89 um (Instance: U8_syscop_RC_CG_HIER_INST41/CTS_ccd_BUF_CLOCK_NODE_UID_A8a06) ([03/19 12:46:42   154s] Total instances moved : 1610
345.24, 622.81) -> (382.41, 530.09)
[03/19 12:46:42   154s] 	Length: 27 sites, height: 1 rows, site name: core, cell type: BUX16
[03/19 12:46:42   154s] Total net length = 5.688e+05 (3.158e+05 2.530e+05) (ext = 3.625e+04)
[03/19 12:46:42   154s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1455.9MB) @(0:02:33 - 0:02:34).
[03/19 12:46:42   154s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1455.9MB
[03/19 12:46:42   154s] *** Finished refinePlace (0:02:34 mem=1455.9M) ***
[03/19 12:46:42   154s]       Disconnecting clock tree from netlist... 
[03/19 12:46:42   154s]       Disconnecting clock tree from netlist done.
[03/19 12:46:42   154s]       
[03/19 12:46:42   154s]       Clock tree legalization - Histogram:
[03/19 12:46:42   154s]       ====================================
[03/19 12:46:42   154s]       
[03/19 12:46:42   154s]       ------------------------------------
[03/19 12:46:42   154s]       Movement (um)        Number of cells
[03/19 12:46:42   154s]       ------------------------------------
[03/19 12:46:42   154s]       [0,12.989)                 160
[03/19 12:46:42   154s]       [12.989,25.978)             34
[03/19 12:46:42   154s]       [25.978,38.967)              7
[03/19 12:46:42   154s]       [38.967,51.956)             13
[03/19 12:46:42   154s]       [51.956,64.945)             39
[03/19 12:46:42   154s]       [64.945,77.934)             19
[03/19 12:46:42   154s]       [77.934,90.923)             16
[03/19 12:46:42   154s]       [90.923,103.912)             7
[03/19 12:46:42   154s]       [103.912,116.901)            6
[03/19 12:46:42   154s]       [116.901,129.89)             9
[03/19 12:46:42   154s]       ------------------------------------
[03/19 12:46:42   154s]       
[03/19 12:46:42   154s]       
[03/19 12:46:42   154s]       Clock tree legalization - Top 10 Movements:
[03/19 12:46:42   154s]       ===========================================
[03/19 12:46:42   154s]       
[03/19 12:46:42   154s]       ------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/19 12:46:42   154s]       Movement (um)    Desired              Achieved             Node
[03/19 12:46:42   154s]                        location             location             
[03/19 12:46:42   154s]       ------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/19 12:46:42   154s]          129.89        (356.570,626.035)    (393.740,533.315)    ccd clock buffer, uid:A8a06 (a lib_cell BUX16) at (382.410,530.090), in power domain auto-default
[03/19 12:46:42   154s]          126.94        (356.570,624.465)    (239.390,614.705)    ccd clock buffer, uid:A8a0a (a lib_cell BUX16) at (228.060,613.050), in power domain auto-default
[03/19 12:46:42   154s]          126.88        (345.240,622.810)    (345.240,495.930)    port_bit U7_banc_RC_CG_HIER_INST9/ck_out at (345.240,495.930), in power domain auto-default
[03/19 12:46:42   154s]          126.88        (356.570,624.465)    (356.570,497.585)    ccl clock buffer, uid:A8a2e (a lib_cell BUX16) at (345.240,495.930), in power domain auto-default
[03/19 12:46:42   154s]          125.03        (356.570,624.465)    (432.800,575.665)    ccd clock buffer, uid:A8a30 (a lib_cell BUX16) at (421.470,574.010), in power domain auto-default
[03/19 12:46:42   154s]          122.02        (356.570,626.035)    (317.510,543.075)    ccd clock buffer, uid:A8a34 (a lib_cell BUX16) at (306.180,539.850), in power domain auto-default
[03/19 12:46:42   154s]          120.13        (356.570,626.035)    (393.740,543.075)    ccd clock buffer, uid:A8a38 (a lib_cell BUX16) at (382.410,539.850), in power domain auto-default
[03/19 12:46:42   154s]          117.18        (356.570,624.465)    (239.390,624.465)    ccd clock buffer, uid:A8a3c (a lib_cell BUX16) at (228.060,622.810), in power domain auto-default
[03/19 12:46:42   154s]          117.12        (356.570,624.465)    (356.570,507.345)    ccd clock buffer, uid:A8a40 (a lib_cell BUX16) at (345.240,505.690), in power domain auto-default
[03/19 12:46:42   154s]          115.29        (356.570,624.465)    (471.860,624.465)    ccd clock buffer, uid:A8a44 (a lib_cell BUX16) at (460.530,622.810), in power domain auto-default
[03/19 12:46:42   154s]       ------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/19 12:46:42   154s]       
[03/19 12:46:42   154s]     Legalizing clock trees done.
[03/19 12:46:42   154s]     Clock DAG stats after 'Clustering':
[03/19 12:46:42   154s]       cell counts    : b=89, i=0, cg=0, l=41, total=130
[03/19 12:46:42   154s]       cell areas     : b=7387.783um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=8522.237um^2
[03/19 12:46:42   154s]       wire lengths   : top=0.000um, trunk=6997.977um, leaf=57434.682um, total=64432.659um
[03/19 12:46:42   154s]       capacitance    : wire=9.387pF, gate=10.811pF, total=20.198pF
[03/19 12:46:42   154s]       net violations : overSlew={25,0.016ns} average 0.016ns std.dev 0.000ns, overSlew (inc. unfixable)={25,0.016ns} average 0.016ns std.dev 0.000ns, underSlew={188,0.347ns} average 0.253ns std.dev 0.059ns
[03/19 12:46:42   154s]     Clock tree state after 'Clustering':
[03/19 12:46:42   154s]       clock_tree clock: worst slew is leaf(0.226),trunk(0.389),top(nil), margined worst slew is leaf(0.226),trunk(0.389),top(nil)
[03/19 12:46:42   155s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.151, max=0.575, avg=0.496, sd=0.057], skew [0.424 vs 0.105*, 60.2% {0.453, 0.506, 0.558}] (wid=0.090 ws=0.072) (gid=0.506 gs=0.375)
[03/19 12:46:42   155s]     Clock network insertion delays are now [0.151ns, 0.575ns] average 0.496ns std.dev 0.057ns
[03/19 12:46:42   155s]   Clustering done.
[03/19 12:46:42   155s]   Resynthesising clock tree into netlist... 
[03/19 12:46:42   155s]   Resynthesising clock tree into netlist done.
[03/19 12:46:42   155s]   Updating congestion map to accurately time the clock tree... *info: There are 10 candidate Buffer cells
[03/19 12:46:42   155s] *info: There are 13 candidate Inverter cells
[03/19 12:46:43   156s] 
[03/19 12:46:43   156s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'minimips' of instances=14571 and nets=12034 using extraction engine 'preRoute' .
[03/19 12:46:43   156s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/19 12:46:43   156s] Type 'man IMPEXT-3530' for more detail.
[03/19 12:46:43   156s] PreRoute RC Extraction called for design minimips.
[03/19 12:46:43   156s] RC Extraction called in multi-corner(1) mode.
[03/19 12:46:43   156s] RCMode: PreRoute
[03/19 12:46:43   156s]       RC Corner Indexes            0   
[03/19 12:46:43   156s] Capacitance Scaling Factor   : 1.00000 
[03/19 12:46:43   156s] Resistance Scaling Factor    : 1.00000 
[03/19 12:46:43   156s] Clock Cap. Scaling Factor    : 1.00000 
[03/19 12:46:43   156s] Clock Res. Scaling Factor    : 1.00000 
[03/19 12:46:43   156s] Shrink Factor                : 1.00000
[03/19 12:46:43   156s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/19 12:46:43   156s] Using capacitance table file ...
[03/19 12:46:43   156s] Updating RC grid for preRoute extraction ...
[03/19 12:46:43   156s] Initializing multi-corner capacitance tables ... 
[03/19 12:46:43   156s] Initializing multi-corner resistance tables ...
[03/19 12:46:44   156s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1458.691M)
[03/19 12:46:44   156s] 
[03/19 12:46:44   156s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[03/19 12:46:44   156s]   Updating congestion map to accurately time the clock tree done.
[03/19 12:46:44   156s]   Disconnecting clock tree from netlist... 
[03/19 12:46:44   156s]   Disconnecting clock tree from netlist done.
[03/19 12:46:44   156s]   Clock DAG stats After congestion update:
[03/19 12:46:44   156s]     cell counts    : b=89, i=0, cg=0, l=41, total=130
[03/19 12:46:44   156s]     cell areas     : b=7387.783um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=8522.237um^2
[03/19 12:46:44   156s]     wire lengths   : top=0.000um, trunk=6997.977um, leaf=57434.682um, total=64432.659um
[03/19 12:46:44   156s]     capacitance    : wire=9.533pF, gate=10.811pF, total=20.344pF
[03/19 12:46:44   156s]     net violations : overSlew={25,0.016ns} average 0.016ns std.dev 0.000ns, overSlew (inc. unfixable)={25,0.016ns} average 0.016ns std.dev 0.000ns, underSlew={188,0.347ns} average 0.253ns std.dev 0.059ns
[03/19 12:46:44   156s]   Clock tree state After congestion update:
[03/19 12:46:44   156s]     clock_tree clock: worst slew is leaf(0.227),trunk(0.389),top(nil), margined worst slew is leaf(0.227),trunk(0.389),top(nil)
[03/19 12:46:44   156s]     skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.151, max=0.577, avg=0.497, sd=0.057], skew [0.425 vs 0.105*, 59.9% {0.455, 0.507, 0.560}] (wid=0.090 ws=0.073) (gid=0.507 gs=0.376)
[03/19 12:46:44   156s]   Clock network insertion delays are now [0.151ns, 0.577ns] average 0.497ns std.dev 0.057ns
[03/19 12:46:44   156s]   Fixing clock tree slew time and max cap violations... 
[03/19 12:46:44   156s]     Fixing clock tree overload: 
[03/19 12:46:44   156s]     Fixing clock tree overload: .
[03/19 12:46:44   156s]     Fixing clock tree overload: ..
[03/19 12:46:44   156s]     Fixing clock tree overload: ...
[03/19 12:46:44   156s]     Fixing clock tree overload: ... 20% 
[03/19 12:46:44   156s]     Fixing clock tree overload: ... 20% .
[03/19 12:46:44   156s]     Fixing clock tree overload: ... 20% ..
[03/19 12:46:44   156s]     Fixing clock tree overload: ... 20% ...
[03/19 12:46:44   156s]     Fixing clock tree overload: ... 20% ... 40% 
[03/19 12:46:49   161s]     Fixing clock tree overload: ... 20% ... 40% .
[03/19 12:46:49   161s]     Fixing clock tree overload: ... 20% ... 40% ..
[03/19 12:46:49   161s]     Fixing clock tree overload: ... 20% ... 40% ...
[03/19 12:46:49   161s]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/19 12:46:49   161s]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/19 12:46:49   161s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/19 12:46:49   161s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/19 12:46:49   161s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/19 12:46:49   161s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/19 12:46:49   161s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/19 12:46:49   161s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/19 12:46:49   161s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/19 12:46:49   161s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/19 12:46:49   161s]       cell counts    : b=89, i=0, cg=0, l=41, total=130
[03/19 12:46:49   161s]       cell areas     : b=7258.658um^2, i=0.000um^2, cg=0.000um^2, l=980.734um^2, total=8239.392um^2
[03/19 12:46:49   161s]       wire lengths   : top=0.000um, trunk=7062.971um, leaf=57201.378um, total=64264.349um
[03/19 12:46:49   161s]       capacitance    : wire=9.509pF, gate=10.708pF, total=20.217pF
[03/19 12:46:49   161s]       net violations : underSlew={213,0.347ns} average 0.214ns std.dev 0.102ns
[03/19 12:46:49   161s]     Clock tree state after 'Fixing clock tree slew time and max cap violations':
[03/19 12:46:49   161s]       clock_tree clock: worst slew is leaf(0.321),trunk(0.372),top(nil), margined worst slew is leaf(0.321),trunk(0.372),top(nil)
[03/19 12:46:49   161s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.151, max=0.692, avg=0.518, sd=0.079], skew [0.540 vs 0.105*, 42.3% {0.455, 0.507, 0.560}] (wid=0.100 ws=0.083) (gid=0.621 gs=0.490)
[03/19 12:46:49   161s]     Clock network insertion delays are now [0.151ns, 0.692ns] average 0.518ns std.dev 0.079ns
[03/19 12:46:49   161s]   Fixing clock tree slew time and max cap violations done.
[03/19 12:46:49   161s]   Fixing clock tree slew time and max cap violations - detailed pass... 
[03/19 12:46:49   161s]     Fixing clock tree overload: 
[03/19 12:46:49   161s]     Fixing clock tree overload: .
[03/19 12:46:49   161s]     Fixing clock tree overload: ..
[03/19 12:46:49   161s]     Fixing clock tree overload: ...
[03/19 12:46:49   161s]     Fixing clock tree overload: ... 20% 
[03/19 12:46:49   161s]     Fixing clock tree overload: ... 20% .
[03/19 12:46:49   161s]     Fixing clock tree overload: ... 20% ..
[03/19 12:46:49   161s]     Fixing clock tree overload: ... 20% ...
[03/19 12:46:49   161s]     Fixing clock tree overload: ... 20% ... 40% 
[03/19 12:46:49   161s]     Fixing clock tree overload: ... 20% ... 40% .
[03/19 12:46:49   161s]     Fixing clock tree overload: ... 20% ... 40% ..
[03/19 12:46:49   161s]     Fixing clock tree overload: ... 20% ... 40% ...
[03/19 12:46:49   161s]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/19 12:46:49   161s]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/19 12:46:49   161s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/19 12:46:49   161s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/19 12:46:49   161s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/19 12:46:49   161s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/19 12:46:49   161s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/19 12:46:49   161s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/19 12:46:49   161s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/19 12:46:49   161s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/19 12:46:49   161s]       cell counts    : b=89, i=0, cg=0, l=41, total=130
[03/19 12:46:49   161s]       cell areas     : b=7258.658um^2, i=0.000um^2, cg=0.000um^2, l=980.734um^2, total=8239.392um^2
[03/19 12:46:49   161s]       wire lengths   : top=0.000um, trunk=7062.971um, leaf=57201.378um, total=64264.349um
[03/19 12:46:49   161s]       capacitance    : wire=9.509pF, gate=10.708pF, total=20.217pF
[03/19 12:46:49   161s]       net violations : underSlew={213,0.347ns} average 0.214ns std.dev 0.102ns
[03/19 12:46:49   161s]     Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/19 12:46:49   161s]       clock_tree clock: worst slew is leaf(0.321),trunk(0.372),top(nil), margined worst slew is leaf(0.321),trunk(0.372),top(nil)
[03/19 12:46:49   161s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.151, max=0.692, avg=0.518, sd=0.079], skew [0.540 vs 0.105*, 42.3% {0.455, 0.507, 0.560}] (wid=0.100 ws=0.083) (gid=0.621 gs=0.490)
[03/19 12:46:49   161s]     Clock network insertion delays are now [0.151ns, 0.692ns] average 0.518ns std.dev 0.079ns
[03/19 12:46:49   161s]   Fixing clock tree slew time and max cap violations - detailed pass done.
[03/19 12:46:49   161s]   Removing unnecessary root buffering... 
[03/19 12:46:49   161s]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/19 12:46:49   161s]       cell counts    : b=89, i=0, cg=0, l=41, total=130
[03/19 12:46:49   161s]       cell areas     : b=7258.658um^2, i=0.000um^2, cg=0.000um^2, l=980.734um^2, total=8239.392um^2
[03/19 12:46:49   161s]       wire lengths   : top=0.000um, trunk=7062.971um, leaf=57201.378um, total=64264.349um
[03/19 12:46:49   161s]       capacitance    : wire=9.509pF, gate=10.708pF, total=20.217pF
[03/19 12:46:49   161s]       net violations : underSlew={213,0.347ns} average 0.214ns std.dev 0.102ns
[03/19 12:46:49   161s]     Clock tree state after 'Removing unnecessary root buffering':
[03/19 12:46:49   161s]       clock_tree clock: worst slew is leaf(0.321),trunk(0.372),top(nil), margined worst slew is leaf(0.321),trunk(0.372),top(nil)
[03/19 12:46:49   162s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.151, max=0.692, avg=0.518, sd=0.079], skew [0.540 vs 0.105*, 42.3% {0.455, 0.507, 0.560}] (wid=0.100 ws=0.083) (gid=0.621 gs=0.490)
[03/19 12:46:49   162s]     Clock network insertion delays are now [0.151ns, 0.692ns] average 0.518ns std.dev 0.079ns
[03/19 12:46:49   162s]   Removing unnecessary root buffering done.
[03/19 12:46:49   162s]   Equalizing net lengths... 
[03/19 12:46:49   162s]     Clock DAG stats after 'Equalizing net lengths':
[03/19 12:46:49   162s]       cell counts    : b=89, i=0, cg=0, l=41, total=130
[03/19 12:46:49   162s]       cell areas     : b=7258.658um^2, i=0.000um^2, cg=0.000um^2, l=980.734um^2, total=8239.392um^2
[03/19 12:46:49   162s]       wire lengths   : top=0.000um, trunk=7062.971um, leaf=57201.378um, total=64264.349um
[03/19 12:46:49   162s]       capacitance    : wire=9.509pF, gate=10.708pF, total=20.217pF
[03/19 12:46:49   162s]       net violations : underSlew={213,0.347ns} average 0.214ns std.dev 0.102ns
[03/19 12:46:49   162s]     Clock tree state after 'Equalizing net lengths':
[03/19 12:46:49   162s]       clock_tree clock: worst slew is leaf(0.321),trunk(0.372),top(nil), margined worst slew is leaf(0.321),trunk(0.372),top(nil)
[03/19 12:46:49   162s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.151, max=0.692, avg=0.518, sd=0.079], skew [0.540 vs 0.105*, 42.3% {0.455, 0.507, 0.560}] (wid=0.100 ws=0.083) (gid=0.621 gs=0.490)
[03/19 12:46:49   162s]     Clock network insertion delays are now [0.151ns, 0.692ns] average 0.518ns std.dev 0.079ns
[03/19 12:46:49   162s]   Equalizing net lengths done.
[03/19 12:46:49   162s]   Reducing insertion delay 1... 
[03/19 12:46:50   162s]     Clock DAG stats after 'Reducing insertion delay 1':
[03/19 12:46:50   162s]       cell counts    : b=91, i=0, cg=0, l=41, total=132
[03/19 12:46:50   162s]       cell areas     : b=7317.072um^2, i=0.000um^2, cg=0.000um^2, l=980.734um^2, total=8297.806um^2
[03/19 12:46:50   162s]       wire lengths   : top=0.000um, trunk=7129.779um, leaf=57201.378um, total=64331.157um
[03/19 12:46:50   162s]       capacitance    : wire=9.519pF, gate=10.734pF, total=20.253pF
[03/19 12:46:50   162s]       net violations : underSlew={215,0.347ns} average 0.217ns std.dev 0.101ns
[03/19 12:46:50   162s]     Clock tree state after 'Reducing insertion delay 1':
[03/19 12:46:50   162s]       clock_tree clock: worst slew is leaf(0.321),trunk(0.372),top(nil), margined worst slew is leaf(0.321),trunk(0.372),top(nil)
[03/19 12:46:50   162s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.151, max=0.642, avg=0.517, sd=0.077], skew [0.491 vs 0.105*, 42.3% {0.455, 0.507, 0.560}] (wid=0.100 ws=0.083) (gid=0.572 gs=0.441)
[03/19 12:46:50   162s]     Clock network insertion delays are now [0.151ns, 0.642ns] average 0.517ns std.dev 0.077ns
[03/19 12:46:50   162s]   Reducing insertion delay 1 done.
[03/19 12:46:50   162s]   Removing longest path buffering... 
[03/19 12:46:50   162s]     Clock DAG stats after removing longest path buffering:
[03/19 12:46:50   162s]       cell counts    : b=91, i=0, cg=0, l=41, total=132
[03/19 12:46:50   162s]       cell areas     : b=7317.072um^2, i=0.000um^2, cg=0.000um^2, l=980.734um^2, total=8297.806um^2
[03/19 12:46:50   162s]       wire lengths   : top=0.000um, trunk=7129.779um, leaf=57201.378um, total=64331.157um
[03/19 12:46:50   162s]       capacitance    : wire=9.519pF, gate=10.734pF, total=20.253pF
[03/19 12:46:50   162s]       net violations : underSlew={215,0.347ns} average 0.217ns std.dev 0.101ns
[03/19 12:46:50   162s]     Clock tree state after removing longest path buffering:
[03/19 12:46:50   162s]       clock_tree clock: worst slew is leaf(0.321),trunk(0.372),top(nil), margined worst slew is leaf(0.321),trunk(0.372),top(nil)
[03/19 12:46:50   162s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.151, max=0.642, avg=0.517, sd=0.077], skew [0.491 vs 0.105*, 42.3% {0.455, 0.507, 0.560}] (wid=0.100 ws=0.083) (gid=0.572 gs=0.441)
[03/19 12:46:50   162s]     Clock network insertion delays are now [0.151ns, 0.642ns] average 0.517ns std.dev 0.077ns
[03/19 12:46:50   162s]     Clock DAG stats after 'Removing longest path buffering':
[03/19 12:46:50   162s]       cell counts    : b=91, i=0, cg=0, l=41, total=132
[03/19 12:46:50   162s]       cell areas     : b=7317.072um^2, i=0.000um^2, cg=0.000um^2, l=980.734um^2, total=8297.806um^2
[03/19 12:46:50   162s]       wire lengths   : top=0.000um, trunk=7129.779um, leaf=57201.378um, total=64331.157um
[03/19 12:46:50   162s]       capacitance    : wire=9.519pF, gate=10.734pF, total=20.253pF
[03/19 12:46:50   162s]       net violations : underSlew={215,0.347ns} average 0.217ns std.dev 0.101ns
[03/19 12:46:50   162s]     Clock tree state after 'Removing longest path buffering':
[03/19 12:46:50   162s]       clock_tree clock: worst slew is leaf(0.321),trunk(0.372),top(nil), margined worst slew is leaf(0.321),trunk(0.372),top(nil)
[03/19 12:46:50   163s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.151, max=0.642, avg=0.517, sd=0.077], skew [0.491 vs 0.105*, 42.3% {0.455, 0.507, 0.560}] (wid=0.100 ws=0.083) (gid=0.572 gs=0.441)
[03/19 12:46:50   163s]     Clock network insertion delays are now [0.151ns, 0.642ns] average 0.517ns std.dev 0.077ns
[03/19 12:46:50   163s]   Removing longest path buffering done.
[03/19 12:46:50   163s]   Reducing insertion delay 2... 
[03/19 12:46:54   167s]     Path optimization required 610 stage delay updates 
[03/19 12:46:54   167s]     Clock DAG stats after 'Reducing insertion delay 2':
[03/19 12:46:54   167s]       cell counts    : b=91, i=0, cg=0, l=41, total=132
[03/19 12:46:54   167s]       cell areas     : b=7270.956um^2, i=0.000um^2, cg=0.000um^2, l=986.882um^2, total=8257.838um^2
[03/19 12:46:54   167s]       wire lengths   : top=0.000um, trunk=7078.119um, leaf=57233.480um, total=64311.599um
[03/19 12:46:54   167s]       capacitance    : wire=9.516pF, gate=10.712pF, total=20.228pF
[03/19 12:46:54   167s]       net violations : underSlew={215,0.347ns} average 0.219ns std.dev 0.097ns
[03/19 12:46:54   167s]     Clock tree state after 'Reducing insertion delay 2':
[03/19 12:46:54   167s]       clock_tree clock: worst slew is leaf(0.322),trunk(0.360),top(nil), margined worst slew is leaf(0.322),trunk(0.360),top(nil)
[03/19 12:46:54   167s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.151, max=0.630, avg=0.514, sd=0.074], skew [0.479 vs 0.105*, 42.7% {0.455, 0.507, 0.560}] (wid=0.088 ws=0.071) (gid=0.576 gs=0.445)
[03/19 12:46:55   167s]     Clock network insertion delays are now [0.151ns, 0.630ns] average 0.514ns std.dev 0.074ns
[03/19 12:46:55   167s]   Reducing insertion delay 2 done.
[03/19 12:46:55   167s]   Reducing clock tree power 1... 
[03/19 12:46:55   167s]     Resizing gates: 
[03/19 12:46:55   167s]     Resizing gates: .
[03/19 12:46:55   167s]     Resizing gates: ..
[03/19 12:46:55   167s]     Resizing gates: ...
[03/19 12:46:55   167s]     Resizing gates: ... 20% 
[03/19 12:46:55   168s]     Resizing gates: ... 20% .
[03/19 12:46:56   168s]     Resizing gates: ... 20% ..
[03/19 12:47:00   172s]     Resizing gates: ... 20% ...
[03/19 12:47:03   175s]     Resizing gates: ... 20% ... 40% 
[03/19 12:47:04   176s]     Resizing gates: ... 20% ... 40% .
[03/19 12:47:04   176s]     Resizing gates: ... 20% ... 40% ..
[03/19 12:47:05   177s]     Resizing gates: ... 20% ... 40% ...
[03/19 12:47:08   180s]     Resizing gates: ... 20% ... 40% ... 60% 
[03/19 12:47:09   181s]     Resizing gates: ... 20% ... 40% ... 60% .
[03/19 12:47:09   181s]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/19 12:47:09   182s]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/19 12:47:10   182s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/19 12:47:10   182s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/19 12:47:10   182s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/19 12:47:10   182s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/19 12:47:10   183s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/19 12:47:10   183s]     Clock DAG stats after 'Reducing clock tree power 1':
[03/19 12:47:10   183s]       cell counts    : b=91, i=0, cg=0, l=41, total=132
[03/19 12:47:10   183s]       cell areas     : b=4221.151um^2, i=0.000um^2, cg=0.000um^2, l=866.981um^2, total=5088.132um^2
[03/19 12:47:10   183s]       wire lengths   : top=0.000um, trunk=7136.086um, leaf=57310.988um, total=64447.074um
[03/19 12:47:10   183s]       capacitance    : wire=9.535pF, gate=9.147pF, total=18.683pF
[03/19 12:47:10   183s]       net violations : underSlew={215,0.350ns} average 0.162ns std.dev 0.099ns
[03/19 12:47:10   183s]     Clock tree state after 'Reducing clock tree power 1':
[03/19 12:47:10   183s]       clock_tree clock: worst slew is leaf(0.364),trunk(0.280),top(nil), margined worst slew is leaf(0.364),trunk(0.280),top(nil)
[03/19 12:47:10   183s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.282, max=0.608, avg=0.559, sd=0.051], skew [0.326 vs 0.105*, 92.9% {0.518, 0.570, 0.608}] (wid=0.086 ws=0.071) (gid=0.553 gs=0.308)
[03/19 12:47:10   183s]     Clock network insertion delays are now [0.282ns, 0.608ns] average 0.559ns std.dev 0.051ns
[03/19 12:47:10   183s]   Reducing clock tree power 1 done.
[03/19 12:47:10   183s]   Reducing clock tree power 2... 
[03/19 12:47:13   185s]     Path optimization required 162 stage delay updates 
[03/19 12:47:13   185s]     Clock DAG stats after 'Reducing clock tree power 2':
[03/19 12:47:13   185s]       cell counts    : b=91, i=0, cg=0, l=41, total=132
[03/19 12:47:13   185s]       cell areas     : b=4221.151um^2, i=0.000um^2, cg=0.000um^2, l=866.981um^2, total=5088.132um^2
[03/19 12:47:13   185s]       wire lengths   : top=0.000um, trunk=7148.954um, leaf=57193.868um, total=64342.822um
[03/19 12:47:13   185s]       capacitance    : wire=9.521pF, gate=9.147pF, total=18.668pF
[03/19 12:47:13   185s]       net violations : underSlew={215,0.353ns} average 0.161ns std.dev 0.099ns
[03/19 12:47:13   185s]     Clock tree state after 'Reducing clock tree power 2':
[03/19 12:47:13   185s]       clock_tree clock: worst slew is leaf(0.364),trunk(0.280),top(nil), margined worst slew is leaf(0.364),trunk(0.280),top(nil)
[03/19 12:47:13   185s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.282, max=0.606, avg=0.561, sd=0.052], skew [0.324 vs 0.105*, 92.7% {0.521, 0.574, 0.606}] (wid=0.086 ws=0.070) (gid=0.552 gs=0.308)
[03/19 12:47:13   185s]     Clock network insertion delays are now [0.282ns, 0.606ns] average 0.561ns std.dev 0.052ns
[03/19 12:47:13   185s]   Reducing clock tree power 2 done.
[03/19 12:47:13   185s]   Approximately balancing fragments step... 
[03/19 12:47:13   185s]     Resolving skew group constraints... 
[03/19 12:47:13   185s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/19 12:47:13   185s]     Resolving skew group constraints done.
[03/19 12:47:13   185s]     Approximately balancing fragments... 
[03/19 12:47:13   185s]       Approximately balancing fragments, wire and cell delays, iteration 1... 
[03/19 12:47:45   217s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/19 12:47:45   217s]           cell counts    : b=198, i=0, cg=0, l=41, total=239
[03/19 12:47:45   217s]           cell areas     : b=5770.649um^2, i=0.000um^2, cg=0.000um^2, l=866.981um^2, total=6637.630um^2
[03/19 12:47:45   217s]           wire lengths   : top=0.000um, trunk=15543.601um, leaf=56695.261um, total=72238.862um
[03/19 12:47:45   217s]           capacitance    : wire=10.675pF, gate=9.573pF, total=20.247pF
[03/19 12:47:45   217s]           net violations : underSlew={322,0.353ns} average 0.204ns std.dev 0.097ns
[03/19 12:47:45   217s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/19 12:47:45   217s]       Approximately balancing fragments, wire and cell delays, iteration 2... 
[03/19 12:47:45   217s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[03/19 12:47:45   217s]           cell counts    : b=198, i=0, cg=0, l=41, total=239
[03/19 12:47:45   217s]           cell areas     : b=5770.649um^2, i=0.000um^2, cg=0.000um^2, l=866.981um^2, total=6637.630um^2
[03/19 12:47:45   217s]           wire lengths   : top=0.000um, trunk=15543.601um, leaf=56695.261um, total=72238.862um
[03/19 12:47:45   217s]           capacitance    : wire=10.675pF, gate=9.573pF, total=20.247pF
[03/19 12:47:45   217s]           net violations : underSlew={322,0.353ns} average 0.204ns std.dev 0.097ns
[03/19 12:47:45   217s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[03/19 12:47:45   217s]     Approximately balancing fragments done.
[03/19 12:47:45   217s]     Clock DAG stats after 'Approximately balancing fragments step':
[03/19 12:47:45   217s]       cell counts    : b=198, i=0, cg=0, l=41, total=239
[03/19 12:47:45   217s]       cell areas     : b=5770.649um^2, i=0.000um^2, cg=0.000um^2, l=866.981um^2, total=6637.630um^2
[03/19 12:47:45   217s]       wire lengths   : top=0.000um, trunk=15543.601um, leaf=56695.261um, total=72238.862um
[03/19 12:47:45   217s]       capacitance    : wire=10.675pF, gate=9.573pF, total=20.247pF
[03/19 12:47:45   217s]       net violations : underSlew={322,0.353ns} average 0.204ns std.dev 0.097ns
[03/19 12:47:45   217s]     Clock tree state after 'Approximately balancing fragments step':
[03/19 12:47:45   217s]       clock_tree clock: worst slew is leaf(0.364),trunk(0.373),top(nil), margined worst slew is leaf(0.364),trunk(0.373),top(nil)
[03/19 12:47:45   217s]     Clock network insertion delays are now [0.502ns, 0.602ns] average 0.563ns std.dev 0.024ns
[03/19 12:47:45   217s]   Approximately balancing fragments step done.
[03/19 12:47:45   217s]   Clock DAG stats after Approximately balancing fragments:
[03/19 12:47:45   217s]     cell counts    : b=198, i=0, cg=0, l=41, total=239
[03/19 12:47:45   217s]     cell areas     : b=5770.649um^2, i=0.000um^2, cg=0.000um^2, l=866.981um^2, total=6637.630um^2
[03/19 12:47:45   217s]     wire lengths   : top=0.000um, trunk=15543.601um, leaf=56695.261um, total=72238.862um
[03/19 12:47:45   217s]     capacitance    : wire=10.675pF, gate=9.573pF, total=20.247pF
[03/19 12:47:45   217s]     net violations : underSlew={322,0.353ns} average 0.204ns std.dev 0.097ns
[03/19 12:47:45   217s]   Clock tree state after Approximately balancing fragments:
[03/19 12:47:45   217s]     clock_tree clock: worst slew is leaf(0.364),trunk(0.373),top(nil), margined worst slew is leaf(0.364),trunk(0.373),top(nil)
[03/19 12:47:45   217s]     skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.502, max=0.602, avg=0.563, sd=0.024], skew [0.099 vs 0.105, 98.2% {0.514, 0.567, 0.602}] (wid=0.068 ws=0.059) (gid=0.571 gs=0.103)
[03/19 12:47:45   217s]   Clock network insertion delays are now [0.502ns, 0.602ns] average 0.563ns std.dev 0.024ns
[03/19 12:47:45   217s]   Improving fragments clock skew... 
[03/19 12:47:45   217s]     Clock DAG stats after 'Improving fragments clock skew':
[03/19 12:47:45   217s]       cell counts    : b=198, i=0, cg=0, l=41, total=239
[03/19 12:47:45   217s]       cell areas     : b=5770.649um^2, i=0.000um^2, cg=0.000um^2, l=866.981um^2, total=6637.630um^2
[03/19 12:47:45   217s]       wire lengths   : top=0.000um, trunk=15543.601um, leaf=56695.261um, total=72238.862um
[03/19 12:47:45   217s]       capacitance    : wire=10.675pF, gate=9.573pF, total=20.247pF
[03/19 12:47:45   217s]       net violations : underSlew={322,0.353ns} average 0.204ns std.dev 0.097ns
[03/19 12:47:45   217s]     Clock tree state after 'Improving fragments clock skew':
[03/19 12:47:45   217s]       clock_tree clock: worst slew is leaf(0.364),trunk(0.373),top(nil), margined worst slew is leaf(0.364),trunk(0.373),top(nil)
[03/19 12:47:45   217s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.502, max=0.602, avg=0.563, sd=0.024], skew [0.099 vs 0.105, 98.2% {0.514, 0.567, 0.602}] (wid=0.068 ws=0.059) (gid=0.571 gs=0.103)
[03/19 12:47:45   217s]     Clock network insertion delays are now [0.502ns, 0.602ns] average 0.563ns std.dev 0.024ns
[03/19 12:47:45   217s]   Improving fragments clock skew done.
[03/19 12:47:45   217s]   Approximately balancing step... 
[03/19 12:47:45   217s]     Resolving skew group constraints... 
[03/19 12:47:45   217s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/19 12:47:45   217s]     Resolving skew group constraints done.
[03/19 12:47:45   217s]     Approximately balancing... 
[03/19 12:47:45   217s]       Approximately balancing, wire and cell delays, iteration 1... 
[03/19 12:47:45   218s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/19 12:47:45   218s]           cell counts    : b=198, i=0, cg=0, l=41, total=239
[03/19 12:47:45   218s]           cell areas     : b=5770.649um^2, i=0.000um^2, cg=0.000um^2, l=866.981um^2, total=6637.630um^2
[03/19 12:47:45   218s]           wire lengths   : top=0.000um, trunk=15543.601um, leaf=56695.261um, total=72238.862um
[03/19 12:47:45   218s]           capacitance    : wire=10.675pF, gate=9.573pF, total=20.247pF
[03/19 12:47:45   218s]           net violations : underSlew={322,0.353ns} average 0.204ns std.dev 0.097ns
[03/19 12:47:45   218s]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/19 12:47:45   218s]     Approximately balancing done.
[03/19 12:47:46   218s]     Clock DAG stats after 'Approximately balancing step':
[03/19 12:47:46   218s]       cell counts    : b=198, i=0, cg=0, l=41, total=239
[03/19 12:47:46   218s]       cell areas     : b=5770.649um^2, i=0.000um^2, cg=0.000um^2, l=866.981um^2, total=6637.630um^2
[03/19 12:47:46   218s]       wire lengths   : top=0.000um, trunk=15543.601um, leaf=56695.261um, total=72238.862um
[03/19 12:47:46   218s]       capacitance    : wire=10.675pF, gate=9.573pF, total=20.247pF
[03/19 12:47:46   218s]       net violations : underSlew={322,0.353ns} average 0.204ns std.dev 0.097ns
[03/19 12:47:46   218s]     Clock tree state after 'Approximately balancing step':
[03/19 12:47:46   218s]       clock_tree clock: worst slew is leaf(0.364),trunk(0.373),top(nil), margined worst slew is leaf(0.364),trunk(0.373),top(nil)
[03/19 12:47:46   218s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.502, max=0.602, avg=0.563, sd=0.024], skew [0.099 vs 0.105, 98.2% {0.514, 0.567, 0.602}] (wid=0.068 ws=0.059) (gid=0.571 gs=0.103)
[03/19 12:47:46   218s]     Clock network insertion delays are now [0.502ns, 0.602ns] average 0.563ns std.dev 0.024ns
[03/19 12:47:46   218s]   Approximately balancing step done.
[03/19 12:47:46   218s]   Fixing clock tree overload... 
[03/19 12:47:46   218s]     Fixing clock tree overload: 
[03/19 12:47:46   218s]     Fixing clock tree overload: .
[03/19 12:47:46   218s]     Fixing clock tree overload: ..
[03/19 12:47:46   218s]     Fixing clock tree overload: ...
[03/19 12:47:46   218s]     Fixing clock tree overload: ... 20% 
[03/19 12:47:46   218s]     Fixing clock tree overload: ... 20% .
[03/19 12:47:46   218s]     Fixing clock tree overload: ... 20% ..
[03/19 12:47:46   218s]     Fixing clock tree overload: ... 20% ...
[03/19 12:47:46   218s]     Fixing clock tree overload: ... 20% ... 40% 
[03/19 12:47:46   218s]     Fixing clock tree overload: ... 20% ... 40% .
[03/19 12:47:46   218s]     Fixing clock tree overload: ... 20% ... 40% ..
[03/19 12:47:46   218s]     Fixing clock tree overload: ... 20% ... 40% ...
[03/19 12:47:46   218s]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/19 12:47:46   218s]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/19 12:47:46   218s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/19 12:47:46   218s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/19 12:47:46   218s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/19 12:47:46   218s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/19 12:47:46   218s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/19 12:47:46   218s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/19 12:47:46   218s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/19 12:47:46   218s]     Clock DAG stats after 'Fixing clock tree overload':
[03/19 12:47:46   218s]       cell counts    : b=198, i=0, cg=0, l=41, total=239
[03/19 12:47:46   218s]       cell areas     : b=5770.649um^2, i=0.000um^2, cg=0.000um^2, l=866.981um^2, total=6637.630um^2
[03/19 12:47:46   218s]       wire lengths   : top=0.000um, trunk=15543.601um, leaf=56695.261um, total=72238.862um
[03/19 12:47:46   218s]       capacitance    : wire=10.675pF, gate=9.573pF, total=20.247pF
[03/19 12:47:46   218s]       net violations : underSlew={322,0.353ns} average 0.204ns std.dev 0.097ns
[03/19 12:47:46   218s]     Clock tree state after 'Fixing clock tree overload':
[03/19 12:47:46   218s]       clock_tree clock: worst slew is leaf(0.364),trunk(0.373),top(nil), margined worst slew is leaf(0.364),trunk(0.373),top(nil)
[03/19 12:47:46   218s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.502, max=0.602, avg=0.563, sd=0.024], skew [0.099 vs 0.105, 98.2% {0.514, 0.567, 0.602}] (wid=0.068 ws=0.059) (gid=0.571 gs=0.103)
[03/19 12:47:46   218s]     Clock network insertion delays are now [0.502ns, 0.602ns] average 0.563ns std.dev 0.024ns
[03/19 12:47:46   218s]   Fixing clock tree overload done.
[03/19 12:47:46   218s]   Approximately balancing paths... 
[03/19 12:47:46   218s]     Added 0 buffers.
[03/19 12:47:46   218s]     Clock DAG stats after 'Approximately balancing paths':
[03/19 12:47:46   218s]       cell counts    : b=198, i=0, cg=0, l=41, total=239
[03/19 12:47:46   218s]       cell areas     : b=5770.649um^2, i=0.000um^2, cg=0.000um^2, l=866.981um^2, total=6637.630um^2
[03/19 12:47:46   218s]       wire lengths   : top=0.000um, trunk=15543.601um, leaf=56695.261um, total=72238.862um
[03/19 12:47:46   218s]       capacitance    : wire=10.675pF, gate=9.573pF, total=20.247pF
[03/19 12:47:46   218s]       net violations : underSlew={322,0.353ns} average 0.204ns std.dev 0.097ns
[03/19 12:47:46   218s]     Clock tree state after 'Approximately balancing paths':
[03/19 12:47:46   218s]       clock_tree clock: worst slew is leaf(0.364),trunk(0.373),top(nil), margined worst slew is leaf(0.364),trunk(0.373),top(nil)
[03/19 12:47:46   218s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.502, max=0.602, avg=0.563, sd=0.024], skew [0.099 vs 0.105, 98.2% {0.514, 0.567, 0.602}] (wid=0.068 ws=0.059) (gid=0.571 gs=0.103)
[03/19 12:47:46   218s]     Clock network insertion delays are now [0.502ns, 0.602ns] average 0.563ns std.dev 0.024ns
[03/19 12:47:46   218s]   Approximately balancing paths done.
[03/19 12:47:46   218s]   Resynthesising clock tree into netlist... 
[03/19 12:47:46   218s]   Resynthesising clock tree into netlist done.
[03/19 12:47:46   218s]   Updating congestion map to accurately time the clock tree... 
[03/19 12:47:46   219s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'minimips' of instances=14680 and nets=12143 using extraction engine 'preRoute' .
[03/19 12:47:46   219s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/19 12:47:46   219s] Type 'man IMPEXT-3530' for more detail.
[03/19 12:47:46   219s] PreRoute RC Extraction called for design minimips.
[03/19 12:47:46   219s] RC Extraction called in multi-corner(1) mode.
[03/19 12:47:46   219s] RCMode: PreRoute
[03/19 12:47:46   219s]       RC Corner Indexes            0   
[03/19 12:47:46   219s] Capacitance Scaling Factor   : 1.00000 
[03/19 12:47:46   219s] Resistance Scaling Factor    : 1.00000 
[03/19 12:47:46   219s] Clock Cap. Scaling Factor    : 1.00000 
[03/19 12:47:46   219s] Clock Res. Scaling Factor    : 1.00000 
[03/19 12:47:46   219s] Shrink Factor                : 1.00000
[03/19 12:47:46   219s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/19 12:47:46   219s] Using capacitance table file ...
[03/19 12:47:46   219s] Updating RC grid for preRoute extraction ...
[03/19 12:47:46   219s] Initializing multi-corner capacitance tables ... 
[03/19 12:47:46   219s] Initializing multi-corner resistance tables ...
[03/19 12:47:46   219s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1411.820M)
[03/19 12:47:46   219s] 
[03/19 12:47:46   219s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[03/19 12:47:46   219s]   Updating congestion map to accurately time the clock tree done.
[03/19 12:47:46   219s]   Disconnecting clock tree from netlist... 
[03/19 12:47:46   219s]   Disconnecting clock tree from netlist done.
[03/19 12:47:47   219s]   Clock DAG stats After congestion update:
[03/19 12:47:47   219s]     cell counts    : b=198, i=0, cg=0, l=41, total=239
[03/19 12:47:47   219s]     cell areas     : b=5770.649um^2, i=0.000um^2, cg=0.000um^2, l=866.981um^2, total=6637.630um^2
[03/19 12:47:47   219s]     wire lengths   : top=0.000um, trunk=15543.601um, leaf=56695.261um, total=72238.862um
[03/19 12:47:47   219s]     capacitance    : wire=10.686pF, gate=9.573pF, total=20.259pF
[03/19 12:47:47   219s]     net violations : overSlew={1,0.000ns} average 0.000ns std.dev 0.000ns, overSlew (inc. unfixable)={1,0.000ns} average 0.000ns std.dev 0.000ns, underSlew={321,0.353ns} average 0.205ns std.dev 0.097ns
[03/19 12:47:47   219s]   Clock tree state After congestion update:
[03/19 12:47:47   219s]     clock_tree clock: worst slew is leaf(0.364),trunk(0.373),top(nil), margined worst slew is leaf(0.364),trunk(0.373),top(nil)
[03/19 12:47:47   219s]     skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.503, max=0.602, avg=0.563, sd=0.024], skew [0.099 vs 0.105, 98.1% {0.515, 0.567, 0.602}] (wid=0.069 ws=0.059) (gid=0.572 gs=0.103)
[03/19 12:47:47   219s]   Clock network insertion delays are now [0.503ns, 0.602ns] average 0.563ns std.dev 0.024ns
[03/19 12:47:47   219s]   Improving clock skew... 
[03/19 12:47:47   219s]     Clock DAG stats after 'Improving clock skew':
[03/19 12:47:47   219s]       cell counts    : b=198, i=0, cg=0, l=41, total=239
[03/19 12:47:47   219s]       cell areas     : b=5770.649um^2, i=0.000um^2, cg=0.000um^2, l=866.981um^2, total=6637.630um^2
[03/19 12:47:47   219s]       wire lengths   : top=0.000um, trunk=15543.601um, leaf=56695.261um, total=72238.862um
[03/19 12:47:47   219s]       capacitance    : wire=10.686pF, gate=9.573pF, total=20.259pF
[03/19 12:47:47   219s]       net violations : overSlew (inc. unfixable)={1,0.000ns} average 0.000ns std.dev 0.000ns, underSlew={322,0.353ns} average 0.204ns std.dev 0.097ns
[03/19 12:47:47   219s]     Clock tree state after 'Improving clock skew':
[03/19 12:47:47   219s]       clock_tree clock: worst slew is leaf(0.364),trunk(0.373),top(nil), margined worst slew is leaf(0.364),trunk(0.373),top(nil)
[03/19 12:47:47   219s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.503, max=0.602, avg=0.563, sd=0.024], skew [0.099 vs 0.105, 98.1% {0.515, 0.567, 0.602}] (wid=0.069 ws=0.059) (gid=0.572 gs=0.103)
[03/19 12:47:47   219s]     Clock network insertion delays are now [0.503ns, 0.602ns] average 0.563ns std.dev 0.024ns
[03/19 12:47:47   219s]   Improving clock skew done.
[03/19 12:47:47   219s]   Reducing clock tree power 3... 
[03/19 12:47:47   219s]     Initial gate capacitance is (rise=9.573pF fall=9.573pF).
[03/19 12:47:47   219s]     Resizing gates: 
[03/19 12:47:48   220s]     Resizing gates: .
[03/19 12:47:48   220s]     Resizing gates: ..
[03/19 12:47:48   220s]     Resizing gates: ...
[03/19 12:47:48   221s]     Resizing gates: ... 20% 
[03/19 12:47:49   221s]     Resizing gates: ... 20% .
[03/19 12:47:49   221s]     Resizing gates: ... 20% ..
[03/19 12:47:49   221s]     Resizing gates: ... 20% ...
[03/19 12:47:49   221s]     Resizing gates: ... 20% ... 40% 
[03/19 12:47:49   221s]     Resizing gates: ... 20% ... 40% .
[03/19 12:47:49   221s]     Resizing gates: ... 20% ... 40% ..
[03/19 12:47:49   221s]     Resizing gates: ... 20% ... 40% ...
[03/19 12:47:49   221s]     Resizing gates: ... 20% ... 40% ... 60% 
[03/19 12:47:49   221s]     Resizing gates: ... 20% ... 40% ... 60% .
[03/19 12:47:49   222s]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/19 12:47:49   222s]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/19 12:47:50   222s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/19 12:47:50   222s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/19 12:47:50   222s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/19 12:47:50   222s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/19 12:47:50   222s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/19 12:47:50   222s]     Iteration 1: gate capacitance is (rise=8.514pF fall=8.514pF).
[03/19 12:47:50   222s]     Resizing gates: 
[03/19 12:47:50   222s]     Resizing gates: .
[03/19 12:47:50   223s]     Resizing gates: ..
[03/19 12:47:51   223s]     Resizing gates: ...
[03/19 12:47:51   223s]     Resizing gates: ... 20% 
[03/19 12:47:51   223s]     Resizing gates: ... 20% .
[03/19 12:47:51   223s]     Resizing gates: ... 20% ..
[03/19 12:47:51   223s]     Resizing gates: ... 20% ...
[03/19 12:47:51   223s]     Resizing gates: ... 20% ... 40% 
[03/19 12:47:51   224s]     Resizing gates: ... 20% ... 40% .
[03/19 12:47:51   224s]     Resizing gates: ... 20% ... 40% ..
[03/19 12:47:52   224s]     Resizing gates: ... 20% ... 40% ...
[03/19 12:47:52   224s]     Resizing gates: ... 20% ... 40% ... 60% 
[03/19 12:47:52   224s]     Resizing gates: ... 20% ... 40% ... 60% .
[03/19 12:47:52   224s]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/19 12:47:52   224s]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/19 12:47:52   224s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/19 12:47:52   224s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/19 12:47:52   224s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/19 12:47:52   224s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/19 12:47:52   224s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/19 12:47:52   224s]     Iteration 2: gate capacitance is (rise=8.389pF fall=8.389pF).
[03/19 12:47:52   224s]     Resizing gates: 
[03/19 12:47:53   225s]     Resizing gates: .
[03/19 12:47:53   225s]     Resizing gates: ..
[03/19 12:47:53   225s]     Resizing gates: ...
[03/19 12:47:53   225s]     Resizing gates: ... 20% 
[03/19 12:47:53   225s]     Resizing gates: ... 20% .
[03/19 12:47:53   225s]     Resizing gates: ... 20% ..
[03/19 12:47:53   226s]     Resizing gates: ... 20% ...
[03/19 12:47:53   226s]     Resizing gates: ... 20% ... 40% 
[03/19 12:47:54   226s]     Resizing gates: ... 20% ... 40% .
[03/19 12:47:54   226s]     Resizing gates: ... 20% ... 40% ..
[03/19 12:47:54   226s]     Resizing gates: ... 20% ... 40% ...
[03/19 12:47:54   226s]     Resizing gates: ... 20% ... 40% ... 60% 
[03/19 12:47:54   226s]     Resizing gates: ... 20% ... 40% ... 60% .
[03/19 12:47:54   226s]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/19 12:47:54   226s]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/19 12:47:54   226s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/19 12:47:54   226s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/19 12:47:54   226s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/19 12:47:54   226s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/19 12:47:54   226s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/19 12:47:54   226s]     Stopping in iteration 3: unable to make further power recovery in this step.
[03/19 12:47:54   226s]     Iteration 3: gate capacitance is (rise=8.386pF fall=8.386pF).
[03/19 12:47:54   227s]     Clock DAG stats after 'Reducing clock tree power 3':
[03/19 12:47:54   227s]       cell counts    : b=198, i=0, cg=0, l=41, total=239
[03/19 12:47:54   227s]       cell areas     : b=3544.783um^2, i=0.000um^2, cg=0.000um^2, l=823.939um^2, total=4368.722um^2
[03/19 12:47:54   227s]       wire lengths   : top=0.000um, trunk=15377.877um, leaf=56791.229um, total=72169.106um
[03/19 12:47:54   227s]       capacitance    : wire=10.676pF, gate=8.386pF, total=19.062pF
[03/19 12:47:54   227s]       net violations : underSlew={322,0.353ns} average 0.197ns std.dev 0.092ns
[03/19 12:47:54   227s]     Clock tree state after 'Reducing clock tree power 3':
[03/19 12:47:54   227s]       clock_tree clock: worst slew is leaf(0.364),trunk(0.310),top(nil), margined worst slew is leaf(0.364),trunk(0.310),top(nil)
[03/19 12:47:54   227s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.496, max=0.600, avg=0.570, sd=0.017], skew [0.104 vs 0.105, 99% {0.521, 0.573, 0.600}] (wid=0.068 ws=0.058) (gid=0.584 gs=0.112)
[03/19 12:47:54   227s]     Clock network insertion delays are now [0.496ns, 0.600ns] average 0.570ns std.dev 0.017ns
[03/19 12:47:54   227s]   Reducing clock tree power 3 done.
[03/19 12:47:54   227s]   Improving insertion delay... 
[03/19 12:47:54   227s]     Clock DAG stats after improving insertion delay:
[03/19 12:47:54   227s]       cell counts    : b=198, i=0, cg=0, l=41, total=239
[03/19 12:47:54   227s]       cell areas     : b=3544.783um^2, i=0.000um^2, cg=0.000um^2, l=823.939um^2, total=4368.722um^2
[03/19 12:47:54   227s]       wire lengths   : top=0.000um, trunk=15377.877um, leaf=56791.229um, total=72169.106um
[03/19 12:47:54   227s]       capacitance    : wire=10.676pF, gate=8.386pF, total=19.062pF
[03/19 12:47:54   227s]       net violations : underSlew={322,0.353ns} average 0.197ns std.dev 0.092ns
[03/19 12:47:54   227s]     Clock tree state after improving insertion delay:
[03/19 12:47:54   227s]       clock_tree clock: worst slew is leaf(0.364),trunk(0.310),top(nil), margined worst slew is leaf(0.364),trunk(0.310),top(nil)
[03/19 12:47:54   227s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.496, max=0.600, avg=0.570, sd=0.017], skew [0.104 vs 0.105, 99% {0.521, 0.573, 0.600}] (wid=0.068 ws=0.058) (gid=0.584 gs=0.112)
[03/19 12:47:54   227s]     Clock network insertion delays are now [0.496ns, 0.600ns] average 0.570ns std.dev 0.017ns
[03/19 12:47:55   227s]     Clock DAG stats after 'Improving insertion delay':
[03/19 12:47:55   227s]       cell counts    : b=198, i=0, cg=0, l=41, total=239
[03/19 12:47:55   227s]       cell areas     : b=3544.783um^2, i=0.000um^2, cg=0.000um^2, l=823.939um^2, total=4368.722um^2
[03/19 12:47:55   227s]       wire lengths   : top=0.000um, trunk=15377.877um, leaf=56791.229um, total=72169.106um
[03/19 12:47:55   227s]       capacitance    : wire=10.676pF, gate=8.386pF, total=19.062pF
[03/19 12:47:55   227s]       net violations : underSlew={322,0.353ns} average 0.197ns std.dev 0.092ns
[03/19 12:47:55   227s]     Clock tree state after 'Improving insertion delay':
[03/19 12:47:55   227s]       clock_tree clock: worst slew is leaf(0.364),trunk(0.310),top(nil), margined worst slew is leaf(0.364),trunk(0.310),top(nil)
[03/19 12:47:55   227s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.496, max=0.600, avg=0.570, sd=0.017], skew [0.104 vs 0.105, 99% {0.521, 0.573, 0.600}] (wid=0.068 ws=0.058) (gid=0.584 gs=0.112)
[03/19 12:47:55   227s]     Clock network insertion delays are now [0.496ns, 0.600ns] average 0.570ns std.dev 0.017ns
[03/19 12:47:55   227s]   Improving insertion delay done.
[03/19 12:47:55   227s]   Total capacitance is (rise=19.062pF fall=19.062pF), of which (rise=10.676pF fall=10.676pF) is wire, and (rise=8.386pF fall=8.386pF) is gate.
[03/19 12:47:55   227s]   Legalizer releasing space for clock trees... 
[03/19 12:47:55   227s]   Legalizer releasing space for clock trees done.
[03/19 12:47:55   227s]   Updating netlist... 
[03/19 12:47:55   227s] *
[03/19 12:47:55   227s] * Starting clock placement refinement...
[03/19 12:47:55   227s] *
[03/19 12:47:55   227s] * First pass: Refine non-clock instances...
[03/19 12:47:55   227s] *
[03/19 12:47:55   227s] *** Starting refinePlace (0:03:47 mem=1477.1M) ***
[03/19 12:47:55   227s] Total net length = 6.058e+05 (3.436e+05 2.622e+05) (ext = 3.645e+04)
[03/19 12:47:55   227s] Starting refinePlace ...
[03/19 12:47:55   227s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 12:47:55   227s] default core: bins with density >  0.75 = 13.7 % ( 25 / 182 )
[03/19 12:47:55   227s] Density distribution unevenness ratio = 8.402%
[03/19 12:47:55   227s]   Spread Effort: high, pre-route mode, useDDP on.
[03/19 12:47:55   227s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1477.1MB) @(0:03:47 - 0:03:47).
[03/19 12:47:55   227s] Move report: preRPlace moves 165 insts, mean move: 4.47 um, max move: 24.56 um
[03/19 12:47:55   227s] 	Max move on inst (U6_renvoi_g3764): (460.53, 539.85) --> (455.49, 520.33)
[03/19 12:47:55   227s] 	Length: 7 sites, height: 1 rows, site name: core, cell type: AO22X1
[03/19 12:47:55   227s] 	Violation at original loc: Placement Blockage Violation
[03/19 12:47:55   227s] wireLenOptFixPriorityInst 0 inst fixed
[03/19 12:47:55   227s] Move report: legalization moves 35 insts, mean move: 5.92 um, max move: 17.95 um
[03/19 12:47:55   227s] 	Max move on inst (U7_banc_g31490): (73.08, 530.09) --> (64.89, 539.85)
[03/19 12:47:55   227s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1477.1MB) @(0:03:47 - 0:03:47).
[03/19 12:47:55   227s] Move report: Detail placement moves 195 insts, mean move: 4.84 um, max move: 24.56 um
[03/19 12:47:55   227s] 	Max move on inst (U6_renvoi_g3764): (460.53, 539.85) --> (455.49, 520.33)
[03/19 12:47:55   227s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1477.1MB
[03/19 12:47:55   227s] Statistics of distance of Instance movement in refine placement:
[03/19 12:47:55   227s]   maximum (X+Y) =        24.56 um
[03/19 12:47:55   227s]   inst (U6_renvoi_g3764) with max move: (460.53, 539.85) -> (455.49, 520.33)
[03/19 12:47:55   227s]   mean    (X+Y) =         4.84 um
[03/19 12:47:55   227s] Total instances moved : 195
[03/19 12:47:55   227s] Summary Report:
[03/19 12:47:55   227s] Instances move: 195 (out of 8622 movable)
[03/19 12:47:55   227s] Mean displacement: 4.84 um
[03/19 12:47:55   227s] Max displacement: 24.56 um (Instance: U6_renvoi_g3764) (460.53, 539.85) -> (455.49, 520.33)
[03/19 12:47:55   227s] 	Length: 7 sites, height: 1 rows, site name: core, cell type: AO22X1
[03/19 12:47:55   227s] 	Violation at original loc: Placement Blockage Violation
[03/19 12:47:55   227s] Total net length = 6.058e+05 (3.436e+05 2.622e+05) (ext = 3.645e+04)
[03/19 12:47:55   227s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: [03/19 12:47:55   227s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1477.1MB) @(0:03:47 - 0:03:47).
1477.1MB
[03/19 12:47:55   227s] *** Finished refinePlace (0:03:47 mem=1477.1M) ***
[03/19 12:47:55   227s] *
[03/19 12:47:55   227s] * Second pass: Refine clock instances...
[03/19 12:47:55   227s] *
[03/19 12:47:55   227s] #spOpts: mergeVia=F 
[03/19 12:47:55   227s] *** Starting refinePlace (0:03:47 mem=1477.1M) ***
[03/19 12:47:55   227s] Total net length = 6.069e+05 (3.441e+05 2.628e+05) (ext = 3.647e+04)
[03/19 12:47:55   227s] Starting refinePlace ...
[03/19 12:47:55   227s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 12:47:55   227s] default core: bins with density >  0.75 = 42.9 % ( 78 / 182 )
[03/19 12:47:55   227s] Density distribution unevenness ratio = 3.245%
[03/19 12:47:55   227s]   Spread Effort: high, pre-route mode, useDDP on.
[03/19 12:47:55   227s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1477.1MB) @(0:03:47 - 0:03:47).
[03/19 12:47:55   227s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 12:47:55   227s] wireLenOptFixPriorityInst 1723 inst fixed
[03/19 12:47:55   228s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 12:47:55   228s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1477.1MB) @(0:03:47 - 0:03:47).
[03/19 12:47:55   228s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 12:47:55   228s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1477.1MB
[03/19 12:47:55   228s] Statistics of distance of Instance movement in refine placement:
[03/19 12:47:55   228s]   maximum (X+Y) =         0.00 um
[03/19 12:47:55   228s]   mean    (X+Y) =         0.00 um
[03/19 12:47:55   228s] Total instances moved : 0
[03/19 12:47:55   228s] Summary Report:
[03/19 12:47:55   228s] Instances move: 0 (out of 10584 movable)
[03/19 12:47:55   228s] Mean displacement: 0.00 um
[03/19 12:47:55   228s] Max displacement: 0.00 um 
[03/19 12:47:55   228s] Total net length = 6.069e+05 (3.441e+05 2.628e+05) (ext = 3.647e+04)
[03/19 12:47:55   228s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1477.1MB
[03/19 12:47:55   228s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1477.1MB) @(0:03:47 - 0:03:47).
[03/19 12:47:55   228s] *** Finished refinePlace (0:03:47 mem=1477.1M) ***
[03/19 12:47:55   228s] *
[03/19 12:47:55   228s] * No clock instances moved during refinement.
[03/19 12:47:55   228s] *
[03/19 12:47:55   228s] * Finished with clock placement refinement.
[03/19 12:47:55   228s] *
[03/19 12:47:56   229s] 
[03/19 12:47:56   229s] CCOPT: Starting clock implementation routing.
[03/19 12:47:57   229s] Net route status summary:
[03/19 12:47:57   229s]   Clock:       240 (unrouted=240, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/19 12:47:57   229s]   Non-clock: 11460 (unrouted=21, trialRouted=11419, noStatus=20, routed=0, fixed=0)
[03/19 12:47:57   229s] (Not counting 443 nets with <2 term connections)
[03/19 12:47:57   229s] 
[03/19 12:47:57   229s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'minimips' of instances=14680 and nets=12143 using extraction engine 'preRoute' .
[03/19 12:47:57   229s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/19 12:47:57   229s] Type 'man IMPEXT-3530' for more detail.
[03/19 12:47:57   229s] PreRoute RC Extraction called for design minimips.
[03/19 12:47:57   229s] RC Extraction called in multi-corner(1) mode.
[03/19 12:47:57   229s] RCMode: PreRoute
[03/19 12:47:57   229s]       RC Corner Indexes            0   
[03/19 12:47:57   229s] Capacitance Scaling Factor   : 1.00000 
[03/19 12:47:57   229s] Resistance Scaling Factor    : 1.00000 
[03/19 12:47:57   229s] Clock Cap. Scaling Factor    : 1.00000 
[03/19 12:47:57   229s] Clock Res. Scaling Factor    : 1.00000 
[03/19 12:47:57   229s] Shrink Factor                : 1.00000
[03/19 12:47:57   229s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/19 12:47:57   229s] Using capacitance table file ...
[03/19 12:47:57   229s] Updating RC grid for preRoute extraction ...
[03/19 12:47:57   229s] Initializing multi-corner capacitance tables ... 
[03/19 12:47:57   229s] Initializing multi-corner resistance tables ...
[03/19 12:47:57   229s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1478.594M)
[03/19 12:47:57   229s] 
[03/19 12:47:57   229s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[03/19 12:47:57   229s] 
[03/19 12:47:57   229s] CCOPT: Preparing to route 240 clock nets with NanoRoute.
[03/19 12:47:57   229s]   All net are default rule.
[03/19 12:47:57   229s]   Removed pre-existing routes for 240 nets.
[03/19 12:47:57   229s]   Preferred NanoRoute mode settings: Current
[03/19 12:47:57   229s] 
[03/19 12:47:57   229s]   drouteAutoStop = "false"
[03/19 12:47:57   229s]   drouteEndIteration = "20"
[03/19 12:47:57   229s]   drouteExpDeterministicMultiThread = "true"
[03/19 12:47:57   229s]   envHonorGlobalRoute = "false"
[03/19 12:47:57   229s]   grouteExpUseNanoRoute2 = "false"
[03/19 12:47:57   229s]   routeAllowPinAsFeedthrough = "false"
[03/19 12:47:57   229s]   routeExpDeterministicMultiThread = "true"
[03/19 12:47:57   229s]   routeSelectedNetOnly = "true"
[03/19 12:47:57   229s]   routeWithEco = "true"
[03/19 12:47:57   229s]   routeWithSiDriven = "false"
[03/19 12:47:57   229s]   routeWithTimingDriven = "false"
[03/19 12:47:57   229s] 
[03/19 12:47:57   229s]   set_multi_cpu_usage -localCpu 8; # current non-default setting
[03/19 12:47:57   229s] 
[03/19 12:47:57   229s] globalDetailRoute
[03/19 12:47:57   229s] 
[03/19 12:47:57   229s] #setNanoRouteMode -drouteAutoStop false
[03/19 12:47:57   229s] #setNanoRouteMode -drouteEndIteration 20
[03/19 12:47:57   229s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[03/19 12:47:57   229s] #setNanoRouteMode -routeSelectedNetOnly true
[03/19 12:47:57   229s] #setNanoRouteMode -routeWithEco true
[03/19 12:47:57   229s] #setNanoRouteMode -routeWithSiDriven false
[03/19 12:47:57   229s] #setNanoRouteMode -routeWithTimingDriven false
[03/19 12:47:57   229s] #Start globalDetailRoute on Sun Mar 19 12:47:57 2023
[03/19 12:47:57   229s] #
[03/19 12:47:57   229s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SP does not have antenna diff area.
[03/19 12:47:57   229s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SMP does not have antenna diff area.
[03/19 12:47:57   229s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8P does not have antenna diff area.
[03/19 12:47:57   229s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SP does not have antenna diff area.
[03/19 12:47:57   229s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SMP does not have antenna diff area.
[03/19 12:47:57   229s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4P does not have antenna diff area.
[03/19 12:47:57   229s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2SP does not have antenna diff area.
[03/19 12:47:57   229s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2P does not have antenna diff area.
[03/19 12:47:57   229s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SP does not have antenna diff area.
[03/19 12:47:57   229s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SMP does not have antenna diff area.
[03/19 12:47:57   229s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24P does not have antenna diff area.
[03/19 12:47:57   229s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT1P does not have antenna diff area.
[03/19 12:47:57   229s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SP does not have antenna diff area.
[03/19 12:47:57   229s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SMP does not have antenna diff area.
[03/19 12:47:57   229s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16P does not have antenna diff area.
[03/19 12:47:57   229s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SP does not have antenna diff area.
[03/19 12:47:57   229s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SMP does not have antenna diff area.
[03/19 12:47:57   229s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8P does not have antenna diff area.
[03/19 12:47:57   229s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SP does not have antenna diff area.
[03/19 12:47:57   229s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SMP does not have antenna diff area.
[03/19 12:47:57   229s] #WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
[03/19 12:47:57   229s] #To increase the message display limit, refer to the product command reference manual.
[03/19 12:47:59   232s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[03/19 12:47:59   232s] #Using multithreading with 8 threads.
[03/19 12:47:59   232s] #Start routing data preparation.
[03/19 12:47:59   232s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
[03/19 12:47:59   232s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
[03/19 12:47:59   232s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
[03/19 12:47:59   232s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
[03/19 12:47:59   232s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
[03/19 12:47:59   232s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
[03/19 12:47:59   232s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
[03/19 12:47:59   232s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
[03/19 12:47:59   232s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
[03/19 12:47:59   232s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
[03/19 12:47:59   232s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
[03/19 12:47:59   232s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
[03/19 12:47:59   232s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
[03/19 12:47:59   232s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
[03/19 12:47:59   232s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
[03/19 12:47:59   232s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
[03/19 12:47:59   232s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
[03/19 12:47:59   232s] #WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
[03/19 12:47:59   232s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
[03/19 12:47:59   232s] #WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
[03/19 12:47:59   232s] #Minimum voltage of a net in the design = 0.000.
[03/19 12:47:59   232s] #Maximum voltage of a net in the design = 1.800.
[03/19 12:47:59   232s] #Voltage range [0.000 - 0.000] has 4 nets.
[03/19 12:47:59   232s] #Voltage range [0.000 - 1.800] has 12139 nets.
[03/19 12:48:00   235s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[03/19 12:48:00   235s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/19 12:48:00   235s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/19 12:48:00   235s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/19 12:48:00   235s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/19 12:48:00   235s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[03/19 12:48:00   236s] #Regenerating Ggrids automatically.
[03/19 12:48:00   236s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[03/19 12:48:00   236s] #Using automatically generated G-grids.
[03/19 12:48:00   236s] #Done routing data preparation.
[03/19 12:48:00   236s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 987.70 (MB), peak = 1252.30 (MB)
[03/19 12:48:00   236s] #Merging special wires using 8 threads...
[03/19 12:48:00   236s] #reading routing guides ......
[03/19 12:48:00   236s] #Number of eco nets is 0
[03/19 12:48:00   236s] #
[03/19 12:48:00   236s] #Start data preparation...
[03/19 12:48:00   236s] #
[03/19 12:48:00   236s] #Data preparation is done on Sun Mar 19 12:48:00 2023
[03/19 12:48:00   236s] #
[03/19 12:48:00   236s] #Analyzing routing resource...
[03/19 12:48:00   236s] #Routing resource analysis is done on Sun Mar 19 12:48:00 2023
[03/19 12:48:00   236s] #
[03/19 12:48:00   236s] #  Resource Analysis:
[03/19 12:48:00   236s] #
[03/19 12:48:00   236s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/19 12:48:00   236s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/19 12:48:00   236s] #  --------------------------------------------------------------
[03/19 12:48:00   236s] #  Metal 1        H        1033           0        4489    86.70%
[03/19 12:48:00   236s] #  Metal 2        V        1012           0        4489     0.00%
[03/19 12:48:00   236s] #  Metal 3        H        1033           0        4489    11.58%
[03/19 12:48:00   236s] #  Metal 4        V        1012           0        4489     0.00%
[03/19 12:48:00   236s] #  Metal 5        H        1033           0        4489     0.00%
[03/19 12:48:00   236s] #  Metal 6        V         506           0        4489     0.00%
[03/19 12:48:00   236s] #  --------------------------------------------------------------
[03/19 12:48:00   236s] #  Total                   5629       0.00%  26934    16.38%
[03/19 12:48:00   236s] #
[03/19 12:48:00   236s] #  240 nets (1.98%) with 1 preferred extra spacing.
[03/19 12:48:00   236s] #
[03/19 12:48:00   236s] #
[03/19 12:48:00   236s] #Routing guide is on.
[03/19 12:48:00   236s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 989.20 (MB), peak = 1252.30 (MB)
[03/19 12:48:00   236s] #
[03/19 12:48:00   236s] #start global routing iteration 1...
[03/19 12:48:01   237s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 996.57 (MB), peak = 1252.30 (MB)
[03/19 12:48:01   237s] #
[03/19 12:48:01   237s] #start global routing iteration 2...
[03/19 12:48:01   237s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 996.64 (MB), peak = 1252.30 (MB)
[03/19 12:48:01   237s] #
[03/19 12:48:01   237s] #
[03/19 12:48:01   237s] #Total number of trivial nets (e.g. < 2 pins) = 443 (skipped).
[03/19 12:48:01   237s] #Total number of selected nets for routing = 240.
[03/19 12:48:01   237s] #Total number of unselected nets (but routable) for routing = 11460 (skipped).
[03/19 12:48:01   237s] #Total number of nets in the design = 12143.
[03/19 12:48:01   237s] #
[03/19 12:48:01   237s] #11460 skipped nets do not have any wires.
[03/19 12:48:01   237s] #240 routable nets have only global wires.
[03/19 12:48:01   237s] #240 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/19 12:48:01   237s] #
[03/19 12:48:01   237s] #Routed net constraints summary:
[03/19 12:48:01   237s] #------------------------------------------------
[03/19 12:48:01   237s] #        Rules   Pref Extra Space   Unconstrained  
[03/19 12:48:01   237s] #------------------------------------------------
[03/19 12:48:01   237s] #      Default                240               0  
[03/19 12:48:01   237s] #------------------------------------------------
[03/19 12:48:01   237s] #        Total                240               0  
[03/19 12:48:01   237s] #------------------------------------------------
[03/19 12:48:01   237s] #
[03/19 12:48:01   237s] #Routing constraints summary of the whole design:
[03/19 12:48:01   237s] #------------------------------------------------
[03/19 12:48:01   237s] #        Rules   Pref Extra Space   Unconstrained  
[03/19 12:48:01   237s] #------------------------------------------------
[03/19 12:48:01   237s] #      Default                240           11460  
[03/19 12:48:01   237s] #------------------------------------------------
[03/19 12:48:01   237s] #        Total                240           11460  
[03/19 12:48:01   237s] #------------------------------------------------
[03/19 12:48:01   237s] #
[03/19 12:48:01   237s] #
[03/19 12:48:01   237s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/19 12:48:01   237s] #
[03/19 12:48:01   237s] #                 OverCon       OverCon       OverCon       OverCon          
[03/19 12:48:01   237s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/19 12:48:01   237s] #     Layer           (1)           (2)           (3)           (4)   OverCon
[03/19 12:48:01   237s] #  --------------------------------------------------------------------------
[03/19 12:48:01   237s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/19 12:48:01   237s] #   Metal 2      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/19 12:48:01   237s] #   Metal 3     31(0.69%)     62(1.38%)     12(0.27%)      2(0.04%)   (2.38%)
[03/19 12:48:01   237s] #   Metal 4      1(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
[03/19 12:48:01   237s] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/19 12:48:01   237s] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/19 12:48:01   237s] #  --------------------------------------------------------------------------
[03/19 12:48:01   237s] #     Total     32(0.13%)     62(0.26%)     12(0.05%)      2(0.01%)   (0.46%)
[03/19 12:48:01   237s] #
[03/19 12:48:01   237s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
[03/19 12:48:01   237s] #  Overflow after GR: 1.04% H + 0.01% V
[03/19 12:48:01   237s] #
[03/19 12:48:01   237s] #Complete Global Routing.
[03/19 12:48:01   237s] #Total number of nets with non-default rule or having extra spacing = 240
[03/19 12:48:01   237s] #Total wire length = 73918 um.
[03/19 12:48:01   237s] #Total half perimeter of net bounding box = 48913 um.
[03/19 12:48:01   237s] #Total wire length on LAYER MET1 = 57 um.
[03/19 12:48:01   237s] #Total wire length on LAYER MET2 = 1481 um.
[03/19 12:48:01   237s] #Total wire length on LAYER MET3 = 31323 um.
[03/19 12:48:01   237s] #Total wire length on LAYER MET4 = 31248 um.
[03/19 12:48:01   237s] #Total wire length on LAYER MET5 = 8760 um.
[03/19 12:48:01   237s] #Total wire length on LAYER METTP = 1049 um.
[03/19 12:48:01   237s] #Total number of vias = 7509
[03/19 12:48:01   237s] #Up-Via Summary (total 7509):
[03/19 12:48:01   237s] #           
[03/19 12:48:01   237s] #-----------------------
[03/19 12:48:01   237s] #  Metal 1         2197
[03/19 12:48:01   237s] #  Metal 2         2021
[03/19 12:48:01   237s] #  Metal 3         2335
[03/19 12:48:01   237s] #  Metal 4          890
[03/19 12:48:01   237s] #  Metal 5           66
[03/19 12:48:01   237s] #-----------------------
[03/19 12:48:01   237s] #                  7509 
[03/19 12:48:01   237s] #
[03/19 12:48:01   237s] #Total number of involved priority nets 240
[03/19 12:48:01   237s] #Maximum src to sink distance for priority net 804.0
[03/19 12:48:01   237s] #Average of max src_to_sink distance for priority net 207.0
[03/19 12:48:01   237s] #Average of ave src_to_sink distance for priority net 162.5
[03/19 12:48:01   237s] #Max overcon = 4 tracks.
[03/19 12:48:01   237s] #Total overcon = 0.46%.
[03/19 12:48:01   237s] #Worst layer Gcell overcon rate = 2.38%.
[03/19 12:48:01   237s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 996.79 (MB), peak = 1252.30 (MB)
[03/19 12:48:01   237s] #
[03/19 12:48:01   237s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 992.61 (MB), peak = 1252.30 (MB)
[03/19 12:48:01   237s] #Start Track Assignment.
[03/19 12:48:01   237s] #Done with 2023 horizontal wires in 1 hboxes and 1656 vertical wires in 1 hboxes.
[03/19 12:48:01   237s] #Done with 339 horizontal wires in 1 hboxes and 240 vertical wires in 1 hboxes.
[03/19 12:48:01   237s] #Complete Track Assignment.
[03/19 12:48:01   237s] #Total number of nets with non-default rule or having extra spacing = 240
[03/19 12:48:01   237s] #Total wire length = 79753 um.
[03/19 12:48:01   237s] #Total half perimeter of net bounding box = 48913 um.
[03/19 12:48:01   237s] #Total wire length on LAYER MET1 = 3061 um.
[03/19 12:48:01   237s] #Total wire length on LAYER MET2 = 1548 um.
[03/19 12:48:01   237s] #Total wire length on LAYER MET3 = 32687 um.
[03/19 12:48:01   237s] #Total wire length on LAYER MET4 = 31827 um.
[03/19 12:48:01   237s] #Total wire length on LAYER MET5 = 9512 um.
[03/19 12:48:01   237s] #Total wire length on LAYER METTP = 1119 um.
[03/19 12:48:01   237s] #Total number of vias = 7509
[03/19 12:48:01   237s] #Up-Via Summary (total 7509):
[03/19 12:48:01   237s] #           
[03/19 12:48:01   237s] #-----------------------
[03/19 12:48:01   237s] #  Metal 1         2197
[03/19 12:48:01   237s] #  Metal 2         2021
[03/19 12:48:01   237s] #  Metal 3         2335
[03/19 12:48:01   237s] #  Metal 4          890
[03/19 12:48:01   237s] #  Metal 5           66
[03/19 12:48:01   237s] #-----------------------
[03/19 12:48:01   237s] #                  7509 
[03/19 12:48:01   237s] #
[03/19 12:48:01   237s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 997.94 (MB), peak = 1252.30 (MB)
[03/19 12:48:01   237s] #
[03/19 12:48:01   237s] #Cpu time = 00:00:05
[03/19 12:48:01   237s] #Elapsed time = 00:00:02
[03/19 12:48:01   237s] #Increased memory = 19.52 (MB)
[03/19 12:48:01   237s] #Total memory = 997.94 (MB)
[03/19 12:48:01   237s] #Peak memory = 1252.30 (MB)
[03/19 12:48:01   237s] #Using multithreading with 8 threads.
[03/19 12:48:02   238s] #
[03/19 12:48:02   238s] #Start Detail Routing..
[03/19 12:48:02   238s] #start initial detail routing ...
[03/19 12:48:05   256s] # ECO: 1.7% of the total area was rechecked for DRC, and 68.6% required routing.
[03/19 12:48:05   256s] #    number of violations = 0
[03/19 12:48:05   256s] #cpu time = 00:00:18, elapsed time = 00:00:04, memory = 1202.11 (MB), peak = 1252.30 (MB)
[03/19 12:48:05   256s] #start 1st optimization iteration ...
[03/19 12:48:06   257s] #    number of violations = 0
[03/19 12:48:06   257s] #    number of process antenna violations = 40
[03/19 12:48:06   257s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1030.12 (MB), peak = 1252.30 (MB)
[03/19 12:48:06   257s] #start 2nd optimization iteration ...
[03/19 12:48:06   257s] #    number of violations = 0
[03/19 12:48:06   257s] #    number of process antenna violations = 28
[03/19 12:48:06   257s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1012.18 (MB), peak = 1252.30 (MB)
[03/19 12:48:06   257s] #start 3rd optimization iteration ...
[03/19 12:48:06   257s] #    number of violations = 0
[03/19 12:48:06   257s] #    number of process antenna violations = 28
[03/19 12:48:06   257s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1012.18 (MB), peak = 1252.30 (MB)
[03/19 12:48:06   257s] #start 4th optimization iteration ...
[03/19 12:48:06   257s] #    number of violations = 0
[03/19 12:48:06   257s] #    number of process antenna violations = 28
[03/19 12:48:06   257s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1012.18 (MB), peak = 1252.30 (MB)
[03/19 12:48:06   257s] #start 5th optimization iteration ...
[03/19 12:48:06   257s] #    number of violations = 0
[03/19 12:48:06   257s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1012.18 (MB), peak = 1252.30 (MB)
[03/19 12:48:06   257s] #Complete Detail Routing.
[03/19 12:48:06   257s] #Total number of nets with non-default rule or having extra spacing = 240
[03/19 12:48:06   257s] #Total wire length = 75429 um.
[03/19 12:48:06   257s] #Total half perimeter of net bounding box = 48913 um.
[03/19 12:48:06   257s] #Total wire length on LAYER MET1 = 211 um.
[03/19 12:48:06   257s] #Total wire length on LAYER MET2 = 3561 um.
[03/19 12:48:06   257s] #Total wire length on LAYER MET3 = 37278 um.
[03/19 12:48:06   257s] #Total wire length on LAYER MET4 = 31685 um.
[03/19 12:48:06   257s] #Total wire length on LAYER MET5 = 2471 um.
[03/19 12:48:06   257s] #Total wire length on LAYER METTP = 223 um.
[03/19 12:48:06   257s] #Total number of vias = 7803
[03/19 12:48:06   257s] #Up-Via Summary (total 7803):
[03/19 12:48:06   257s] #           
[03/19 12:48:06   257s] #-----------------------
[03/19 12:48:06   257s] #  Metal 1         2191
[03/19 12:48:06   257s] #  Metal 2         2034
[03/19 12:48:06   257s] #  Metal 3         2802
[03/19 12:48:06   257s] #  Metal 4          766
[03/19 12:48:06   257s] #  Metal 5           10
[03/19 12:48:06   257s] #-----------------------
[03/19 12:48:06   257s] #                  7803 
[03/19 12:48:06   257s] #
[03/19 12:48:06   257s] #Total number of DRC violations = 0
[03/19 12:48:06   257s] #Cpu time = 00:00:19
[03/19 12:48:06   257s] #Elapsed time = 00:00:05
[03/19 12:48:06   257s] #Increased memory = 9.37 (MB)
[03/19 12:48:06   257s] #Total memory = 1007.31 (MB)
[03/19 12:48:06   257s] #Peak memory = 1252.30 (MB)
[03/19 12:48:06   257s] #detailRoute Statistics:
[03/19 12:48:06   257s] #Cpu time = 00:00:19
[03/19 12:48:06   257s] #Elapsed time = 00:00:05
[03/19 12:48:06   257s] #Increased memory = 9.38 (MB)
[03/19 12:48:06   257s] #Total memory = 1007.32 (MB)
[03/19 12:48:06   257s] #Peak memory = 1252.30 (MB)
[03/19 12:48:06   257s] #
[03/19 12:48:06   257s] #globalDetailRoute statistics:
[03/19 12:48:06   257s] #Cpu time = 00:00:28
[03/19 12:48:06   257s] #Elapsed time = 00:00:09
[03/19 12:48:06   257s] #Increased memory = 83.27 (MB)
[03/19 12:48:06   257s] #Total memory = 996.69 (MB)
[03/19 12:48:06   257s] #Peak memory = 1252.30 (MB)
[03/19 12:48:06   257s] #Number of warnings = 41
[03/19 12:48:06   257s] #Total number of warnings = 41
[03/19 12:48:06   257s] #Number of fails = 0
[03/19 12:48:06   257s] #Total number of fails = 0
[03/19 12:48:06   257s] #Complete globalDetailRoute on Sun Mar 19 12:48:06 2023
[03/19 12:48:06   257s] #
[03/19 12:48:06   257s] Checking guided vs. routed lengths for 240 nets...
[03/19 12:48:06   257s] 
[03/19 12:48:06   257s]     
[03/19 12:48:06   257s]     Guided max path lengths
[03/19 12:48:06   257s]     =======================
[03/19 12:48:06   257s]     
[03/19 12:48:06   257s]     ---------------------------------------
[03/19 12:48:06   257s]     From (um)    To (um)    Number of paths
[03/19 12:48:06   257s]     ---------------------------------------
[03/19 12:48:06   257s]        0.000     100.000          114
[03/19 12:48:06   257s]      100.000     200.000           33
[03/19 12:48:06   257s]      200.000     300.000           25
[03/19 12:48:06   257s]      300.000     400.000           19
[03/19 12:48:06   257s]      400.000     500.000           22
[03/19 12:48:06   257s]      500.000     600.000           21
[03/19 12:48:06   257s]      600.000     700.000            5
[03/19 12:48:06   257s]      700.000     800.000            1
[03/19 12:48:06   257s]     ---------------------------------------
[03/19 12:48:06   257s]     
[03/19 12:48:06   257s]     Deviation of routing from guided max path lengths
[03/19 12:48:06   257s]     =================================================
[03/19 12:48:06   257s]     
[03/19 12:48:06   257s]     -------------------------------------
[03/19 12:48:06   257s]     From (%)    To (%)    Number of paths
[03/19 12:48:06   257s]     -------------------------------------
[03/19 12:48:06   257s]     below        0.000           29
[03/19 12:48:06   257s]       0.000     10.000          177
[03/19 12:48:06   257s]      10.000     20.000           24
[03/19 12:48:06   257s]      20.000     30.000            6
[03/19 12:48:06   257s]      30.000     40.000            1
[03/19 12:48:06   257s]      40.000     50.000            1
[03/19 12:48:06   257s]      50.000     60.000            1
[03/19 12:48:06   257s]      60.000     70.000            1
[03/19 12:48:06   257s]     -------------------------------------
[03/19 12:48:06   257s]     
[03/19 12:48:06   257s] 
[03/19 12:48:06   257s]     Top 10 notable deviations of routed length from guided length
[03/19 12:48:06   257s]     =============================================================
[03/19 12:48:06   257s] 
[03/19 12:48:06   257s]     Net CTS_39 (56 terminals)
[03/19 12:48:06   257s]     Guided length:  max path =   207.313um, total =   873.001um
[03/19 12:48:06   257s]     Routed length:  max path =   350.920um, total =   975.490um
[03/19 12:48:06   257s]     Deviation:      max path =    69.271%,  total =    11.740%
[03/19 12:48:06   257s] 
[03/19 12:48:06   257s]     Net CTS_36 (27 terminals)
[03/19 12:48:06   257s]     Guided length:  max path =   219.139um, total =   902.382um
[03/19 12:48:06   257s]     Routed length:  max path =   290.690um, total =  1002.545um
[03/19 12:48:06   257s]     Deviation:      max path =    32.651%,  total =    11.100%
[03/19 12:48:06   257s] 
[03/19 12:48:06   257s]     Net CTS_31 (70 terminals)
[03/19 12:48:06   257s]     Guided length:  max path =   398.232um, total =  1294.940um
[03/19 12:48:06   257s]     Routed length:  max path =   494.640um, total =  1337.685um
[03/19 12:48:06   257s]     Deviation:      max path =    24.209%,  total =     3.301%
[03/19 12:48:06   257s] 
[03/19 12:48:06   257s]     Net CTS_38 (92 terminals)
[03/19 12:48:06   257s]     Guided length:  max path =   333.079um, total =  1280.321um
[03/19 12:48:06   257s]     Routed length:  max path =   412.930um, total =  1404.490um
[03/19 12:48:06   257s]     Deviation:      max path =    23.974%,  total =     9.698%
[03/19 12:48:06   257s] 
[03/19 12:48:06   257s]     Net U7_banc_rc_gclk_14053 (33 terminals)
[03/19 12:48:06   257s]     Guided length:  max path =   467.939um, total =   898.471um
[03/19 12:48:06   257s]     Routed length:  max path =   560.950um, total =   947.385um
[03/19 12:48:06   257s]     Deviation:      max path =    19.877%,  total =     5.444%
[03/19 12:48:06   257s] 
[03/19 12:48:06   257s]     Net U7_banc_RC_CG_HIER_INST22/CTS_9 (3 terminals)
[03/19 12:48:06   257s]     Guided length:  max path =   179.870um, total =   202.530um
[03/19 12:48:06   257s]     Routed length:  max path =   213.630um, total =   224.020um
[03/19 12:48:06   257s]     Deviation:      max path =    18.769%,  total =    10.611%
[03/19 12:48:06   257s] 
[03/19 12:48:06   257s]     Net U9_bus_ctrl_RC_CG_HIER_INST42/CTS_10 (2 terminals)
[03/19 12:48:06   257s]     Guided length:  max path =   158.823um, total =   158.823um
[03/19 12:48:06   257s]     Routed length:  max path =   186.900um, total =   187.575um
[03/19 12:48:06   257s]     Deviation:      max path =    17.678%,  total =    18.103%
[03/19 12:48:06   257s] 
[03/19 12:48:06   257s]     Net CTS_37 (101 terminals)
[03/19 12:48:06   257s]     Guided length:  max path =   276.597um, total =  1246.256um
[03/19 12:48:06   257s]     Routed length:  max path =   326.470um, total =  1362.360um
[03/19 12:48:06   257s]     Deviation:      max path =    18.031%,  total =     9.316%
[03/19 12:48:06   257s] 
[03/19 12:48:06   257s]     Net U7_banc_rc_gclk_14026 (33 terminals)
[03/19 12:48:06   257s]     Guided length:  max path =   516.026um, total =  1036.960um
[03/19 12:48:06   257s]     Routed length:  max path =   587.760um, total =  1105.620um
[03/19 12:48:06   257s]     Deviation:      max path =    13.901%,  total =     6.621%
[03/19 12:48:06   257s] 
[03/19 12:48:06   257s]     Net U7_banc_RC_CG_HIER_INST17/CTS_1 (2 terminals)
[03/19 12:48:06   257s]     Guided length:  max path =   127.475um, total =   127.475um
[03/19 12:48:06   257s]     Routed length:  max path =   143.710um, total =   144.385um
[03/19 12:48:06   257s]     Deviation:      max path =    12.736%,  total =    13.265%
[03/19 12:48:06   257s] 
[03/19 12:48:06   257s] Set FIXED routing status on 240 net(s)
[03/19 12:48:06   257s] Set FIXED placed status on 239 instance(s)
[03/19 12:48:06   257s] Net route status summary:
[03/19 12:48:06   257s]   Clock:       240 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=240)
[03/19 12:48:06   257s]   Non-clock: 11460 (unrouted=11460, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/19 12:48:06   257s] (Not counting 443 nets with <2 term connections)
[03/19 12:48:06   257s] 
[03/19 12:48:06   257s] CCOPT: Done with clock implementation routing.
[03/19 12:48:06   257s] 
[03/19 12:48:06   257s] 
[03/19 12:48:06   257s] CCOPT: Starting congestion repair using flow wrapper.
[03/19 12:48:06   257s] Trial Route Overflow 0(H) 0(V)
[03/19 12:48:06   257s] congRepair running 8 threads
[03/19 12:48:06   257s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[03/19 12:48:06   257s] Starting congestion repair ...
[03/19 12:48:06   257s] (I)       Reading DB...
[03/19 12:48:06   257s] (I)       congestionReportName   : 
[03/19 12:48:06   257s] [NR-eagl] buildTerm2TermWires    : 1
[03/19 12:48:06   257s] [NR-eagl] doTrackAssignment      : 1
[03/19 12:48:06   257s] (I)       dumpBookshelfFiles     : 0
[03/19 12:48:06   257s] [NR-eagl] numThreads             : 1
[03/19 12:48:06   257s] [NR-eagl] honorMsvRouteConstraint: false
[03/19 12:48:06   257s] (I)       honorPin               : false
[03/19 12:48:06   257s] (I)       honorPinGuide          : true
[03/19 12:48:06   257s] (I)       honorPartition         : false
[03/19 12:48:06   257s] (I)       allowPartitionCrossover: false
[03/19 12:48:06   257s] (I)       honorSingleEntry       : true
[03/19 12:48:06   257s] (I)       honorSingleEntryStrong : true
[03/19 12:48:06   257s] (I)       handleViaSpacingRule   : false
[03/19 12:48:06   257s] (I)       PDConstraint           : none
[03/19 12:48:06   257s] [NR-eagl] honorClockSpecNDR      : 0
[03/19 12:48:06   257s] (I)       routingEffortLevel     : 3
[03/19 12:48:06   257s] [NR-eagl] minRouteLayer          : 2
[03/19 12:48:06   257s] [NR-eagl] maxRouteLayer          : 2147483647
[03/19 12:48:06   257s] (I)       numRowsPerGCell        : 1
[03/19 12:48:06   257s] (I)       speedUpLargeDesign     : 0
[03/19 12:48:06   257s] (I)       speedUpBlkViolationClean: 0
[03/19 12:48:06   257s] (I)       autoGCellMerging       : 1
[03/19 12:48:06   257s] (I)       multiThreadingTA       : 0
[03/19 12:48:06   257s] (I)       punchThroughDistance   : -1
[03/19 12:48:06   257s] (I)       blockedPinEscape       : 0
[03/19 12:48:06   257s] (I)       blkAwareLayerSwitching : 0
[03/19 12:48:06   257s] (I)       betterClockWireModeling: 0
[03/19 12:48:06   257s] (I)       scenicBound            : 1.15
[03/19 12:48:06   257s] (I)       maxScenicToAvoidBlk    : 100.00
[03/19 12:48:06   257s] (I)       source-to-sink ratio   : 0.00
[03/19 12:48:06   257s] (I)       targetCongestionRatio  : 1.00
[03/19 12:48:06   257s] (I)       layerCongestionRatio   : 0.70
[03/19 12:48:06   257s] (I)       m1CongestionRatio      : 0.10
[03/19 12:48:06   257s] (I)       m2m3CongestionRatio    : 0.70
[03/19 12:48:06   257s] (I)       pinAccessEffort        : 0.10
[03/19 12:48:06   257s] (I)       localRouteEffort       : 1.00
[03/19 12:48:06   257s] (I)       numSitesBlockedByOneVia: 8.00
[03/19 12:48:06   257s] (I)       supplyScaleFactorH     : 1.00
[03/19 12:48:06   257s] (I)       supplyScaleFactorV     : 1.00
[03/19 12:48:06   257s] (I)       highlight3DOverflowFactor: 0.00
[03/19 12:48:06   257s] (I)       skipTrackCommand             : 
[03/19 12:48:06   257s] (I)       readTROption           : true
[03/19 12:48:06   257s] (I)       extraSpacingBothSide   : false
[03/19 12:48:06   257s] [NR-eagl] numTracksPerClockWire  : 0
[03/19 12:48:06   257s] (I)       routeSelectedNetsOnly  : false
[03/19 12:48:06   257s] (I)       before initializing RouteDB syMemory usage = 1581.6 MB
[03/19 12:48:06   257s] (I)       starting read tracks
[03/19 12:48:06   257s] (I)       build grid graph
[03/19 12:48:06   257s] (I)       build grid graph start
[03/19 12:48:06   257s] (I)       build grid graph end
[03/19 12:48:06   257s] [NR-eagl] Layer1 has no routable track
[03/19 12:48:06   257s] [NR-eagl] Layer2 has single uniform track structure
[03/19 12:48:06   257s] [NR-eagl] Layer3 has single uniform track structure
[03/19 12:48:06   257s] [NR-eagl] Layer4 has single uniform track structure
[03/19 12:48:06   257s] [NR-eagl] Layer5 has single uniform track structure
[03/19 12:48:06   257s] [NR-eagl] Layer6 has single uniform track structure
[03/19 12:48:06   257s] (I)       Layer1   numNetMinLayer=11460
[03/19 12:48:06   257s] (I)       Layer2   numNetMinLayer=240
[03/19 12:48:06   257s] (I)       Layer3   numNetMinLayer=0
[03/19 12:48:06   257s] (I)       Layer4   numNetMinLayer=0
[03/19 12:48:06   257s] (I)       Layer5   numNetMinLayer=0
[03/19 12:48:06   257s] (I)       Layer6   numNetMinLayer=0
[03/19 12:48:06   257s] [NR-eagl] numViaLayers=5
[03/19 12:48:06   257s] (I)       end build via table
[03/19 12:48:06   257s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2645 numBumpBlks=0 numBoundaryFakeBlks=0
[03/19 12:48:06   257s] [NR-eagl] numPreroutedNet = 240  numPreroutedWires = 5381
[03/19 12:48:06   257s] (I)       num ignored nets =0
[03/19 12:48:06   257s] (I)       readDataFromPlaceDB
[03/19 12:48:06   257s] (I)       Read net information..
[03/19 12:48:06   257s] [NR-eagl] Read numTotalNets=11700  numIgnoredNets=240
[03/19 12:48:06   257s] (I)       Read testcase time = 0.010 seconds
[03/19 12:48:06   257s] 
[03/19 12:48:06   257s] (I)       totalGlobalPin=37581, totalPins=39222
[03/19 12:48:06   257s] (I)       Model blockage into capacity
[03/19 12:48:06   257s] (I)       Read numBlocks=2645  numPreroutedWires=5381  numCapScreens=0
[03/19 12:48:06   257s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/19 12:48:06   257s] (I)       blocked area on Layer2 : 1957910400  (0.49%)
[03/19 12:48:06   257s] (I)       blocked area on Layer3 : 13361796800  (3.32%)
[03/19 12:48:06   257s] (I)       blocked area on Layer4 : 3662141600  (0.91%)
[03/19 12:48:06   257s] (I)       blocked area on Layer5 : 0  (0.00%)
[03/19 12:48:06   257s] (I)       blocked area on Layer6 : 0  (0.00%)
[03/19 12:48:06   257s] (I)       Modeling time = 0.010 seconds
[03/19 12:48:06   257s] 
[03/19 12:48:06   257s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1581.6 MB
[03/19 12:48:06   257s] (I)       Layer1  viaCost=200.00
[03/19 12:48:06   257s] (I)       Layer2  viaCost=100.00
[03/19 12:48:06   257s] (I)       Layer3  viaCost=100.00
[03/19 12:48:06   257s] (I)       Layer4  viaCost=100.00
[03/19 12:48:06   257s] (I)       Layer5  viaCost=200.00
[03/19 12:48:06   257s] (I)       ---------------------Grid Graph Info--------------------
[03/19 12:48:06   257s] (I)       routing area        :  (0, 0) - (637560, 630740)
[03/19 12:48:06   257s] (I)       core area           :  (3150, 3050) - (634410, 627690)
[03/19 12:48:06   257s] (I)       Site Width          :   630  (dbu)
[03/19 12:48:06   257s] (I)       Row Height          :  4880  (dbu)
[03/19 12:48:06   257s] (I)       GCell Width         :  4880  (dbu)
[03/19 12:48:06   257s] (I)       GCell Height        :  4880  (dbu)
[03/19 12:48:06   257s] (I)       grid                :   131   129     6
[03/19 12:48:06   257s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[03/19 12:48:06   257s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[03/19 12:48:06   257s] (I)       Default wire width  :   230   280   280   280   280   440
[03/19 12:48:06   257s] (I)       Default wire space  :   230   280   280   280   280   460
[03/19 12:48:06   257s] (I)       Default pitch size  :   460   630   610   630   610  1260
[03/19 12:48:06   257s] (I)       First Track Coord   :     0   315   610   315   610   945
[03/19 12:48:06   257s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[03/19 12:48:06   257s] (I)       Total num of tracks :     0  1012  1033  1012  1033   506
[03/19 12:48:06   257s] (I)       Num of masks        :     1     1     1     1     1     1
[03/19 12:48:06   257s] (I)       --------------------------------------------------------
[03/19 12:48:06   257s] 
[03/19 12:48:06   257s] (I)       After initializing earlyGlobalRoute syMemory usage = 1581.6 MB
[03/19 12:48:06   257s] (I)       Loading and dumping file time : 0.14 seconds
[03/19 12:48:06   257s] (I)       ============= Initialization =============
[03/19 12:48:06   257s] [NR-eagl] EstWL : 133844
[03/19 12:48:06   257s] 
[03/19 12:48:06   257s] (I)       total 2D Cap : 587821 = (264564 H, 323257 V)
[03/19 12:48:06   257s] (I)       botLay=Layer1  topLay=Layer6  numSeg=26401
[03/19 12:48:06   257s] (I)       ============  Phase 1a Route ============
[03/19 12:48:07   257s] (I)       Phase 1a runs 0.03 seconds
[03/19 12:48:07   257s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/19 12:48:07   257s] [NR-eagl] Usage: 133845 = (74296 H, 59549 V) = (28.08% H, 22.51% V) = (3.626e+05um H, 2.906e+05um V)
[03/19 12:48:07   257s] [NR-eagl] 
[03/19 12:48:07   257s] (I)       ============  Phase 1b Route ============
[03/19 12:48:07   257s] (I)       Phase 1b runs 0.02 seconds
[03/19 12:48:07   257s] [NR-eagl] Usage: 134050 = (74359 H, 59691 V) = (28.11% H, 22.56% V) = (3.629e+05um H, 2.913e+05um V)
[03/19 12:48:07   257s] [NR-eagl] 
[03/19 12:48:07   257s] (I)       ============  Phase 1c Route ============
[03/19 12:48:07   257s] [NR-eagl] earlyGlobalRoute overflow: 2.02% H + 0.18% V
[03/19 12:48:07   257s] 
[03/19 12:48:07   257s] (I)       Level2 Grid: 27 x 26
[03/19 12:48:07   257s] (I)       Phase 1c runs 0.00 seconds
[03/19 12:48:07   257s] [NR-eagl] Usage: 134050 = (74359 H, 59691 V) = (28.11% H, 22.56% V) = (3.629e+05um H, 2.913e+05um V)
[03/19 12:48:07   257s] [NR-eagl] 
[03/19 12:48:07   257s] (I)       ============  Phase 1d Route ============
[03/19 12:48:07   257s] (I)       Phase 1d runs 0.01 seconds
[03/19 12:48:07   257s] [NR-eagl] Usage: 134072 = (74366 H, 59706 V) = (28.11% H, 22.57% V) = (3.629e+05um H, 2.914e+05um V)
[03/19 12:48:07   257s] [NR-eagl] 
[03/19 12:48:07   257s] (I)       ============  Phase 1e Route ============
[03/19 12:48:07   257s] (I)       Phase 1e runs 0.00 seconds
[03/19 12:48:07   257s] [NR-eagl] Usage: 134072 = (74366 H, 59706 V) = (28.11% H, 22.57% V) = (3.629e+05um H, 2.914e+05um V)
[03/19 12:48:07   257s] [NR-eagl] 
[03/19 12:48:07   257s] (I)       ============  Phase 1l Route ============
[03/19 12:48:07   257s] [NR-eagl] earlyGlobalRoute overflow: 1.95% H + 0.14% V
[03/19 12:48:07   257s] 
[03/19 12:48:07   257s] (I)       dpBasedLA: time=0.04  totalOF=5627163  totalVia=94004  totalWL=134059  total(Via+WL)=228063 
[03/19 12:48:07   257s] (I)       Total Global Routing Runtime: 0.17 seconds
[03/19 12:48:07   257s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 1.57% H + 0.19% V
[03/19 12:48:07   257s] [NR-eagl] Overflow after earlyGlobalRoute 2.27% H + 0.25% V
[03/19 12:48:07   257s] 
[03/19 12:48:07   257s] Local HotSpot Analysis: normalized congestion hotspot area = 6.67/20.89 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/19 12:48:07   257s] Local HotSpot Analysis: normalized max congestion hotspot area = 6.67, normalized total congestion hotspot area = 20.89 (area is in unit of 4 std-cell row bins)
[03/19 12:48:07   257s] HotSpot [1] box (100.75 569.13 198.35 627.69)
[03/19 12:48:07   257s] HotSpot [1] area 6.67
[03/19 12:48:07   257s] HotSpot [2] box (198.35 432.49 334.99 491.05)
[03/19 12:48:07   257s] HotSpot [2] area 6.22
[03/19 12:48:07   257s] HotSpot [3] box (276.43 432.49 315.47 491.05)
[03/19 12:48:07   257s] HotSpot [3] area 3.11
[03/19 12:48:07   257s] HotSpot [4] box (3.15 588.65 42.19 627.69)
[03/19 12:48:07   257s] HotSpot [4] area 2.67
[03/19 12:48:07   257s] HotSpot [5] box (374.03 510.57 413.07 549.61)
[03/19 12:48:07   257s] HotSpot [5] area 1.33
[03/19 12:48:07   257s] Top 5 hotspots total area: 20.00
[03/19 12:48:07   257s] 
[03/19 12:48:07   257s] ** np local hotspot detection info verbose **
[03/19 12:48:07   257s] level 0: max group area = 5.00 (0.00%) total group area = 5.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/19 12:48:07   257s] level 1: max group area = 8.00 (0.01%) total group area = 20.00 (0.02%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/19 12:48:07   257s] 
[03/19 12:48:07   257s] describeCongestion: hCong = 0.02 vCong = 0.00
[03/19 12:48:07   257s] Skipped repairing congestion.
[03/19 12:48:07   257s] (I)       ============= track Assignment ============
[03/19 12:48:07   257s] (I)       extract Global 3D Wires
[03/19 12:48:07   257s] (I)       Extract Global WL : time=0.00
[03/19 12:48:07   257s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/19 12:48:07   257s] (I)       track assignment initialization runtime=2867 millisecond
[03/19 12:48:07   257s] (I)       #threads=1 for track assignment
[03/19 12:48:07   258s] (I)       track assignment kernel runtime=216355 millisecond
[03/19 12:48:07   258s] (I)       End Greedy Track Assignment
[03/19 12:48:07   258s] [NR-eagl] Layer1(MET1)(F) length: 2.108100e+02um, number of vias: 41344
[03/19 12:48:07   258s] [NR-eagl] Layer2(MET2)(V) length: 1.502145e+05um, number of vias: 51988
[03/19 12:48:07   258s] [NR-eagl] Layer3(MET3)(H) length: 2.057043e+05um, number of vias: 15654
[03/19 12:48:07   258s] [NR-eagl] Layer4(MET4)(V) length: 1.473647e+05um, number of vias: 10923
[03/19 12:48:07   258s] [NR-eagl] Layer5(MET5)(H) length: 2.053739e+05um, number of vias: 1515
[03/19 12:48:07   258s] [NR-eagl] Layer6(METTP)(V) length: 4.288299e+04um, number of vias: 0
[03/19 12:48:07   258s] [NR-eagl] Total length: 7.517512e+05um, number of vias: 121424
[03/19 12:48:07   258s] End of congRepair (cpu=0:00:00.7, real=0:00:01.0)
[03/19 12:48:07   258s] 
[03/19 12:48:07   258s] CCOPT: Done with congestion repair using flow wrapper.
[03/19 12:48:07   258s] 
[03/19 12:48:07   258s] Core basic site is core
[03/19 12:48:07   258s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 12:48:07   258s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'minimips' of instances=14680 and nets=12143 using extraction engine 'preRoute' .
[03/19 12:48:07   258s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/19 12:48:07   258s] Type 'man IMPEXT-3530' for more detail.
[03/19 12:48:07   258s] PreRoute RC Extraction called for design minimips.
[03/19 12:48:07   258s] RC Extraction called in multi-corner(1) mode.
[03/19 12:48:07   258s] RCMode: PreRoute
[03/19 12:48:07   258s]       RC Corner Indexes            0   
[03/19 12:48:07   258s] Capacitance Scaling Factor   : 1.00000 
[03/19 12:48:07   258s] Resistance Scaling Factor    : 1.00000 
[03/19 12:48:07   258s] Clock Cap. Scaling Factor    : 1.00000 
[03/19 12:48:07   258s] Clock Res. Scaling Factor    : 1.00000 
[03/19 12:48:07   258s] Shrink Factor                : 1.00000
[03/19 12:48:07   258s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/19 12:48:07   258s] Using capacitance table file ...
[03/19 12:48:07   258s] Updating RC grid for preRoute extraction ...
[03/19 12:48:07   258s] Initializing multi-corner capacitance tables ... 
[03/19 12:48:07   258s] Initializing multi-corner resistance tables ...
[03/19 12:48:07   258s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1575.934M)
[03/19 12:48:07   258s] 
[03/19 12:48:07   258s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[03/19 12:48:08   259s] There was no routing performed, so no routing correlation information will be displayed.
[03/19 12:48:08   259s]     
[03/19 12:48:08   259s]     Routing Correlation Report
[03/19 12:48:08   259s]     ==========================
[03/19 12:48:08   259s]     
[03/19 12:48:08   259s]     No data available
[03/19 12:48:08   259s]     
[03/19 12:48:08   259s]     
[03/19 12:48:08   259s]     Clock DAG stats after routing clock trees:
[03/19 12:48:08   259s]       cell counts    : b=198, i=0, cg=0, l=41, total=239
[03/19 12:48:08   259s]       cell areas     : b=3544.783um^2, i=0.000um^2, cg=0.000um^2, l=823.939um^2, total=4368.722um^2
[03/19 12:48:08   259s]       wire lengths   : top=0.000um, trunk=16049.065um, leaf=59379.880um, total=75428.945um
[03/19 12:48:08   259s]       capacitance    : wire=10.868pF, gate=8.386pF, total=19.254pF
[03/19 12:48:08   259s]       net violations : underSlew={322,0.369ns} average 0.290ns std.dev 0.046ns
[03/19 12:48:08   259s]     Clock tree state after routing clock trees:
[03/19 12:48:08   259s]       clock_tree clock: worst slew is leaf(0.218),trunk(0.154),top(nil), margined worst slew is leaf(0.218),trunk(0.154),top(nil)
[03/19 12:48:08   259s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.229, max=0.441, avg=0.391, sd=0.025], skew [0.212 vs 0.105*, 98% {0.345, 0.397, 0.441}] (wid=0.000 ws=0.000) (gid=0.441 gs=0.212)
[03/19 12:48:08   259s]     Clock network insertion delays are now [0.229ns, 0.441ns] average 0.391ns std.dev 0.025ns
[03/19 12:48:08   259s]     Legalizer reserving space for clock trees... 
[03/19 12:48:08   259s]     Legalizer reserving space for clock trees done.
[03/19 12:48:08   259s]     PostConditioning... 
[03/19 12:48:08   259s]       Update timing... 
[03/19 12:48:08   259s]         Updating timing graph... 
[03/19 12:48:08   259s]           
[03/19 12:48:08   259s] #################################################################################
[03/19 12:48:08   259s] # Design Stage: PreRoute
[03/19 12:48:08   259s] # Design Name: minimips
[03/19 12:48:08   259s] # Design Mode: 90nm
[03/19 12:48:08   259s] # Analysis Mode: MMMC Non-OCV 
[03/19 12:48:08   259s] # Parasitics Mode: No SPEF/RCDB
[03/19 12:48:08   259s] # Signoff Settings: SI Off 
[03/19 12:48:08   259s] #################################################################################
[03/19 12:48:09   260s] Calculate delays in Single mode...
[03/19 12:48:09   260s] Topological Sorting (CPU = 0:00:00.0, MEM = 1642.7M, InitMEM = 1642.7M)
[03/19 12:48:10   265s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/19 12:48:10   265s] End delay calculation. (MEM=2094.28 CPU=0:00:04.6 REAL=0:00:01.0)
[03/19 12:48:10   265s] *** CDM Built up (cpu=0:00:05.4  real=0:00:02.0  mem= 2094.3M) ***
[03/19 12:48:10   265s]         Updating timing graph done.
[03/19 12:48:10   265s]         Updating latch analysis... 
[03/19 12:48:10   265s]         Updating latch analysis done.
[03/19 12:48:10   265s]       Update timing done.
[03/19 12:48:10   265s]       Invalidating timing
[03/19 12:48:11   265s]       PostConditioning active optimizations:
[03/19 12:48:11   265s]        - DRV fixing with cell sizing
[03/19 12:48:11   265s]       
[03/19 12:48:11   265s]       Currently running CTS, using active skew data
[03/19 12:48:11   265s]       Resetting previous bufferability status so that PostConditioning will attempt to fix all clock tree violations
[03/19 12:48:11   266s]       Clock DAG stats PostConditioning initial state:
[03/19 12:48:11   266s]         cell counts    : b=198, i=0, cg=0, l=41, total=239
[03/19 12:48:11   266s]         cell areas     : b=3544.783um^2, i=0.000um^2, cg=0.000um^2, l=823.939um^2, total=4368.722um^2
[03/19 12:48:11   266s]         wire lengths   : top=0.000um, trunk=16049.065um, leaf=59379.880um, total=75428.945um
[03/19 12:48:11   266s]         capacitance    : wire=10.868pF, gate=8.386pF, total=19.254pF
[03/19 12:48:11   266s]         net violations : overSlew={3,0.003ns} average 0.002ns std.dev 0.001ns, overSlew (inc. unfixable)={3,0.003ns} average 0.002ns std.dev 0.001ns, underSlew={319,0.341ns} average 0.196ns std.dev 0.094ns
[03/19 12:48:11   266s]       Recomputing CTS skew targets... 
[03/19 12:48:11   266s]         Resolving skew group constraints... 
[03/19 12:48:11   266s]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/19 12:48:11   266s]         Resolving skew group constraints done.
[03/19 12:48:11   266s]       Recomputing CTS skew targets done.
[03/19 12:48:11   266s]       Fixing DRVs... 
[03/19 12:48:11   266s]         Fixing clock tree DRVs: 
[03/19 12:48:11   266s]         Fixing clock tree DRVs: .
[03/19 12:48:11   266s]         Fixing clock tree DRVs: ..
[03/19 12:48:11   266s]         Fixing clock tree DRVs: ...
[03/19 12:48:11   266s]         Fixing clock tree DRVs: ... 20% 
[03/19 12:48:11   266s]         Fixing clock tree DRVs: ... 20% .
[03/19 12:48:11   266s]         Fixing clock tree DRVs: ... 20% ..
[03/19 12:48:11   266s]         Fixing clock tree DRVs: ... 20% ...
[03/19 12:48:11   266s]         Fixing clock tree DRVs: ... 20% ... 40% 
[03/19 12:48:11   266s]         Fixing clock tree DRVs: ... 20% ... 40% .
[03/19 12:48:11   266s]         Fixing clock tree DRVs: ... 20% ... 40% ..
[03/19 12:48:11   266s]         Fixing clock tree DRVs: ... 20% ... 40% ...
[03/19 12:48:11   266s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
[03/19 12:48:11   266s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
[03/19 12:48:11   266s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
[03/19 12:48:11   266s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
[03/19 12:48:11   266s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
[03/19 12:48:11   266s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[03/19 12:48:11   266s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
[03/19 12:48:11   266s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[03/19 12:48:11   266s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/19 12:48:11   266s]         CCOpt-PostConditioning: considered: 240, tested: 240, violation detected: 2, cannot run: 0, attempted: 2, failed: 0, sized: 2
[03/19 12:48:11   266s]         
[03/19 12:48:11   266s]         PRO Statistics: Fix DRVs (cell sizing):
[03/19 12:48:11   266s]         =======================================
[03/19 12:48:11   266s]         
[03/19 12:48:11   266s]         Cell changes by Net Type:
[03/19 12:48:11   266s]         
[03/19 12:48:11   266s]         ------------------------------
[03/19 12:48:11   266s]         Net Type    Attempted    Sized
[03/19 12:48:11   266s]         ------------------------------
[03/19 12:48:11   266s]         top             0          0
[03/19 12:48:11   266s]         trunk           0          0
[03/19 12:48:11   266s]         leaf            2          2
[03/19 12:48:11   266s]         ------------------------------
[03/19 12:48:11   266s]         Total           2          2
[03/19 12:48:11   266s]         ------------------------------
[03/19 12:48:11   266s]         
[03/19 12:48:11   266s]         Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 12.298um^2
[03/19 12:48:11   266s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/19 12:48:11   266s]         
[03/19 12:48:11   266s]         Clock DAG stats PostConditioning after DRV fixing:
[03/19 12:48:11   266s]           cell counts    : b=198, i=0, cg=0, l=41, total=239
[03/19 12:48:11   266s]           cell areas     : b=3557.081um^2, i=0.000um^2, cg=0.000um^2, l=823.939um^2, total=4381.020um^2
[03/19 12:48:11   266s]           wire lengths   : top=0.000um, trunk=16049.065um, leaf=59379.880um, total=75428.945um
[03/19 12:48:11   266s]           capacitance    : wire=10.868pF, gate=8.394pF, total=19.262pF
[03/19 12:48:11   266s]           net violations : underSlew={322,0.341ns} average 0.196ns std.dev 0.094ns
[03/19 12:48:11   266s]         Clock tree state PostConditioning after DRV fixing:
[03/19 12:48:11   266s]           clock_tree clock: worst slew is leaf(0.370),trunk(0.313),top(nil), margined worst slew is leaf(0.370),trunk(0.313),top(nil)
[03/19 12:48:11   266s]           skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.501, max=0.620, avg=0.580, sd=0.021], skew [0.119 vs 0.105*, 97.9% {0.531, 0.583, 0.620}] (wid=0.112 ws=0.105) (gid=0.583 gs=0.113)
[03/19 12:48:12   266s]         Clock network insertion delays are now [0.501ns, 0.620ns] average 0.580ns std.dev 0.021ns
[03/19 12:48:12   266s]       Fixing DRVs done.
[03/19 12:48:12   266s]       
[03/19 12:48:12   266s]       Slew Diagnostics: After DRV fixing
[03/19 12:48:12   266s]       ==================================
[03/19 12:48:12   266s]       
[03/19 12:48:12   266s]       Global causes: DRV fixing with buffering is disabled
[03/19 12:48:12   266s]       
[03/19 12:48:12   266s]       Top 5 overslews:
[03/19 12:48:12   266s]       
[03/19 12:48:12   266s]       ---------------------------------
[03/19 12:48:12   266s]       Node    Net    Overslew    Causes
[03/19 12:48:12   266s]       ---------------------------------
[03/19 12:48:12   266s]         (empty table)
[03/19 12:48:12   266s]       ---------------------------------
[03/19 12:48:12   266s]       
[03/19 12:48:12   266s]       Reconnecting optimized routes... 
[03/19 12:48:12   266s]       Reconnecting optimized routes done.
[03/19 12:48:12   266s]       Refining placement... 
[03/19 12:48:12   266s] *
[03/19 12:48:12   266s] * Starting clock placement refinement...
[03/19 12:48:12   266s] *
[03/19 12:48:12   266s] * First pass: Refine non-clock instances...
[03/19 12:48:12   266s] *
[03/19 12:48:12   266s] *** Starting refinePlace (0:04:26 mem=1571.6M) ***
[03/19 12:48:12   266s] Total net length = 5.977e+05 (3.380e+05 2.597e+05) (ext = 3.641e+04)
[03/19 12:48:12   266s] Starting refinePlace ...
[03/19 12:48:12   266s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 12:48:12   266s] default core: bins with density >  0.75 = 13.2 % ( 24 / 182 )
[03/19 12:48:12   266s] Density distribution unevenness ratio = 8.252%
[03/19 12:48:12   266s]   Spread Effort: high, pre-route mode, useDDP on.
[03/19 12:48:12   266s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1571.6MB) @(0:04:26 - 0:04:26).
[03/19 12:48:12   266s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 12:48:12   266s] wireLenOptFixPriorityInst 0 inst fixed
[03/19 12:48:12   267s] Move report: legalization moves 1 insts, mean move: 4.41 um, max move: 4.41 um
[03/19 12:48:12   267s] 	Max move on inst (g2298): (624.33, 491.05) --> (619.92, 491.05)
[03/19 12:48:12   267s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1571.6MB) @(0:04:26 - 0:04:26).
[03/19 12:48:12   267s] Move report: Detail placement moves 1 insts, mean move: 4.41 um, max move: 4.41 um
[03/19 12:48:12   267s] 	Max move on inst (g2298): (624.33, 491.05) --> (619.92, 491.05)
[03/19 12:48:12   267s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1571.6MB
[03/19 12:48:12   267s] Statistics of distance of Instance movement in refine placement:
[03/19 12:48:12   267s]   maximum (X+Y) =         4.41 um
[03/19 12:48:12   267s]   inst (g2298) with max move: (624.33, 491.05) -> (619.92, 491.05)
[03/19 12:48:12   267s]   mean    (X+Y) =         4.41 um
[03/19 12:48:12   267s] Total instances moved : 1
[03/19 12:48:12   267s] Summary Report:
[03/19 12:48:12   267s] Instances move: 1 (out of 8622 movable)
[03/19 12:48:12   267s] Mean displacement: 4.41 um
[03/19 12:48:12   267s] Max displacement: 4.41 um (Instance: g2298) (624.33, 491.05) -> (619.92, 491.05)
[03/19 12:48:12   267s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NO2X1
[03/19 12:48:12   267s] 	Violation at original loc: Placement Blockage Violation
[03/19 12:48:12   267s] Total net length = 5.977e+05 (3.380e+05 2.597e+05) (ext = 3.641e+04)
[03/19 12:48:12   267s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1571.6MB
[03/19 12:48:12   267s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1571.6MB) @(0:04:26 - 0:04:26).
[03/19 12:48:12   267s] *** Finished refinePlace (0:04:26 mem=1571.6M) ***
[03/19 12:48:12   267s] *
[03/19 12:48:12   267s] * Second pass: Refine clock instances...
[03/19 12:48:12   267s] *
[03/19 12:48:12   267s] #spOpts: mergeVia=F 
[03/19 12:48:12   267s] *** Starting refinePlace (0:04:26 mem=1571.6M) ***
[03/19 12:48:12   267s] Total net length = 5.977e+05 (3.380e+05 2.598e+05) (ext = 3.641e+04)
[03/19 12:48:12   267s] Starting refinePlace ...
[03/19 12:48:12   267s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 12:48:12   267s] default core: bins with density >  0.75 = 42.9 % ( 78 / 182 )
[03/19 12:48:12   267s] Density distribution unevenness ratio = 3.243%
[03/19 12:48:12   267s]   Spread Effort: high, pre-route mode, useDDP on.
[03/19 12:48:12   267s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1571.6MB) @(0:04:26 - 0:04:26).
[03/19 12:48:12   267s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 12:48:12   267s] wireLenOptFixPriorityInst 1723 inst fixed
[03/19 12:48:12   267s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 12:48:12   267s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1571.6MB) @(0:04:26 - 0:04:27).
[03/19 12:48:12   267s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 12:48:12   267s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1571.6MB
[03/19 12:48:12   267s] Statistics of distance of Instance movement in refine placement:
[03/19 12:48:12   267s]   maximum (X+Y) =         0.00 um
[03/19 12:48:12   267s]   mean    (X+Y) =         0.00 um
[03/19 12:48:12   267s] Total instances moved : 0
[03/19 12:48:12   267s] Summary Report:
[03/19 12:48:12   267s] Instances move: 0 (out of 10584 movable)
[03/19 12:48:12   267s] Mean displacement: 0.00 um
[03/19 12:48:12   267s] Max displacement: 0.00 um 
[03/19 12:48:12   267s] Total net length = 5.977e+05 (3.380e+05 2.598e+05) (ext = 3.641e+04)
[03/19 12:48:12   267s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1571.6MB
[03/19 12:48:12   267s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1571.6MB) @(0:04:26 - 0:04:27).
[03/19 12:48:12   267s] *** Finished refinePlace (0:04:27 mem=1571.6M) ***
[03/19 12:48:12   267s] *
[03/19 12:48:12   267s] * No clock instances moved during refinement.
[03/19 12:48:12   267s] *
[03/19 12:48:12   267s] * Finished with clock placement refinement.
[03/19 12:48:12   267s] *
[03/19 12:48:12   267s] 
[03/19 12:48:12   267s]       Refining placement done.
[03/19 12:48:12   267s]       Set dirty flag on 5 insts, 8 nets
[03/19 12:48:12   267s]       Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'minimips' of instances=14680 and nets=12143 using extraction engine 'preRoute' .
[03/19 12:48:12   267s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/19 12:48:12   267s] Type 'man IMPEXT-3530' for more detail.
[03/19 12:48:12   267s] PreRoute RC Extraction called for design minimips.
[03/19 12:48:12   267s] RC Extraction called in multi-corner(1) mode.
[03/19 12:48:12   267s] RCMode: PreRoute
[03/19 12:48:12   267s]       RC Corner Indexes            0   
[03/19 12:48:12   267s] Capacitance Scaling Factor   : 1.00000 
[03/19 12:48:12   267s] Resistance Scaling Factor    : 1.00000 
[03/19 12:48:12   267s] Clock Cap. Scaling Factor    : 1.00000 
[03/19 12:48:12   267s] Clock Res. Scaling Factor    : 1.00000 
[03/19 12:48:12   267s] Shrink Factor                : 1.00000
[03/19 12:48:12   267s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/19 12:48:12   267s] Using capacitance table file ...
[03/19 12:48:12   267s] Updating RC grid for preRoute extraction ...
[03/19 12:48:12   267s] Initializing multi-corner capacitance tables ... 
[03/19 12:48:12   267s] Initializing multi-corner resistance tables ...
[03/19 12:48:12   267s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1571.645M)
[03/19 12:48:12   267s] 
[03/19 12:48:12   267s]       Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[03/19 12:48:13   268s]       Clock DAG stats PostConditioning final:
[03/19 12:48:13   268s]         cell counts    : b=198, i=0, cg=0, l=41, total=239
[03/19 12:48:13   268s]         cell areas     : b=3557.081um^2, i=0.000um^2, cg=0.000um^2, l=823.939um^2, total=4381.020um^2
[03/19 12:48:13   268s]         wire lengths   : top=0.000um, trunk=16049.065um, leaf=59379.880um, total=75428.945um
[03/19 12:48:13   268s]         capacitance    : wire=10.868pF, gate=8.394pF, total=19.262pF
[03/19 12:48:13   268s]         net violations : underSlew={322,0.341ns} average 0.196ns std.dev 0.094ns
[03/19 12:48:13   268s]     PostConditioning done.
[03/19 12:48:13   268s] Net route status summary:
[03/19 12:48:13   268s]   Clock:       240 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=240)
[03/19 12:48:13   268s]   Non-clock: 11460 (unrouted=0, trialRouted=11460, noStatus=0, routed=0, fixed=0)
[03/19 12:48:13   268s] (Not counting 443 nets with <2 term connections)
[03/19 12:48:13   268s]     Clock DAG stats after post-conditioning:
[03/19 12:48:13   268s]       cell counts    : b=198, i=0, cg=0, l=41, total=239
[03/19 12:48:13   268s]       cell areas     : b=3557.081um^2, i=0.000um^2, cg=0.000um^2, l=823.939um^2, total=4381.020um^2
[03/19 12:48:13   268s]       wire lengths   : top=0.000um, trunk=16049.065um, leaf=59379.880um, total=75428.945um
[03/19 12:48:13   268s]       capacitance    : wire=10.868pF, gate=8.394pF, total=19.262pF
[03/19 12:48:13   268s]       net violations : underSlew={322,0.341ns} average 0.196ns std.dev 0.094ns
[03/19 12:48:13   268s]     Clock tree state after post-conditioning:
[03/19 12:48:13   268s]       clock_tree clock: worst slew is leaf(0.370),trunk(0.313),top(nil), margined worst slew is leaf(0.370),trunk(0.313),top(nil)
[03/19 12:48:13   268s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.501, max=0.620, avg=0.580, sd=0.021], skew [0.119 vs 0.105*, 97.9% {0.531, 0.583, 0.620}] (wid=0.112 ws=0.105) (gid=0.583 gs=0.113)
[03/19 12:48:14   268s]     Clock network insertion delays are now [0.501ns, 0.620ns] average 0.580ns std.dev 0.021ns
[03/19 12:48:14   268s]   Updating netlist done.
[03/19 12:48:14   268s]   
[03/19 12:48:14   268s]   Clock DAG stats at end of CTS:
[03/19 12:48:14   268s]   ==============================
[03/19 12:48:14   268s]   
[03/19 12:48:14   268s]   --------------------------------
[03/19 12:48:14   268s]   Cell type      Count    Area
[03/19 12:48:14   268s]   --------------------------------
[03/19 12:48:14   268s]   Buffers         198     3557.081
[03/19 12:48:14   268s]   Inverters         0        0.000
[03/19 12:48:14   268s]   Clock Gates       0        0.000
[03/19 12:48:14   268s]   Clock Logic      41      823.939
[03/19 12:48:14   268s]   All             239     4381.020
[03/19 12:48:14   268s]   --------------------------------
[03/19 12:48:14   268s]   
[03/19 12:48:14   268s]   
[03/19 12:48:14   268s]   Clock DAG wire lengths at end of CTS:
[03/19 12:48:14   268s]   =====================================
[03/19 12:48:14   268s]   
[03/19 12:48:14   268s]   --------------------
[03/19 12:48:14   268s]   Type     Wire Length
[03/19 12:48:14   268s]   --------------------
[03/19 12:48:14   268s]   Top           0.000
[03/19 12:48:14   268s]   Trunk     16049.065
[03/19 12:48:14   268s]   Leaf      59379.880
[03/19 12:48:14   268s]   Total     75428.945
[03/19 12:48:14   268s]   --------------------
[03/19 12:48:14   268s]   
[03/19 12:48:14   268s]   
[03/19 12:48:14   268s]   Clock DAG capacitances at end of CTS:
[03/19 12:48:14   268s]   =====================================
[03/19 12:48:14   268s]   
[03/19 12:48:14   268s]   --------------------
[03/19 12:48:14   268s]   Type     Capacitance
[03/19 12:48:14   268s]   --------------------
[03/19 12:48:14   268s]   Wire       10.868
[03/19 12:48:14   268s]   Gate        8.394
[03/19 12:48:14   268s]   Total      19.262
[03/19 12:48:14   268s]   --------------------
[03/19 12:48:14   268s]   
[03/19 12:48:14   268s]   
[03/19 12:48:14   268s]   Clock DAG net violations at end of CTS:
[03/19 12:48:14   268s]   =======================================
[03/19 12:48:14   268s]   
[03/19 12:48:14   268s]   ------------------------------------------------------
[03/19 12:48:14   268s]   Type         Count    Max viol    Average    Std. Dev.
[03/19 12:48:14   268s]   ------------------------------------------------------
[03/19 12:48:14   268s]   underSlew     322     0.341ns     0.196ns     0.094ns
[03/19 12:48:14   268s]   ------------------------------------------------------
[03/19 12:48:14   268s]   
[03/19 12:48:14   268s]   
[03/19 12:48:14   268s]   Clock tree summary at end of CTS:
[03/19 12:48:14   268s]   =================================
[03/19 12:48:14   268s]   
[03/19 12:48:14   268s]   -------------------------------------------------------
[03/19 12:48:14   268s]   Clock Tree          Worst Trunk Slew    Worst Leaf Slew
[03/19 12:48:14   268s]   -------------------------------------------------------
[03/19 12:48:14   268s]   clock_tree clock         0.313               0.370
[03/19 12:48:14   268s]   -------------------------------------------------------
[03/19 12:48:14   268s]   
[03/19 12:48:14   268s]   
[03/19 12:48:14   268s]   Skew group summary at end of CTS:
[03/19 12:48:14   268s]   =================================
[03/19 12:48:14   268s]   
[03/19 12:48:14   268s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/19 12:48:14   268s]   Half-corner                                Skew Group                               Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/19 12:48:14   268s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/19 12:48:14   268s]   default_emulate_delay_corner:setup.late    clock/default_emulate_constraint_mode    0.501     0.620     0.119    0.105*           0.105           0.082           0.580        0.021     97.9% {0.531, 0.583, 0.620}
[03/19 12:48:14   268s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/19 12:48:14   268s]   
[03/19 12:48:14   268s]   
[03/19 12:48:14   268s]   Min/max skew group path pins for unmet skew targets:
[03/19 12:48:14   268s]   ====================================================
[03/19 12:48:14   268s]   
[03/19 12:48:14   268s]   --------------------------------------------------------------------------------------------------------------------------------------------
[03/19 12:48:14   268s]   Half-corner                                Skew Group                               Min/Max    Delay    Pin
[03/19 12:48:14   268s]   --------------------------------------------------------------------------------------------------------------------------------------------
[03/19 12:48:14   268s]   default_emulate_delay_corner:setup.late    clock/default_emulate_constraint_mode    Min        0.501    U7_banc_RC_CG_HIER_INST17/enl_reg/GN
[03/19 12:48:14   268s]   default_emulate_delay_corner:setup.late    clock/default_emulate_constraint_mode    Max        0.620    U7_banc_RC_CG_HIER_INST22/enl_reg/GN
[03/19 12:48:14   268s]   --------------------------------------------------------------------------------------------------------------------------------------------
[03/19 12:48:14   268s]   
[03/19 12:48:14   268s]   Clock network insertion delays are now [0.501ns, 0.620ns] average 0.580ns std.dev 0.021ns
[03/19 12:48:14   268s]   
[03/19 12:48:14   268s]   Found a total of 0 clock tree pins with a slew violation.
[03/19 12:48:14   268s]   
[03/19 12:48:14   268s] Synthesizing clock trees done.
[03/19 12:48:14   268s] Connecting clock gate test enables... 
[03/19 12:48:14   268s] Connecting clock gate test enables done.
[03/19 12:48:14   269s] Innovus updating I/O latencies
[03/19 12:48:14   269s] #################################################################################
[03/19 12:48:14   269s] # Design Stage: PreRoute
[03/19 12:48:14   269s] # Design Name: minimips
[03/19 12:48:14   269s] # Design Mode: 90nm
[03/19 12:48:14   269s] # Analysis Mode: MMMC Non-OCV 
[03/19 12:48:14   269s] # Parasitics Mode: No SPEF/RCDB
[03/19 12:48:14   269s] # Signoff Settings: SI Off 
[03/19 12:48:14   269s] #################################################################################
[03/19 12:48:15   269s] Calculate delays in Single mode...
[03/19 12:48:15   269s] Topological Sorting (CPU = 0:00:00.0, MEM = 1645.4M, InitMEM = 1645.4M)
[03/19 12:48:15   270s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/19 12:48:15   270s] End delay calculation. (MEM=2105.29 CPU=0:00:00.5 REAL=0:00:00.0)
[03/19 12:48:15   270s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 2105.3M) ***
[03/19 12:48:15   270s] 	Current asserted source latency: 0
[03/19 12:48:15   270s] 	Executing: set_clock_latency -source -early -max -rise -0.579534 [get_pins 
[03/19 12:48:15   270s] clock]
[03/19 12:48:15   270s] 	Current asserted source latency: 0
[03/19 12:48:15   270s] 	Executing: set_clock_latency -source -late -max -rise -0.579534 [get_pins 
[03/19 12:48:15   270s] clock]
[03/19 12:48:15   270s] 	Current asserted source latency: 0
[03/19 12:48:15   270s] 	Executing: set_clock_latency -source -early -max -fall -0.614611 [get_pins 
[03/19 12:48:15   270s] clock]
[03/19 12:48:15   270s] 	Current asserted source latency: 0
[03/19 12:48:15   270s] 	Executing: set_clock_latency -source -late -max -fall -0.614611 [get_pins 
[03/19 12:48:15   270s] clock]
[03/19 12:48:15   270s] Setting all clocks to propagated mode.
[03/19 12:48:15   270s] Resetting all latency settings from fanout cone of clock 'clock'
[03/19 12:48:15   270s] Clock DAG stats after update timingGraph:
[03/19 12:48:15   270s]   cell counts    : b=198, i=0, cg=0, l=41, total=239
[03/19 12:48:15   270s]   cell areas     : b=3557.081um^2, i=0.000um^2, cg=0.000um^2, l=823.939um^2, total=4381.020um^2
[03/19 12:48:15   270s]   wire lengths   : top=0.000um, trunk=16049.065um, leaf=59379.880um, total=75428.945um
[03/19 12:48:15   270s]   capacitance    : wire=10.868pF, gate=8.394pF, total=19.262pF
[03/19 12:48:15   270s]   net violations : underSlew={322,0.341ns} average 0.196ns std.dev 0.094ns
[03/19 12:48:15   270s] Clock tree state after update timingGraph:
[03/19 12:48:15   270s]   clock_tree clock: worst slew is leaf(0.370),trunk(0.313),top(nil), margined worst slew is leaf(0.370),trunk(0.313),top(nil)
[03/19 12:48:15   270s]   skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.501, max=0.620, avg=0.580, sd=0.021], skew [0.119 vs 0.105*, 97.9% {0.531, 0.583, 0.620}] (wid=0.112 ws=0.105) (gid=0.583 gs=0.113)
[03/19 12:48:15   270s] Clock network insertion delays are now [0.501ns, 0.620ns] average 0.580ns std.dev 0.021ns
[03/19 12:48:15   270s] Logging CTS constraint violations... 
[03/19 12:48:15   270s]   No violations found.
[03/19 12:48:15   270s] Logging CTS constraint violations done.
[03/19 12:48:15   270s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/19 12:48:15   271s] Synthesizing clock trees with CCOpt done.
[03/19 12:48:15   271s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/19 12:48:15   271s] UM:                                                                   cts
[03/19 12:48:15   271s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/19 12:48:15   271s] #spOpts: mergeVia=F 
[03/19 12:48:15   271s] Info: 8 threads available for lower-level modules during optimization.
[03/19 12:48:15   271s] GigaOpt running with 8 threads.
[03/19 12:48:19   274s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1574.6M, totSessionCpu=0:04:33 **
[03/19 12:48:19   274s] Added -handlePreroute to trialRouteMode
[03/19 12:48:19   274s] *** opt_design -post_cts ***
[03/19 12:48:19   274s] DRC Margin: user margin 0.0; extra margin 0.2
[03/19 12:48:19   274s] Hold Target Slack: user slack 0
[03/19 12:48:19   274s] Setup Target Slack: user slack 0; extra slack 0.1
[03/19 12:48:19   274s] setUsefulSkewMode -noEcoRoute
[03/19 12:48:19   274s] **INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[03/19 12:48:19   274s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/19 12:48:19   274s] 'set_default_switching_activity' finished successfully.
[03/19 12:48:19   274s] Multi-VT timing optimization disabled based on library information.
[03/19 12:48:19   274s] Summary for sequential cells idenfication: 
[03/19 12:48:19   274s] Identified SBFF number: 128
[03/19 12:48:19   274s] Identified MBFF number: 0
[03/19 12:48:19   274s] Not identified SBFF number: 0
[03/19 12:48:19   274s] Not identified MBFF number: 0
[03/19 12:48:19   274s] Number of sequential cells which are not FFs: 106
[03/19 12:48:19   274s] 
[03/19 12:48:19   274s] Start to check current routing status for nets...
[03/19 12:48:19   274s] Using hname+ instead name for net compare
[03/19 12:48:19   274s] Activating lazyNetListOrdering
[03/19 12:48:19   274s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[03/19 12:48:19   274s] All nets are already routed correctly.
[03/19 12:48:19   274s] End to check current routing status for nets (mem=1574.6M)
[03/19 12:48:20   275s] Compute RC Scale Done ...
[03/19 12:48:21   276s] #################################################################################
[03/19 12:48:21   276s] # Design Stage: PreRoute
[03/19 12:48:21   276s] # Design Name: minimips
[03/19 12:48:21   276s] # Design Mode: 90nm
[03/19 12:48:21   276s] # Analysis Mode: MMMC Non-OCV 
[03/19 12:48:21   276s] # Parasitics Mode: No SPEF/RCDB
[03/19 12:48:21   276s] # Signoff Settings: SI Off 
[03/19 12:48:21   276s] #################################################################################
[03/19 12:48:21   276s] Calculate delays in Single mode...
[03/19 12:48:21   277s] Topological Sorting (CPU = 0:00:00.0, MEM = 1732.1M, InitMEM = 1732.1M)
[03/19 12:48:22   281s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/19 12:48:22   281s] End delay calculation. (MEM=2170.86 CPU=0:00:04.4 REAL=0:00:01.0)
[03/19 12:48:22   281s] *** CDM Built up (cpu=0:00:05.6  real=0:00:01.0  mem= 2170.9M) ***
[03/19 12:48:22   282s] *** Done Building Timing Graph (cpu=0:00:06.4 real=0:00:02.0 totSessionCpu=0:04:42 mem=2170.9M)
[03/19 12:48:22   282s] 
[03/19 12:48:22   282s] ------------------------------------------------------------
[03/19 12:48:22   282s]              Initial Summary                             
[03/19 12:48:22   282s] ------------------------------------------------------------
[03/19 12:48:22   282s] 
[03/19 12:48:22   282s] Setup views included:
[03/19 12:48:22   282s]  default_emulate_view 
[03/19 12:48:22   282s] 
[03/19 12:48:22   282s] +--------------------+---------+
[03/19 12:48:22   282s] |     Setup mode     |   all   |
[03/19 12:48:22   282s] +--------------------+---------+
[03/19 12:48:22   282s] |           WNS (ns):| -2.045  |
[03/19 12:48:22   282s] |           TNS (ns):| -37.294 |
[03/19 12:48:22   282s] |    Violating Paths:|   33    |
[03/19 12:48:22   282s] |          All Paths:|  1765   |
[03/19 12:48:22   282s] +--------------------+---------+
[03/19 12:48:22   282s] 
[03/19 12:48:22   282s] +----------------+-------------------------------+------------------+
[03/19 12:48:22   282s] |                |              Real             |       Total      |
[03/19 12:48:22   282s] |    DRVs        +------------------+------------+------------------|
[03/19 12:48:22   282s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/19 12:48:22   282s] +----------------+------------------+------------+------------------+
[03/19 12:48:22   282s] |   max_cap      |     18 (18)      |   -0.234   |     36 (36)      |
[03/19 12:48:22   282s] |   max_tran     |     15 (706)     |   -1.697   |     33 (724)     |
[03/19 12:48:22   282s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/19 12:48:22   282s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/19 12:48:22   282s] +----------------+------------------+------------+------------------+
[03/19 12:48:22   282s] 
[03/19 12:48:22   282s] Density: 72.904%
[03/19 12:48:22   282s] ------------------------------------------------------------
[03/19 12:48:22   282s] **opt_design ... cpu = 0:00:09, real = 0:00:03, mem = 1702.9M, totSessionCpu=0:04:42 **
[03/19 12:48:22   282s] ** INFO : this run is activating low effort ccoptDesign flow
[03/19 12:48:22   282s] PhyDesignGrid: maxLocalDensity 0.98
[03/19 12:48:22   282s] #spOpts: mergeVia=F 
[03/19 12:48:22   282s] **ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
[03/19 12:48:22   282s] **ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
[03/19 12:48:22   282s] **ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
[03/19 12:48:22   282s] 
[03/19 12:48:22   282s] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (default_emulate_view) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_db power_view <view_name>".
[03/19 12:48:22   282s] 
[03/19 12:48:22   282s] Type 'man IMPOPT-3663' for more detail.
[03/19 12:48:23   283s] 
[03/19 12:48:23   283s] Power view               = default_emulate_view
[03/19 12:48:23   283s] Number of VT partitions  = 3
[03/19 12:48:23   283s] Standard cells in design = 810
[03/19 12:48:23   283s] Instances in design      = 10584
[03/19 12:48:23   283s] 
[03/19 12:48:23   283s] Instance distribution across the VT partitions:
[03/19 12:48:23   283s] 
[03/19 12:48:23   283s]  LVT : inst = 5282 (49.9%), cells = 557 (69%)
[03/19 12:48:23   283s]    Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 5282 (49.9%)
[03/19 12:48:23   283s] 
[03/19 12:48:23   283s]  SVT : inst = 5301 (50.1%), cells = 197 (24%)
[03/19 12:48:23   283s]    Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 5301 (50.1%)
[03/19 12:48:23   283s] 
[03/19 12:48:23   283s]  HVT : inst = 1 (0.0%), cells = 29 (4%)
[03/19 12:48:23   283s]    Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 1 (0.0%)
[03/19 12:48:23   283s] 
[03/19 12:48:23   283s] Reporting took 0 sec
[03/19 12:48:23   283s] **INFO : Setting latch borrow mode to budget during optimization
[03/19 12:48:24   284s] *** Starting optimizing excluded clock nets MEM= 1702.9M) ***
[03/19 12:48:24   284s] *info: No excluded clock nets to be optimized.
[03/19 12:48:24   284s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1702.9M) ***
[03/19 12:48:24   284s] *** Starting optimizing excluded clock nets MEM= 1702.9M) ***
[03/19 12:48:24   284s] *info: No excluded clock nets to be optimized.
[03/19 12:48:24   284s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1702.9M) ***
[03/19 12:48:24   285s] **INFO: Num dontuse cells 532, Num usable cells 752
[03/19 12:48:24   285s] optDesignOneStep: Leakage Power Flow
[03/19 12:48:24   285s] **INFO: Num dontuse cells 532, Num usable cells 752
[03/19 12:48:24   285s] Begin: GigaOpt DRV Optimization
[03/19 12:48:24   285s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[03/19 12:48:24   285s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[03/19 12:48:24   285s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[03/19 12:48:24   285s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[03/19 12:48:24   285s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[03/19 12:48:24   285s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[03/19 12:48:24   285s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[03/19 12:48:24   285s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[03/19 12:48:24   285s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[03/19 12:48:24   285s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[03/19 12:48:24   285s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[03/19 12:48:24   285s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[03/19 12:48:24   285s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[03/19 12:48:24   285s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[03/19 12:48:24   285s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[03/19 12:48:24   285s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[03/19 12:48:24   285s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[03/19 12:48:24   285s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[03/19 12:48:24   285s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[03/19 12:48:24   285s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[03/19 12:48:24   285s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[03/19 12:48:24   285s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[03/19 12:48:24   285s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[03/19 12:48:24   285s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[03/19 12:48:24   285s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[03/19 12:48:24   285s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[03/19 12:48:24   285s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[03/19 12:48:24   285s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[03/19 12:48:24   285s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[03/19 12:48:24   285s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[03/19 12:48:24   285s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[03/19 12:48:24   285s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[03/19 12:48:24   285s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[03/19 12:48:24   285s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[03/19 12:48:24   285s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[03/19 12:48:24   285s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[03/19 12:48:24   285s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[03/19 12:48:24   285s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[03/19 12:48:24   285s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[03/19 12:48:24   285s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[03/19 12:48:24   285s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[03/19 12:48:24   285s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[03/19 12:48:24   285s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[03/19 12:48:24   285s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/19 12:48:24   285s] Info: 240 nets with fixed/cover wires excluded.
[03/19 12:48:24   285s] Info: 240 clock nets excluded from IPO operation.
[03/19 12:48:24   285s] Summary for sequential cells idenfication: 
[03/19 12:48:24   285s] Identified SBFF number: 128
[03/19 12:48:24   285s] Identified MBFF number: 0
[03/19 12:48:24   285s] Not identified SBFF number: 0
[03/19 12:48:24   285s] Not identified MBFF number: 0
[03/19 12:48:24   285s] Number of sequential cells which are not FFs: 106
[03/19 12:48:24   285s] 
[03/19 12:48:24   285s] PhyDesignGrid: maxLocalDensity 3.00
[03/19 12:48:32   293s] DEBUG: @coeDRVCandCache::init.
[03/19 12:48:32   293s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/19 12:48:32   293s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/19 12:48:32   293s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/19 12:48:32   293s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/19 12:48:32   293s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/19 12:48:32   293s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/19 12:48:32   293s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/19 12:48:32   293s] Info: violation cost 543.490967 (cap = 12.781707, tran = 523.709167, len = 0.000000, fanout load = 0.000000, fanout count = 7.000000, glitch 0.000000)
[03/19 12:48:32   293s] |    62   |  2055   |    69   |     69  |     0   |     0   |     0   |     0   | -2.04 |          0|          0|          0|  72.90  |            |           |
[03/19 12:48:35   302s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/19 12:48:35   302s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/19 12:48:35   302s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/19 12:48:35   302s] |    18   |    18   |    18   |     18  |     0   |     0   |     0   |     0   | -1.13 |         27|          0|         37|  73.07  |   0:00:03.0|    2435.9M|
[03/19 12:48:35   302s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/19 12:48:35   302s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/19 12:48:35   302s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/19 12:48:35   302s] |    18   |    18   |    18   |     18  |     0   |     0   |     0   |     0   | -1.13 |          0|          0|          0|  73.07  |   0:00:00.0|    2435.9M|
[03/19 12:48:35   302s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/19 12:48:35   302s] 
[03/19 12:48:35   302s] *** Finish DRV Fixing (cpu=0:00:09.3 real=0:00:03.0 mem=2436.0M) ***
[03/19 12:48:35   302s] 
[03/19 12:48:35   302s] *** Starting refinePlace (0:05:02 mem=2436.0M) ***
[03/19 12:48:35   302s] Total net length = 6.014e+05 (3.399e+05 2.615e+05) (ext = 3.583e+04)
[03/19 12:48:35   302s] default core: bins with density >  0.75 = 43.4 % ( 79 / 182 )
[03/19 12:48:35   302s] Density distribution unevenness ratio = 4.239%
[03/19 12:48:35   302s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2436.0MB) @(0:05:02 - 0:05:02).
[03/19 12:48:35   302s] Starting refinePlace ...
[03/19 12:48:35   302s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 12:48:35   302s] default core: bins with density >  0.75 = 43.4 % ( 79 / 182 )
[03/19 12:48:35   302s] Density distribution unevenness ratio = 4.239%
[03/19 12:48:35   302s]   Spread Effort: high, pre-route mode, useDDP on.
[03/19 12:48:35   302s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2436.0MB) @(0:05:02 - 0:05:02).
[03/19 12:48:35   302s] Move report: preRPlace moves 208 insts, mean move: 3.55 um, max move: 18.90 um
[03/19 12:48:35   302s] 	Max move on inst (U7_banc_registres_reg[27][19]): (214.20, 476.41) --> (195.30, 476.41)
[03/19 12:48:35   302s] 	Length: 17 sites, height: 1 rows, site name: core, cell type: DFRQX1
[03/19 12:48:35   302s] wireLenOptFixPriorityInst 1723 inst fixed
[03/19 12:48:35   302s] Move report: legalization moves 35 insts, mean move: 4.55 um, max move: 10.55 um
[03/19 12:48:35   302s] 	Max move on inst (U7_banc_g32349): (251.37, 476.41) --> (257.04, 471.53)
[03/19 12:48:35   302s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2436.0MB) @(0:05:02 - 0:05:02).
[03/19 12:48:35   302s] Move report: Detail placement moves 228 insts, mean move: 3.90 um, max move: 18.90 um
[03/19 12:48:35   302s] 	Max move on inst (U7_banc_registres_reg[27][19]): (214.20, 476.41) --> (195.30, 476.41)
[03/19 12:48:35   302s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2436.0MB
[03/19 12:48:35   302s] Statistics of distance of Instance movement in refine placement:
[03/19 12:48:35   302s]   maximum (X+Y) =        18.90 um
[03/19 12:48:35   302s]   inst (U7_banc_registres_reg[27][19]) with max move: (214.2, 476.41) -> (195.3, 476.41)
[03/19 12:48:35   302s]   mean    (X+Y) =         3.90 um
[03/19 12:48:35   302s] Total instances moved : 228
[03/19 12:48:35   302s] Summary Report:
[03/19 12:48:35   302s] Instances move: 228 (out of 10372 movable)
[03/19 12:48:35   302s] Mean displacement: 3.90 um
[03/19 12:48:35   302s] Max displacement: 18.90 um (Instance: U7_banc_registres_reg[27][19]) (214.2, 476.41) -> (195.3, 476.41)
[03/19 12:48:35   302s] 	Length: 17 sites, height: 1 rows, site name: core, cell type: DFRQX1
[03/19 12:48:35   302s] Total net length = 6.014e+05 (3.399e+05 2.615e+05) (ext = 3.583e+04)
[03/19 12:48:35   302s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2436.0MB) @(0:05:02 - 0:05:02).
[03/19 12:48:35   302s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2436.0MB
[03/19 12:48:35   302s] *** Finished refinePlace (0:05:02 mem=2436.0M) ***
[03/19 12:48:36   303s] *** maximum move = 18.90 um ***
[03/19 12:48:36   303s] *** Finished re-routing un-routed nets (2436.0M) ***
[03/19 12:48:36   303s] 
[03/19 12:48:36   303s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=2436.0M) ***
[03/19 12:48:36   303s] DEBUG: @coeDRVCandCache::cleanup.
[03/19 12:48:36   303s] End: GigaOpt DRV Optimization
[03/19 12:48:36   303s] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/19 12:48:36   303s] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/19 12:48:36   303s] 
[03/19 12:48:36   303s] ------------------------------------------------------------
[03/19 12:48:36   303s]      Summary (cpu=0.29min real=0.20min mem=1710.6M)                             
[03/19 12:48:36   303s] ------------------------------------------------------------
[03/19 12:48:36   303s] 
[03/19 12:48:36   303s] Setup views included:
[03/19 12:48:36   303s]  default_emulate_view 
[03/19 12:48:36   303s] 
[03/19 12:48:36   303s] +--------------------+---------+
[03/19 12:48:36   303s] |     Setup mode     |   all   |
[03/19 12:48:36   303s] +--------------------+---------+
[03/19 12:48:36   303s] |           WNS (ns):| -1.132  |
[03/19 12:48:36   303s] |           TNS (ns):| -12.937 |
[03/19 12:48:36   303s] |    Violating Paths:|   20    |
[03/19 12:48:36   303s] |          All Paths:|  1765   |
[03/19 12:48:36   303s] +--------------------+---------+
[03/19 12:48:36   303s] 
[03/19 12:48:36   303s] +----------------+-------------------------------+------------------+
[03/19 12:48:36   303s] |                |              Real             |       Total      |
[03/19 12:48:36   303s] |    DRVs        +------------------+------------+------------------|
[03/19 12:48:36   303s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/19 12:48:36   303s] +----------------+------------------+------------+------------------+
[03/19 12:48:36   303s] |   max_cap      |      0 (0)       |   0.000    |     18 (18)      |
[03/19 12:48:36   303s] |   max_tran     |      0 (0)       |   0.000    |     18 (18)      |
[03/19 12:48:36   303s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/19 12:48:36   303s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/19 12:48:36   303s] +----------------+------------------+------------+------------------+
[03/19 12:48:36   303s] 
[03/19 12:48:36   303s] Density: 73.065%
[03/19 12:48:36   303s] Routing Overflow: 2.27% H and 0.25% V
[03/19 12:48:36   303s] ------------------------------------------------------------
[03/19 12:48:36   303s] **opt_design ... cpu = 0:00:30, real = 0:00:17, mem = 1710.6M, totSessionCpu=0:05:03 **
[03/19 12:48:36   303s] 
[03/19 12:48:36   303s] Active setup views:
[03/19 12:48:36   303s]  default_emulate_view
[03/19 12:48:36   303s]   Dominating endpoints: 0
[03/19 12:48:36   303s]   Dominating TNS: -0.000
[03/19 12:48:36   303s] 
[03/19 12:48:36   303s] *** Timing NOT met, worst failing slack is -1.132
[03/19 12:48:36   303s] *** Check timing (0:00:00.0)
[03/19 12:48:36   303s] **INFO: Num dontuse cells 532, Num usable cells 752
[03/19 12:48:36   303s] optDesignOneStep: Leakage Power Flow
[03/19 12:48:36   303s] **INFO: Num dontuse cells 532, Num usable cells 752
[03/19 12:48:36   303s] Begin: GigaOpt Optimization in TNS mode
[03/19 12:48:36   303s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[03/19 12:48:36   303s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[03/19 12:48:36   303s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[03/19 12:48:36   303s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[03/19 12:48:36   303s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[03/19 12:48:36   303s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[03/19 12:48:36   303s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[03/19 12:48:36   303s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[03/19 12:48:36   303s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[03/19 12:48:36   303s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[03/19 12:48:36   303s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[03/19 12:48:36   303s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[03/19 12:48:36   303s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[03/19 12:48:36   303s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[03/19 12:48:36   303s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[03/19 12:48:36   303s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[03/19 12:48:36   303s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[03/19 12:48:36   303s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[03/19 12:48:36   303s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[03/19 12:48:36   303s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[03/19 12:48:36   303s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[03/19 12:48:36   303s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[03/19 12:48:36   303s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[03/19 12:48:36   303s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[03/19 12:48:36   303s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[03/19 12:48:36   303s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[03/19 12:48:36   303s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[03/19 12:48:36   303s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[03/19 12:48:36   303s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[03/19 12:48:36   303s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[03/19 12:48:36   303s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[03/19 12:48:36   303s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[03/19 12:48:36   303s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[03/19 12:48:36   303s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[03/19 12:48:36   303s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[03/19 12:48:36   303s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[03/19 12:48:36   303s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[03/19 12:48:36   303s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[03/19 12:48:36   303s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[03/19 12:48:36   303s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[03/19 12:48:36   303s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[03/19 12:48:36   303s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/19 12:48:36   303s] Info: 240 nets with fixed/cover wires excluded.
[03/19 12:48:36   303s] Info: 240 clock nets excluded from IPO operation.
[03/19 12:48:36   303s] PhyDesignGrid: maxLocalDensity 0.95
[03/19 12:48:42   310s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/19 12:48:42   310s] *info: 240 clock nets excluded
[03/19 12:48:42   310s] *info: 7 special nets excluded.
[03/19 12:48:42   310s] *info: 32 multi-driver nets excluded.
[03/19 12:48:42   310s] *info: 131 no-driver nets excluded.
[03/19 12:48:42   310s] *info: 240 nets with fixed/cover wires excluded.
[03/19 12:48:43   310s] Effort level <high> specified for reg2reg path_group
[03/19 12:48:43   311s] Effort level <high> specified for reg2cgate path_group
[03/19 12:48:44   313s] ** GigaOpt Optimizer WNS Slack -1.132 TNS Slack -12.937 Density 73.07
[03/19 12:48:44   313s] Optimizer TNS Opt
[03/19 12:48:44   313s] Active Path Group: reg2reg  
[03/19 12:48:45   313s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/19 12:48:45   313s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
[03/19 12:48:45   313s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/19 12:48:45   313s] |  -1.132|   -1.132| -12.937|  -12.937|    73.07%|   0:00:01.0| 2507.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[56]/D              |
[03/19 12:48:46   315s] |  -0.722|   -0.722|  -6.178|   -6.178|    73.07%|   0:00:01.0| 2549.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[56]/D              |
[03/19 12:48:46   316s] |  -0.661|   -0.661|  -5.328|   -5.328|    73.07%|   0:00:00.0| 2549.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[56]/D              |
[03/19 12:48:47   317s] |  -0.637|   -0.637|  -4.982|   -4.982|    73.08%|   0:00:01.0| 2549.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[56]/D              |
[03/19 12:48:47   318s] |  -0.589|   -0.589|  -4.348|   -4.348|    73.08%|   0:00:00.0| 2549.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[56]/D              |
[03/19 12:48:48   320s] |  -0.448|   -0.448|  -2.171|   -2.171|    73.09%|   0:00:01.0| 2568.7M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[63]/D              |
[03/19 12:48:48   321s] |  -0.279|   -0.279|  -1.375|   -1.375|    73.10%|   0:00:00.0| 2568.7M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[56]/D              |
[03/19 12:48:49   322s] |  -0.258|   -0.258|  -1.108|   -1.108|    73.12%|   0:00:01.0| 2587.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[56]/D              |
[03/19 12:48:50   324s] |  -0.231|   -0.231|  -1.072|   -1.072|    73.12%|   0:00:01.0| 2606.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[62]/D              |
[03/19 12:48:50   325s] |  -0.134|   -0.134|  -0.459|   -0.459|    73.13%|   0:00:00.0| 2606.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[62]/D              |
[03/19 12:48:51   326s] |  -0.119|   -0.119|  -0.326|   -0.326|    73.17%|   0:00:01.0| 2606.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[62]/D              |
[03/19 12:48:52   328s] |  -0.056|   -0.056|  -0.128|   -0.128|    73.17%|   0:00:01.0| 2606.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[62]/D              |
[03/19 12:48:53   330s] |  -0.056|   -0.056|  -0.108|   -0.108|    73.17%|   0:00:01.0| 2606.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[62]/D              |
[03/19 12:48:53   331s] |  -0.044|   -0.044|  -0.077|   -0.077|    73.18%|   0:00:00.0| 2606.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[62]/D              |
[03/19 12:48:54   333s] |  -0.043|   -0.043|  -0.075|   -0.075|    73.19%|   0:00:01.0| 2606.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[62]/D              |
[03/19 12:48:54   334s] |   0.000|    0.007|   0.000|    0.000|    73.21%|   0:00:00.0| 2606.8M|                  NA|       NA| NA                                       |
[03/19 12:48:54   334s] |   0.000|    0.007|   0.000|    0.000|    73.21%|   0:00:00.0| 2606.8M|default_emulate_view|       NA| NA                                       |
[03/19 12:48:54   334s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/19 12:48:54   334s] 
[03/19 12:48:54   334s] *** Finish Core Optimize Step (cpu=0:00:21.2 real=0:00:10.0 mem=2606.8M) ***
[03/19 12:48:54   334s] 
[03/19 12:48:54   334s] *** Finished Optimize Step Cumulative (cpu=0:00:21.2 real=0:00:10.0 mem=2606.8M) ***
[03/19 12:48:54   334s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 73.21
[03/19 12:48:54   334s] *** Starting refinePlace (0:05:34 mem=2606.8M) ***
[03/19 12:48:54   334s] Total net length = 6.055e+05 (3.421e+05 2.634e+05) (ext = 3.583e+04)
[03/19 12:48:54   334s] default core: bins with density >  0.75 = 45.6 % ( 83 / 182 )
[03/19 12:48:54   334s] Density distribution unevenness ratio = 4.249%
[03/19 12:48:54   334s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2606.8MB) @(0:05:34 - 0:05:34).
[03/19 12:48:54   334s] Starting refinePlace ...
[03/19 12:48:54   334s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 12:48:54   334s] default core: bins with density >  0.75 = 45.6 % ( 83 / 182 )
[03/19 12:48:54   334s] Density distribution unevenness ratio = 4.249%
[03/19 12:48:54   335s]   Spread Effort: high, pre-route mode, useDDP on.
[03/19 12:48:54   335s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=2607.0MB) @(0:05:34 - 0:05:34).
[03/19 12:48:54   335s] Move report: preRPlace moves 130 insts, mean move: 3.68 um, max move: 10.08 um
[03/19 12:48:54   335s] 	Max move on inst (U4_ex_U1_alu_mul_138_45/FE_RC_11_0): (251.37, 217.77) --> (241.29, 217.77)
[03/19 12:48:54   335s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NA2X1
[03/19 12:48:54   335s] wireLenOptFixPriorityInst 1723 inst fixed
[03/19 12:48:54   335s] Move report: legalization moves 16 insts, mean move: 5.17 um, max move: 10.55 um
[03/19 12:48:54   335s] 	Max move on inst (U8_syscop_RC_CG_HIER_INST41/g7): (430.92, 500.81) --> (436.59, 505.69)
[03/19 12:48:54   335s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2607.0MB) @(0:05:34 - 0:05:35).
[03/19 12:48:54   335s] Move report: Detail placement moves 138 insts, mean move: 3.93 um, max move: 11.97 um
[03/19 12:48:54   335s] 	Max move on inst (U8_syscop_g4536): (433.44, 500.81) --> (445.41, 500.81)
[03/19 12:48:54   335s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2607.0MB
[03/19 12:48:54   335s] Statistics of distance of Instance movement in refine placement:
[03/19 12:48:54   335s]   maximum (X+Y) =        11.97 um
[03/19 12:48:54   335s]   inst (U8_syscop_g4536) with max move: (433.44, 500.81) -> (445.41, 500.81)
[03/19 12:48:54   335s]   mean    (X+Y) =         3.93 um
[03/19 12:48:54   335s] Summary Report:
[03/19 12:48:54   335s] Instances move: 138 (out of 10407 movable)
[03/19 12:48:54   335s] Mean displacement: 3.93 um
[03/19 12:48:54   335s] Max displacement: 11.97 um [03/19 12:48:54   335s] Total instances moved : 138
(Instance: U8_syscop_g4536) (433.44, 500.81) -> (445.41, 500.81)
[03/19 12:48:54   335s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NO2X1
[03/19 12:48:54   335s] Total net length = 6.055e+05 (3.421e+05 2.634e+05) (ext = 3.583e+04)
[03/19 12:48:54   335s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2607.0MB
[03/19 12:48:54   335s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2607.0MB) @(0:05:34 - 0:05:35).
[03/19 12:48:54   335s] *** Finished refinePlace (0:05:35 mem=2607.0M) ***
[03/19 12:48:54   335s] *** maximum move = 11.97 um ***
[03/19 12:48:54   335s] *** Finished re-routing un-routed nets (2607.0M) ***
[03/19 12:48:55   335s] 
[03/19 12:48:55   335s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=2607.0M) ***
[03/19 12:48:55   335s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 73.21
[03/19 12:48:55   335s] 
[03/19 12:48:55   335s] *** Finish post-CTS Setup Fixing (cpu=0:00:25.0 real=0:00:12.0 mem=2607.0M) ***
[03/19 12:48:55   335s] 
[03/19 12:48:55   335s] End: GigaOpt Optimization in TNS mode
[03/19 12:48:55   336s] 
[03/19 12:48:55   336s] ------------------------------------------------------------
[03/19 12:48:55   336s]      Summary (cpu=0.53min real=0.32min mem=1846.9M)                             
[03/19 12:48:55   336s] ------------------------------------------------------------
[03/19 12:48:55   336s] 
[03/19 12:48:55   336s] Setup views included:
[03/19 12:48:55   336s]  default_emulate_view 
[03/19 12:48:55   336s] 
[03/19 12:48:55   336s] +--------------------+---------+---------+---------+---------+
[03/19 12:48:55   336s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/19 12:48:55   336s] +--------------------+---------+---------+---------+---------+
[03/19 12:48:55   336s] |           WNS (ns):|  0.007  |  0.007  |  1.080  |  5.202  |
[03/19 12:48:55   336s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/19 12:48:55   336s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/19 12:48:55   336s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/19 12:48:55   336s] +--------------------+---------+---------+---------+---------+
[03/19 12:48:55   336s] 
[03/19 12:48:55   336s] +----------------+-------------------------------+------------------+
[03/19 12:48:55   336s] |                |              Real             |       Total      |
[03/19 12:48:55   336s] |    DRVs        +------------------+------------+------------------|
[03/19 12:48:55   336s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/19 12:48:55   336s] +----------------+------------------+------------+------------------+
[03/19 12:48:55   336s] |   max_cap      |      0 (0)       |   0.000    |     18 (18)      |
[03/19 12:48:55   336s] |   max_tran     |      0 (0)       |   0.000    |     18 (18)      |
[03/19 12:48:55   336s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/19 12:48:55   336s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/19 12:48:55   336s] +----------------+------------------+------------+------------------+
[03/19 12:48:55   336s] 
[03/19 12:48:55   336s] Density: 73.206%
[03/19 12:48:55   336s] Routing Overflow: 2.27% H and 0.25% V
[03/19 12:48:55   336s] ------------------------------------------------------------
[03/19 12:48:55   336s] **opt_design ... cpu = 0:01:02, real = 0:00:36, mem = 1844.9M, totSessionCpu=0:05:36 **
[03/19 12:48:55   336s] **INFO: Num dontuse cells 532, Num usable cells 752
[03/19 12:48:55   336s] optDesignOneStep: Leakage Power Flow
[03/19 12:48:55   336s] **INFO: Num dontuse cells 532, Num usable cells 752
[03/19 12:48:55   336s] **INFO: Flow update: Design timing is met.
[03/19 12:48:56   337s] 
[03/19 12:48:56   337s] ------------------------------------------------------------
[03/19 12:48:56   337s]      Summary (cpu=0.00min real=0.00min mem=1842.9M)                             
[03/19 12:48:56   337s] ------------------------------------------------------------
[03/19 12:48:56   337s] 
[03/19 12:48:56   337s] Setup views included:
[03/19 12:48:56   337s]  default_emulate_view 
[03/19 12:48:56   337s] 
[03/19 12:48:56   337s] +--------------------+---------+---------+---------+---------+
[03/19 12:48:56   337s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/19 12:48:56   337s] +--------------------+---------+---------+---------+---------+
[03/19 12:48:56   337s] |           WNS (ns):|  0.007  |  0.007  |  1.080  |  5.202  |
[03/19 12:48:56   337s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/19 12:48:56   337s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/19 12:48:56   337s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/19 12:48:56   337s] +--------------------+---------+---------+---------+---------+
[03/19 12:48:56   337s] 
[03/19 12:48:56   337s] +----------------+-------------------------------+------------------+
[03/19 12:48:56   337s] |                |              Real             |       Total      |
[03/19 12:48:56   337s] |    DRVs        +------------------+------------+------------------|
[03/19 12:48:56   337s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/19 12:48:56   337s] +----------------+------------------+------------+------------------+
[03/19 12:48:56   337s] |   max_cap      |      0 (0)       |   0.000    |     18 (18)      |
[03/19 12:48:56   337s] |   max_tran     |      0 (0)       |   0.000    |     18 (18)      |
[03/19 12:48:56   337s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/19 12:48:56   337s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/19 12:48:56   337s] +----------------+------------------+------------+------------------+
[03/19 12:48:56   337s] 
[03/19 12:48:56   337s] Density: 73.206%
[03/19 12:48:56   337s] Routing Overflow: 2.27% H and 0.25% V
[03/19 12:48:56   337s] ------------------------------------------------------------
[03/19 12:48:56   337s] **opt_design ... cpu = 0:01:03, real = 0:00:37, mem = 1842.9M, totSessionCpu=0:05:36 **
[03/19 12:48:56   337s] **INFO: Num dontuse cells 532, Num usable cells 752
[03/19 12:48:56   337s] optDesignOneStep: Leakage Power Flow
[03/19 12:48:56   337s] **INFO: Num dontuse cells 532, Num usable cells 752
[03/19 12:48:56   337s] **INFO: Flow update: Design timing is met.
[03/19 12:48:56   337s] 
[03/19 12:48:56   337s] ------------------------------------------------------------
[03/19 12:48:56   337s]      Summary (cpu=0.00min real=0.00min mem=1842.9M)                             
[03/19 12:48:56   337s] ------------------------------------------------------------
[03/19 12:48:56   337s] 
[03/19 12:48:56   337s] Setup views included:
[03/19 12:48:56   337s]  default_emulate_view 
[03/19 12:48:56   337s] 
[03/19 12:48:56   337s] +--------------------+---------+---------+---------+---------+
[03/19 12:48:56   337s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/19 12:48:56   337s] +--------------------+---------+---------+---------+---------+
[03/19 12:48:56   337s] |           WNS (ns):|  0.007  |  0.007  |  1.080  |  5.202  |
[03/19 12:48:56   337s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/19 12:48:56   337s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/19 12:48:56   337s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/19 12:48:56   337s] +--------------------+---------+---------+---------+---------+
[03/19 12:48:56   337s] 
[03/19 12:48:56   337s] +----------------+-------------------------------+------------------+
[03/19 12:48:56   337s] |                |              Real             |       Total      |
[03/19 12:48:56   337s] |    DRVs        +------------------+------------+------------------|
[03/19 12:48:56   337s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/19 12:48:56   337s] +----------------+------------------+------------+------------------+
[03/19 12:48:56   337s] |   max_cap      |      0 (0)       |   0.000    |     18 (18)      |
[03/19 12:48:56   337s] |   max_tran     |      0 (0)       |   0.000    |     18 (18)      |
[03/19 12:48:56   337s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/19 12:48:56   337s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/19 12:48:56   337s] +----------------+------------------+------------+------------------+
[03/19 12:48:56   337s] 
[03/19 12:48:56   337s] Density: 73.206%
[03/19 12:48:56   337s] Routing Overflow: 2.27% H and 0.25% V
[03/19 12:48:56   337s] ------------------------------------------------------------
[03/19 12:48:56   337s] **opt_design ... cpu = 0:01:04, real = 0:00:37, mem = 1842.9M, totSessionCpu=0:05:37 **
[03/19 12:48:56   337s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[03/19 12:48:56   337s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[03/19 12:48:56   337s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[03/19 12:48:56   337s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[03/19 12:48:56   337s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[03/19 12:48:56   337s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[03/19 12:48:56   337s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[03/19 12:48:56   337s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[03/19 12:48:56   337s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[03/19 12:48:56   337s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[03/19 12:48:56   337s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[03/19 12:48:56   337s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[03/19 12:48:56   337s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[03/19 12:48:56   337s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[03/19 12:48:56   337s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[03/19 12:48:56   337s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[03/19 12:48:56   337s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[03/19 12:48:56   337s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[03/19 12:48:56   337s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[03/19 12:48:56   337s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[03/19 12:48:56   337s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[03/19 12:48:56   337s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[03/19 12:48:56   337s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[03/19 12:48:56   337s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[03/19 12:48:56   337s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[03/19 12:48:56   337s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[03/19 12:48:56   337s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[03/19 12:48:56   337s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[03/19 12:48:56   337s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[03/19 12:48:56   337s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[03/19 12:48:56   337s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[03/19 12:48:56   337s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[03/19 12:48:56   337s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[03/19 12:48:56   337s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[03/19 12:48:56   337s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[03/19 12:48:56   337s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[03/19 12:48:56   337s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[03/19 12:48:56   337s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[03/19 12:48:56   337s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[03/19 12:48:56   337s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[03/19 12:48:56   337s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[03/19 12:48:56   337s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/19 12:48:56   337s] Info: 240 nets with fixed/cover wires excluded.
[03/19 12:48:56   337s] Info: 240 clock nets excluded from IPO operation.
[03/19 12:48:59   340s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/19 12:48:59   340s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/19 12:48:59   340s] [PSP] Started earlyGlobalRoute kernel
[03/19 12:48:59   340s] [PSP] Initial Peak syMemory usage = 1846.9 MB
[03/19 12:48:59   340s] (I)       Reading DB...
[03/19 12:48:59   340s] (I)       congestionReportName   : 
[03/19 12:48:59   340s] [NR-eagl] buildTerm2TermWires    : 1
[03/19 12:48:59   340s] [NR-eagl] doTrackAssignment      : 1
[03/19 12:48:59   340s] (I)       dumpBookshelfFiles     : 0
[03/19 12:48:59   340s] [NR-eagl] numThreads             : 1
[03/19 12:48:59   340s] [NR-eagl] honorMsvRouteConstraint: false
[03/19 12:48:59   340s] (I)       honorPin               : false
[03/19 12:48:59   340s] (I)       honorPinGuide          : true
[03/19 12:48:59   340s] (I)       honorPartition         : false
[03/19 12:48:59   340s] (I)       allowPartitionCrossover: false
[03/19 12:48:59   340s] (I)       honorSingleEntry       : true
[03/19 12:48:59   340s] (I)       honorSingleEntryStrong : true
[03/19 12:48:59   340s] (I)       handleViaSpacingRule   : false
[03/19 12:48:59   340s] (I)       PDConstraint           : none
[03/19 12:48:59   340s] [NR-eagl] honorClockSpecNDR      : 0
[03/19 12:48:59   340s] (I)       routingEffortLevel     : 3
[03/19 12:48:59   340s] [NR-eagl] minRouteLayer          : 2
[03/19 12:48:59   340s] [NR-eagl] maxRouteLayer          : 2147483647
[03/19 12:48:59   340s] (I)       numRowsPerGCell        : 1
[03/19 12:48:59   340s] (I)       speedUpLargeDesign     : 0
[03/19 12:48:59   340s] (I)       speedUpBlkViolationClean: 0
[03/19 12:48:59   340s] (I)       autoGCellMerging       : 1
[03/19 12:48:59   340s] (I)       multiThreadingTA       : 0
[03/19 12:48:59   340s] (I)       punchThroughDistance   : -1
[03/19 12:48:59   340s] (I)       blockedPinEscape       : 0
[03/19 12:48:59   340s] (I)       blkAwareLayerSwitching : 0
[03/19 12:48:59   340s] (I)       betterClockWireModeling: 0
[03/19 12:48:59   340s] (I)       scenicBound            : 1.15
[03/19 12:48:59   340s] (I)       maxScenicToAvoidBlk    : 100.00
[03/19 12:48:59   340s] (I)       source-to-sink ratio   : 0.00
[03/19 12:48:59   340s] (I)       targetCongestionRatio  : 1.00
[03/19 12:48:59   340s] (I)       layerCongestionRatio   : 0.70
[03/19 12:48:59   340s] (I)       m1CongestionRatio      : 0.10
[03/19 12:48:59   340s] (I)       m2m3CongestionRatio    : 0.70
[03/19 12:48:59   340s] (I)       pinAccessEffort        : 0.10
[03/19 12:48:59   340s] (I)       localRouteEffort       : 1.00
[03/19 12:48:59   340s] (I)       numSitesBlockedByOneVia: 8.00
[03/19 12:48:59   340s] (I)       supplyScaleFactorH     : 1.00
[03/19 12:48:59   340s] (I)       supplyScaleFactorV     : 1.00
[03/19 12:48:59   340s] (I)       highlight3DOverflowFactor: 0.00
[03/19 12:48:59   340s] (I)       skipTrackCommand             : 
[03/19 12:48:59   340s] (I)       readTROption           : true
[03/19 12:48:59   340s] (I)       extraSpacingBothSide   : false
[03/19 12:48:59   340s] [NR-eagl] numTracksPerClockWire  : 0
[03/19 12:48:59   340s] (I)       routeSelectedNetsOnly  : false
[03/19 12:48:59   340s] (I)       before initializing RouteDB syMemory usage = 1852.5 MB
[03/19 12:48:59   340s] (I)       starting read tracks
[03/19 12:48:59   340s] (I)       build grid graph
[03/19 12:48:59   340s] (I)       build grid graph start
[03/19 12:48:59   340s] (I)       build grid graph end
[03/19 12:48:59   340s] [NR-eagl] Layer1 has no routable track
[03/19 12:48:59   340s] [NR-eagl] Layer2 has single uniform track structure
[03/19 12:48:59   340s] [NR-eagl] Layer3 has single uniform track structure
[03/19 12:48:59   340s] [NR-eagl] Layer4 has single uniform track structure
[03/19 12:48:59   340s] [NR-eagl] Layer5 has single uniform track structure
[03/19 12:48:59   340s] [NR-eagl] Layer6 has single uniform track structure
[03/19 12:48:59   340s] (I)       Layer1   numNetMinLayer=11521
[03/19 12:48:59   340s] (I)       Layer2   numNetMinLayer=240
[03/19 12:48:59   340s] (I)       Layer3   numNetMinLayer=0
[03/19 12:48:59   340s] (I)       Layer4   numNetMinLayer=0
[03/19 12:48:59   340s] (I)       Layer5   numNetMinLayer=0
[03/19 12:48:59   340s] (I)       Layer6   numNetMinLayer=0
[03/19 12:48:59   340s] [NR-eagl] numViaLayers=5
[03/19 12:48:59   340s] (I)       end build via table
[03/19 12:48:59   340s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2645 numBumpBlks=0 numBoundaryFakeBlks=0
[03/19 12:48:59   340s] [NR-eagl] numPreroutedNet = 240  numPreroutedWires = 5390
[03/19 12:48:59   340s] (I)       num ignored nets =0
[03/19 12:48:59   340s] (I)       readDataFromPlaceDB
[03/19 12:48:59   340s] (I)       Read net information..
[03/19 12:48:59   340s] [NR-eagl] Read numTotalNets=11761  numIgnoredNets=240
[03/19 12:48:59   340s] (I)       Read testcase time = 0.000 seconds
[03/19 12:48:59   340s] 
[03/19 12:48:59   340s] (I)       totalGlobalPin=37688, totalPins=39355
[03/19 12:48:59   340s] (I)       Model blockage into capacity
[03/19 12:48:59   340s] (I)       Read numBlocks=2645  numPreroutedWires=5390  numCapScreens=0
[03/19 12:48:59   340s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/19 12:48:59   340s] (I)       blocked area on Layer2 : 1957910400  (0.49%)
[03/19 12:48:59   340s] (I)       blocked area on Layer3 : 13361796800  (3.32%)
[03/19 12:48:59   340s] (I)       blocked area on Layer4 : 3662141600  (0.91%)
[03/19 12:48:59   340s] (I)       blocked area on Layer5 : 0  (0.00%)
[03/19 12:48:59   340s] (I)       blocked area on Layer6 : 0  (0.00%)
[03/19 12:48:59   340s] (I)       Modeling time = 0.010 seconds
[03/19 12:48:59   340s] 
[03/19 12:48:59   340s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1852.5 MB
[03/19 12:48:59   340s] (I)       Layer1  viaCost=200.00
[03/19 12:48:59   340s] (I)       Layer2  viaCost=100.00
[03/19 12:48:59   340s] (I)       Layer3  viaCost=100.00
[03/19 12:48:59   340s] (I)       Layer4  viaCost=100.00
[03/19 12:48:59   340s] (I)       Layer5  viaCost=200.00
[03/19 12:48:59   340s] (I)       ---------------------Grid Graph Info--------------------
[03/19 12:48:59   340s] (I)       routing area        :  (0, 0) - (637560, 630740)
[03/19 12:48:59   340s] (I)       core area           :  (3150, 3050) - (634410, 627690)
[03/19 12:48:59   340s] (I)       Site Width          :   630  (dbu)
[03/19 12:48:59   340s] (I)       Row Height          :  4880  (dbu)
[03/19 12:48:59   340s] (I)       GCell Width         :  4880  (dbu)
[03/19 12:48:59   340s] (I)       GCell Height        :  4880  (dbu)
[03/19 12:48:59   340s] (I)       grid                :   131   129     6
[03/19 12:48:59   340s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[03/19 12:48:59   340s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[03/19 12:48:59   340s] (I)       Default wire width  :   230   280   280   280   280   440
[03/19 12:48:59   340s] (I)       Default wire space  :   230   280   280   280   280   460
[03/19 12:48:59   340s] (I)       Default pitch size  :   460   630   610   630   610  1260
[03/19 12:48:59   340s] (I)       First Track Coord   :     0   315   610   315   610   945
[03/19 12:48:59   340s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[03/19 12:48:59   340s] (I)       Total num of tracks :     0  1012  1033  1012  1033   506
[03/19 12:48:59   340s] (I)       Num of masks        :     1     1     1     1     1     1
[03/19 12:48:59   340s] (I)       --------------------------------------------------------
[03/19 12:48:59   340s] 
[03/19 12:48:59   340s] (I)       After initializing earlyGlobalRoute syMemory usage = 1852.5 MB
[03/19 12:48:59   340s] (I)       Loading and dumping file time : 0.13 seconds
[03/19 12:48:59   340s] (I)       ============= Initialization =============
[03/19 12:48:59   340s] [NR-eagl] EstWL : 134597
[03/19 12:48:59   340s] 
[03/19 12:48:59   340s] (I)       total 2D Cap : 587821 = (264564 H, 323257 V)
[03/19 12:48:59   340s] (I)       botLay=Layer1  topLay=Layer6  numSeg=26456
[03/19 12:48:59   340s] (I)       ============  Phase 1a Route ============
[03/19 12:49:00   341s] (I)       Phase 1a runs 0.04 seconds
[03/19 12:49:00   341s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/19 12:49:00   341s] [NR-eagl] Usage: 134598 = (74731 H, 59867 V) = (28.25% H, 22.63% V) = (3.647e+05um H, 2.922e+05um V)
[03/19 12:49:00   341s] [NR-eagl] 
[03/19 12:49:00   341s] (I)       ============  Phase 1b Route ============
[03/19 12:49:00   341s] (I)       Phase 1b runs 0.02 seconds
[03/19 12:49:00   341s] [NR-eagl] Usage: 134810 = (74791 H, 60019 V) = (28.27% H, 22.69% V) = (3.650e+05um H, 2.929e+05um V)
[03/19 12:49:00   341s] [NR-eagl] 
[03/19 12:49:00   341s] (I)       ============  Phase 1c Route ============
[03/19 12:49:00   341s] [NR-eagl] earlyGlobalRoute overflow: 2.05% H + 0.21% V
[03/19 12:49:00   341s] 
[03/19 12:49:00   341s] (I)       Level2 Grid: 27 x 26
[03/19 12:49:00   341s] (I)       Phase 1c runs 0.00 seconds
[03/19 12:49:00   341s] [NR-eagl] Usage: 134810 = (74791 H, 60019 V) = (28.27% H, 22.69% V) = (3.650e+05um H, 2.929e+05um V)
[03/19 12:49:00   341s] [NR-eagl] 
[03/19 12:49:00   341s] (I)       ============  Phase 1d Route ============
[03/19 12:49:00   341s] (I)       Phase 1d runs 0.01 seconds
[03/19 12:49:00   341s] [NR-eagl] Usage: 134832 = (74795 H, 60037 V) = (28.27% H, 22.69% V) = (3.650e+05um H, 2.930e+05um V)
[03/19 12:49:00   341s] [NR-eagl] 
[03/19 12:49:00   341s] (I)       ============  Phase 1e Route ============
[03/19 12:49:00   341s] (I)       Phase 1e runs 0.00 seconds
[03/19 12:49:00   341s] [NR-eagl] Usage: 134832 = (74795 H, 60037 V) = (28.27% H, 22.69% V) = (3.650e+05um H, 2.930e+05um V)
[03/19 12:49:00   341s] [NR-eagl] 
[03/19 12:49:00   341s] (I)       ============  Phase 1l Route ============
[03/19 12:49:00   341s] [NR-eagl] earlyGlobalRoute overflow: 1.96% H + 0.18% V
[03/19 12:49:00   341s] 
[03/19 12:49:00   341s] (I)       dpBasedLA: time=0.04  totalOF=5643951  totalVia=94432  totalWL=134819  total(Via+WL)=229251 
[03/19 12:49:00   341s] (I)       Total Global Routing Runtime: 0.19 seconds
[03/19 12:49:00   341s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 1.61% H + 0.21% V
[03/19 12:49:00   341s] [NR-eagl] Overflow after earlyGlobalRoute 2.29% H + 0.26% V
[03/19 12:49:00   341s] 
[03/19 12:49:00   341s] (I)       ============= track Assignment ============
[03/19 12:49:00   341s] (I)       extract Global 3D Wires
[03/19 12:49:00   341s] (I)       Extract Global WL : time=0.01
[03/19 12:49:00   341s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/19 12:49:00   341s] (I)       track assignment initialization runtime=2672 millisecond
[03/19 12:49:00   341s] (I)       #threads=1 for track assignment
[03/19 12:49:00   341s] (I)       track assignment kernel runtime=217003 millisecond
[03/19 12:49:00   341s] (I)       End Greedy Track Assignment
[03/19 12:49:00   341s] [NR-eagl] Layer1(MET1)(F) length: 2.108100e+02um, number of vias: 41477
[03/19 12:49:00   341s] [NR-eagl] Layer2(MET2)(V) length: 1.504747e+05um, number of vias: 52099
[03/19 12:49:00   341s] [NR-eagl] Layer3(MET3)(H) length: 2.061953e+05um, number of vias: 15714
[03/19 12:49:00   341s] [NR-eagl] Layer4(MET4)(V) length: 1.490121e+05um, number of vias: 10964
[03/19 12:49:00   341s] [NR-eagl] Layer5(MET5)(H) length: 2.070340e+05um, number of vias: 1518
[03/19 12:49:00   341s] [NR-eagl] Layer6(METTP)(V) length: 4.270365e+04um, number of vias: 0
[03/19 12:49:00   341s] [NR-eagl] Total length: 7.556306e+05um, number of vias: 121772
[03/19 12:49:00   341s] [NR-eagl] End Peak syMemory usage = 1769.6 MB
[03/19 12:49:00   341s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.82 seconds
[03/19 12:49:00   341s] Extraction called for design 'minimips' of instances=14742 and nets=12204 using extraction engine 'preRoute' .
[03/19 12:49:00   341s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/19 12:49:00   341s] Type 'man IMPEXT-3530' for more detail.
[03/19 12:49:00   341s] PreRoute RC Extraction called for design minimips.
[03/19 12:49:00   341s] RC Extraction called in multi-corner(1) mode.
[03/19 12:49:00   341s] RCMode: PreRoute
[03/19 12:49:00   341s]       RC Corner Indexes            0   
[03/19 12:49:00   341s] Capacitance Scaling Factor   : 1.00000 
[03/19 12:49:00   341s] Resistance Scaling Factor    : 1.00000 
[03/19 12:49:00   341s] Clock Cap. Scaling Factor    : 1.00000 
[03/19 12:49:00   341s] Clock Res. Scaling Factor    : 1.00000 
[03/19 12:49:00   341s] Shrink Factor                : 1.00000
[03/19 12:49:00   341s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/19 12:49:00   341s] Using capacitance table file ...
[03/19 12:49:00   341s] Updating RC grid for preRoute extraction ...
[03/19 12:49:00   341s] Initializing multi-corner capacitance tables ... 
[03/19 12:49:00   341s] Initializing multi-corner resistance tables ...
[03/19 12:49:00   341s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1769.551M)
[03/19 12:49:01   342s] Compute RC Scale Done ...
[03/19 12:49:01   342s] Local HotSpot Analysis: normalized congestion hotspot area = 4.44/17.78 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/19 12:49:01   342s] Local HotSpot Analysis: normalized max congestion hotspot area = 4.44, normalized total congestion hotspot area = 17.78 (area is in unit of 4 std-cell row bins)
[03/19 12:49:01   342s] HotSpot [1] area 4.00
[03/19 12:49:01   342s] HotSpot [1] box (198.35 432.49 315.47 [03/19 12:49:01   342s] HotSpot [2] area 6.11
510.57)
[03/19 12:49:01   342s] HotSpot [2] box (100.75 569.13 198.35 627.69)
[03/19 12:49:01   342s] HotSpot [3] area 2.67
[03/19 12:49:01   342s] HotSpot [3] box (3.15 588.65 42.19 627.69)
[03/19 12:49:01   342s] HotSpot [4] area 3.11
[03/19 12:49:01   342s] HotSpot [4] box (120.27 588.65 159.31 627.69)
[03/19 12:49:01   342s] HotSpot [5] area 0.89
[03/19 12:49:01   342s] HotSpot [5] box (100.75 510.57 139.79 549.61)
[03/19 12:49:01   342s] Top 5 hotspots total area: 16.78
[03/19 12:49:01   342s] 
[03/19 12:49:01   342s] ** np local hotspot detection info verbose **
[03/19 12:49:01   342s] level 0: max group area = 5.00 (0.00%) total group area = 5.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/19 12:49:01   342s] level 1: max group area = 4.00 (0.00%) total group area = 16.00 (0.02%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/19 12:49:01   342s] 
[03/19 12:49:01   342s] Adjusting target slack by 0.1 ns for power optimization
[03/19 12:49:01   342s] #################################################################################
[03/19 12:49:01   342s] # Design Stage: PreRoute
[03/19 12:49:01   342s] # Design Name: minimips
[03/19 12:49:01   342s] # Design Mode: 90nm
[03/19 12:49:01   342s] # Analysis Mode: MMMC Non-OCV 
[03/19 12:49:01   342s] # Parasitics Mode: No SPEF/RCDB
[03/19 12:49:01   342s] # Signoff Settings: SI Off 
[03/19 12:49:01   342s] #################################################################################
[03/19 12:49:01   343s] Calculate delays in Single mode...
[03/19 12:49:01   343s] Topological Sorting (CPU = 0:00:00.0, MEM = 1836.5M, InitMEM = 1834.8M)
[03/19 12:49:02   348s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/19 12:49:02   348s] End delay calculation. (MEM=2296.33 CPU=0:00:04.4 REAL=0:00:01.0)
[03/19 12:49:02   348s] *** CDM Built up (cpu=0:00:05.8  real=0:00:01.0  mem= 2296.3M) ***
[03/19 12:49:03   350s] 
[03/19 12:49:03   350s] ------------------------------------------------------------
[03/19 12:49:03   350s]         Before Power Reclaim                             
[03/19 12:49:03   350s] ------------------------------------------------------------
[03/19 12:49:03   350s] 
[03/19 12:49:03   350s] Setup views included:
[03/19 12:49:03   350s]  default_emulate_view 
[03/19 12:49:03   350s] 
[03/19 12:49:03   350s] +--------------------+---------+---------+---------+---------+
[03/19 12:49:03   350s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/19 12:49:03   350s] +--------------------+---------+---------+---------+---------+
[03/19 12:49:03   350s] |           WNS (ns):| -0.018  | -0.018  |  1.092  |  5.202  |
[03/19 12:49:03   350s] |           TNS (ns):| -0.027  | -0.027  |  0.000  |  0.000  |
[03/19 12:49:03   350s] |    Violating Paths:|    2    |    2    |    0    |    0    |
[03/19 12:49:03   350s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/19 12:49:03   350s] +--------------------+---------+---------+---------+---------+
[03/19 12:49:03   350s] 
[03/19 12:49:03   350s] +----------------+-------------------------------+------------------+
[03/19 12:49:03   350s] |                |              Real             |       Total      |
[03/19 12:49:03   350s] |    DRVs        +------------------+------------+------------------|
[03/19 12:49:03   350s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/19 12:49:03   350s] +----------------+------------------+------------+------------------+
[03/19 12:49:03   350s] |   max_cap      |      0 (0)       |   0.000    |     18 (18)      |
[03/19 12:49:03   350s] |   max_tran     |      0 (0)       |   0.000    |     18 (18)      |
[03/19 12:49:03   350s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/19 12:49:03   350s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/19 12:49:03   350s] +----------------+------------------+------------+------------------+
[03/19 12:49:03   350s] 
[03/19 12:49:03   350s] Density: 73.206%
[03/19 12:49:03   350s] ------------------------------------------------------------
[03/19 12:49:03   350s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/19 12:49:03   350s] Info: 240 nets with fixed/cover wires excluded.
[03/19 12:49:03   350s] Info: 240 clock nets excluded from IPO operation.
[03/19 12:49:03   350s] 
[03/19 12:49:03   350s] Power Net Detected:
[03/19 12:49:03   350s]     Voltage	    Name
[03/19 12:49:03   350s]     0.00V	    gnd!
[03/19 12:49:03   350s]     0.00V	    gnd
[03/19 12:49:03   350s]     0.00V	    GND
[03/19 12:49:03   350s]     0.00V	    VSS
[03/19 12:49:03   350s]     0.00V	    vdd!
[03/19 12:49:03   350s]     1.80V	    vdd
[03/19 12:49:03   350s]     0.00V	    VDD
[03/19 12:49:03   350s] 
[03/19 12:49:03   350s] Begin Power Analysis
[03/19 12:49:03   350s] 
[03/19 12:49:03   350s]     0.00V	    gnd!
[03/19 12:49:03   350s]     0.00V	    gnd
[03/19 12:49:03   350s]     0.00V	    GND
[03/19 12:49:03   350s]     0.00V	    VSS
[03/19 12:49:03   350s]     0.00V	    vdd!
[03/19 12:49:03   350s]     1.80V	    vdd
[03/19 12:49:03   350s]     0.00V	    VDD
[03/19 12:49:03   350s] 
[03/19 12:49:03   350s] Begin Processing Timing Library for Power Calculation
[03/19 12:49:03   350s] 
[03/19 12:49:03   350s] Begin Processing Timing Library for Power Calculation
[03/19 12:49:03   350s] 
[03/19 12:49:03   350s] 
[03/19 12:49:03   350s] 
[03/19 12:49:03   350s] Begin Processing Power Net/Grid for Power Calculation
[03/19 12:49:03   350s] 
[03/19 12:49:03   350s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1260.32MB/1260.32MB)
[03/19 12:49:03   350s] 
[03/19 12:49:03   350s] Begin Processing Timing Window Data for Power Calculation
[03/19 12:49:03   350s] 
[03/19 12:49:03   350s] clock(100MHz) CK: assigning clock clock to net clock
[03/19 12:49:03   350s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1260.43MB/1260.43MB)
[03/19 12:49:03   350s] 
[03/19 12:49:03   350s] Begin Processing User Attributes
[03/19 12:49:03   350s] 
[03/19 12:49:03   350s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1260.47MB/1260.47MB)
[03/19 12:49:03   350s] 
[03/19 12:49:03   350s] Begin Processing Signal Activity
[03/19 12:49:03   350s] 
[03/19 12:49:03   350s] 
[03/19 12:49:03   350s] Starting Levelizing
[03/19 12:49:03   350s] 2023-Mar-19 12:49:03 (2023-Mar-19 15:49:03 GMT)
[03/19 12:49:03   350s] 2023-Mar-19 12:49:03 (2023-Mar-19 15:49:03 GMT): 10%
[03/19 12:49:03   350s] 2023-Mar-19 12:49:03 (2023-Mar-19 15:49:03 GMT): 20%
[03/19 12:49:04   350s] 2023-Mar-19 12:49:03 (2023-Mar-19 15:49:03 GMT): 30%
[03/19 12:49:04   350s] 2023-Mar-19 12:49:04 (2023-Mar-19 15:49:04 GMT): 40%
[03/19 12:49:04   350s] 2023-Mar-19 12:49:04 (2023-Mar-19 15:49:04 GMT): 50%
[03/19 12:49:04   350s] 2023-Mar-19 12:49:04 (2023-Mar-19 15:49:04 GMT): 60%
[03/19 12:49:04   350s] 2023-Mar-19 12:49:04 (2023-Mar-19 15:49:04 GMT): 70%
[03/19 12:49:04   350s] 2023-Mar-19 12:49:04 (2023-Mar-19 15:49:04 GMT): 80%
[03/19 12:49:04   350s] 2023-Mar-19 12:49:04 (2023-Mar-19 15:49:04 GMT): 90%
[03/19 12:49:04   350s] 
[03/19 12:49:04   350s] Finished Levelizing
[03/19 12:49:04   350s] 2023-Mar-19 12:49:04 (2023-Mar-19 15:49:04 GMT)
[03/19 12:49:04   351s] 
[03/19 12:49:04   351s] Starting Activity Propagation
[03/19 12:49:04   351s] 2023-Mar-19 12:49:04 (2023-Mar-19 15:49:04 GMT)
[03/19 12:49:04   351s] ** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
[03/19 12:49:04   351s] Use 'set_default_switching_activity -input_activity' command to change the default activity value.
[03/19 12:49:04   351s] 
[03/19 12:49:04   351s] 2023-Mar-19 12:49:04 (2023-Mar-19 15:49:04 GMT): 10%
[03/19 12:49:04   351s] 2023-Mar-19 12:49:04 (2023-Mar-19 15:49:04 GMT): 20%
[03/19 12:49:04   351s] 
[03/19 12:49:04   351s] Finished Activity Propagation
[03/19 12:49:04   351s] 2023-Mar-19 12:49:04 (2023-Mar-19 15:49:04 GMT)
[03/19 12:49:04   351s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total)=1261.25MB/1261.25MB)
[03/19 12:49:04   351s] 
[03/19 12:49:04   351s] Begin Power Computation
[03/19 12:49:04   351s] 
[03/19 12:49:04   351s]       ----------------------------------------------------------
[03/19 12:49:04   351s]       # of cell(s) missing both power/leakage table: 0
[03/19 12:49:04   351s]       # of cell(s) missing power table: 0
[03/19 12:49:04   351s]       # of cell(s) missing leakage table: 0
[03/19 12:49:04   351s]       # of MSMV cell(s) missing power_level: 0
[03/19 12:49:04   351s]       ----------------------------------------------------------
[03/19 12:49:04   351s] 
[03/19 12:49:04   351s] 
[03/19 12:49:04   351s] 
[03/19 12:49:04   351s] Starting Calculating power
[03/19 12:49:04   351s] 2023-Mar-19 12:49:04 (2023-Mar-19 15:49:04 GMT)
[03/19 12:49:04   351s] 2023-Mar-19 12:49:04 (2023-Mar-19 15:49:04 GMT): 10%
[03/19 12:49:04   351s] 2023-Mar-19 12:49:04 (2023-Mar-19 15:49:04 GMT): 20%
[03/19 12:49:04   351s] 2023-Mar-19 12:49:04 (2023-Mar-19 15:49:04 GMT): 30%
[03/19 12:49:04   351s] 2023-Mar-19 12:49:04 (2023-Mar-19 15:49:04 GMT): 40%
[03/19 12:49:04   351s] 2023-Mar-19 12:49:04 (2023-Mar-19 15:49:04 GMT): 50%
[03/19 12:49:04   351s] 2023-Mar-19 12:49:04 (2023-Mar-19 15:49:04 GMT): 60%
[03/19 12:49:04   351s] 2023-Mar-19 12:49:04 (2023-Mar-19 15:49:04 GMT): 70%
[03/19 12:49:04   351s] 2023-Mar-19 12:49:04 (2023-Mar-19 15:49:04 GMT): 80%
[03/19 12:49:04   351s] 2023-Mar-19 12:49:04 (2023-Mar-19 15:49:04 GMT): 90%
[03/19 12:49:04   351s] 
[03/19 12:49:04   351s] Finished Calculating power
[03/19 12:49:04   351s] 2023-Mar-19 12:49:04 (2023-Mar-19 15:49:04 GMT)
[03/19 12:49:04   351s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1275.72MB/1275.72MB)
[03/19 12:49:04   351s] 
[03/19 12:49:04   351s] Begin Processing User Attributes
[03/19 12:49:04   351s] 
[03/19 12:49:04   351s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1275.72MB/1275.72MB)
[03/19 12:49:04   351s] 
[03/19 12:49:04   351s] Ended Power Analysis: (cpu=0:00:00, real=0:00:01, mem(process/total)=1275.75MB/1275.75MB)
[03/19 12:49:04   351s] 
[03/19 12:49:04   351s] Begin Static Power Report Generation
[03/19 12:49:04   351s] *----------------------------------------------------------------------------------------
[03/19 12:49:04   351s] *	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[03/19 12:49:04   351s] *	
[03/19 12:49:04   351s] *
[03/19 12:49:04   351s] * 	Date & Time:	2023-Mar-19 12:49:04 (2023-Mar-19 15:49:04 GMT)
[03/19 12:49:04   351s] *
[03/19 12:49:04   351s] *----------------------------------------------------------------------------------------
[03/19 12:49:04   351s] *
[03/19 12:49:04   351s] *	Design: minimips
[03/19 12:49:04   351s] *
[03/19 12:49:04   351s] *	Liberty Libraries used:
[03/19 12:49:04   351s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
[03/19 12:49:04   351s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
[03/19 12:49:04   351s] *
[03/19 12:49:04   351s] *	Power Domain used:
[03/19 12:49:04   351s] *		Rail:        vdd 	Voltage:        1.8
[03/19 12:49:04   351s] *
[03/19 12:49:04   351s] *       Power View : default_emulate_view
[03/19 12:49:04   351s] *
[03/19 12:49:04   351s] *       User-Defined Activity : N.A.
[03/19 12:49:04   351s] *
[03/19 12:49:04   351s] *       Activity File: N.A.
[03/19 12:49:04   351s] *
[03/19 12:49:04   351s] *       Hierarchical Global Activity: N.A.
[03/19 12:49:04   351s] *
[03/19 12:49:04   351s] *       Global Activity: N.A.
[03/19 12:49:04   351s] *
[03/19 12:49:04   351s] *       Sequential Element Activity: 0.200000
[03/19 12:49:04   351s] *
[03/19 12:49:04   351s] *       Primary Input Activity: 0.200000
[03/19 12:49:04   351s] *
[03/19 12:49:04   351s] *       Default icg ratio: N.A.
[03/19 12:49:04   351s] *
[03/19 12:49:04   351s] *       Global Comb ClockGate Ratio: N.A.
[03/19 12:49:04   351s] *
[03/19 12:49:04   351s] *	Power Units = 1mW
[03/19 12:49:04   351s] *
[03/19 12:49:04   351s] *	Time Units = 1e-09 secs
[03/19 12:49:04   351s] *
[03/19 12:49:04   351s] *       report_power -leakage
[03/19 12:49:04   351s] *
[03/19 12:49:04   351s] -----------------------------------------------------------------------------------------
[03/19 12:49:04   351s] 
[03/19 12:49:04   351s] 
[03/19 12:49:04   351s] Total Power
[03/19 12:49:04   351s] -----------------------------------------------------------------------------------------
[03/19 12:49:04   351s] Total Leakage Power:         0.00062785
[03/19 12:49:04   351s] -----------------------------------------------------------------------------------------
[03/19 12:49:04   351s] 
[03/19 12:49:04   351s] 
[03/19 12:49:04   351s] Group                           Leakage       Percentage 
[03/19 12:49:04   351s]                                 Power         (%)        
[03/19 12:49:04   351s] -----------------------------------------------------------------------------------------
[03/19 12:49:04   351s] Sequential                     0.0002548       39.43
[03/19 12:49:04   351s] Macro                          1.229e-08    0.001901
[03/19 12:49:04   351s] IO                                     0           0
[03/19 12:49:04   351s] Combinational                  0.0003545       54.85
[03/19 12:49:04   351s] Clock (Combinational)          1.849e-05       2.861
[03/19 12:49:04   351s] Clock (Sequential)                     0           0
[03/19 12:49:04   351s] -----------------------------------------------------------------------------------------
[03/19 12:49:04   351s] Total                          0.0006278         100
[03/19 12:49:04   351s] -----------------------------------------------------------------------------------------
[03/19 12:49:04   351s] 
[03/19 12:49:04   351s] 
[03/19 12:49:04   351s] Rail                  Voltage   Leakage       Percentage 
[03/19 12:49:04   351s]                                 Power         (%)        
[03/19 12:49:04   351s] -----------------------------------------------------------------------------------------
[03/19 12:49:04   351s] vdd                       1.8  0.0006278         100
[03/19 12:49:04   351s] 
[03/19 12:49:04   351s] 
[03/19 12:49:04   351s] Clock                           Leakage       Percentage 
[03/19 12:49:04   351s]                                 Power         (%)        
[03/19 12:49:04   351s] -----------------------------------------------------------------------------------------
[03/19 12:49:04   351s] clock                          1.849e-05       2.946
[03/19 12:49:04   351s] -----------------------------------------------------------------------------------------
[03/19 12:49:04   351s] Total                          1.849e-05       2.946
[03/19 12:49:04   351s] -----------------------------------------------------------------------------------------
[03/19 12:49:04   351s]  
[03/19 12:49:04   351s]  
[03/19 12:49:04   351s] -----------------------------------------------------------------------------------------
[03/19 12:49:04   351s] *	Power Distribution Summary: 
[03/19 12:49:04   351s] * 		Highest Average Power: CTS_ccl_BUF_clock_G0_L1_1 (BUX16): 	 5.073e-07
[03/19 12:49:04   351s] * 		Highest Leakage Power: CTS_ccl_BUF_clock_G0_L1_1 (BUX16): 	 5.073e-07
[03/19 12:49:05   352s] * 		Total Cap: 	2.63319e-10 F
[03/19 12:49:05   352s] * 		Total instances in design: 14742
[03/19 12:49:05   352s] * 		Total instances in design with no power:     0
[03/19 12:49:05   352s] *                Total instances in design with no activty:     0
[03/19 12:49:05   352s] 
[03/19 12:49:05   352s] * 		Total Fillers and Decap:  4096
[03/19 12:49:05   352s] -----------------------------------------------------------------------------------------
[03/19 12:49:05   352s]  
[03/19 12:49:05   352s] Total leakage power = 0.000627849 mW
[03/19 12:49:05   352s] Cell usage statistics:  
[03/19 12:49:05   352s] Library D_CELLS_MOSST_typ_1_80V_25C , 14742 cells ( 100.000000%) , 0.000627849 mW ( 100.000000% ) 
[03/19 12:49:05   352s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[03/19 12:49:05   352s] mem(process/total)=1276.01MB/1276.01MB)
[03/19 12:49:05   352s] 
[03/19 12:49:05   352s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/19 12:49:05   352s] UM:                                         -0.027            -0.018  report_power
[03/19 12:49:05   352s] Begin: Leakage Power Optimization
[03/19 12:49:08   355s] PhyDesignGrid: maxLocalDensity 0.98
[03/19 12:49:08   355s] #spOpts: mergeVia=F 
[03/19 12:49:08   355s] Reclaim Optimization WNS Slack -0.018  TNS Slack -0.026 Density 73.21
[03/19 12:49:08   355s] +----------+---------+--------+--------+------------+--------+
[03/19 12:49:08   355s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/19 12:49:08   355s] +----------+---------+--------+--------+------------+--------+
[03/19 12:49:08   355s] |    73.21%|        -|  -0.018|  -0.026|   0:00:00.0| 2568.7M|
[03/19 12:49:27   375s] |    73.21%|        0|  -0.018|  -0.026|   0:00:19.0| 2568.7M|
[03/19 12:49:27   375s] |    73.21%|        0|  -0.018|  -0.026|   0:00:00.0| 2568.7M|
[03/19 12:49:27   375s] +----------+---------+--------+--------+------------+--------+
[03/19 12:49:27   375s] Reclaim Optimization End WNS Slack -0.018  TNS Slack -0.026 Density 73.21
[03/19 12:49:27   375s] 
[03/19 12:49:27   375s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[03/19 12:49:27   375s] --------------------------------------------------------------
[03/19 12:49:27   375s] |                                   | Total     | Sequential |
[03/19 12:49:27   375s] --------------------------------------------------------------
[03/19 12:49:27   375s] | Num insts resized                 |       0  |       0    |
[03/19 12:49:27   375s] | Num insts undone                  |       0  |       0    |
[03/19 12:49:27   375s] | Num insts Downsized               |       0  |       0    |
[03/19 12:49:27   375s] | Num insts Samesized               |       0  |       0    |
[03/19 12:49:27   375s] | Num insts Upsized                 |       0  |       0    |
[03/19 12:49:27   375s] | Num multiple commits+uncommits    |       0  |       -    |
[03/19 12:49:27   375s] --------------------------------------------------------------
[03/19 12:49:27   375s] ** Finished Core Leakage Power Optimization (cpu = 0:00:22.9) (real = 0:00:22.0) **
[03/19 12:49:27   375s] *** Finished Leakage Power Optimization (cpu=0:00:23, real=0:00:22, mem=1861.56M, totSessionCpu=0:06:14).
[03/19 12:49:27   375s] Begin: GigaOpt postEco DRV Optimization
[03/19 12:49:27   375s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[03/19 12:49:27   375s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[03/19 12:49:27   375s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[03/19 12:49:27   375s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[03/19 12:49:27   375s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[03/19 12:49:27   375s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[03/19 12:49:27   375s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[03/19 12:49:27   375s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[03/19 12:49:27   375s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[03/19 12:49:27   375s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[03/19 12:49:27   375s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[03/19 12:49:27   375s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[03/19 12:49:27   375s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[03/19 12:49:27   375s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[03/19 12:49:27   375s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[03/19 12:49:27   375s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[03/19 12:49:27   375s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[03/19 12:49:27   375s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[03/19 12:49:27   375s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[03/19 12:49:27   375s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[03/19 12:49:27   375s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[03/19 12:49:27   375s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[03/19 12:49:27   375s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[03/19 12:49:27   375s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[03/19 12:49:27   375s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[03/19 12:49:27   375s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[03/19 12:49:27   375s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[03/19 12:49:27   375s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[03/19 12:49:27   375s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[03/19 12:49:27   375s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[03/19 12:49:27   375s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[03/19 12:49:27   375s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[03/19 12:49:27   375s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[03/19 12:49:27   375s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[03/19 12:49:27   375s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[03/19 12:49:27   375s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[03/19 12:49:27   375s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[03/19 12:49:27   375s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[03/19 12:49:27   375s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[03/19 12:49:27   375s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[03/19 12:49:27   375s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[03/19 12:49:27   375s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/19 12:49:27   375s] Info: 240 nets with fixed/cover wires excluded.
[03/19 12:49:27   375s] Info: 240 clock nets excluded from IPO operation.
[03/19 12:49:27   375s] PhyDesignGrid: maxLocalDensity 0.98
[03/19 12:49:27   375s] #spOpts: mergeVia=F 
[03/19 12:49:29   377s] DEBUG: @coeDRVCandCache::init.
[03/19 12:49:29   377s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/19 12:49:29   377s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/19 12:49:29   377s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/19 12:49:29   377s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/19 12:49:29   377s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/19 12:49:29   377s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/19 12:49:29   377s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/19 12:49:29   377s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/19 12:49:29   377s] |    18   |    18   |    18   |     18  |     0   |     0   |     0   |     0   | -0.02 |          0|          0|          0|  73.21  |            |           |
[03/19 12:49:29   377s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/19 12:49:29   377s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/19 12:49:29   377s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/19 12:49:29   377s] |    18   |    18   |    18   |     18  |     0   |     0   |     0   |     0   | -0.02 |          0|          0|          0|  73.21  |   0:00:00.0|    2584.6M|
[03/19 12:49:29   377s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/19 12:49:29   377s] 
[03/19 12:49:29   377s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=2584.6M) ***
[03/19 12:49:29   377s] 
[03/19 12:49:29   377s] DEBUG: @coeDRVCandCache::cleanup.
[03/19 12:49:29   377s] End: GigaOpt postEco DRV Optimization
[03/19 12:49:29   377s] GigaOpt: WNS changes after routing: 0.007 -> -0.018 (bump = 0.025)
[03/19 12:49:29   377s] Begin: GigaOpt postEco optimization
[03/19 12:49:29   377s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[03/19 12:49:29   377s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[03/19 12:49:29   377s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[03/19 12:49:29   377s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[03/19 12:49:29   377s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[03/19 12:49:29   377s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[03/19 12:49:29   377s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[03/19 12:49:29   377s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[03/19 12:49:29   377s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[03/19 12:49:29   377s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[03/19 12:49:29   377s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[03/19 12:49:29   377s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[03/19 12:49:29   377s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[03/19 12:49:29   377s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[03/19 12:49:29   377s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[03/19 12:49:29   377s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[03/19 12:49:29   377s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[03/19 12:49:29   377s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[03/19 12:49:29   377s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[03/19 12:49:29   377s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[03/19 12:49:29   377s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[03/19 12:49:29   377s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[03/19 12:49:29   377s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[03/19 12:49:29   377s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[03/19 12:49:29   377s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[03/19 12:49:29   377s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[03/19 12:49:29   377s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[03/19 12:49:29   377s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[03/19 12:49:29   377s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[03/19 12:49:29   377s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[03/19 12:49:29   377s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[03/19 12:49:29   377s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[03/19 12:49:29   377s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[03/19 12:49:29   377s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[03/19 12:49:29   377s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[03/19 12:49:29   377s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[03/19 12:49:29   377s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[03/19 12:49:29   377s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[03/19 12:49:29   377s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[03/19 12:49:29   377s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[03/19 12:49:29   377s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[03/19 12:49:29   377s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/19 12:49:29   377s] Info: 240 nets with fixed/cover wires excluded.
[03/19 12:49:29   377s] Info: 240 clock nets excluded from IPO operation.
[03/19 12:49:29   377s] PhyDesignGrid: maxLocalDensity 1.00
[03/19 12:49:29   377s] #spOpts: mergeVia=F 
[03/19 12:49:33   380s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[03/19 12:49:33   380s] *info: 240 clock nets excluded
[03/19 12:49:33   380s] *info: 7 special nets excluded.
[03/19 12:49:33   380s] *info: 32 multi-driver nets excluded.
[03/19 12:49:33   380s] *info: 131 no-driver nets excluded.
[03/19 12:49:33   380s] *info: 240 nets with fixed/cover wires excluded.
[03/19 12:49:34   381s] ** GigaOpt Optimizer WNS Slack -0.018 TNS Slack -0.026 Density 73.21
[03/19 12:49:34   381s] Optimizer WNS Pass 0
[03/19 12:49:34   382s] Active Path Group: reg2cgate reg2reg  
[03/19 12:49:34   382s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/19 12:49:34   382s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
[03/19 12:49:34   382s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/19 12:49:34   382s] |  -0.018|   -0.018|  -0.026|   -0.026|    73.21%|   0:00:00.0| 2584.6M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[62]/D              |
[03/19 12:49:34   382s] |   0.000|    0.056|   0.000|    0.000|    73.21%|   0:00:00.0| 2586.4M|default_emulate_view|       NA| NA                                       |
[03/19 12:49:34   382s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
[03/19 12:49:34   382s] 
[03/19 12:49:34   382s] *** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:00.0 mem=2586.4M) ***
[03/19 12:49:34   382s] 
[03/19 12:49:34   382s] *** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:00.0 mem=2586.4M) ***
[03/19 12:49:34   382s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 73.21
[03/19 12:49:34   382s] *** Starting refinePlace (0:06:22 mem=2586.4M) ***
[03/19 12:49:34   382s] Total net length = 6.056e+05 (3.420e+05 2.636e+05) (ext = 3.583e+04)
[03/19 12:49:34   382s] Starting refinePlace ...
[03/19 12:49:34   382s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 12:49:34   383s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 12:49:34   383s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2586.4MB) @(0:06:22 - 0:06:22).
[03/19 12:49:34   383s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 12:49:34   383s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2586.4MB
[03/19 12:49:34   383s] Statistics of distance of Instance movement in refine placement:
[03/19 12:49:34   383s]   maximum (X+Y) =         0.00 um
[03/19 12:49:34   383s]   mean    (X+Y) =         0.00 um
[03/19 12:49:34   383s] Total instances moved : 0
[03/19 12:49:34   383s] Summary Report:
[03/19 12:49:34   383s] Instances move: 0 (out of 10407 movable)
[03/19 12:49:34   383s] Mean displacement: 0.00 um
[03/19 12:49:34   383s] Max displacement: 0.00 um 
[03/19 12:49:34   383s] Total net length = 6.056e+05 (3.420e+05 2.636e+05) (ext = 3.583e+04)
[03/19 12:49:34   383s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2586.4MB
[03/19 12:49:34   383s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2586.4MB) @(0:06:22 - 0:06:22).
[03/19 12:49:34   383s] *** Finished refinePlace (0:06:22 mem=2586.4M) ***
[03/19 12:49:35   383s] *** maximum move = 0.00 um ***
[03/19 12:49:35   383s] *** Finished re-routing un-routed nets (2586.4M) ***
[03/19 12:49:35   383s] 
[03/19 12:49:35   383s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2586.4M) ***
[03/19 12:49:35   383s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 73.21
[03/19 12:49:35   383s] 
[03/19 12:49:35   383s] *** Finish post-CTS Setup Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=2586.4M) ***
[03/19 12:49:35   383s] 
[03/19 12:49:35   383s] End: GigaOpt postEco optimization
[03/19 12:49:35   383s] **INFO: Flow update: Design timing is met.
[03/19 12:49:35   383s] **INFO: Flow update: Design timing is met.
[03/19 12:49:35   383s] *** Steiner Routed Nets: 0.051%; Threshold: 100; Threshold for Hold: 100
[03/19 12:49:35   383s] Re-routed 0 nets
[03/19 12:49:35   383s] **INFO: Flow update: Design timing is met.
[03/19 12:49:35   383s] **INFO : Latch borrow mode reset to max_borrow
[03/19 12:49:35   383s] Multi-CPU acceleration using 8 CPU(s).
[03/19 12:49:36   383s] 
[03/19 12:49:36   383s] Begin Power Analysis
[03/19 12:49:36   383s] 
[03/19 12:49:36   383s]     0.00V	    gnd!
[03/19 12:49:36   383s]     0.00V	    gnd
[03/19 12:49:36   383s]     0.00V	    GND
[03/19 12:49:36   383s]     0.00V	    VSS
[03/19 12:49:36   383s]     0.00V	    vdd!
[03/19 12:49:36   383s]     1.80V	    vdd
[03/19 12:49:36   383s]     0.00V	    VDD
[03/19 12:49:36   383s] 
[03/19 12:49:36   383s] Begin Processing Timing Library for Power Calculation
[03/19 12:49:36   383s] 
[03/19 12:49:36   383s] Begin Processing Timing Library for Power Calculation
[03/19 12:49:36   383s] 
[03/19 12:49:36   383s] 
[03/19 12:49:36   383s] 
[03/19 12:49:36   383s] Begin Processing Power Net/Grid for Power Calculation
[03/19 12:49:36   383s] 
[03/19 12:49:36   383s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1240.25MB/1240.25MB)
[03/19 12:49:36   383s] 
[03/19 12:49:36   383s] Begin Processing Timing Window Data for Power Calculation
[03/19 12:49:36   383s] 
[03/19 12:49:36   383s] CK: assigning clock clock to net clock
[03/19 12:49:36   383s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1240.50MB/1240.50MB)
[03/19 12:49:36   383s] 
[03/19 12:49:36   383s] Begin Processing User Attributes
[03/19 12:49:36   383s] 
[03/19 12:49:36   383s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1240.55MB/1240.55MB)
[03/19 12:49:36   383s] 
[03/19 12:49:36   383s] Begin Processing Signal Activity
[03/19 12:49:36   383s] 
[03/19 12:49:36   383s] 
[03/19 12:49:36   383s] Starting Levelizing
[03/19 12:49:36   383s] 2023-Mar-19 12:49:36 (2023-Mar-19 15:49:36 GMT)
[03/19 12:49:36   383s] 2023-Mar-19 12:49:36 (2023-Mar-19 15:49:36 GMT): 10%
[03/19 12:49:36   383s] 2023-Mar-19 12:49:36 (2023-Mar-19 15:49:36 GMT): 20%
[03/19 12:49:36   383s] 2023-Mar-19 12:49:36 (2023-Mar-19 15:49:36 GMT): 30%
[03/19 12:49:36   383s] 2023-Mar-19 12:49:36 (2023-Mar-19 15:49:36 GMT): 40%
[03/19 12:49:36   383s] 2023-Mar-19 12:49:36 (2023-Mar-19 15:49:36 GMT): 50%
[03/19 12:49:36   383s] 2023-Mar-19 12:49:36 (2023-Mar-19 15:49:36 GMT): 60%
[03/19 12:49:36   383s] 2023-Mar-19 12:49:36 (2023-Mar-19 15:49:36 GMT): 70%
[03/19 12:49:36   383s] 2023-Mar-19 12:49:36 (2023-Mar-19 15:49:36 GMT): 80%
[03/19 12:49:36   383s] 2023-Mar-19 12:49:36 (2023-Mar-19 15:49:36 GMT): 90%
[03/19 12:49:36   383s] 
[03/19 12:49:36   383s] Finished Levelizing
[03/19 12:49:36   383s] 2023-Mar-19 12:49:36 (2023-Mar-19 15:49:36 GMT)
[03/19 12:49:36   383s] 
[03/19 12:49:36   383s] Starting Activity Propagation
[03/19 12:49:36   383s] 2023-Mar-19 12:49:36 (2023-Mar-19 15:49:36 GMT)
[03/19 12:49:36   383s] 2023-Mar-19 12:49:36 (2023-Mar-19 15:49:36 GMT): 10%
[03/19 12:49:36   383s] 2023-Mar-19 12:49:36 (2023-Mar-19 15:49:36 GMT): 20%
[03/19 12:49:37   383s] 
[03/19 12:49:37   383s] Finished Activity Propagation
[03/19 12:49:37   383s] 2023-Mar-19 12:49:37 (2023-Mar-19 15:49:37 GMT)
[03/19 12:49:37   383s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1240.94MB/1240.94MB)
[03/19 12:49:37   383s] 
[03/19 12:49:37   383s] Begin Power Computation
[03/19 12:49:37   383s] 
[03/19 12:49:37   383s]       ----------------------------------------------------------
[03/19 12:49:37   383s]       # of cell(s) missing both power/leakage table: 0
[03/19 12:49:37   383s]       # of cell(s) missing power table: 0
[03/19 12:49:37   383s]       # of cell(s) missing leakage table: 0
[03/19 12:49:37   383s]       # of MSMV cell(s) missing power_level: 0
[03/19 12:49:37   383s]       ----------------------------------------------------------
[03/19 12:49:37   383s] 
[03/19 12:49:37   383s] 
[03/19 12:49:37   383s] 
[03/19 12:49:37   383s] Starting Calculating power
[03/19 12:49:37   383s] 2023-Mar-19 12:49:37 (2023-Mar-19 15:49:37 GMT)
[03/19 12:49:37   383s] 2023-Mar-19 12:49:37 (2023-Mar-19 15:49:37 GMT): 10%
[03/19 12:49:37   383s] 2023-Mar-19 12:49:37 (2023-Mar-19 15:49:37 GMT): 20%
[03/19 12:49:37   383s] 2023-Mar-19 12:49:37 (2023-Mar-19 15:49:37 GMT): 30%
[03/19 12:49:37   383s] 2023-Mar-19 12:49:37 (2023-Mar-19 15:49:37 GMT): 40%
[03/19 12:49:37   383s] 2023-Mar-19 12:49:37 (2023-Mar-19 15:49:37 GMT): 50%
[03/19 12:49:37   383s] 2023-Mar-19 12:49:37 (2023-Mar-19 15:49:37 GMT): 60%
[03/19 12:49:37   383s] 2023-Mar-19 12:49:37 (2023-Mar-19 15:49:37 GMT): 70%
[03/19 12:49:37   383s] 2023-Mar-19 12:49:37 (2023-Mar-19 15:49:37 GMT): 80%
[03/19 12:49:37   383s] 2023-Mar-19 12:49:37 (2023-Mar-19 15:49:37 GMT): 90%
[03/19 12:49:37   383s] 
[03/19 12:49:37   383s] Finished Calculating power
[03/19 12:49:37   383s] 2023-Mar-19 12:49:37 (2023-Mar-19 15:49:37 GMT)
[03/19 12:49:37   383s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1242.72MB/1242.72MB)
[03/19 12:49:37   383s] 
[03/19 12:49:37   383s] Begin Processing User Attributes
[03/19 12:49:37   383s] 
[03/19 12:49:37   383s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1242.72MB/1242.72MB)
[03/19 12:49:37   383s] 
[03/19 12:49:37   383s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1242.75MB/1242.75MB)
[03/19 12:49:37   383s] 
[03/19 12:49:37   383s] Begin Static Power Report Generation
[03/19 12:49:37   383s] *----------------------------------------------------------------------------------------
[03/19 12:49:37   383s] *	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[03/19 12:49:37   383s] *	
[03/19 12:49:37   383s] *
[03/19 12:49:37   383s] * 	Date & Time:	2023-Mar-19 12:49:37 (2023-Mar-19 15:49:37 GMT)
[03/19 12:49:37   383s] *
[03/19 12:49:37   383s] *----------------------------------------------------------------------------------------
[03/19 12:49:37   383s] *
[03/19 12:49:37   383s] *	Design: minimips
[03/19 12:49:37   383s] *
[03/19 12:49:37   383s] *	Liberty Libraries used:
[03/19 12:49:37   383s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
[03/19 12:49:37   383s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
[03/19 12:49:37   383s] *
[03/19 12:49:37   383s] *	Power Domain used:
[03/19 12:49:37   383s] *		Rail:        vdd 	Voltage:        1.8
[03/19 12:49:37   383s] *
[03/19 12:49:37   383s] *       Power View : default_emulate_view
[03/19 12:49:37   383s] *
[03/19 12:49:37   383s] *       User-Defined Activity : N.A.
[03/19 12:49:37   383s] *
[03/19 12:49:37   383s] *       Activity File: N.A.
[03/19 12:49:37   383s] *
[03/19 12:49:37   383s] *       Hierarchical Global Activity: N.A.
[03/19 12:49:37   383s] *
[03/19 12:49:37   383s] *       Global Activity: N.A.
[03/19 12:49:37   383s] *
[03/19 12:49:37   383s] *       Sequential Element Activity: 0.200000
[03/19 12:49:37   383s] *
[03/19 12:49:37   383s] *       Primary Input Activity: 0.200000
[03/19 12:49:37   383s] *
[03/19 12:49:37   383s] *       Default icg ratio: N.A.
[03/19 12:49:37   383s] *
[03/19 12:49:37   383s] *       Global Comb ClockGate Ratio: N.A.
[03/19 12:49:37   383s] *
[03/19 12:49:37   383s] *	Power Units = 1mW
[03/19 12:49:37   383s] *
[03/19 12:49:37   383s] *	Time Units = 1e-09 secs
[03/19 12:49:37   383s] *
[03/19 12:49:37   383s] *       report_power -leakage
[03/19 12:49:37   383s] *
[03/19 12:49:37   383s] -----------------------------------------------------------------------------------------
[03/19 12:49:37   383s] 
[03/19 12:49:37   383s] 
[03/19 12:49:37   383s] Total Power
[03/19 12:49:37   383s] -----------------------------------------------------------------------------------------
[03/19 12:49:37   383s] Total Leakage Power:         0.00062787
[03/19 12:49:37   383s] -----------------------------------------------------------------------------------------
[03/19 12:49:37   383s] 
[03/19 12:49:37   383s] 
[03/19 12:49:37   383s] Group                           Leakage       Percentage 
[03/19 12:49:37   383s]                                 Power         (%)        
[03/19 12:49:37   383s] -----------------------------------------------------------------------------------------
[03/19 12:49:37   383s] Sequential                     0.0002548       39.43
[03/19 12:49:37   383s] Macro                          1.229e-08    0.001901
[03/19 12:49:37   383s] IO                                     0           0
[03/19 12:49:37   383s] Combinational                  0.0003545       54.85
[03/19 12:49:37   383s] Clock (Combinational)          1.849e-05       2.861
[03/19 12:49:37   383s] Clock (Sequential)                     0           0
[03/19 12:49:37   383s] -----------------------------------------------------------------------------------------
[03/19 12:49:37   383s] Total                          0.0006279         100
[03/19 12:49:37   383s] -----------------------------------------------------------------------------------------
[03/19 12:49:37   383s] 
[03/19 12:49:37   383s] 
[03/19 12:49:37   383s] Rail                  Voltage   Leakage       Percentage 
[03/19 12:49:37   383s]                                 Power         (%)        
[03/19 12:49:37   383s] -----------------------------------------------------------------------------------------
[03/19 12:49:37   383s] vdd                       1.8  0.0006279         100
[03/19 12:49:37   383s] 
[03/19 12:49:37   383s] 
[03/19 12:49:37   383s] Clock                           Leakage       Percentage 
[03/19 12:49:37   383s]                                 Power         (%)        
[03/19 12:49:37   383s] -----------------------------------------------------------------------------------------
[03/19 12:49:37   383s] clock                          1.849e-05       2.946
[03/19 12:49:37   383s] -----------------------------------------------------------------------------------------
[03/19 12:49:37   383s] Total                          1.849e-05       2.946
[03/19 12:49:37   383s] -----------------------------------------------------------------------------------------
[03/19 12:49:37   383s]  
[03/19 12:49:37   383s]  
[03/19 12:49:37   383s] -----------------------------------------------------------------------------------------
[03/19 12:49:37   383s] *	Power Distribution Summary: 
[03/19 12:49:37   383s] * 		Highest Average Power: CTS_ccl_BUF_clock_G0_L1_1 (BUX16): 	 5.073e-07
[03/19 12:49:37   383s] * 		Highest Leakage Power: CTS_ccl_BUF_clock_G0_L1_1 (BUX16): 	 5.073e-07
[03/19 12:49:37   383s] * 		Total Cap: 	2.63323e-10 F
[03/19 12:49:37   383s] * 		Total instances in design: 14742
[03/19 12:49:37   383s] * 		Total instances in design with no power:     0
[03/19 12:49:37   383s] *                Total instances in design with no activty:     0
[03/19 12:49:37   383s] 
[03/19 12:49:37   383s] * 		Total Fillers and Decap:  4096
[03/19 12:49:37   383s] -----------------------------------------------------------------------------------------
[03/19 12:49:37   383s]  
[03/19 12:49:37   383s] Total leakage power = 0.000627869 mW
[03/19 12:49:37   383s] Cell usage statistics:  
[03/19 12:49:37   383s] Library D_CELLS_MOSST_typ_1_80V_25C , 14742 cells ( 100.000000%) , 0.000627869 mW ( 100.000000% ) 
[03/19 12:49:37   383s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[03/19 12:49:37   383s] mem(process/total)=1243.12MB/1243.12MB)
[03/19 12:49:37   383s] 
[03/19 12:49:37   383s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/19 12:49:37   383s] UM:                                                                   report_power
[03/19 12:49:38   386s] doiPBLastSyncSlave
[03/19 12:49:38   386s] <optDesign CMD> Restore Using all VT Cells
[03/19 12:49:38   387s] Reported timing to dir ./timingReports
[03/19 12:49:38   387s] **opt_design ... cpu = 0:01:52, real = 0:01:19, mem = 1861.2M, totSessionCpu=0:06:26 **
[03/19 12:49:39   388s] 
[03/19 12:49:39   388s] ------------------------------------------------------------
[03/19 12:49:39   388s]      opt_design Final Summary                             
[03/19 12:49:39   388s] ------------------------------------------------------------
[03/19 12:49:39   388s] 
[03/19 12:49:39   388s] Setup views included:
[03/19 12:49:39   388s]  default_emulate_view 
[03/19 12:49:39   388s] 
[03/19 12:49:39   388s] +--------------------+---------+---------+---------+---------+
[03/19 12:49:39   388s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/19 12:49:39   388s] +--------------------+---------+---------+---------+---------+
[03/19 12:49:39   388s] |           WNS (ns):|  0.000  |  0.000  |  2.183  |  3.759  |
[03/19 12:49:39   388s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/19 12:49:39   388s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/19 12:49:39   388s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[03/19 12:49:39   388s] +--------------------+---------+---------+---------+---------+
[03/19 12:49:39   388s] 
[03/19 12:49:39   388s] +----------------+-------------------------------+------------------+
[03/19 12:49:39   388s] |                |              Real             |       Total      |
[03/19 12:49:39   388s] |    DRVs        +------------------+------------+------------------|
[03/19 12:49:39   388s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/19 12:49:39   388s] +----------------+------------------+------------+------------------+
[03/19 12:49:39   388s] |   max_cap      |      0 (0)       |   0.000    |     18 (18)      |
[03/19 12:49:39   388s] |   max_tran     |      0 (0)       |   0.000    |     18 (18)      |
[03/19 12:49:39   388s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/19 12:49:39   388s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/19 12:49:39   388s] +----------------+------------------+------------+------------------+
[03/19 12:49:39   388s] 
[03/19 12:49:39   388s] Density: 73.206%
[03/19 12:49:39   388s] Routing Overflow: 2.29% H and 0.26% V
[03/19 12:49:39   388s] ------------------------------------------------------------
[03/19 12:49:39   388s] **opt_design ... cpu = 0:01:54, real = 0:01:20, mem = 1861.2M, totSessionCpu=0:06:27 **
[03/19 12:49:39   388s] *** Finished opt_design ***
[03/19 12:49:39   388s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/19 12:49:39   388s] UM:                                          0.000             0.000  final
[03/19 12:49:39   389s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[03/19 12:49:39   389s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/19 12:49:39   389s] UM:                                                                   opt_design_postcts
[03/19 12:49:39   389s] 
[03/19 12:49:39   389s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:26 real=  0:01:40)
[03/19 12:49:39   389s] 	OPT_RUNTIME:          phyUpdate (count =  3): (cpu=0:00:02.0 real=0:00:01.6)
[03/19 12:49:39   389s] 	OPT_RUNTIME:                tns (count =  2): (cpu=0:00:41.3 real=0:00:26.5)
[03/19 12:49:39   389s] 	OPT_RUNTIME:             tnsOpt (count =  1): (cpu=0:00:21.5 real=0:00:09.8)
[03/19 12:49:39   389s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[03/19 12:49:39   389s] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=0:00:15.0 real=0:00:13.9)
[03/19 12:49:39   389s] 	OPT_RUNTIME:             wnsOpt (count =  1): (cpu=0:00:01.0 real=0:00:00.6)
[03/19 12:49:39   389s] Info: pop threads available for lower-level modules during optimization.
[03/19 12:49:39   389s] Set place::cacheFPlanSiteMark to 0
[03/19 12:49:39   389s] (ccopt_design): dumping clock statistics to metric
[03/19 12:49:40   389s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/19 12:49:40   389s] UM:                                                                   report_ccopt_clock_trees
[03/19 12:49:40   389s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/19 12:49:40   389s] UM:                                                                   report_ccopt_skew_groups
[03/19 12:49:40   389s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[03/19 12:49:40   389s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/19 12:49:40   389s] UM:        122.61            190             0.000             0.000  ccopt_design
[03/19 12:49:40   389s] 
[03/19 12:49:40   389s] *** Summary of all messages that are not suppressed in this session:
[03/19 12:49:40   389s] Severity  ID               Count  Summary                                  
[03/19 12:49:40   389s] ERROR     IMPSE-212            3  Syntax mapping: Un-mached '{' and '}' fo...
[03/19 12:49:40   389s] WARNING   IMPEXT-3530          6  The process node is not set. Use the com...
[03/19 12:49:40   389s] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/19 12:49:40   389s] WARNING   IMPCCOPT-1041        2  The cts_source_output_max_transition_tim...
[03/19 12:49:40   389s] WARNING   IMPCCOPT-1182        2  The cts_clock_gating_cells property has ...
[03/19 12:49:40   389s] *** Message Summary: 11 warning(s), 3 error(s)
[03/19 12:49:40   389s] 
[03/19 12:49:40   390s] **ccopt_design ... cpu = 0:04:06, real = 0:03:09, mem = 1816.5M, totSessionCpu=0:06:29 **
[03/19 12:49:40   390s] ###############################################################
[03/19 12:49:40   390s] #  Generated by:      Cadence Innovus 15.20-p005_1
[03/19 12:49:40   390s] #  OS:                Linux x86_64(Host ID pgmicro02)
[03/19 12:49:40   390s] #  Generated on:      Sun Mar 19 12:49:40 2023
[03/19 12:49:40   390s] #  Design:            minimips
[03/19 12:49:40   390s] #  Command:           report_timing
[03/19 12:49:40   390s] ###############################################################
[03/19 12:49:40   390s] Path 1: MET (0.000 ns) Latch Borrowed Time Check with Pin U2_ei_RC_CG_HIER_INST3/enl_reg/GN->D 
[03/19 12:49:40   390s]              View:default_emulate_view
[03/19 12:49:40   390s]             Group:clock
[03/19 12:49:40   390s]        Startpoint:(R) U2_ei_EI_instr_reg[31]/C
[03/19 12:49:40   390s]             Clock:(R) clock
[03/19 12:49:40   390s]          Endpoint:(F) U2_ei_RC_CG_HIER_INST3/enl_reg/D
[03/19 12:49:40   390s]             Clock:(F) clock
[03/19 12:49:40   390s]  
[03/19 12:49:40   390s]                            Capture             Launch
[03/19 12:49:40   390s]        Clock Edge:+          5.000              0.000
[03/19 12:49:40   390s]       Src Latency:+         -0.615             -0.580
[03/19 12:49:40   390s]       Net Latency:+          0.661 (P)          0.612 (P)
[03/19 12:49:40   390s]           Arrival:=          5.047              0.032
[03/19 12:49:40   390s]  
[03/19 12:49:40   390s]     Time Borrowed:+          1.620
[03/19 12:49:40   390s]     Required Time:=          6.667
[03/19 12:49:40   390s]      Launch Clock:-          0.032
[03/19 12:49:40   390s]         Data Path:-          6.634
[03/19 12:49:40   390s]             Slack:=          0.000
[03/19 12:49:40   390s] 
[03/19 12:49:40   390s] #------------------------------------------------------------------------------------------------
[03/19 12:49:40   390s] # Timing Point                      Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
[03/19 12:49:40   390s] #                                                                           (ns)    (ns)     (ns)  
[03/19 12:49:40   390s] #------------------------------------------------------------------------------------------------
[03/19 12:49:40   390s]   U2_ei_EI_instr_reg[31]/C          -      C      R     (arrival)      33  0.296       -    0.032  
[03/19 12:49:40   390s]   U2_ei_EI_instr_reg[31]/Q          -      C->Q   R     DFRQX1          2      -   0.321    0.353  
[03/19 12:49:40   390s]   g36181/Q                          -      D->Q   R     OR4X1           2  0.128   0.169    0.522  
[03/19 12:49:40   390s]   U3_di_g9135/Q                     -      A->Q   F     NO2X1           6  0.133   0.140    0.662  
[03/19 12:49:40   390s]   U3_di_g9131/Q                     -      B->Q   R     NA2I1X1         3  0.195   0.161    0.823  
[03/19 12:49:40   390s]   U3_di_g36081/Q                    -      A->Q   F     INX1            4  0.194   0.078    0.900  
[03/19 12:49:40   390s]   U3_di_g9112/Q                     -      A->Q   R     AN21X0          5  0.090   0.728    1.628  
[03/19 12:49:40   390s]   U3_di_g9164/Q                     -      A->Q   F     INX1            8  1.252   0.298    1.926  
[03/19 12:49:40   390s]   U3_di_g9076/Q                     -      B->Q   R     NA2X1           2  0.420   0.184    2.110  
[03/19 12:49:40   390s]   U3_di_g9061/Q                     -      C->Q   F     ON21X1          3  0.175   0.119    2.229  
[03/19 12:49:40   390s]   U3_di_g9054/Q                     -      A->Q   R     INX1            3  0.148   0.095    2.324  
[03/19 12:49:40   390s]   U3_di_g9011/Q                     -      B->Q   F     NO3X1           2  0.110   0.109    2.434  
[03/19 12:49:40   390s]   g36179/Q                          -      F->Q   F     AO321X2         1  0.220   0.319    2.753  
[03/19 12:49:40   390s]   U3_di_g8973/Q                     -      C->Q   R     NO3X1           3  0.098   0.221    2.973  
[03/19 12:49:40   390s]   U3_di_g8971/Q                     -      A->Q   F     INX1            9  0.314   0.184    3.158  
[03/19 12:49:40   390s]   U3_di_g8963/Q                     -      A->Q   R     NO2X1           5  0.222   0.218    3.375  
[03/19 12:49:40   390s]   U3_di_g8947/Q                     -      AN->Q  R     NO2I1X1         9  0.308   0.355    3.730  
[03/19 12:49:40   390s]   U3_di_g8925/Q                     -      B->Q   R     OR2X1           2  0.495   0.188    3.918  
[03/19 12:49:40   390s]   U3_di_g8914/Q                     -      A->Q   R     AND2X2          5  0.107   0.238    4.156  
[03/19 12:49:40   390s]   U6_renvoi_g2739/Q                 -      A->Q   F     EN2X1           1  0.292   0.199    4.355  
[03/19 12:49:40   390s]   U6_renvoi_g2720/Q                 -      A->Q   F     AND6X1          3  0.100   0.215    4.570  
[03/19 12:49:40   390s]   U6_renvoi_g2712/Q                 -      C->Q   R     NO3I1X1        35  0.141   1.252    5.822  
[03/19 12:49:40   390s]   U6_renvoi_g2709/Q                 -      A->Q   F     NO2X1           1  2.239   0.039    5.861  
[03/19 12:49:40   390s]   U6_renvoi_g2707/Q                 -      A->Q   R     NO2X1           1  0.361   0.128    5.990  
[03/19 12:49:40   390s]   U6_renvoi_g2704/Q                 -      B->Q   R     OR3X1           4  0.133   0.213    6.203  
[03/19 12:49:40   390s]   g2731/Q                           -      C->Q   F     AN21X1          1  0.203   0.051    6.255  
[03/19 12:49:40   390s]   g2680/Q                           -      C->Q   F     AO31X1          1  0.356   0.257    6.511  
[03/19 12:49:40   390s]   U2_ei_RC_CG_HIER_INST3/g7/Q       -      A->Q   F     OR2X1           1  0.096   0.155    6.667  
[03/19 12:49:40   390s]   U2_ei_RC_CG_HIER_INST3/enl_reg/D  -      D      F     DLLQX1          1  0.061   0.000    6.667  
[03/19 12:49:40   390s] #------------------------------------------------------------------------------------------------
[03/19 12:49:40   390s] 
[03/19 12:49:40   390s] [DEV]innovus 4> **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[03/19 12:50:57   398s] Innovus terminated by user interrupt.
