****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: S-2021.06-SP1
Date   : Sun Dec  4 15:43:58 2022
****************************************


  Startpoint: inp[1] (input port clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  inp[1] (in)                             0.000      0.000 f
  U336/Y (INVX1)                       582656.000 582656.000 r
  U222/Y (AND2X1)                      2198468.000
                                                  2781124.000 r
  U223/Y (INVX1)                       708004.000 3489128.000 f
  U337/Y (NAND2X1)                     918800.000 4407928.000 r
  U256/Y (AND2X1)                      1830824.000
                                                  6238752.000 r
  U226/Y (AND2X1)                      1836556.000
                                                  8075308.000 r
  U227/Y (INVX1)                       708004.000 8783312.000 f
  U142/Y (NAND2X1)                     924340.000 9707652.000 r
  U125/Y (XNOR2X1)                     6321512.000
                                                  16029164.000 r
  U126/Y (INVX1)                       820236.000 16849400.000 f
  U345/Y (OR2X1)                       2117988.000
                                                  18967388.000 f
  U346/Y (AND2X1)                      2244368.000
                                                  21211756.000 f
  U95/Y (XNOR2X1)                      6629076.000
                                                  27840832.000 f
  U96/Y (INVX1)                        -1193680.000
                                                  26647152.000 r
  U187/Y (AND2X1)                      1880868.000
                                                  28528020.000 r
  U188/Y (INVX1)                       708380.000 29236400.000 f
  U113/Y (AND2X1)                      2034876.000
                                                  31271276.000 f
  U114/Y (INVX1)                       -1175192.000
                                                  30096084.000 r
  U372/Y (OR2X1)                       1642286.000
                                                  31738370.000 r
  U189/Y (AND2X1)                      2196638.000
                                                  33935008.000 r
  U190/Y (INVX1)                       708376.000 34643384.000 f
  U278/Y (AND2X1)                      2039304.000
                                                  36682688.000 f
  U89/Y (AND2X1)                       2428928.000
                                                  39111616.000 f
  U90/Y (INVX1)                        -1375696.000
                                                  37735920.000 r
  U163/Y (AND2X1)                      2199120.000
                                                  39935040.000 r
  U164/Y (INVX1)                       707792.000 40642832.000 f
  U144/Y (NAND2X1)                     1285772.000
                                                  41928604.000 r
  U154/Y (AND2X1)                      1818756.000
                                                  43747360.000 r
  U155/Y (INVX1)                       708296.000 44455656.000 f
  U127/Y (XNOR2X1)                     6580972.000
                                                  51036628.000 f
  U128/Y (INVX1)                       -1205484.000
                                                  49831144.000 r
  U420/Y (OR2X1)                       1642088.000
                                                  51473232.000 r
  U185/Y (AND2X1)                      2196636.000
                                                  53669868.000 r
  U186/Y (INVX1)                       708380.000 54378248.000 f
  U242/Y (AND2X1)                      2034872.000
                                                  56413120.000 f
  U243/Y (INVX1)                       -1175008.000
                                                  55238112.000 r
  U423/Y (NAND2X1)                     1050600.000
                                                  56288712.000 f
  U424/Y (NAND2X1)                     886104.000 57174816.000 r
  U208/Y (AND2X1)                      1818752.000
                                                  58993568.000 r
  U209/Y (INVX1)                       710492.000 59704060.000 f
  U433/Y (NAND2X1)                     1285776.000
                                                  60989836.000 r
  U306/Y (AND2X1)                      2174548.000
                                                  63164384.000 r
  U307/Y (INVX1)                       715568.000 63879952.000 f
  U435/Y (NOR2X1)                      1151508.000
                                                  65031460.000 r
  out[0] (out)                            0.000   65031460.000 r
  data arrival time                               65031460.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  clock reconvergence pessimism           0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  ---------------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -65031460.000
  ---------------------------------------------------------------
  slack (MET)                                     134968544.000


1
