<stg><name>compute_pro.2</name>


<trans_list>

<trans id="951" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_206" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_206" val="0"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="5" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="0"/>
<literal name="tmp_1259" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_223" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_223" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="7" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="19" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="20" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="32">
<![CDATA[
:0  %tmp_1213 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_1213"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="32">
<![CDATA[
:1  %tmp_1214 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_1214"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="32">
<![CDATA[
:2  %tmp_1215 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_1215"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="32">
<![CDATA[
:3  %tmp_1216 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_1216"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="32">
<![CDATA[
:4  %tmp_1217 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_1217"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="32">
<![CDATA[
:5  %tmp_1218 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_1218"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="32">
<![CDATA[
:6  %tmp_1219 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_1219"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="32">
<![CDATA[
:7  %tmp_1220 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_1220"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="32">
<![CDATA[
:8  %tmp_1221 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_1221"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="32">
<![CDATA[
:9  %tmp_1222 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_1222"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="32">
<![CDATA[
:10  %tmp_1223 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_1223"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="32">
<![CDATA[
:11  %tmp_1224 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_1224"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="32">
<![CDATA[
:12  %tmp_1225 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_1225"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="32">
<![CDATA[
:13  %tmp_1226 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_1226"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="32">
<![CDATA[
:14  %tmp_1227 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_1227"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="32">
<![CDATA[
:15  %tmp_1228 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_1228"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="32">
<![CDATA[
:16  %weight_temp_0_0 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_0_0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="32">
<![CDATA[
:17  %weight_temp_1_0 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_1_0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="32">
<![CDATA[
:18  %weight_temp_2_0 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_2_0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="32">
<![CDATA[
:19  %weight_temp_3_0 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_3_0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="32">
<![CDATA[
:20  %weight_temp_4_0 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_4_0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="32">
<![CDATA[
:21  %weight_temp_5_0 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_5_0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32">
<![CDATA[
:22  %weight_temp_6_0 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_6_0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="32">
<![CDATA[
:23  %weight_temp_7_0 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_7_0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="32">
<![CDATA[
:24  %weight_temp_8_0 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_8_0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="32">
<![CDATA[
:25  %weight_temp_9_0 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_9_0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="32">
<![CDATA[
:26  %weight_temp_10_0 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_10_0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="32">
<![CDATA[
:27  %weight_temp_11_0 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_11_0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="32">
<![CDATA[
:28  %weight_temp_12_0 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_12_0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="32">
<![CDATA[
:29  %weight_temp_13_0 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_13_0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="32">
<![CDATA[
:30  %weight_temp_14_0 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_14_0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="32">
<![CDATA[
:31  %weight_temp_15_0 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_15_0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="32">
<![CDATA[
:32  %weight_temp_15_0_s = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_15_0_s"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="32">
<![CDATA[
:33  %weight_temp_0_0_s = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_0_0_s"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="32">
<![CDATA[
:34  %weight_temp_1_0_s = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_1_0_s"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="32">
<![CDATA[
:35  %weight_temp_2_0_s = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_2_0_s"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="32">
<![CDATA[
:36  %weight_temp_3_0_s = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_3_0_s"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="32">
<![CDATA[
:37  %weight_temp_4_0_s = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_4_0_s"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="32">
<![CDATA[
:38  %weight_temp_5_0_s = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_5_0_s"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="32">
<![CDATA[
:39  %weight_temp_6_0_s = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_6_0_s"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="32">
<![CDATA[
:40  %weight_temp_7_0_s = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_7_0_s"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="32">
<![CDATA[
:41  %weight_temp_8_0_s = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_8_0_s"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="32">
<![CDATA[
:42  %weight_temp_9_0_s = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_9_0_s"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="32">
<![CDATA[
:43  %weight_temp_10_0_s = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_10_0_s"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="32">
<![CDATA[
:44  %weight_temp_11_0_s = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_11_0_s"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="32">
<![CDATA[
:45  %weight_temp_12_0_s = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_12_0_s"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="32">
<![CDATA[
:46  %weight_temp_13_0_s = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_13_0_s"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="32">
<![CDATA[
:47  %weight_temp_14_0_s = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_14_0_s"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:48  call void (...)* @_ssdm_op_SpecInterface(i32* %result_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:49  call void (...)* @_ssdm_op_SpecInterface(i32* %result_m_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:50  call void (...)* @_ssdm_op_SpecInterface(i32* %result_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:51  call void (...)* @_ssdm_op_SpecInterface(i32* %result_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:52  call void (...)* @_ssdm_op_SpecInterface(i32* %data_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:53  call void (...)* @_ssdm_op_SpecInterface(i32* %data_m_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:54  call void (...)* @_ssdm_op_SpecInterface(i32* %data_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:55  call void (...)* @_ssdm_op_SpecInterface(i32* %data_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:56  call void (...)* @_ssdm_op_SpecInterface(i1* %result_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:57  call void (...)* @_ssdm_op_SpecInterface(i1* %data_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:58  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:59  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:60  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:61  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:62  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:63  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:64  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:65  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:66  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:67  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:68  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:69  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:70  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:71  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:72  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:73  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:74  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:75  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:76  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:77  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:78  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:79  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:80  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:81  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:82  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:83  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:84  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:85  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:86  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:87  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:88  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:89  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:90  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:91  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:92  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:93  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:94  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:95  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:96  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:97  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:98  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:99  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:100  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:101  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:102  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:103  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:104  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:105  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:106  call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
:107  call void (...)* @_ssdm_op_SpecMemCore(half* %output_buffer_0_V, half* %output_buffer_1_V, half* %output_buffer_2_V, half* %output_buffer_3_V, half* %output_buffer_4_V, half* %output_buffer_5_V, half* %output_buffer_6_V, half* %output_buffer_7_V, half* %output_buffer_8_V, half* %output_buffer_9_V, half* %output_buffer_10_V, half* %output_buffer_11_V, half* %output_buffer_12_V, half* %output_buffer_13_V, half* %output_buffer_14_V, half* %output_buffer_15_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
:108  call void (...)* @_ssdm_op_SpecMemCore(half* %weight_buffer_0_V, half* %weight_buffer_1_V, half* %weight_buffer_2_V, half* %weight_buffer_3_V, half* %weight_buffer_4_V, half* %weight_buffer_5_V, half* %weight_buffer_6_V, half* %weight_buffer_7_V, half* %weight_buffer_8_V, half* %weight_buffer_9_V, half* %weight_buffer_10_V, half* %weight_buffer_11_V, half* %weight_buffer_12_V, half* %weight_buffer_13_V, half* %weight_buffer_14_V, half* %weight_buffer_15_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:109  call void (...)* @_ssdm_op_SpecMemCore(half* %input_buffer_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="64">
<![CDATA[
:110  %output_temp_0 = alloca [256 x half], align 2

]]></Node>
<StgValue><ssdm name="output_temp_0"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="64">
<![CDATA[
:111  %output_temp_1 = alloca [256 x half], align 2

]]></Node>
<StgValue><ssdm name="output_temp_1"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="64">
<![CDATA[
:112  %output_temp_2 = alloca [256 x half], align 2

]]></Node>
<StgValue><ssdm name="output_temp_2"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="64">
<![CDATA[
:113  %output_temp_3 = alloca [256 x half], align 2

]]></Node>
<StgValue><ssdm name="output_temp_3"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="64">
<![CDATA[
:114  %output_temp_4 = alloca [256 x half], align 2

]]></Node>
<StgValue><ssdm name="output_temp_4"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="64">
<![CDATA[
:115  %output_temp_5 = alloca [256 x half], align 2

]]></Node>
<StgValue><ssdm name="output_temp_5"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="64">
<![CDATA[
:116  %output_temp_6 = alloca [256 x half], align 2

]]></Node>
<StgValue><ssdm name="output_temp_6"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="64">
<![CDATA[
:117  %output_temp_7 = alloca [256 x half], align 2

]]></Node>
<StgValue><ssdm name="output_temp_7"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="64">
<![CDATA[
:118  %output_temp_8 = alloca [256 x half], align 2

]]></Node>
<StgValue><ssdm name="output_temp_8"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="64">
<![CDATA[
:119  %output_temp_9 = alloca [256 x half], align 2

]]></Node>
<StgValue><ssdm name="output_temp_9"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="64">
<![CDATA[
:120  %output_temp_10 = alloca [256 x half], align 2

]]></Node>
<StgValue><ssdm name="output_temp_10"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="64">
<![CDATA[
:121  %output_temp_11 = alloca [256 x half], align 2

]]></Node>
<StgValue><ssdm name="output_temp_11"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="64">
<![CDATA[
:122  %output_temp_12 = alloca [256 x half], align 2

]]></Node>
<StgValue><ssdm name="output_temp_12"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="64">
<![CDATA[
:123  %output_temp_13 = alloca [256 x half], align 2

]]></Node>
<StgValue><ssdm name="output_temp_13"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="64">
<![CDATA[
:124  %output_temp_14 = alloca [256 x half], align 2

]]></Node>
<StgValue><ssdm name="output_temp_14"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="64">
<![CDATA[
:125  %output_temp_15 = alloca [256 x half], align 2

]]></Node>
<StgValue><ssdm name="output_temp_15"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
:126  call void (...)* @_ssdm_op_SpecMemCore([256 x half]* %output_temp_0, [256 x half]* %output_temp_1, [256 x half]* %output_temp_2, [256 x half]* %output_temp_3, [256 x half]* %output_temp_4, [256 x half]* %output_temp_5, [256 x half]* %output_temp_6, [256 x half]* %output_temp_7, [256 x half]* %output_temp_8, [256 x half]* %output_temp_9, [256 x half]* %output_temp_10, [256 x half]* %output_temp_11, [256 x half]* %output_temp_12, [256 x half]* %output_temp_13, [256 x half]* %output_temp_14, [256 x half]* %output_temp_15, [1 x i8]* @p_str, [13 x i8]* @p_str73, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
:127  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_205 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str214)

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="151" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1P(i1* %data_buffer_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %3, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="32">
<![CDATA[
:0  %tmp_206 = call i1 @_ssdm_op_NbWriteReq.ap_fifo.i1P(i1* %result_buffer_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_206, label %4, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_206" val="0"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="33" op_0_bw="33" op_1_bw="32">
<![CDATA[
:0  %data_c_V_read = call { i1, i32 } @_ssdm_op_NbRead.ap_fifo.volatile.i32P(i32* %data_c_V)

]]></Node>
<StgValue><ssdm name="data_c_V_read"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="33">
<![CDATA[
:1  %tmp_1255 = extractvalue { i1, i32 } %data_c_V_read, 1

]]></Node>
<StgValue><ssdm name="tmp_1255"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="33" op_0_bw="33" op_1_bw="32">
<![CDATA[
:2  %data_r_V_read = call { i1, i32 } @_ssdm_op_NbRead.ap_fifo.volatile.i32P(i32* %data_r_V)

]]></Node>
<StgValue><ssdm name="data_r_V_read"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="33">
<![CDATA[
:3  %tmp_1256 = extractvalue { i1, i32 } %data_r_V_read, 1

]]></Node>
<StgValue><ssdm name="tmp_1256"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="33" op_0_bw="33" op_1_bw="32">
<![CDATA[
:4  %data_m_V_read = call { i1, i32 } @_ssdm_op_NbRead.ap_fifo.volatile.i32P(i32* %data_m_V)

]]></Node>
<StgValue><ssdm name="data_m_V_read"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="33">
<![CDATA[
:5  %tmp_1257 = extractvalue { i1, i32 } %data_m_V_read, 1

]]></Node>
<StgValue><ssdm name="tmp_1257"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="33" op_0_bw="33" op_1_bw="32">
<![CDATA[
:6  %data_n_V_read = call { i1, i32 } @_ssdm_op_NbRead.ap_fifo.volatile.i32P(i32* %data_n_V)

]]></Node>
<StgValue><ssdm name="data_n_V_read"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="33">
<![CDATA[
:7  %tmp_1258 = extractvalue { i1, i32 } %data_n_V_read, 1

]]></Node>
<StgValue><ssdm name="tmp_1258"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="164" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_s = sub nsw i32 64, %tmp_1255

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_207 = icmp sgt i32 %tmp_s, 16

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %cLoops = select i1 %tmp_207, i32 16, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="cLoops"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_208 = sub nsw i32 64, %tmp_1256

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_209 = icmp sgt i32 %tmp_208, 16

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %rLoops = select i1 %tmp_209, i32 16, i32 %tmp_208

]]></Node>
<StgValue><ssdm name="rLoops"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_210 = sub nsw i32 128, %tmp_1257

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_211 = icmp sgt i32 %tmp_210, 16

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %mLoops = select i1 %tmp_211, i32 16, i32 %tmp_210

]]></Node>
<StgValue><ssdm name="mLoops"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_212 = sub nsw i32 64, %tmp_1258

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_213 = icmp sgt i32 %tmp_212, 2

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  %nLoops = select i1 %tmp_213, i32 2, i32 %tmp_212

]]></Node>
<StgValue><ssdm name="nLoops"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_214 = icmp slt i32 %tmp_1258, 1

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:21  br i1 %tmp_214, label %.preheader55.0, label %._crit_edge2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader55.0:0  %tmp_215 = icmp sgt i32 %mLoops, 0

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader55.0:1  br i1 %tmp_215, label %5, label %._crit_edge.i.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %beta_buffer_0_V_rea = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_0_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_0_V_rea"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1275 = extractvalue { i1, half } %beta_buffer_0_V_rea, 1

]]></Node>
<StgValue><ssdm name="tmp_1275"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1275, half* %tmp_1213

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i.0:0  %tmp_1230 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %mLoops, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1230"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge.i.0:1  %icmp = icmp sgt i31 %tmp_1230, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.0:2  br i1 %icmp, label %6, label %._crit_edge.i.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %beta_buffer_1_V_rea = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_1_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_1_V_rea"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1276 = extractvalue { i1, half } %beta_buffer_1_V_rea, 1

]]></Node>
<StgValue><ssdm name="tmp_1276"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1276, half* %tmp_1214

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.1:0  %tmp_571_2 = icmp sgt i32 %mLoops, 2

]]></Node>
<StgValue><ssdm name="tmp_571_2"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.1:1  br i1 %tmp_571_2, label %7, label %._crit_edge.i.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %beta_buffer_2_V_rea = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_2_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_2_V_rea"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1277 = extractvalue { i1, half } %beta_buffer_2_V_rea, 1

]]></Node>
<StgValue><ssdm name="tmp_1277"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1277, half* %tmp_1215

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i.2:0  %tmp_1233 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %mLoops, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1233"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge.i.2:1  %icmp41 = icmp sgt i30 %tmp_1233, 0

]]></Node>
<StgValue><ssdm name="icmp41"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.2:2  br i1 %icmp41, label %8, label %._crit_edge.i.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="icmp41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %beta_buffer_3_V_rea = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_3_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_3_V_rea"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="icmp41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1278 = extractvalue { i1, half } %beta_buffer_3_V_rea, 1

]]></Node>
<StgValue><ssdm name="tmp_1278"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="icmp41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1278, half* %tmp_1216

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="icmp41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.3:0  %tmp_571_4 = icmp sgt i32 %mLoops, 4

]]></Node>
<StgValue><ssdm name="tmp_571_4"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.3:1  br i1 %tmp_571_4, label %9, label %._crit_edge.i.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %beta_buffer_4_V_rea = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_4_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_4_V_rea"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1279 = extractvalue { i1, half } %beta_buffer_4_V_rea, 1

]]></Node>
<StgValue><ssdm name="tmp_1279"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1279, half* %tmp_1217

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.4:0  %tmp_571_5 = icmp sgt i32 %mLoops, 5

]]></Node>
<StgValue><ssdm name="tmp_571_5"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.4:1  br i1 %tmp_571_5, label %10, label %._crit_edge.i.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %beta_buffer_5_V_rea = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_5_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_5_V_rea"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1280 = extractvalue { i1, half } %beta_buffer_5_V_rea, 1

]]></Node>
<StgValue><ssdm name="tmp_1280"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1280, half* %tmp_1218

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.5:0  %tmp_571_6 = icmp sgt i32 %mLoops, 6

]]></Node>
<StgValue><ssdm name="tmp_571_6"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.5:1  br i1 %tmp_571_6, label %11, label %._crit_edge.i.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %beta_buffer_6_V_rea = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_6_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_6_V_rea"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1281 = extractvalue { i1, half } %beta_buffer_6_V_rea, 1

]]></Node>
<StgValue><ssdm name="tmp_1281"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1281, half* %tmp_1219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i.6:0  %tmp_1238 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %mLoops, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1238"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
._crit_edge.i.6:1  %icmp42 = icmp sgt i29 %tmp_1238, 0

]]></Node>
<StgValue><ssdm name="icmp42"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.6:2  br i1 %icmp42, label %12, label %._crit_edge.i.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="icmp42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %beta_buffer_7_V_rea = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_7_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_7_V_rea"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="icmp42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1282 = extractvalue { i1, half } %beta_buffer_7_V_rea, 1

]]></Node>
<StgValue><ssdm name="tmp_1282"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="icmp42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1282, half* %tmp_1220

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="icmp42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.7:0  %tmp_571_8 = icmp sgt i32 %mLoops, 8

]]></Node>
<StgValue><ssdm name="tmp_571_8"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.7:1  br i1 %tmp_571_8, label %13, label %._crit_edge.i.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %beta_buffer_8_V_rea = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_8_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_8_V_rea"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1283 = extractvalue { i1, half } %beta_buffer_8_V_rea, 1

]]></Node>
<StgValue><ssdm name="tmp_1283"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1283, half* %tmp_1221

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.8:0  %tmp_571_9 = icmp sgt i32 %mLoops, 9

]]></Node>
<StgValue><ssdm name="tmp_571_9"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.8:1  br i1 %tmp_571_9, label %14, label %._crit_edge.i.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %beta_buffer_9_V_rea = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_9_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_9_V_rea"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1284 = extractvalue { i1, half } %beta_buffer_9_V_rea, 1

]]></Node>
<StgValue><ssdm name="tmp_1284"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1284, half* %tmp_1222

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.9:0  %tmp_571_s = icmp sgt i32 %mLoops, 10

]]></Node>
<StgValue><ssdm name="tmp_571_s"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.9:1  br i1 %tmp_571_s, label %15, label %._crit_edge.i.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %beta_buffer_10_V_re = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_10_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_10_V_re"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1285 = extractvalue { i1, half } %beta_buffer_10_V_re, 1

]]></Node>
<StgValue><ssdm name="tmp_1285"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1285, half* %tmp_1223

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.10:0  %tmp_571_1 = icmp sgt i32 %mLoops, 11

]]></Node>
<StgValue><ssdm name="tmp_571_1"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.10:1  br i1 %tmp_571_1, label %16, label %._crit_edge.i.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %beta_buffer_11_V_re = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_11_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_11_V_re"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1286 = extractvalue { i1, half } %beta_buffer_11_V_re, 1

]]></Node>
<StgValue><ssdm name="tmp_1286"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1286, half* %tmp_1224

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.11:0  %tmp_571_3 = icmp sgt i32 %mLoops, 12

]]></Node>
<StgValue><ssdm name="tmp_571_3"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.11:1  br i1 %tmp_571_3, label %17, label %._crit_edge.i.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %beta_buffer_12_V_re = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_12_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_12_V_re"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1287 = extractvalue { i1, half } %beta_buffer_12_V_re, 1

]]></Node>
<StgValue><ssdm name="tmp_1287"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1287, half* %tmp_1225

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.12:0  %tmp_571_7 = icmp sgt i32 %mLoops, 13

]]></Node>
<StgValue><ssdm name="tmp_571_7"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.12:1  br i1 %tmp_571_7, label %18, label %._crit_edge.i.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %beta_buffer_13_V_re = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_13_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_13_V_re"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1288 = extractvalue { i1, half } %beta_buffer_13_V_re, 1

]]></Node>
<StgValue><ssdm name="tmp_1288"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1288, half* %tmp_1226

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.13:0  %tmp_571_10 = icmp sgt i32 %mLoops, 14

]]></Node>
<StgValue><ssdm name="tmp_571_10"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.13:1  br i1 %tmp_571_10, label %19, label %._crit_edge.i.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %beta_buffer_14_V_re = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_14_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_14_V_re"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1289 = extractvalue { i1, half } %beta_buffer_14_V_re, 1

]]></Node>
<StgValue><ssdm name="tmp_1289"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1289, half* %tmp_1227

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="tmp_571_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i.14:0  %tmp_1247 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %mLoops, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1247"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
._crit_edge.i.14:1  %icmp43 = icmp sgt i28 %tmp_1247, 0

]]></Node>
<StgValue><ssdm name="icmp43"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.14:2  br i1 %icmp43, label %20, label %._crit_edge2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="icmp43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %beta_buffer_15_V_re = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_15_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_15_V_re"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="icmp43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1290 = extractvalue { i1, half } %beta_buffer_15_V_re, 1

]]></Node>
<StgValue><ssdm name="tmp_1290"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="icmp43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1290, half* %tmp_1228

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_214" val="1"/>
<literal name="icmp43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:0  %tmp_480 = icmp sgt i32 %mLoops, 0

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge2:1  %tmp_1249 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %mLoops, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1249"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge2:2  %icmp44 = icmp sgt i31 %tmp_1249, 0

]]></Node>
<StgValue><ssdm name="icmp44"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:3  %tmp_597_0_0_2 = icmp sgt i32 %mLoops, 2

]]></Node>
<StgValue><ssdm name="tmp_597_0_0_2"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge2:4  %tmp_1250 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %mLoops, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1250"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge2:5  %icmp45 = icmp sgt i30 %tmp_1250, 0

]]></Node>
<StgValue><ssdm name="icmp45"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:6  %tmp_597_0_0_4 = icmp sgt i32 %mLoops, 4

]]></Node>
<StgValue><ssdm name="tmp_597_0_0_4"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:7  %tmp_597_0_0_5 = icmp sgt i32 %mLoops, 5

]]></Node>
<StgValue><ssdm name="tmp_597_0_0_5"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:8  %tmp_597_0_0_6 = icmp sgt i32 %mLoops, 6

]]></Node>
<StgValue><ssdm name="tmp_597_0_0_6"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge2:9  %tmp_1251 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %mLoops, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1251"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
._crit_edge2:10  %icmp46 = icmp sgt i29 %tmp_1251, 0

]]></Node>
<StgValue><ssdm name="icmp46"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:11  %tmp_597_0_0_8 = icmp sgt i32 %mLoops, 8

]]></Node>
<StgValue><ssdm name="tmp_597_0_0_8"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:12  %tmp_597_0_0_9 = icmp sgt i32 %mLoops, 9

]]></Node>
<StgValue><ssdm name="tmp_597_0_0_9"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:13  %tmp_597_0_0_s = icmp sgt i32 %mLoops, 10

]]></Node>
<StgValue><ssdm name="tmp_597_0_0_s"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:14  %tmp_597_0_0_1 = icmp sgt i32 %mLoops, 11

]]></Node>
<StgValue><ssdm name="tmp_597_0_0_1"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:15  %tmp_597_0_0_3 = icmp sgt i32 %mLoops, 12

]]></Node>
<StgValue><ssdm name="tmp_597_0_0_3"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:16  %tmp_597_0_0_7 = icmp sgt i32 %mLoops, 13

]]></Node>
<StgValue><ssdm name="tmp_597_0_0_7"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:17  %tmp_597_0_0_10 = icmp sgt i32 %mLoops, 14

]]></Node>
<StgValue><ssdm name="tmp_597_0_0_10"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge2:18  %tmp_1252 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %mLoops, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1252"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
._crit_edge2:19  %icmp47 = icmp sgt i28 %tmp_1252, 0

]]></Node>
<StgValue><ssdm name="icmp47"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2:20  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %tn = phi i2 [ 0, %._crit_edge2 ], [ %tn_23, %86 ]

]]></Node>
<StgValue><ssdm name="tn"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="2">
<![CDATA[
:1  %tn_cast = zext i2 %tn to i32

]]></Node>
<StgValue><ssdm name="tn_cast"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_216 = icmp slt i32 %tn_cast, %nLoops

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %tn_23 = add i2 %tn, 1

]]></Node>
<StgValue><ssdm name="tn_23"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_216, label %.preheader.i.preheader.0, label %87

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str76) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i.preheader.0:1  %tmp_217 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str76)

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
.preheader.i.preheader.0:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2, i32 2, i32 2, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.preheader.0:3  br i1 %tmp_480, label %22, label %._crit_edge.i39.0.0.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %weight_buffer_0_V_r = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_0_V)

]]></Node>
<StgValue><ssdm name="weight_buffer_0_V_r"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1254 = extractvalue { i1, half } %weight_buffer_0_V_r, 1

]]></Node>
<StgValue><ssdm name="tmp_1254"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1254, half* %weight_temp_0_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i39.0.0.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i39.0.0.0:0  br i1 %icmp44, label %23, label %._crit_edge.i39.0.0.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="icmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %weight_buffer_1_V_r = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_1_V)

]]></Node>
<StgValue><ssdm name="weight_buffer_1_V_r"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="icmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1260 = extractvalue { i1, half } %weight_buffer_1_V_r, 1

]]></Node>
<StgValue><ssdm name="tmp_1260"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="icmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1260, half* %weight_temp_1_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="icmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i39.0.0.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i39.0.0.1:0  br i1 %tmp_597_0_0_2, label %24, label %._crit_edge.i39.0.0.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %weight_buffer_2_V_r = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_2_V)

]]></Node>
<StgValue><ssdm name="weight_buffer_2_V_r"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1261 = extractvalue { i1, half } %weight_buffer_2_V_r, 1

]]></Node>
<StgValue><ssdm name="tmp_1261"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1261, half* %weight_temp_2_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i39.0.0.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i39.0.0.2:0  br i1 %icmp45, label %25, label %._crit_edge.i39.0.0.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="icmp45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %weight_buffer_3_V_r = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_3_V)

]]></Node>
<StgValue><ssdm name="weight_buffer_3_V_r"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="icmp45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1262 = extractvalue { i1, half } %weight_buffer_3_V_r, 1

]]></Node>
<StgValue><ssdm name="tmp_1262"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="icmp45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1262, half* %weight_temp_3_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="icmp45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i39.0.0.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i39.0.0.3:0  br i1 %tmp_597_0_0_4, label %26, label %._crit_edge.i39.0.0.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %weight_buffer_4_V_r = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_4_V)

]]></Node>
<StgValue><ssdm name="weight_buffer_4_V_r"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1263 = extractvalue { i1, half } %weight_buffer_4_V_r, 1

]]></Node>
<StgValue><ssdm name="tmp_1263"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1263, half* %weight_temp_4_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i39.0.0.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i39.0.0.4:0  br i1 %tmp_597_0_0_5, label %27, label %._crit_edge.i39.0.0.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %weight_buffer_5_V_r = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_5_V)

]]></Node>
<StgValue><ssdm name="weight_buffer_5_V_r"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1264 = extractvalue { i1, half } %weight_buffer_5_V_r, 1

]]></Node>
<StgValue><ssdm name="tmp_1264"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1264, half* %weight_temp_5_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i39.0.0.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i39.0.0.5:0  br i1 %tmp_597_0_0_6, label %28, label %._crit_edge.i39.0.0.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %weight_buffer_6_V_r = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_6_V)

]]></Node>
<StgValue><ssdm name="weight_buffer_6_V_r"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1265 = extractvalue { i1, half } %weight_buffer_6_V_r, 1

]]></Node>
<StgValue><ssdm name="tmp_1265"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1265, half* %weight_temp_6_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i39.0.0.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i39.0.0.6:0  br i1 %icmp46, label %29, label %._crit_edge.i39.0.0.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="icmp46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %weight_buffer_7_V_r = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_7_V)

]]></Node>
<StgValue><ssdm name="weight_buffer_7_V_r"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="icmp46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1266 = extractvalue { i1, half } %weight_buffer_7_V_r, 1

]]></Node>
<StgValue><ssdm name="tmp_1266"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="icmp46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1266, half* %weight_temp_7_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="icmp46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i39.0.0.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i39.0.0.7:0  br i1 %tmp_597_0_0_8, label %30, label %._crit_edge.i39.0.0.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %weight_buffer_8_V_r = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_8_V)

]]></Node>
<StgValue><ssdm name="weight_buffer_8_V_r"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1267 = extractvalue { i1, half } %weight_buffer_8_V_r, 1

]]></Node>
<StgValue><ssdm name="tmp_1267"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1267, half* %weight_temp_8_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i39.0.0.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i39.0.0.8:0  br i1 %tmp_597_0_0_9, label %31, label %._crit_edge.i39.0.0.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %weight_buffer_9_V_r = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_9_V)

]]></Node>
<StgValue><ssdm name="weight_buffer_9_V_r"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1268 = extractvalue { i1, half } %weight_buffer_9_V_r, 1

]]></Node>
<StgValue><ssdm name="tmp_1268"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1268, half* %weight_temp_9_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i39.0.0.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i39.0.0.9:0  br i1 %tmp_597_0_0_s, label %32, label %._crit_edge.i39.0.0.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %weight_buffer_10_V_s = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_10_V)

]]></Node>
<StgValue><ssdm name="weight_buffer_10_V_s"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1269 = extractvalue { i1, half } %weight_buffer_10_V_s, 1

]]></Node>
<StgValue><ssdm name="tmp_1269"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1269, half* %weight_temp_10_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i39.0.0.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i39.0.0.10:0  br i1 %tmp_597_0_0_1, label %33, label %._crit_edge.i39.0.0.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %weight_buffer_11_V_s = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_11_V)

]]></Node>
<StgValue><ssdm name="weight_buffer_11_V_s"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1270 = extractvalue { i1, half } %weight_buffer_11_V_s, 1

]]></Node>
<StgValue><ssdm name="tmp_1270"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1270, half* %weight_temp_11_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i39.0.0.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i39.0.0.11:0  br i1 %tmp_597_0_0_3, label %34, label %._crit_edge.i39.0.0.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %weight_buffer_12_V_s = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_12_V)

]]></Node>
<StgValue><ssdm name="weight_buffer_12_V_s"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1271 = extractvalue { i1, half } %weight_buffer_12_V_s, 1

]]></Node>
<StgValue><ssdm name="tmp_1271"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1271, half* %weight_temp_12_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i39.0.0.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i39.0.0.12:0  br i1 %tmp_597_0_0_7, label %35, label %._crit_edge.i39.0.0.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %weight_buffer_13_V_s = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_13_V)

]]></Node>
<StgValue><ssdm name="weight_buffer_13_V_s"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1272 = extractvalue { i1, half } %weight_buffer_13_V_s, 1

]]></Node>
<StgValue><ssdm name="tmp_1272"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1272, half* %weight_temp_13_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i39.0.0.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i39.0.0.13:0  br i1 %tmp_597_0_0_10, label %36, label %._crit_edge.i39.0.0.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %weight_buffer_14_V_s = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_14_V)

]]></Node>
<StgValue><ssdm name="weight_buffer_14_V_s"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1273 = extractvalue { i1, half } %weight_buffer_14_V_s, 1

]]></Node>
<StgValue><ssdm name="tmp_1273"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1273, half* %weight_temp_14_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="tmp_597_0_0_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i39.0.0.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i39.0.0.14:0  br i1 %icmp47, label %37, label %._crit_edge.i39.0.0.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="icmp47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %weight_buffer_15_V_s = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_15_V)

]]></Node>
<StgValue><ssdm name="weight_buffer_15_V_s"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="icmp47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1274 = extractvalue { i1, half } %weight_buffer_15_V_s, 1

]]></Node>
<StgValue><ssdm name="tmp_1274"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="icmp47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1274, half* %weight_temp_15_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
<literal name="icmp47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i39.0.0.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge.i39.0.0.15:0  %tmp_220 = icmp eq i2 %tn, 0

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i39.0.0.15:1  %or_cond = and i1 %tmp_214, %tmp_220

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i39.0.0.15:2  %tmp_221 = add nsw i32 %tmp_1258, %tn_cast

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i39.0.0.15:3  %tmp_222 = icmp sgt i32 %tmp_221, 62

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i39.0.0.15:4  br label %.preheader53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="2" op_0_bw="2" op_1_bw="1">
<![CDATA[
:0  %data_buffer_V_read = call { i1, i1 } @_ssdm_op_NbRead.ap_fifo.volatile.i1P(i1* %data_buffer_V)

]]></Node>
<StgValue><ssdm name="data_buffer_V_read"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="2">
<![CDATA[
:1  %tmp_1259 = extractvalue { i1, i1 } %data_buffer_V_read, 1

]]></Node>
<StgValue><ssdm name="tmp_1259"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_218 = add nsw i32 %tmp_1258, %nLoops

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_1253 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %tmp_218, i32 6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1253"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
:4  %icmp48 = icmp sgt i26 %tmp_1253, 0

]]></Node>
<StgValue><ssdm name="icmp48"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp48, label %88, label %._crit_edge6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="0"/>
<literal name="icmp48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %full_n_i19_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %result_c_V, i32 %tmp_1255)

]]></Node>
<StgValue><ssdm name="full_n_i19_0"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="0"/>
<literal name="icmp48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %full_n_i21_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %result_r_V, i32 %tmp_1256)

]]></Node>
<StgValue><ssdm name="full_n_i21_0"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="0"/>
<literal name="icmp48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %full_n_i23_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %result_m_V, i32 %tmp_1257)

]]></Node>
<StgValue><ssdm name="full_n_i23_0"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="0"/>
<literal name="icmp48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %full_n_i25_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %result_n_V, i32 %tmp_1258)

]]></Node>
<StgValue><ssdm name="full_n_i25_0"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="0"/>
<literal name="icmp48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  %full_n_i27_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1P(i1* %result_buffer_V, i1 %tmp_1259)

]]></Node>
<StgValue><ssdm name="full_n_i27_0"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="0"/>
<literal name="icmp48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge6:0  br i1 %tmp_1259, label %90, label %89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="0"/>
<literal name="tmp_1259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_404 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str214, i32 %tmp_205)

]]></Node>
<StgValue><ssdm name="empty_404"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="0"/>
<literal name="tmp_1259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="0"/>
<literal name="tmp_1259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="408" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader53:0  %tr = phi i5 [ 0, %._crit_edge.i39.0.0.15 ], [ %tr_7, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="tr"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="5">
<![CDATA[
.preheader53:1  %tr_cast = zext i5 %tr to i32

]]></Node>
<StgValue><ssdm name="tr_cast"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader53:2  %tmp_223 = icmp slt i32 %tr_cast, %rLoops

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader53:3  %tr_7 = add i5 %tr, 1

]]></Node>
<StgValue><ssdm name="tr_7"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader53:4  br i1 %tmp_223, label %.preheader52.preheader, label %86

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader52.preheader:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str84) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader52.preheader:1  %tmp_224 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str84)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
.preheader52.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2, i32 16, i32 9, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader52.preheader:3  %tmp_481 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tr, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="10" op_0_bw="9">
<![CDATA[
.preheader52.preheader:4  %tmp_612_cast = zext i9 %tmp_481 to i10

]]></Node>
<StgValue><ssdm name="tmp_612_cast"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
.preheader52.preheader:5  br label %.preheader52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_403 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str76, i32 %tmp_217)

]]></Node>
<StgValue><ssdm name="empty_403"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="421" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader52:0  %tc = phi i5 [ 0, %.preheader52.preheader ], [ %tc_2, %._crit_edge5.15 ]

]]></Node>
<StgValue><ssdm name="tc"/></StgValue>
</operation>

<operation id="422" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="5">
<![CDATA[
.preheader52:1  %tc_cast = zext i5 %tc to i32

]]></Node>
<StgValue><ssdm name="tc_cast"/></StgValue>
</operation>

<operation id="423" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader52:2  %tmp_226 = icmp slt i32 %tc_cast, %cLoops

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="424" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader52:3  %tc_2 = add i5 %tc, 1

]]></Node>
<StgValue><ssdm name="tc_2"/></StgValue>
</operation>

<operation id="425" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader52:4  br i1 %tmp_226, label %"input_regs_shift<16, 1>.exit46", label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="7" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:36  %input_buffer_V_read = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %input_buffer_V)

]]></Node>
<StgValue><ssdm name="input_buffer_V_read"/></StgValue>
</operation>

<operation id="427" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="17">
<![CDATA[
input_regs_shift<16, 1>.exit46:37  %tmp_1291 = extractvalue { i1, half } %input_buffer_V_read, 1

]]></Node>
<StgValue><ssdm name="tmp_1291"/></StgValue>
</operation>

<operation id="428" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="10" op_0_bw="5">
<![CDATA[
input_regs_shift<16, 1>.exit46:54  %tmp_228_cast = zext i5 %tc to i10

]]></Node>
<StgValue><ssdm name="tmp_228_cast"/></StgValue>
</operation>

<operation id="429" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
input_regs_shift<16, 1>.exit46:55  %tmp_482 = add i10 %tmp_612_cast, %tmp_228_cast

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="430" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_480" val="1"/>
<literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge5.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5.0:0  br i1 %icmp44, label %_ifconv1, label %._crit_edge5.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp44" val="1"/>
<literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge5.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5.1:0  br i1 %tmp_597_0_0_2, label %_ifconv2, label %._crit_edge5.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_2" val="1"/>
<literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge5.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5.2:0  br i1 %icmp45, label %_ifconv3, label %._crit_edge5.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp45" val="1"/>
<literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge5.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5.3:0  br i1 %tmp_597_0_0_4, label %_ifconv4, label %._crit_edge5.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_4" val="1"/>
<literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge5.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5.4:0  br i1 %tmp_597_0_0_5, label %_ifconv5, label %._crit_edge5.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_5" val="1"/>
<literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge5.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5.5:0  br i1 %tmp_597_0_0_6, label %_ifconv6, label %._crit_edge5.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_6" val="1"/>
<literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge5.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5.6:0  br i1 %icmp46, label %_ifconv7, label %._crit_edge5.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp46" val="1"/>
<literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge5.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5.7:0  br i1 %tmp_597_0_0_8, label %_ifconv8, label %._crit_edge5.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_8" val="1"/>
<literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge5.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5.8:0  br i1 %tmp_597_0_0_9, label %_ifconv9, label %._crit_edge5.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_9" val="1"/>
<literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge5.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5.9:0  br i1 %tmp_597_0_0_s, label %_ifconv10, label %._crit_edge5.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_s" val="1"/>
<literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge5.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5.10:0  br i1 %tmp_597_0_0_1, label %_ifconv11, label %._crit_edge5.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_1" val="1"/>
<literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge5.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5.11:0  br i1 %tmp_597_0_0_3, label %_ifconv12, label %._crit_edge5.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_3" val="1"/>
<literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge5.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5.12:0  br i1 %tmp_597_0_0_7, label %_ifconv13, label %._crit_edge5.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_7" val="1"/>
<literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge5.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5.13:0  br i1 %tmp_597_0_0_10, label %_ifconv14, label %._crit_edge5.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_10" val="1"/>
<literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge5.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5.14:0  br i1 %icmp47, label %_ifconv15, label %._crit_edge5.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
<literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge5.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="461" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:0  %weight_temp_0_0_lo = load half* %weight_temp_0_0

]]></Node>
<StgValue><ssdm name="weight_temp_0_0_lo"/></StgValue>
</operation>

<operation id="462" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:1  %weight_temp_1_0_lo = load half* %weight_temp_1_0

]]></Node>
<StgValue><ssdm name="weight_temp_1_0_lo"/></StgValue>
</operation>

<operation id="463" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:2  %weight_temp_2_0_lo = load half* %weight_temp_2_0

]]></Node>
<StgValue><ssdm name="weight_temp_2_0_lo"/></StgValue>
</operation>

<operation id="464" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:3  %weight_temp_3_0_lo = load half* %weight_temp_3_0

]]></Node>
<StgValue><ssdm name="weight_temp_3_0_lo"/></StgValue>
</operation>

<operation id="465" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:4  %weight_temp_4_0_lo = load half* %weight_temp_4_0

]]></Node>
<StgValue><ssdm name="weight_temp_4_0_lo"/></StgValue>
</operation>

<operation id="466" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:5  %weight_temp_5_0_lo = load half* %weight_temp_5_0

]]></Node>
<StgValue><ssdm name="weight_temp_5_0_lo"/></StgValue>
</operation>

<operation id="467" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:6  %weight_temp_6_0_lo = load half* %weight_temp_6_0

]]></Node>
<StgValue><ssdm name="weight_temp_6_0_lo"/></StgValue>
</operation>

<operation id="468" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:7  %weight_temp_7_0_lo = load half* %weight_temp_7_0

]]></Node>
<StgValue><ssdm name="weight_temp_7_0_lo"/></StgValue>
</operation>

<operation id="469" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:8  %weight_temp_8_0_lo = load half* %weight_temp_8_0

]]></Node>
<StgValue><ssdm name="weight_temp_8_0_lo"/></StgValue>
</operation>

<operation id="470" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:9  %weight_temp_9_0_lo = load half* %weight_temp_9_0

]]></Node>
<StgValue><ssdm name="weight_temp_9_0_lo"/></StgValue>
</operation>

<operation id="471" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:10  %weight_temp_10_0_l = load half* %weight_temp_10_0

]]></Node>
<StgValue><ssdm name="weight_temp_10_0_l"/></StgValue>
</operation>

<operation id="472" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:11  %weight_temp_11_0_l = load half* %weight_temp_11_0

]]></Node>
<StgValue><ssdm name="weight_temp_11_0_l"/></StgValue>
</operation>

<operation id="473" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:12  %weight_temp_12_0_l = load half* %weight_temp_12_0

]]></Node>
<StgValue><ssdm name="weight_temp_12_0_l"/></StgValue>
</operation>

<operation id="474" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:13  %weight_temp_13_0_l = load half* %weight_temp_13_0

]]></Node>
<StgValue><ssdm name="weight_temp_13_0_l"/></StgValue>
</operation>

<operation id="475" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:14  %weight_temp_14_0_l = load half* %weight_temp_14_0

]]></Node>
<StgValue><ssdm name="weight_temp_14_0_l"/></StgValue>
</operation>

<operation id="476" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:15  %weight_temp_15_0_l = load half* %weight_temp_15_0

]]></Node>
<StgValue><ssdm name="weight_temp_15_0_l"/></StgValue>
</operation>

<operation id="477" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:16  %weight_temp_15_0_lo = load half* %weight_temp_15_0_s

]]></Node>
<StgValue><ssdm name="weight_temp_15_0_lo"/></StgValue>
</operation>

<operation id="478" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:17  %weight_temp_0_0_loa = load half* %weight_temp_0_0_s

]]></Node>
<StgValue><ssdm name="weight_temp_0_0_loa"/></StgValue>
</operation>

<operation id="479" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:18  %weight_temp_1_0_loa = load half* %weight_temp_1_0_s

]]></Node>
<StgValue><ssdm name="weight_temp_1_0_loa"/></StgValue>
</operation>

<operation id="480" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:19  %weight_temp_2_0_loa = load half* %weight_temp_2_0_s

]]></Node>
<StgValue><ssdm name="weight_temp_2_0_loa"/></StgValue>
</operation>

<operation id="481" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:20  %weight_temp_3_0_loa = load half* %weight_temp_3_0_s

]]></Node>
<StgValue><ssdm name="weight_temp_3_0_loa"/></StgValue>
</operation>

<operation id="482" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:21  %weight_temp_4_0_loa = load half* %weight_temp_4_0_s

]]></Node>
<StgValue><ssdm name="weight_temp_4_0_loa"/></StgValue>
</operation>

<operation id="483" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:22  %weight_temp_5_0_loa = load half* %weight_temp_5_0_s

]]></Node>
<StgValue><ssdm name="weight_temp_5_0_loa"/></StgValue>
</operation>

<operation id="484" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:23  %weight_temp_6_0_loa = load half* %weight_temp_6_0_s

]]></Node>
<StgValue><ssdm name="weight_temp_6_0_loa"/></StgValue>
</operation>

<operation id="485" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:24  %weight_temp_7_0_loa = load half* %weight_temp_7_0_s

]]></Node>
<StgValue><ssdm name="weight_temp_7_0_loa"/></StgValue>
</operation>

<operation id="486" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:25  %weight_temp_8_0_loa = load half* %weight_temp_8_0_s

]]></Node>
<StgValue><ssdm name="weight_temp_8_0_loa"/></StgValue>
</operation>

<operation id="487" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:26  %weight_temp_9_0_loa = load half* %weight_temp_9_0_s

]]></Node>
<StgValue><ssdm name="weight_temp_9_0_loa"/></StgValue>
</operation>

<operation id="488" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:27  %weight_temp_10_0_lo = load half* %weight_temp_10_0_s

]]></Node>
<StgValue><ssdm name="weight_temp_10_0_lo"/></StgValue>
</operation>

<operation id="489" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:28  %weight_temp_11_0_lo = load half* %weight_temp_11_0_s

]]></Node>
<StgValue><ssdm name="weight_temp_11_0_lo"/></StgValue>
</operation>

<operation id="490" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:29  %weight_temp_12_0_lo = load half* %weight_temp_12_0_s

]]></Node>
<StgValue><ssdm name="weight_temp_12_0_lo"/></StgValue>
</operation>

<operation id="491" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:30  %weight_temp_13_0_lo = load half* %weight_temp_13_0_s

]]></Node>
<StgValue><ssdm name="weight_temp_13_0_lo"/></StgValue>
</operation>

<operation id="492" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:31  %weight_temp_14_0_lo = load half* %weight_temp_14_0_s

]]></Node>
<StgValue><ssdm name="weight_temp_14_0_lo"/></StgValue>
</operation>

<operation id="493" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
input_regs_shift<16, 1>.exit46:33  %tmp_227 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str85)

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="494" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:38  %weight_regs_0_0_2_we = select i1 %tmp_480, half %weight_temp_0_0_lo, half %weight_temp_0_0_loa

]]></Node>
<StgValue><ssdm name="weight_regs_0_0_2_we"/></StgValue>
</operation>

<operation id="495" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:39  %weight_regs_1_0_2_we = select i1 %icmp44, half %weight_temp_1_0_lo, half %weight_temp_1_0_loa

]]></Node>
<StgValue><ssdm name="weight_regs_1_0_2_we"/></StgValue>
</operation>

<operation id="496" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:40  %weight_regs_2_0_2_we = select i1 %tmp_597_0_0_2, half %weight_temp_2_0_lo, half %weight_temp_2_0_loa

]]></Node>
<StgValue><ssdm name="weight_regs_2_0_2_we"/></StgValue>
</operation>

<operation id="497" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:41  %weight_regs_3_0_2_we = select i1 %icmp45, half %weight_temp_3_0_lo, half %weight_temp_3_0_loa

]]></Node>
<StgValue><ssdm name="weight_regs_3_0_2_we"/></StgValue>
</operation>

<operation id="498" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:42  %weight_regs_4_0_2_we = select i1 %tmp_597_0_0_4, half %weight_temp_4_0_lo, half %weight_temp_4_0_loa

]]></Node>
<StgValue><ssdm name="weight_regs_4_0_2_we"/></StgValue>
</operation>

<operation id="499" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:43  %weight_regs_5_0_2_we = select i1 %tmp_597_0_0_5, half %weight_temp_5_0_lo, half %weight_temp_5_0_loa

]]></Node>
<StgValue><ssdm name="weight_regs_5_0_2_we"/></StgValue>
</operation>

<operation id="500" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:44  %weight_regs_6_0_2_we = select i1 %tmp_597_0_0_6, half %weight_temp_6_0_lo, half %weight_temp_6_0_loa

]]></Node>
<StgValue><ssdm name="weight_regs_6_0_2_we"/></StgValue>
</operation>

<operation id="501" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:45  %weight_regs_7_0_2_we = select i1 %icmp46, half %weight_temp_7_0_lo, half %weight_temp_7_0_loa

]]></Node>
<StgValue><ssdm name="weight_regs_7_0_2_we"/></StgValue>
</operation>

<operation id="502" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:46  %weight_regs_8_0_2_we = select i1 %tmp_597_0_0_8, half %weight_temp_8_0_lo, half %weight_temp_8_0_loa

]]></Node>
<StgValue><ssdm name="weight_regs_8_0_2_we"/></StgValue>
</operation>

<operation id="503" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:47  %weight_regs_9_0_2_we = select i1 %tmp_597_0_0_9, half %weight_temp_9_0_lo, half %weight_temp_9_0_loa

]]></Node>
<StgValue><ssdm name="weight_regs_9_0_2_we"/></StgValue>
</operation>

<operation id="504" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:48  %weight_regs_10_0_2_w = select i1 %tmp_597_0_0_s, half %weight_temp_10_0_l, half %weight_temp_10_0_lo

]]></Node>
<StgValue><ssdm name="weight_regs_10_0_2_w"/></StgValue>
</operation>

<operation id="505" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:49  %weight_regs_11_0_2_w = select i1 %tmp_597_0_0_1, half %weight_temp_11_0_l, half %weight_temp_11_0_lo

]]></Node>
<StgValue><ssdm name="weight_regs_11_0_2_w"/></StgValue>
</operation>

<operation id="506" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:50  %weight_regs_12_0_2_w = select i1 %tmp_597_0_0_3, half %weight_temp_12_0_l, half %weight_temp_12_0_lo

]]></Node>
<StgValue><ssdm name="weight_regs_12_0_2_w"/></StgValue>
</operation>

<operation id="507" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:51  %weight_regs_13_0_2_w = select i1 %tmp_597_0_0_7, half %weight_temp_13_0_l, half %weight_temp_13_0_lo

]]></Node>
<StgValue><ssdm name="weight_regs_13_0_2_w"/></StgValue>
</operation>

<operation id="508" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:52  %weight_regs_14_0_2_w = select i1 %tmp_597_0_0_10, half %weight_temp_14_0_l, half %weight_temp_14_0_lo

]]></Node>
<StgValue><ssdm name="weight_regs_14_0_2_w"/></StgValue>
</operation>

<operation id="509" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
input_regs_shift<16, 1>.exit46:53  %weight_regs_15_0_2_w = select i1 %icmp47, half %weight_temp_15_0_l, half %weight_temp_15_0_lo

]]></Node>
<StgValue><ssdm name="weight_regs_15_0_2_w"/></StgValue>
</operation>

<operation id="510" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
input_regs_shift<16, 1>.exit46:73  br i1 %tmp_480, label %_ifconv, label %._crit_edge5.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="8" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:1  %tmp_229 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_0_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="512" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:8  br i1 %tmp_222, label %39, label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="513" st_id="8" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:1  %tmp_233 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_1_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="514" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv1:8  br i1 %tmp_222, label %42, label %43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="515" st_id="8" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv2:1  %tmp_236 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_2_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="516" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv2:8  br i1 %tmp_222, label %45, label %46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="517" st_id="8" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv3:1  %tmp_239 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_3_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="518" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv3:8  br i1 %tmp_222, label %48, label %49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="8" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv4:1  %tmp_242 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_4_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="520" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv4:8  br i1 %tmp_222, label %51, label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="521" st_id="8" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv5:1  %tmp_245 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_5_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="522" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv5:8  br i1 %tmp_222, label %54, label %55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="523" st_id="8" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv6:1  %tmp_248 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_6_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="524" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv6:8  br i1 %tmp_222, label %57, label %58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="525" st_id="8" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv7:1  %tmp_251 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_7_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="526" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv7:8  br i1 %tmp_222, label %60, label %61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="527" st_id="8" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv8:1  %tmp_254 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_8_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="528" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv8:8  br i1 %tmp_222, label %63, label %64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="529" st_id="8" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv9:1  %tmp_257 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_9_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="530" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv9:8  br i1 %tmp_222, label %66, label %67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="8" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv10:1  %tmp_260 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_10_0_2_w)

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="532" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv10:8  br i1 %tmp_222, label %69, label %70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="533" st_id="8" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv11:1  %tmp_263 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_11_0_2_w)

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="534" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv11:8  br i1 %tmp_222, label %72, label %73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="8" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv12:1  %tmp_275 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_12_0_2_w)

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="536" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv12:8  br i1 %tmp_222, label %75, label %76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="8" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv13:1  %tmp_281 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_13_0_2_w)

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="538" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv13:8  br i1 %tmp_222, label %78, label %79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="8" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv14:1  %tmp_286 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_14_0_2_w)

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="540" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv14:8  br i1 %tmp_222, label %81, label %82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="541" st_id="8" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv15:1  %tmp_289 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_15_0_2_w)

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="542" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv15:8  br i1 %tmp_222, label %84, label %85

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge5.15:0  %empty_400 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str85, i32 %tmp_227)

]]></Node>
<StgValue><ssdm name="empty_400"/></StgValue>
</operation>

<operation id="544" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.15:1  store half %weight_regs_14_0_2_w, half* %weight_temp_14_0_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="545" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.15:2  store half %weight_regs_13_0_2_w, half* %weight_temp_13_0_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.15:3  store half %weight_regs_12_0_2_w, half* %weight_temp_12_0_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="547" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.15:4  store half %weight_regs_11_0_2_w, half* %weight_temp_11_0_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.15:5  store half %weight_regs_10_0_2_w, half* %weight_temp_10_0_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="549" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.15:6  store half %weight_regs_9_0_2_we, half* %weight_temp_9_0_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="550" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.15:7  store half %weight_regs_8_0_2_we, half* %weight_temp_8_0_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.15:8  store half %weight_regs_7_0_2_we, half* %weight_temp_7_0_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="552" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.15:9  store half %weight_regs_6_0_2_we, half* %weight_temp_6_0_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.15:10  store half %weight_regs_5_0_2_we, half* %weight_temp_5_0_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="554" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.15:11  store half %weight_regs_4_0_2_we, half* %weight_temp_4_0_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.15:12  store half %weight_regs_3_0_2_we, half* %weight_temp_3_0_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="556" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.15:13  store half %weight_regs_2_0_2_we, half* %weight_temp_2_0_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="557" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.15:14  store half %weight_regs_1_0_2_we, half* %weight_temp_1_0_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="558" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.15:15  store half %weight_regs_0_0_2_we, half* %weight_temp_0_0_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.15:16  store half %weight_regs_15_0_2_w, half* %weight_temp_15_0_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="560" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge5.15:17  br label %.preheader52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="561" st_id="9" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:1  %tmp_229 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_0_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="562" st_id="9" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:1  %tmp_233 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_1_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="563" st_id="9" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv2:1  %tmp_236 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_2_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="564" st_id="9" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv3:1  %tmp_239 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_3_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="565" st_id="9" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv4:1  %tmp_242 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_4_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="566" st_id="9" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv5:1  %tmp_245 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_5_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="567" st_id="9" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv6:1  %tmp_248 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_6_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="568" st_id="9" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv7:1  %tmp_251 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_7_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="569" st_id="9" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv8:1  %tmp_254 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_8_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="570" st_id="9" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv9:1  %tmp_257 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_9_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="571" st_id="9" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv10:1  %tmp_260 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_10_0_2_w)

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="572" st_id="9" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv11:1  %tmp_263 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_11_0_2_w)

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="573" st_id="9" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv12:1  %tmp_275 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_12_0_2_w)

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="574" st_id="9" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv13:1  %tmp_281 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_13_0_2_w)

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="575" st_id="9" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv14:1  %tmp_286 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_14_0_2_w)

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="576" st_id="9" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv15:1  %tmp_289 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_15_0_2_w)

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="577" st_id="10" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:1  %tmp_229 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_0_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="578" st_id="10" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:1  %tmp_233 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_1_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="579" st_id="10" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv2:1  %tmp_236 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_2_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="580" st_id="10" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv3:1  %tmp_239 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_3_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="581" st_id="10" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv4:1  %tmp_242 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_4_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="582" st_id="10" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv5:1  %tmp_245 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_5_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="583" st_id="10" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv6:1  %tmp_248 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_6_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="584" st_id="10" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv7:1  %tmp_251 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_7_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="585" st_id="10" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv8:1  %tmp_254 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_8_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="586" st_id="10" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv9:1  %tmp_257 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_9_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="587" st_id="10" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv10:1  %tmp_260 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_10_0_2_w)

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="588" st_id="10" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv11:1  %tmp_263 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_11_0_2_w)

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="589" st_id="10" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv12:1  %tmp_275 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_12_0_2_w)

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="590" st_id="10" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv13:1  %tmp_281 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_13_0_2_w)

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="591" st_id="10" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv14:1  %tmp_286 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_14_0_2_w)

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="592" st_id="10" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv15:1  %tmp_289 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_15_0_2_w)

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="593" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
input_regs_shift<16, 1>.exit46:32  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str85) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="594" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
input_regs_shift<16, 1>.exit46:34  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2, i32 32, i32 17, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
input_regs_shift<16, 1>.exit46:35  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="596" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="10">
<![CDATA[
input_regs_shift<16, 1>.exit46:56  %tmp_613_cast = zext i10 %tmp_482 to i64

]]></Node>
<StgValue><ssdm name="tmp_613_cast"/></StgValue>
</operation>

<operation id="597" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
input_regs_shift<16, 1>.exit46:57  %output_temp_0_addr = getelementptr [256 x half]* %output_temp_0, i64 0, i64 %tmp_613_cast

]]></Node>
<StgValue><ssdm name="output_temp_0_addr"/></StgValue>
</operation>

<operation id="598" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
input_regs_shift<16, 1>.exit46:58  %output_temp_1_addr = getelementptr [256 x half]* %output_temp_1, i64 0, i64 %tmp_613_cast

]]></Node>
<StgValue><ssdm name="output_temp_1_addr"/></StgValue>
</operation>

<operation id="599" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
input_regs_shift<16, 1>.exit46:59  %output_temp_2_addr = getelementptr [256 x half]* %output_temp_2, i64 0, i64 %tmp_613_cast

]]></Node>
<StgValue><ssdm name="output_temp_2_addr"/></StgValue>
</operation>

<operation id="600" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
input_regs_shift<16, 1>.exit46:60  %output_temp_3_addr = getelementptr [256 x half]* %output_temp_3, i64 0, i64 %tmp_613_cast

]]></Node>
<StgValue><ssdm name="output_temp_3_addr"/></StgValue>
</operation>

<operation id="601" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
input_regs_shift<16, 1>.exit46:61  %output_temp_4_addr = getelementptr [256 x half]* %output_temp_4, i64 0, i64 %tmp_613_cast

]]></Node>
<StgValue><ssdm name="output_temp_4_addr"/></StgValue>
</operation>

<operation id="602" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
input_regs_shift<16, 1>.exit46:62  %output_temp_5_addr = getelementptr [256 x half]* %output_temp_5, i64 0, i64 %tmp_613_cast

]]></Node>
<StgValue><ssdm name="output_temp_5_addr"/></StgValue>
</operation>

<operation id="603" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
input_regs_shift<16, 1>.exit46:63  %output_temp_6_addr = getelementptr [256 x half]* %output_temp_6, i64 0, i64 %tmp_613_cast

]]></Node>
<StgValue><ssdm name="output_temp_6_addr"/></StgValue>
</operation>

<operation id="604" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
input_regs_shift<16, 1>.exit46:64  %output_temp_7_addr = getelementptr [256 x half]* %output_temp_7, i64 0, i64 %tmp_613_cast

]]></Node>
<StgValue><ssdm name="output_temp_7_addr"/></StgValue>
</operation>

<operation id="605" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
input_regs_shift<16, 1>.exit46:65  %output_temp_8_addr = getelementptr [256 x half]* %output_temp_8, i64 0, i64 %tmp_613_cast

]]></Node>
<StgValue><ssdm name="output_temp_8_addr"/></StgValue>
</operation>

<operation id="606" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
input_regs_shift<16, 1>.exit46:66  %output_temp_9_addr = getelementptr [256 x half]* %output_temp_9, i64 0, i64 %tmp_613_cast

]]></Node>
<StgValue><ssdm name="output_temp_9_addr"/></StgValue>
</operation>

<operation id="607" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
input_regs_shift<16, 1>.exit46:67  %output_temp_10_addr = getelementptr [256 x half]* %output_temp_10, i64 0, i64 %tmp_613_cast

]]></Node>
<StgValue><ssdm name="output_temp_10_addr"/></StgValue>
</operation>

<operation id="608" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
input_regs_shift<16, 1>.exit46:68  %output_temp_11_addr = getelementptr [256 x half]* %output_temp_11, i64 0, i64 %tmp_613_cast

]]></Node>
<StgValue><ssdm name="output_temp_11_addr"/></StgValue>
</operation>

<operation id="609" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
input_regs_shift<16, 1>.exit46:69  %output_temp_12_addr = getelementptr [256 x half]* %output_temp_12, i64 0, i64 %tmp_613_cast

]]></Node>
<StgValue><ssdm name="output_temp_12_addr"/></StgValue>
</operation>

<operation id="610" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
input_regs_shift<16, 1>.exit46:70  %output_temp_13_addr = getelementptr [256 x half]* %output_temp_13, i64 0, i64 %tmp_613_cast

]]></Node>
<StgValue><ssdm name="output_temp_13_addr"/></StgValue>
</operation>

<operation id="611" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
input_regs_shift<16, 1>.exit46:71  %output_temp_14_addr = getelementptr [256 x half]* %output_temp_14, i64 0, i64 %tmp_613_cast

]]></Node>
<StgValue><ssdm name="output_temp_14_addr"/></StgValue>
</operation>

<operation id="612" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
input_regs_shift<16, 1>.exit46:72  %output_temp_15_addr = getelementptr [256 x half]* %output_temp_15, i64 0, i64 %tmp_613_cast

]]></Node>
<StgValue><ssdm name="output_temp_15_addr"/></StgValue>
</operation>

<operation id="613" st_id="11" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:1  %tmp_229 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_0_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="614" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:2  %tmp_230 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="615" st_id="11" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_480" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:4  %output_temp_0_load = load half* %output_temp_0_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_0_load"/></StgValue>
</operation>

<operation id="616" st_id="11" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:1  %tmp_233 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_1_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="617" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv1:2  %tmp_234 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="618" st_id="11" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp44" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="8">
<![CDATA[
_ifconv1:4  %output_temp_1_load = load half* %output_temp_1_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_1_load"/></StgValue>
</operation>

<operation id="619" st_id="11" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv2:1  %tmp_236 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_2_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="620" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv2:2  %tmp_237 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="621" st_id="11" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_2" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="8">
<![CDATA[
_ifconv2:4  %output_temp_2_load = load half* %output_temp_2_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_2_load"/></StgValue>
</operation>

<operation id="622" st_id="11" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv3:1  %tmp_239 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_3_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="623" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv3:2  %tmp_240 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="624" st_id="11" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp45" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="8">
<![CDATA[
_ifconv3:4  %output_temp_3_load = load half* %output_temp_3_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_3_load"/></StgValue>
</operation>

<operation id="625" st_id="11" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv4:1  %tmp_242 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_4_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="626" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv4:2  %tmp_243 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="627" st_id="11" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_4" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="8">
<![CDATA[
_ifconv4:4  %output_temp_4_load = load half* %output_temp_4_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_4_load"/></StgValue>
</operation>

<operation id="628" st_id="11" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv5:1  %tmp_245 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_5_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="629" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv5:2  %tmp_246 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="630" st_id="11" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_5" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="8">
<![CDATA[
_ifconv5:4  %output_temp_5_load = load half* %output_temp_5_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_5_load"/></StgValue>
</operation>

<operation id="631" st_id="11" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv6:1  %tmp_248 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_6_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="632" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv6:2  %tmp_249 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="633" st_id="11" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_6" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="8">
<![CDATA[
_ifconv6:4  %output_temp_6_load = load half* %output_temp_6_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_6_load"/></StgValue>
</operation>

<operation id="634" st_id="11" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv7:1  %tmp_251 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_7_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="635" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv7:2  %tmp_252 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="636" st_id="11" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp46" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="8">
<![CDATA[
_ifconv7:4  %output_temp_7_load = load half* %output_temp_7_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_7_load"/></StgValue>
</operation>

<operation id="637" st_id="11" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv8:1  %tmp_254 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_8_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="638" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv8:2  %tmp_255 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="639" st_id="11" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_8" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="8">
<![CDATA[
_ifconv8:4  %output_temp_8_load = load half* %output_temp_8_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_8_load"/></StgValue>
</operation>

<operation id="640" st_id="11" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv9:1  %tmp_257 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_9_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="641" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv9:2  %tmp_258 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="642" st_id="11" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_9" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="8">
<![CDATA[
_ifconv9:4  %output_temp_9_load = load half* %output_temp_9_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_9_load"/></StgValue>
</operation>

<operation id="643" st_id="11" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv10:1  %tmp_260 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_10_0_2_w)

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="644" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv10:2  %tmp_261 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="645" st_id="11" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_s" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="8">
<![CDATA[
_ifconv10:4  %output_temp_10_load = load half* %output_temp_10_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_10_load"/></StgValue>
</operation>

<operation id="646" st_id="11" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv11:1  %tmp_263 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_11_0_2_w)

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="647" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv11:2  %tmp_264 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="648" st_id="11" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_1" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="8">
<![CDATA[
_ifconv11:4  %output_temp_11_load = load half* %output_temp_11_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_11_load"/></StgValue>
</operation>

<operation id="649" st_id="11" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv12:1  %tmp_275 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_12_0_2_w)

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="650" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv12:2  %tmp_277 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="651" st_id="11" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_3" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="16" op_0_bw="8">
<![CDATA[
_ifconv12:4  %output_temp_12_load = load half* %output_temp_12_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_12_load"/></StgValue>
</operation>

<operation id="652" st_id="11" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv13:1  %tmp_281 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_13_0_2_w)

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="653" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv13:2  %tmp_284 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="654" st_id="11" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_7" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="16" op_0_bw="8">
<![CDATA[
_ifconv13:4  %output_temp_13_load = load half* %output_temp_13_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_13_load"/></StgValue>
</operation>

<operation id="655" st_id="11" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv14:1  %tmp_286 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_14_0_2_w)

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="656" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv14:2  %tmp_287 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="657" st_id="11" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_10" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="16" op_0_bw="8">
<![CDATA[
_ifconv14:4  %output_temp_14_load = load half* %output_temp_14_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_14_load"/></StgValue>
</operation>

<operation id="658" st_id="11" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv15:1  %tmp_289 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_15_0_2_w)

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="659" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv15:2  %tmp_290 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="660" st_id="11" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="16" op_0_bw="8">
<![CDATA[
_ifconv15:4  %output_temp_15_load = load half* %output_temp_15_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_15_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="661" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_480" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:0  %tmp_1213_load = load half* %tmp_1213

]]></Node>
<StgValue><ssdm name="tmp_1213_load"/></StgValue>
</operation>

<operation id="662" st_id="12" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:1  %tmp_229 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_0_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="663" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv:3  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="664" st_id="12" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_480" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:4  %output_temp_0_load = load half* %output_temp_0_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_0_load"/></StgValue>
</operation>

<operation id="665" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:5  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str131, i32 %tmp_230)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="666" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:6  %p_pn = select i1 %or_cond, half %tmp_1213_load, half %output_temp_0_load

]]></Node>
<StgValue><ssdm name="p_pn"/></StgValue>
</operation>

<operation id="667" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp44" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="16">
<![CDATA[
_ifconv1:0  %tmp_1214_load = load half* %tmp_1214

]]></Node>
<StgValue><ssdm name="tmp_1214_load"/></StgValue>
</operation>

<operation id="668" st_id="12" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:1  %tmp_233 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_1_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="669" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv1:3  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="670" st_id="12" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp44" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="8">
<![CDATA[
_ifconv1:4  %output_temp_1_load = load half* %output_temp_1_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_1_load"/></StgValue>
</operation>

<operation id="671" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv1:5  %empty_386 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str131, i32 %tmp_234)

]]></Node>
<StgValue><ssdm name="empty_386"/></StgValue>
</operation>

<operation id="672" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:6  %p_pn_1 = select i1 %or_cond, half %tmp_1214_load, half %output_temp_1_load

]]></Node>
<StgValue><ssdm name="p_pn_1"/></StgValue>
</operation>

<operation id="673" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_2" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="16">
<![CDATA[
_ifconv2:0  %tmp_1215_load = load half* %tmp_1215

]]></Node>
<StgValue><ssdm name="tmp_1215_load"/></StgValue>
</operation>

<operation id="674" st_id="12" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv2:1  %tmp_236 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_2_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="675" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv2:3  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="676" st_id="12" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_2" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="8">
<![CDATA[
_ifconv2:4  %output_temp_2_load = load half* %output_temp_2_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_2_load"/></StgValue>
</operation>

<operation id="677" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv2:5  %empty_387 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str131, i32 %tmp_237)

]]></Node>
<StgValue><ssdm name="empty_387"/></StgValue>
</operation>

<operation id="678" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv2:6  %p_pn_2 = select i1 %or_cond, half %tmp_1215_load, half %output_temp_2_load

]]></Node>
<StgValue><ssdm name="p_pn_2"/></StgValue>
</operation>

<operation id="679" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp45" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="16">
<![CDATA[
_ifconv3:0  %tmp_1216_load = load half* %tmp_1216

]]></Node>
<StgValue><ssdm name="tmp_1216_load"/></StgValue>
</operation>

<operation id="680" st_id="12" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv3:1  %tmp_239 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_3_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="681" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv3:3  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="682" st_id="12" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp45" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="8">
<![CDATA[
_ifconv3:4  %output_temp_3_load = load half* %output_temp_3_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_3_load"/></StgValue>
</operation>

<operation id="683" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv3:5  %empty_388 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str131, i32 %tmp_240)

]]></Node>
<StgValue><ssdm name="empty_388"/></StgValue>
</operation>

<operation id="684" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv3:6  %p_pn_3 = select i1 %or_cond, half %tmp_1216_load, half %output_temp_3_load

]]></Node>
<StgValue><ssdm name="p_pn_3"/></StgValue>
</operation>

<operation id="685" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_4" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="16">
<![CDATA[
_ifconv4:0  %tmp_1217_load = load half* %tmp_1217

]]></Node>
<StgValue><ssdm name="tmp_1217_load"/></StgValue>
</operation>

<operation id="686" st_id="12" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv4:1  %tmp_242 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_4_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="687" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv4:3  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="688" st_id="12" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_4" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="8">
<![CDATA[
_ifconv4:4  %output_temp_4_load = load half* %output_temp_4_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_4_load"/></StgValue>
</operation>

<operation id="689" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv4:5  %empty_389 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str131, i32 %tmp_243)

]]></Node>
<StgValue><ssdm name="empty_389"/></StgValue>
</operation>

<operation id="690" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv4:6  %p_pn_4 = select i1 %or_cond, half %tmp_1217_load, half %output_temp_4_load

]]></Node>
<StgValue><ssdm name="p_pn_4"/></StgValue>
</operation>

<operation id="691" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_5" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="16">
<![CDATA[
_ifconv5:0  %tmp_1218_load = load half* %tmp_1218

]]></Node>
<StgValue><ssdm name="tmp_1218_load"/></StgValue>
</operation>

<operation id="692" st_id="12" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv5:1  %tmp_245 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_5_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="693" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv5:3  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="694" st_id="12" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_5" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="8">
<![CDATA[
_ifconv5:4  %output_temp_5_load = load half* %output_temp_5_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_5_load"/></StgValue>
</operation>

<operation id="695" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv5:5  %empty_390 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str131, i32 %tmp_246)

]]></Node>
<StgValue><ssdm name="empty_390"/></StgValue>
</operation>

<operation id="696" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv5:6  %p_pn_5 = select i1 %or_cond, half %tmp_1218_load, half %output_temp_5_load

]]></Node>
<StgValue><ssdm name="p_pn_5"/></StgValue>
</operation>

<operation id="697" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_6" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="16">
<![CDATA[
_ifconv6:0  %tmp_1219_load = load half* %tmp_1219

]]></Node>
<StgValue><ssdm name="tmp_1219_load"/></StgValue>
</operation>

<operation id="698" st_id="12" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv6:1  %tmp_248 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_6_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="699" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv6:3  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="700" st_id="12" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_6" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="8">
<![CDATA[
_ifconv6:4  %output_temp_6_load = load half* %output_temp_6_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_6_load"/></StgValue>
</operation>

<operation id="701" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv6:5  %empty_391 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str131, i32 %tmp_249)

]]></Node>
<StgValue><ssdm name="empty_391"/></StgValue>
</operation>

<operation id="702" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv6:6  %p_pn_6 = select i1 %or_cond, half %tmp_1219_load, half %output_temp_6_load

]]></Node>
<StgValue><ssdm name="p_pn_6"/></StgValue>
</operation>

<operation id="703" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp46" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="16">
<![CDATA[
_ifconv7:0  %tmp_1220_load = load half* %tmp_1220

]]></Node>
<StgValue><ssdm name="tmp_1220_load"/></StgValue>
</operation>

<operation id="704" st_id="12" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv7:1  %tmp_251 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_7_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="705" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv7:3  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="706" st_id="12" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp46" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="8">
<![CDATA[
_ifconv7:4  %output_temp_7_load = load half* %output_temp_7_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_7_load"/></StgValue>
</operation>

<operation id="707" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv7:5  %empty_392 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str131, i32 %tmp_252)

]]></Node>
<StgValue><ssdm name="empty_392"/></StgValue>
</operation>

<operation id="708" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv7:6  %p_pn_7 = select i1 %or_cond, half %tmp_1220_load, half %output_temp_7_load

]]></Node>
<StgValue><ssdm name="p_pn_7"/></StgValue>
</operation>

<operation id="709" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_8" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="16">
<![CDATA[
_ifconv8:0  %tmp_1221_load = load half* %tmp_1221

]]></Node>
<StgValue><ssdm name="tmp_1221_load"/></StgValue>
</operation>

<operation id="710" st_id="12" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv8:1  %tmp_254 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_8_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="711" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv8:3  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="712" st_id="12" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_8" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="8">
<![CDATA[
_ifconv8:4  %output_temp_8_load = load half* %output_temp_8_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_8_load"/></StgValue>
</operation>

<operation id="713" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv8:5  %empty_393 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str131, i32 %tmp_255)

]]></Node>
<StgValue><ssdm name="empty_393"/></StgValue>
</operation>

<operation id="714" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv8:6  %p_pn_8 = select i1 %or_cond, half %tmp_1221_load, half %output_temp_8_load

]]></Node>
<StgValue><ssdm name="p_pn_8"/></StgValue>
</operation>

<operation id="715" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_9" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="16">
<![CDATA[
_ifconv9:0  %tmp_1222_load = load half* %tmp_1222

]]></Node>
<StgValue><ssdm name="tmp_1222_load"/></StgValue>
</operation>

<operation id="716" st_id="12" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv9:1  %tmp_257 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_9_0_2_we)

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="717" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv9:3  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="718" st_id="12" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_9" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="8">
<![CDATA[
_ifconv9:4  %output_temp_9_load = load half* %output_temp_9_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_9_load"/></StgValue>
</operation>

<operation id="719" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv9:5  %empty_394 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str131, i32 %tmp_258)

]]></Node>
<StgValue><ssdm name="empty_394"/></StgValue>
</operation>

<operation id="720" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv9:6  %p_pn_9 = select i1 %or_cond, half %tmp_1222_load, half %output_temp_9_load

]]></Node>
<StgValue><ssdm name="p_pn_9"/></StgValue>
</operation>

<operation id="721" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_s" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="16">
<![CDATA[
_ifconv10:0  %tmp_1223_load = load half* %tmp_1223

]]></Node>
<StgValue><ssdm name="tmp_1223_load"/></StgValue>
</operation>

<operation id="722" st_id="12" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv10:1  %tmp_260 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_10_0_2_w)

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="723" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv10:3  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="724" st_id="12" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_s" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="8">
<![CDATA[
_ifconv10:4  %output_temp_10_load = load half* %output_temp_10_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_10_load"/></StgValue>
</operation>

<operation id="725" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv10:5  %empty_395 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str131, i32 %tmp_261)

]]></Node>
<StgValue><ssdm name="empty_395"/></StgValue>
</operation>

<operation id="726" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv10:6  %p_pn_s = select i1 %or_cond, half %tmp_1223_load, half %output_temp_10_load

]]></Node>
<StgValue><ssdm name="p_pn_s"/></StgValue>
</operation>

<operation id="727" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_1" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="16" op_0_bw="16">
<![CDATA[
_ifconv11:0  %tmp_1224_load = load half* %tmp_1224

]]></Node>
<StgValue><ssdm name="tmp_1224_load"/></StgValue>
</operation>

<operation id="728" st_id="12" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv11:1  %tmp_263 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_11_0_2_w)

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="729" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv11:3  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="730" st_id="12" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_1" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="8">
<![CDATA[
_ifconv11:4  %output_temp_11_load = load half* %output_temp_11_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_11_load"/></StgValue>
</operation>

<operation id="731" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv11:5  %empty_396 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str131, i32 %tmp_264)

]]></Node>
<StgValue><ssdm name="empty_396"/></StgValue>
</operation>

<operation id="732" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv11:6  %p_pn_10 = select i1 %or_cond, half %tmp_1224_load, half %output_temp_11_load

]]></Node>
<StgValue><ssdm name="p_pn_10"/></StgValue>
</operation>

<operation id="733" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_3" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="16" op_0_bw="16">
<![CDATA[
_ifconv12:0  %tmp_1225_load = load half* %tmp_1225

]]></Node>
<StgValue><ssdm name="tmp_1225_load"/></StgValue>
</operation>

<operation id="734" st_id="12" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv12:1  %tmp_275 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_12_0_2_w)

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="735" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv12:3  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="736" st_id="12" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_3" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="16" op_0_bw="8">
<![CDATA[
_ifconv12:4  %output_temp_12_load = load half* %output_temp_12_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_12_load"/></StgValue>
</operation>

<operation id="737" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv12:5  %empty_397 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str131, i32 %tmp_277)

]]></Node>
<StgValue><ssdm name="empty_397"/></StgValue>
</operation>

<operation id="738" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv12:6  %p_pn_11 = select i1 %or_cond, half %tmp_1225_load, half %output_temp_12_load

]]></Node>
<StgValue><ssdm name="p_pn_11"/></StgValue>
</operation>

<operation id="739" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_7" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="16" op_0_bw="16">
<![CDATA[
_ifconv13:0  %tmp_1226_load = load half* %tmp_1226

]]></Node>
<StgValue><ssdm name="tmp_1226_load"/></StgValue>
</operation>

<operation id="740" st_id="12" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv13:1  %tmp_281 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_13_0_2_w)

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="741" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv13:3  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="742" st_id="12" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_7" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="16" op_0_bw="8">
<![CDATA[
_ifconv13:4  %output_temp_13_load = load half* %output_temp_13_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_13_load"/></StgValue>
</operation>

<operation id="743" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv13:5  %empty_398 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str131, i32 %tmp_284)

]]></Node>
<StgValue><ssdm name="empty_398"/></StgValue>
</operation>

<operation id="744" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv13:6  %p_pn_12 = select i1 %or_cond, half %tmp_1226_load, half %output_temp_13_load

]]></Node>
<StgValue><ssdm name="p_pn_12"/></StgValue>
</operation>

<operation id="745" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_10" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="16" op_0_bw="16">
<![CDATA[
_ifconv14:0  %tmp_1227_load = load half* %tmp_1227

]]></Node>
<StgValue><ssdm name="tmp_1227_load"/></StgValue>
</operation>

<operation id="746" st_id="12" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv14:1  %tmp_286 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_14_0_2_w)

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="747" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv14:3  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="748" st_id="12" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_10" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="16" op_0_bw="8">
<![CDATA[
_ifconv14:4  %output_temp_14_load = load half* %output_temp_14_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_14_load"/></StgValue>
</operation>

<operation id="749" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv14:5  %empty_399 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str131, i32 %tmp_287)

]]></Node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>

<operation id="750" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv14:6  %p_pn_13 = select i1 %or_cond, half %tmp_1227_load, half %output_temp_14_load

]]></Node>
<StgValue><ssdm name="p_pn_13"/></StgValue>
</operation>

<operation id="751" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="16" op_0_bw="16">
<![CDATA[
_ifconv15:0  %tmp_1228_load = load half* %tmp_1228

]]></Node>
<StgValue><ssdm name="tmp_1228_load"/></StgValue>
</operation>

<operation id="752" st_id="12" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv15:1  %tmp_289 = call fastcc half @"mac<1, 1>"(half %tmp_1291, half %weight_regs_15_0_2_w)

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="753" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv15:3  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="754" st_id="12" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="16" op_0_bw="8">
<![CDATA[
_ifconv15:4  %output_temp_15_load = load half* %output_temp_15_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_15_load"/></StgValue>
</operation>

<operation id="755" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv15:5  %empty_401 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str131, i32 %tmp_290)

]]></Node>
<StgValue><ssdm name="empty_401"/></StgValue>
</operation>

<operation id="756" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv15:6  %p_pn_14 = select i1 %or_cond, half %tmp_1228_load, half %output_temp_15_load

]]></Node>
<StgValue><ssdm name="p_pn_14"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="757" st_id="13" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:7  %acc_dat = fadd half %p_pn, %tmp_229

]]></Node>
<StgValue><ssdm name="acc_dat"/></StgValue>
</operation>

<operation id="758" st_id="13" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:7  %acc_dat_1 = fadd half %p_pn_1, %tmp_233

]]></Node>
<StgValue><ssdm name="acc_dat_1"/></StgValue>
</operation>

<operation id="759" st_id="13" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv2:7  %acc_dat_2 = fadd half %p_pn_2, %tmp_236

]]></Node>
<StgValue><ssdm name="acc_dat_2"/></StgValue>
</operation>

<operation id="760" st_id="13" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv3:7  %acc_dat_3 = fadd half %p_pn_3, %tmp_239

]]></Node>
<StgValue><ssdm name="acc_dat_3"/></StgValue>
</operation>

<operation id="761" st_id="13" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv4:7  %acc_dat_4 = fadd half %p_pn_4, %tmp_242

]]></Node>
<StgValue><ssdm name="acc_dat_4"/></StgValue>
</operation>

<operation id="762" st_id="13" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv5:7  %acc_dat_5 = fadd half %p_pn_5, %tmp_245

]]></Node>
<StgValue><ssdm name="acc_dat_5"/></StgValue>
</operation>

<operation id="763" st_id="13" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv6:7  %acc_dat_6 = fadd half %p_pn_6, %tmp_248

]]></Node>
<StgValue><ssdm name="acc_dat_6"/></StgValue>
</operation>

<operation id="764" st_id="13" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv7:7  %acc_dat_7 = fadd half %p_pn_7, %tmp_251

]]></Node>
<StgValue><ssdm name="acc_dat_7"/></StgValue>
</operation>

<operation id="765" st_id="13" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv8:7  %acc_dat_8 = fadd half %p_pn_8, %tmp_254

]]></Node>
<StgValue><ssdm name="acc_dat_8"/></StgValue>
</operation>

<operation id="766" st_id="13" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv9:7  %acc_dat_9 = fadd half %p_pn_9, %tmp_257

]]></Node>
<StgValue><ssdm name="acc_dat_9"/></StgValue>
</operation>

<operation id="767" st_id="13" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv10:7  %acc_dat_s = fadd half %p_pn_s, %tmp_260

]]></Node>
<StgValue><ssdm name="acc_dat_s"/></StgValue>
</operation>

<operation id="768" st_id="13" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv11:7  %acc_dat_10 = fadd half %p_pn_10, %tmp_263

]]></Node>
<StgValue><ssdm name="acc_dat_10"/></StgValue>
</operation>

<operation id="769" st_id="13" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv12:7  %acc_dat_11 = fadd half %p_pn_11, %tmp_275

]]></Node>
<StgValue><ssdm name="acc_dat_11"/></StgValue>
</operation>

<operation id="770" st_id="13" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv13:7  %acc_dat_12 = fadd half %p_pn_12, %tmp_281

]]></Node>
<StgValue><ssdm name="acc_dat_12"/></StgValue>
</operation>

<operation id="771" st_id="13" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv14:7  %acc_dat_13 = fadd half %p_pn_13, %tmp_286

]]></Node>
<StgValue><ssdm name="acc_dat_13"/></StgValue>
</operation>

<operation id="772" st_id="13" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv15:7  %acc_dat_14 = fadd half %p_pn_14, %tmp_289

]]></Node>
<StgValue><ssdm name="acc_dat_14"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="773" st_id="14" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:7  %acc_dat = fadd half %p_pn, %tmp_229

]]></Node>
<StgValue><ssdm name="acc_dat"/></StgValue>
</operation>

<operation id="774" st_id="14" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:7  %acc_dat_1 = fadd half %p_pn_1, %tmp_233

]]></Node>
<StgValue><ssdm name="acc_dat_1"/></StgValue>
</operation>

<operation id="775" st_id="14" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv2:7  %acc_dat_2 = fadd half %p_pn_2, %tmp_236

]]></Node>
<StgValue><ssdm name="acc_dat_2"/></StgValue>
</operation>

<operation id="776" st_id="14" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv3:7  %acc_dat_3 = fadd half %p_pn_3, %tmp_239

]]></Node>
<StgValue><ssdm name="acc_dat_3"/></StgValue>
</operation>

<operation id="777" st_id="14" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv4:7  %acc_dat_4 = fadd half %p_pn_4, %tmp_242

]]></Node>
<StgValue><ssdm name="acc_dat_4"/></StgValue>
</operation>

<operation id="778" st_id="14" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv5:7  %acc_dat_5 = fadd half %p_pn_5, %tmp_245

]]></Node>
<StgValue><ssdm name="acc_dat_5"/></StgValue>
</operation>

<operation id="779" st_id="14" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv6:7  %acc_dat_6 = fadd half %p_pn_6, %tmp_248

]]></Node>
<StgValue><ssdm name="acc_dat_6"/></StgValue>
</operation>

<operation id="780" st_id="14" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv7:7  %acc_dat_7 = fadd half %p_pn_7, %tmp_251

]]></Node>
<StgValue><ssdm name="acc_dat_7"/></StgValue>
</operation>

<operation id="781" st_id="14" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv8:7  %acc_dat_8 = fadd half %p_pn_8, %tmp_254

]]></Node>
<StgValue><ssdm name="acc_dat_8"/></StgValue>
</operation>

<operation id="782" st_id="14" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv9:7  %acc_dat_9 = fadd half %p_pn_9, %tmp_257

]]></Node>
<StgValue><ssdm name="acc_dat_9"/></StgValue>
</operation>

<operation id="783" st_id="14" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv10:7  %acc_dat_s = fadd half %p_pn_s, %tmp_260

]]></Node>
<StgValue><ssdm name="acc_dat_s"/></StgValue>
</operation>

<operation id="784" st_id="14" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv11:7  %acc_dat_10 = fadd half %p_pn_10, %tmp_263

]]></Node>
<StgValue><ssdm name="acc_dat_10"/></StgValue>
</operation>

<operation id="785" st_id="14" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv12:7  %acc_dat_11 = fadd half %p_pn_11, %tmp_275

]]></Node>
<StgValue><ssdm name="acc_dat_11"/></StgValue>
</operation>

<operation id="786" st_id="14" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv13:7  %acc_dat_12 = fadd half %p_pn_12, %tmp_281

]]></Node>
<StgValue><ssdm name="acc_dat_12"/></StgValue>
</operation>

<operation id="787" st_id="14" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv14:7  %acc_dat_13 = fadd half %p_pn_13, %tmp_286

]]></Node>
<StgValue><ssdm name="acc_dat_13"/></StgValue>
</operation>

<operation id="788" st_id="14" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv15:7  %acc_dat_14 = fadd half %p_pn_14, %tmp_289

]]></Node>
<StgValue><ssdm name="acc_dat_14"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="789" st_id="15" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:7  %acc_dat = fadd half %p_pn, %tmp_229

]]></Node>
<StgValue><ssdm name="acc_dat"/></StgValue>
</operation>

<operation id="790" st_id="15" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:7  %acc_dat_1 = fadd half %p_pn_1, %tmp_233

]]></Node>
<StgValue><ssdm name="acc_dat_1"/></StgValue>
</operation>

<operation id="791" st_id="15" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv2:7  %acc_dat_2 = fadd half %p_pn_2, %tmp_236

]]></Node>
<StgValue><ssdm name="acc_dat_2"/></StgValue>
</operation>

<operation id="792" st_id="15" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv3:7  %acc_dat_3 = fadd half %p_pn_3, %tmp_239

]]></Node>
<StgValue><ssdm name="acc_dat_3"/></StgValue>
</operation>

<operation id="793" st_id="15" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv4:7  %acc_dat_4 = fadd half %p_pn_4, %tmp_242

]]></Node>
<StgValue><ssdm name="acc_dat_4"/></StgValue>
</operation>

<operation id="794" st_id="15" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv5:7  %acc_dat_5 = fadd half %p_pn_5, %tmp_245

]]></Node>
<StgValue><ssdm name="acc_dat_5"/></StgValue>
</operation>

<operation id="795" st_id="15" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv6:7  %acc_dat_6 = fadd half %p_pn_6, %tmp_248

]]></Node>
<StgValue><ssdm name="acc_dat_6"/></StgValue>
</operation>

<operation id="796" st_id="15" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv7:7  %acc_dat_7 = fadd half %p_pn_7, %tmp_251

]]></Node>
<StgValue><ssdm name="acc_dat_7"/></StgValue>
</operation>

<operation id="797" st_id="15" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv8:7  %acc_dat_8 = fadd half %p_pn_8, %tmp_254

]]></Node>
<StgValue><ssdm name="acc_dat_8"/></StgValue>
</operation>

<operation id="798" st_id="15" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv9:7  %acc_dat_9 = fadd half %p_pn_9, %tmp_257

]]></Node>
<StgValue><ssdm name="acc_dat_9"/></StgValue>
</operation>

<operation id="799" st_id="15" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv10:7  %acc_dat_s = fadd half %p_pn_s, %tmp_260

]]></Node>
<StgValue><ssdm name="acc_dat_s"/></StgValue>
</operation>

<operation id="800" st_id="15" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv11:7  %acc_dat_10 = fadd half %p_pn_10, %tmp_263

]]></Node>
<StgValue><ssdm name="acc_dat_10"/></StgValue>
</operation>

<operation id="801" st_id="15" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv12:7  %acc_dat_11 = fadd half %p_pn_11, %tmp_275

]]></Node>
<StgValue><ssdm name="acc_dat_11"/></StgValue>
</operation>

<operation id="802" st_id="15" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv13:7  %acc_dat_12 = fadd half %p_pn_12, %tmp_281

]]></Node>
<StgValue><ssdm name="acc_dat_12"/></StgValue>
</operation>

<operation id="803" st_id="15" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv14:7  %acc_dat_13 = fadd half %p_pn_13, %tmp_286

]]></Node>
<StgValue><ssdm name="acc_dat_13"/></StgValue>
</operation>

<operation id="804" st_id="15" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv15:7  %acc_dat_14 = fadd half %p_pn_14, %tmp_289

]]></Node>
<StgValue><ssdm name="acc_dat_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="805" st_id="16" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:7  %acc_dat = fadd half %p_pn, %tmp_229

]]></Node>
<StgValue><ssdm name="acc_dat"/></StgValue>
</operation>

<operation id="806" st_id="16" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:7  %acc_dat_1 = fadd half %p_pn_1, %tmp_233

]]></Node>
<StgValue><ssdm name="acc_dat_1"/></StgValue>
</operation>

<operation id="807" st_id="16" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv2:7  %acc_dat_2 = fadd half %p_pn_2, %tmp_236

]]></Node>
<StgValue><ssdm name="acc_dat_2"/></StgValue>
</operation>

<operation id="808" st_id="16" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv3:7  %acc_dat_3 = fadd half %p_pn_3, %tmp_239

]]></Node>
<StgValue><ssdm name="acc_dat_3"/></StgValue>
</operation>

<operation id="809" st_id="16" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv4:7  %acc_dat_4 = fadd half %p_pn_4, %tmp_242

]]></Node>
<StgValue><ssdm name="acc_dat_4"/></StgValue>
</operation>

<operation id="810" st_id="16" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv5:7  %acc_dat_5 = fadd half %p_pn_5, %tmp_245

]]></Node>
<StgValue><ssdm name="acc_dat_5"/></StgValue>
</operation>

<operation id="811" st_id="16" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv6:7  %acc_dat_6 = fadd half %p_pn_6, %tmp_248

]]></Node>
<StgValue><ssdm name="acc_dat_6"/></StgValue>
</operation>

<operation id="812" st_id="16" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv7:7  %acc_dat_7 = fadd half %p_pn_7, %tmp_251

]]></Node>
<StgValue><ssdm name="acc_dat_7"/></StgValue>
</operation>

<operation id="813" st_id="16" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv8:7  %acc_dat_8 = fadd half %p_pn_8, %tmp_254

]]></Node>
<StgValue><ssdm name="acc_dat_8"/></StgValue>
</operation>

<operation id="814" st_id="16" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv9:7  %acc_dat_9 = fadd half %p_pn_9, %tmp_257

]]></Node>
<StgValue><ssdm name="acc_dat_9"/></StgValue>
</operation>

<operation id="815" st_id="16" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv10:7  %acc_dat_s = fadd half %p_pn_s, %tmp_260

]]></Node>
<StgValue><ssdm name="acc_dat_s"/></StgValue>
</operation>

<operation id="816" st_id="16" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv11:7  %acc_dat_10 = fadd half %p_pn_10, %tmp_263

]]></Node>
<StgValue><ssdm name="acc_dat_10"/></StgValue>
</operation>

<operation id="817" st_id="16" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv12:7  %acc_dat_11 = fadd half %p_pn_11, %tmp_275

]]></Node>
<StgValue><ssdm name="acc_dat_11"/></StgValue>
</operation>

<operation id="818" st_id="16" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv13:7  %acc_dat_12 = fadd half %p_pn_12, %tmp_281

]]></Node>
<StgValue><ssdm name="acc_dat_12"/></StgValue>
</operation>

<operation id="819" st_id="16" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv14:7  %acc_dat_13 = fadd half %p_pn_13, %tmp_286

]]></Node>
<StgValue><ssdm name="acc_dat_13"/></StgValue>
</operation>

<operation id="820" st_id="16" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv15:7  %acc_dat_14 = fadd half %p_pn_14, %tmp_289

]]></Node>
<StgValue><ssdm name="acc_dat_14"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="821" st_id="17" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_480" val="1"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store half %acc_dat, half* %output_temp_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="822" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_480" val="1"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="823" st_id="17" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_480" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_231 = fcmp olt half %acc_dat, 0x0

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="824" st_id="17" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp44" val="1"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store half %acc_dat_1, half* %output_temp_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="825" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp44" val="1"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="826" st_id="17" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp44" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_1 = fcmp olt half %acc_dat_1, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_1"/></StgValue>
</operation>

<operation id="827" st_id="17" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_2" val="1"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store half %acc_dat_2, half* %output_temp_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="828" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_2" val="1"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="829" st_id="17" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_2" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_2 = fcmp olt half %acc_dat_2, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_2"/></StgValue>
</operation>

<operation id="830" st_id="17" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp45" val="1"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store half %acc_dat_3, half* %output_temp_3_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="831" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp45" val="1"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="832" st_id="17" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp45" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_3 = fcmp olt half %acc_dat_3, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_3"/></StgValue>
</operation>

<operation id="833" st_id="17" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_4" val="1"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store half %acc_dat_4, half* %output_temp_4_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="834" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_4" val="1"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="835" st_id="17" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_4" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_4 = fcmp olt half %acc_dat_4, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_4"/></StgValue>
</operation>

<operation id="836" st_id="17" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_5" val="1"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store half %acc_dat_5, half* %output_temp_5_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="837" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_5" val="1"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="838" st_id="17" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_5" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_5 = fcmp olt half %acc_dat_5, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_5"/></StgValue>
</operation>

<operation id="839" st_id="17" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_6" val="1"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store half %acc_dat_6, half* %output_temp_6_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="840" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_6" val="1"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="841" st_id="17" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_6" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_6 = fcmp olt half %acc_dat_6, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_6"/></StgValue>
</operation>

<operation id="842" st_id="17" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp46" val="1"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store half %acc_dat_7, half* %output_temp_7_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="843" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp46" val="1"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="844" st_id="17" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp46" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_7 = fcmp olt half %acc_dat_7, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_7"/></StgValue>
</operation>

<operation id="845" st_id="17" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_8" val="1"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store half %acc_dat_8, half* %output_temp_8_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="846" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_8" val="1"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="847" st_id="17" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_8" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_8 = fcmp olt half %acc_dat_8, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_8"/></StgValue>
</operation>

<operation id="848" st_id="17" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_9" val="1"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store half %acc_dat_9, half* %output_temp_9_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="849" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_9" val="1"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="850" st_id="17" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_9" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_9 = fcmp olt half %acc_dat_9, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_9"/></StgValue>
</operation>

<operation id="851" st_id="17" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_s" val="1"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store half %acc_dat_s, half* %output_temp_10_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="852" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_s" val="1"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="853" st_id="17" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_s" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_s = fcmp olt half %acc_dat_s, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_s"/></StgValue>
</operation>

<operation id="854" st_id="17" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_1" val="1"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store half %acc_dat_10, half* %output_temp_11_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="855" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_1" val="1"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="856" st_id="17" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_1" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_10 = fcmp olt half %acc_dat_10, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_10"/></StgValue>
</operation>

<operation id="857" st_id="17" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_3" val="1"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store half %acc_dat_11, half* %output_temp_12_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="858" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_3" val="1"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="859" st_id="17" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_3" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_11 = fcmp olt half %acc_dat_11, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_11"/></StgValue>
</operation>

<operation id="860" st_id="17" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_7" val="1"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store half %acc_dat_12, half* %output_temp_13_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="861" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_7" val="1"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="862" st_id="17" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_7" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_12 = fcmp olt half %acc_dat_12, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_12"/></StgValue>
</operation>

<operation id="863" st_id="17" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_10" val="1"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store half %acc_dat_13, half* %output_temp_14_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="864" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_10" val="1"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="865" st_id="17" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_10" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_13 = fcmp olt half %acc_dat_13, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_13"/></StgValue>
</operation>

<operation id="866" st_id="17" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store half %acc_dat_14, half* %output_temp_15_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="867" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="868" st_id="17" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_14 = fcmp olt half %acc_dat_14, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_14"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="869" st_id="18" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_480" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_231 = fcmp olt half %acc_dat, 0x0

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="870" st_id="18" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp44" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_1 = fcmp olt half %acc_dat_1, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_1"/></StgValue>
</operation>

<operation id="871" st_id="18" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_2" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_2 = fcmp olt half %acc_dat_2, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_2"/></StgValue>
</operation>

<operation id="872" st_id="18" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp45" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_3 = fcmp olt half %acc_dat_3, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_3"/></StgValue>
</operation>

<operation id="873" st_id="18" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_4" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_4 = fcmp olt half %acc_dat_4, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_4"/></StgValue>
</operation>

<operation id="874" st_id="18" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_5" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_5 = fcmp olt half %acc_dat_5, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_5"/></StgValue>
</operation>

<operation id="875" st_id="18" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_6" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_6 = fcmp olt half %acc_dat_6, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_6"/></StgValue>
</operation>

<operation id="876" st_id="18" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp46" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_7 = fcmp olt half %acc_dat_7, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_7"/></StgValue>
</operation>

<operation id="877" st_id="18" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_8" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_8 = fcmp olt half %acc_dat_8, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_8"/></StgValue>
</operation>

<operation id="878" st_id="18" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_9" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_9 = fcmp olt half %acc_dat_9, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_9"/></StgValue>
</operation>

<operation id="879" st_id="18" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_s" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_s = fcmp olt half %acc_dat_s, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_s"/></StgValue>
</operation>

<operation id="880" st_id="18" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_1" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_10 = fcmp olt half %acc_dat_10, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_10"/></StgValue>
</operation>

<operation id="881" st_id="18" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_3" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_11 = fcmp olt half %acc_dat_11, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_11"/></StgValue>
</operation>

<operation id="882" st_id="18" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_7" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_12 = fcmp olt half %acc_dat_12, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_12"/></StgValue>
</operation>

<operation id="883" st_id="18" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_10" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_13 = fcmp olt half %acc_dat_13, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_13"/></StgValue>
</operation>

<operation id="884" st_id="18" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_14 = fcmp olt half %acc_dat_14, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_14"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="885" st_id="19" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_480" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_231 = fcmp olt half %acc_dat, 0x0

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="886" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_480" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %tmp_232 = select i1 %tmp_231, half 0x0, half %acc_dat

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="887" st_id="19" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_480" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %full_n_i_0_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_0_V, half %tmp_232)

]]></Node>
<StgValue><ssdm name="full_n_i_0_0"/></StgValue>
</operation>

<operation id="888" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_480" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="889" st_id="19" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp44" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_1 = fcmp olt half %acc_dat_1, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_1"/></StgValue>
</operation>

<operation id="890" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp44" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %tmp_235 = select i1 %tmp_625_1, half 0x0, half %acc_dat_1

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="891" st_id="19" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp44" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %full_n_i_0_1 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_1_V, half %tmp_235)

]]></Node>
<StgValue><ssdm name="full_n_i_0_1"/></StgValue>
</operation>

<operation id="892" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp44" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="893" st_id="19" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_2" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_2 = fcmp olt half %acc_dat_2, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_2"/></StgValue>
</operation>

<operation id="894" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_2" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %tmp_238 = select i1 %tmp_625_2, half 0x0, half %acc_dat_2

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="895" st_id="19" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_2" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %full_n_i_0_2 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_2_V, half %tmp_238)

]]></Node>
<StgValue><ssdm name="full_n_i_0_2"/></StgValue>
</operation>

<operation id="896" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_2" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="897" st_id="19" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp45" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_3 = fcmp olt half %acc_dat_3, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_3"/></StgValue>
</operation>

<operation id="898" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp45" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %tmp_241 = select i1 %tmp_625_3, half 0x0, half %acc_dat_3

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="899" st_id="19" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp45" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %full_n_i_0_3 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_3_V, half %tmp_241)

]]></Node>
<StgValue><ssdm name="full_n_i_0_3"/></StgValue>
</operation>

<operation id="900" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp45" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="901" st_id="19" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_4" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_4 = fcmp olt half %acc_dat_4, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_4"/></StgValue>
</operation>

<operation id="902" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_4" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %tmp_244 = select i1 %tmp_625_4, half 0x0, half %acc_dat_4

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="903" st_id="19" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_4" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %full_n_i_0_4 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_4_V, half %tmp_244)

]]></Node>
<StgValue><ssdm name="full_n_i_0_4"/></StgValue>
</operation>

<operation id="904" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_4" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="905" st_id="19" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_5" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_5 = fcmp olt half %acc_dat_5, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_5"/></StgValue>
</operation>

<operation id="906" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_5" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %tmp_247 = select i1 %tmp_625_5, half 0x0, half %acc_dat_5

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="907" st_id="19" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_5" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %full_n_i_0_5 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_5_V, half %tmp_247)

]]></Node>
<StgValue><ssdm name="full_n_i_0_5"/></StgValue>
</operation>

<operation id="908" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_5" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="909" st_id="19" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_6" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_6 = fcmp olt half %acc_dat_6, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_6"/></StgValue>
</operation>

<operation id="910" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_6" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %tmp_250 = select i1 %tmp_625_6, half 0x0, half %acc_dat_6

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="911" st_id="19" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_6" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %full_n_i_0_6 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_6_V, half %tmp_250)

]]></Node>
<StgValue><ssdm name="full_n_i_0_6"/></StgValue>
</operation>

<operation id="912" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_6" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="913" st_id="19" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp46" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_7 = fcmp olt half %acc_dat_7, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_7"/></StgValue>
</operation>

<operation id="914" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp46" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %tmp_253 = select i1 %tmp_625_7, half 0x0, half %acc_dat_7

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="915" st_id="19" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp46" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %full_n_i_0_7 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_7_V, half %tmp_253)

]]></Node>
<StgValue><ssdm name="full_n_i_0_7"/></StgValue>
</operation>

<operation id="916" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp46" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="917" st_id="19" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_8" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_8 = fcmp olt half %acc_dat_8, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_8"/></StgValue>
</operation>

<operation id="918" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_8" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %tmp_256 = select i1 %tmp_625_8, half 0x0, half %acc_dat_8

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="919" st_id="19" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_8" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %full_n_i_0_8 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_8_V, half %tmp_256)

]]></Node>
<StgValue><ssdm name="full_n_i_0_8"/></StgValue>
</operation>

<operation id="920" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_8" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="921" st_id="19" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_9" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_9 = fcmp olt half %acc_dat_9, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_9"/></StgValue>
</operation>

<operation id="922" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_9" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %tmp_259 = select i1 %tmp_625_9, half 0x0, half %acc_dat_9

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="923" st_id="19" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_9" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %full_n_i_0_9 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_9_V, half %tmp_259)

]]></Node>
<StgValue><ssdm name="full_n_i_0_9"/></StgValue>
</operation>

<operation id="924" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_9" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="925" st_id="19" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_s" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_s = fcmp olt half %acc_dat_s, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_s"/></StgValue>
</operation>

<operation id="926" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_s" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %tmp_262 = select i1 %tmp_625_s, half 0x0, half %acc_dat_s

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="927" st_id="19" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_s" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %full_n_i_0_10 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_10_V, half %tmp_262)

]]></Node>
<StgValue><ssdm name="full_n_i_0_10"/></StgValue>
</operation>

<operation id="928" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_s" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="929" st_id="19" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_1" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_10 = fcmp olt half %acc_dat_10, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_10"/></StgValue>
</operation>

<operation id="930" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_1" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %tmp_273 = select i1 %tmp_625_10, half 0x0, half %acc_dat_10

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="931" st_id="19" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_1" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %full_n_i_0_11 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_11_V, half %tmp_273)

]]></Node>
<StgValue><ssdm name="full_n_i_0_11"/></StgValue>
</operation>

<operation id="932" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_1" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="933" st_id="19" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_3" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_11 = fcmp olt half %acc_dat_11, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_11"/></StgValue>
</operation>

<operation id="934" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_3" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %tmp_279 = select i1 %tmp_625_11, half 0x0, half %acc_dat_11

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="935" st_id="19" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_3" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %full_n_i_0_12 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_12_V, half %tmp_279)

]]></Node>
<StgValue><ssdm name="full_n_i_0_12"/></StgValue>
</operation>

<operation id="936" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_3" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="937" st_id="19" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_7" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_12 = fcmp olt half %acc_dat_12, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_12"/></StgValue>
</operation>

<operation id="938" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_7" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %tmp_285 = select i1 %tmp_625_12, half 0x0, half %acc_dat_12

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="939" st_id="19" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_7" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %full_n_i_0_13 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_13_V, half %tmp_285)

]]></Node>
<StgValue><ssdm name="full_n_i_0_13"/></StgValue>
</operation>

<operation id="940" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_7" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="941" st_id="19" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_10" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_13 = fcmp olt half %acc_dat_13, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_13"/></StgValue>
</operation>

<operation id="942" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_10" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %tmp_288 = select i1 %tmp_625_13, half 0x0, half %acc_dat_13

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="943" st_id="19" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_10" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %full_n_i_0_14 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_14_V, half %tmp_288)

]]></Node>
<StgValue><ssdm name="full_n_i_0_14"/></StgValue>
</operation>

<operation id="944" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_597_0_0_10" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="945" st_id="19" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_625_14 = fcmp olt half %acc_dat_14, 0x0

]]></Node>
<StgValue><ssdm name="tmp_625_14"/></StgValue>
</operation>

<operation id="946" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %tmp_291 = select i1 %tmp_625_14, half 0x0, half %acc_dat_14

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="947" st_id="19" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %full_n_i_0_15 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_15_V, half %tmp_291)

]]></Node>
<StgValue><ssdm name="full_n_i_0_15"/></StgValue>
</operation>

<operation id="948" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="949" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.preheader:0  %empty_402 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str84, i32 %tmp_224)

]]></Node>
<StgValue><ssdm name="empty_402"/></StgValue>
</operation>

<operation id="950" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
