<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>intel_cacheinfo.c source code [linux-4.14.y/arch/x86/kernel/cpu/intel_cacheinfo.c] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="_cache_table,_cache_type,_cpuid4_info_regs,_cpuid4_leaf_eax,_cpuid4_leaf_ebx,_cpuid4_leaf_ecx,l1_cache,l2_cache,l3_cache "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/arch/x86/kernel/cpu/intel_cacheinfo.c'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux-4.14.y</a>/<a href='../../..'>arch</a>/<a href='../..'>x86</a>/<a href='..'>kernel</a>/<a href='./'>cpu</a>/<a href='intel_cacheinfo.c.html'>intel_cacheinfo.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>// SPDX-License-Identifier: GPL-2.0</i></td></tr>
<tr><th id="2">2</th><td><i>/*</i></td></tr>
<tr><th id="3">3</th><td><i> *	Routines to identify caches on Intel CPU.</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> *	Changes:</i></td></tr>
<tr><th id="6">6</th><td><i> *	Venkatesh Pallipadi	: Adding cache identification through cpuid(4)</i></td></tr>
<tr><th id="7">7</th><td><i> *	Ashok Raj &lt;ashok.raj@intel.com&gt;: Work with CPU hotplug infrastructure.</i></td></tr>
<tr><th id="8">8</th><td><i> *	Andi Kleen / Andreas Herrmann	: CPUID4 emulation on AMD.</i></td></tr>
<tr><th id="9">9</th><td><i> */</i></td></tr>
<tr><th id="10">10</th><td></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="../../../../include/linux/slab.h.html">&lt;linux/slab.h&gt;</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../../../../include/linux/cacheinfo.h.html">&lt;linux/cacheinfo.h&gt;</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../../../include/linux/cpu.h.html">&lt;linux/cpu.h&gt;</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../../include/linux/sched.h.html">&lt;linux/sched.h&gt;</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../../include/linux/capability.h.html">&lt;linux/capability.h&gt;</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../../include/linux/sysfs.h.html">&lt;linux/sysfs.h&gt;</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../../include/linux/pci.h.html">&lt;linux/pci.h&gt;</a></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/asm/cpufeature.h.html">&lt;asm/cpufeature.h&gt;</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/asm/amd_nb.h.html">&lt;asm/amd_nb.h&gt;</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/asm/smp.h.html">&lt;asm/smp.h&gt;</a></u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/LVL_1_INST" data-ref="_M/LVL_1_INST">LVL_1_INST</dfn>	1</u></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/LVL_1_DATA" data-ref="_M/LVL_1_DATA">LVL_1_DATA</dfn>	2</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/LVL_2" data-ref="_M/LVL_2">LVL_2</dfn>		3</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/LVL_3" data-ref="_M/LVL_3">LVL_3</dfn>		4</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/LVL_TRACE" data-ref="_M/LVL_TRACE">LVL_TRACE</dfn>	5</u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>struct</b> <dfn class="type def" id="_cache_table" title='_cache_table' data-ref="_cache_table">_cache_table</dfn> {</td></tr>
<tr><th id="30">30</th><td>	<em>unsigned</em> <em>char</em> <dfn class="tu decl field" id="_cache_table::descriptor" title='_cache_table::descriptor' data-type='unsigned char' data-ref="_cache_table::descriptor">descriptor</dfn>;</td></tr>
<tr><th id="31">31</th><td>	<em>char</em> <dfn class="tu decl field" id="_cache_table::cache_type" title='_cache_table::cache_type' data-type='char' data-ref="_cache_table::cache_type">cache_type</dfn>;</td></tr>
<tr><th id="32">32</th><td>	<em>short</em> <dfn class="tu decl field" id="_cache_table::size" title='_cache_table::size' data-type='short' data-ref="_cache_table::size">size</dfn>;</td></tr>
<tr><th id="33">33</th><td>};</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/MB" data-ref="_M/MB">MB</dfn>(x)	((x) * 1024)</u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i  data-doc="cache_table">/* All the cache descriptor types we care about (no TLB or</i></td></tr>
<tr><th id="38">38</th><td><i  data-doc="cache_table">   trace cache entries) */</i></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><em>static</em> <em>const</em> <b>struct</b> <a class="type" href="#_cache_table" title='_cache_table' data-ref="_cache_table">_cache_table</a> <dfn class="tu decl def" id="cache_table" title='cache_table' data-type='const struct _cache_table [73]' data-ref="cache_table">cache_table</dfn>[] =</td></tr>
<tr><th id="41">41</th><td>{</td></tr>
<tr><th id="42">42</th><td>	{ <var>0x06</var>, <a class="macro" href="#23" title="1" data-ref="_M/LVL_1_INST">LVL_1_INST</a>, <var>8</var> },	<i>/* 4-way set assoc, 32 byte line size */</i></td></tr>
<tr><th id="43">43</th><td>	{ <var>0x08</var>, <a class="macro" href="#23" title="1" data-ref="_M/LVL_1_INST">LVL_1_INST</a>, <var>16</var> },	<i>/* 4-way set assoc, 32 byte line size */</i></td></tr>
<tr><th id="44">44</th><td>	{ <var>0x09</var>, <a class="macro" href="#23" title="1" data-ref="_M/LVL_1_INST">LVL_1_INST</a>, <var>32</var> },	<i>/* 4-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="45">45</th><td>	{ <var>0x0a</var>, <a class="macro" href="#24" title="2" data-ref="_M/LVL_1_DATA">LVL_1_DATA</a>, <var>8</var> },	<i>/* 2 way set assoc, 32 byte line size */</i></td></tr>
<tr><th id="46">46</th><td>	{ <var>0x0c</var>, <a class="macro" href="#24" title="2" data-ref="_M/LVL_1_DATA">LVL_1_DATA</a>, <var>16</var> },	<i>/* 4-way set assoc, 32 byte line size */</i></td></tr>
<tr><th id="47">47</th><td>	{ <var>0x0d</var>, <a class="macro" href="#24" title="2" data-ref="_M/LVL_1_DATA">LVL_1_DATA</a>, <var>16</var> },	<i>/* 4-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="48">48</th><td>	{ <var>0x0e</var>, <a class="macro" href="#24" title="2" data-ref="_M/LVL_1_DATA">LVL_1_DATA</a>, <var>24</var> },	<i>/* 6-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="49">49</th><td>	{ <var>0x21</var>, <a class="macro" href="#25" title="3" data-ref="_M/LVL_2">LVL_2</a>,      <var>256</var> },	<i>/* 8-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="50">50</th><td>	{ <var>0x22</var>, <a class="macro" href="#26" title="4" data-ref="_M/LVL_3">LVL_3</a>,      <var>512</var> },	<i>/* 4-way set assoc, sectored cache, 64 byte line size */</i></td></tr>
<tr><th id="51">51</th><td>	{ <var>0x23</var>, <a class="macro" href="#26" title="4" data-ref="_M/LVL_3">LVL_3</a>,      <a class="macro" href="#35" title="((1) * 1024)" data-ref="_M/MB">MB</a>(<var>1</var>) },	<i>/* 8-way set assoc, sectored cache, 64 byte line size */</i></td></tr>
<tr><th id="52">52</th><td>	{ <var>0x25</var>, <a class="macro" href="#26" title="4" data-ref="_M/LVL_3">LVL_3</a>,      <a class="macro" href="#35" title="((2) * 1024)" data-ref="_M/MB">MB</a>(<var>2</var>) },	<i>/* 8-way set assoc, sectored cache, 64 byte line size */</i></td></tr>
<tr><th id="53">53</th><td>	{ <var>0x29</var>, <a class="macro" href="#26" title="4" data-ref="_M/LVL_3">LVL_3</a>,      <a class="macro" href="#35" title="((4) * 1024)" data-ref="_M/MB">MB</a>(<var>4</var>) },	<i>/* 8-way set assoc, sectored cache, 64 byte line size */</i></td></tr>
<tr><th id="54">54</th><td>	{ <var>0x2c</var>, <a class="macro" href="#24" title="2" data-ref="_M/LVL_1_DATA">LVL_1_DATA</a>, <var>32</var> },	<i>/* 8-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="55">55</th><td>	{ <var>0x30</var>, <a class="macro" href="#23" title="1" data-ref="_M/LVL_1_INST">LVL_1_INST</a>, <var>32</var> },	<i>/* 8-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="56">56</th><td>	{ <var>0x39</var>, <a class="macro" href="#25" title="3" data-ref="_M/LVL_2">LVL_2</a>,      <var>128</var> },	<i>/* 4-way set assoc, sectored cache, 64 byte line size */</i></td></tr>
<tr><th id="57">57</th><td>	{ <var>0x3a</var>, <a class="macro" href="#25" title="3" data-ref="_M/LVL_2">LVL_2</a>,      <var>192</var> },	<i>/* 6-way set assoc, sectored cache, 64 byte line size */</i></td></tr>
<tr><th id="58">58</th><td>	{ <var>0x3b</var>, <a class="macro" href="#25" title="3" data-ref="_M/LVL_2">LVL_2</a>,      <var>128</var> },	<i>/* 2-way set assoc, sectored cache, 64 byte line size */</i></td></tr>
<tr><th id="59">59</th><td>	{ <var>0x3c</var>, <a class="macro" href="#25" title="3" data-ref="_M/LVL_2">LVL_2</a>,      <var>256</var> },	<i>/* 4-way set assoc, sectored cache, 64 byte line size */</i></td></tr>
<tr><th id="60">60</th><td>	{ <var>0x3d</var>, <a class="macro" href="#25" title="3" data-ref="_M/LVL_2">LVL_2</a>,      <var>384</var> },	<i>/* 6-way set assoc, sectored cache, 64 byte line size */</i></td></tr>
<tr><th id="61">61</th><td>	{ <var>0x3e</var>, <a class="macro" href="#25" title="3" data-ref="_M/LVL_2">LVL_2</a>,      <var>512</var> },	<i>/* 4-way set assoc, sectored cache, 64 byte line size */</i></td></tr>
<tr><th id="62">62</th><td>	{ <var>0x3f</var>, <a class="macro" href="#25" title="3" data-ref="_M/LVL_2">LVL_2</a>,      <var>256</var> },	<i>/* 2-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="63">63</th><td>	{ <var>0x41</var>, <a class="macro" href="#25" title="3" data-ref="_M/LVL_2">LVL_2</a>,      <var>128</var> },	<i>/* 4-way set assoc, 32 byte line size */</i></td></tr>
<tr><th id="64">64</th><td>	{ <var>0x42</var>, <a class="macro" href="#25" title="3" data-ref="_M/LVL_2">LVL_2</a>,      <var>256</var> },	<i>/* 4-way set assoc, 32 byte line size */</i></td></tr>
<tr><th id="65">65</th><td>	{ <var>0x43</var>, <a class="macro" href="#25" title="3" data-ref="_M/LVL_2">LVL_2</a>,      <var>512</var> },	<i>/* 4-way set assoc, 32 byte line size */</i></td></tr>
<tr><th id="66">66</th><td>	{ <var>0x44</var>, <a class="macro" href="#25" title="3" data-ref="_M/LVL_2">LVL_2</a>,      <a class="macro" href="#35" title="((1) * 1024)" data-ref="_M/MB">MB</a>(<var>1</var>) },	<i>/* 4-way set assoc, 32 byte line size */</i></td></tr>
<tr><th id="67">67</th><td>	{ <var>0x45</var>, <a class="macro" href="#25" title="3" data-ref="_M/LVL_2">LVL_2</a>,      <a class="macro" href="#35" title="((2) * 1024)" data-ref="_M/MB">MB</a>(<var>2</var>) },	<i>/* 4-way set assoc, 32 byte line size */</i></td></tr>
<tr><th id="68">68</th><td>	{ <var>0x46</var>, <a class="macro" href="#26" title="4" data-ref="_M/LVL_3">LVL_3</a>,      <a class="macro" href="#35" title="((4) * 1024)" data-ref="_M/MB">MB</a>(<var>4</var>) },	<i>/* 4-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="69">69</th><td>	{ <var>0x47</var>, <a class="macro" href="#26" title="4" data-ref="_M/LVL_3">LVL_3</a>,      <a class="macro" href="#35" title="((8) * 1024)" data-ref="_M/MB">MB</a>(<var>8</var>) },	<i>/* 8-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="70">70</th><td>	{ <var>0x48</var>, <a class="macro" href="#25" title="3" data-ref="_M/LVL_2">LVL_2</a>,      <a class="macro" href="#35" title="((3) * 1024)" data-ref="_M/MB">MB</a>(<var>3</var>) },	<i>/* 12-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="71">71</th><td>	{ <var>0x49</var>, <a class="macro" href="#26" title="4" data-ref="_M/LVL_3">LVL_3</a>,      <a class="macro" href="#35" title="((4) * 1024)" data-ref="_M/MB">MB</a>(<var>4</var>) },	<i>/* 16-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="72">72</th><td>	{ <var>0x4a</var>, <a class="macro" href="#26" title="4" data-ref="_M/LVL_3">LVL_3</a>,      <a class="macro" href="#35" title="((6) * 1024)" data-ref="_M/MB">MB</a>(<var>6</var>) },	<i>/* 12-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="73">73</th><td>	{ <var>0x4b</var>, <a class="macro" href="#26" title="4" data-ref="_M/LVL_3">LVL_3</a>,      <a class="macro" href="#35" title="((8) * 1024)" data-ref="_M/MB">MB</a>(<var>8</var>) },	<i>/* 16-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="74">74</th><td>	{ <var>0x4c</var>, <a class="macro" href="#26" title="4" data-ref="_M/LVL_3">LVL_3</a>,      <a class="macro" href="#35" title="((12) * 1024)" data-ref="_M/MB">MB</a>(<var>12</var>) },	<i>/* 12-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="75">75</th><td>	{ <var>0x4d</var>, <a class="macro" href="#26" title="4" data-ref="_M/LVL_3">LVL_3</a>,      <a class="macro" href="#35" title="((16) * 1024)" data-ref="_M/MB">MB</a>(<var>16</var>) },	<i>/* 16-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="76">76</th><td>	{ <var>0x4e</var>, <a class="macro" href="#25" title="3" data-ref="_M/LVL_2">LVL_2</a>,      <a class="macro" href="#35" title="((6) * 1024)" data-ref="_M/MB">MB</a>(<var>6</var>) },	<i>/* 24-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="77">77</th><td>	{ <var>0x60</var>, <a class="macro" href="#24" title="2" data-ref="_M/LVL_1_DATA">LVL_1_DATA</a>, <var>16</var> },	<i>/* 8-way set assoc, sectored cache, 64 byte line size */</i></td></tr>
<tr><th id="78">78</th><td>	{ <var>0x66</var>, <a class="macro" href="#24" title="2" data-ref="_M/LVL_1_DATA">LVL_1_DATA</a>, <var>8</var> },	<i>/* 4-way set assoc, sectored cache, 64 byte line size */</i></td></tr>
<tr><th id="79">79</th><td>	{ <var>0x67</var>, <a class="macro" href="#24" title="2" data-ref="_M/LVL_1_DATA">LVL_1_DATA</a>, <var>16</var> },	<i>/* 4-way set assoc, sectored cache, 64 byte line size */</i></td></tr>
<tr><th id="80">80</th><td>	{ <var>0x68</var>, <a class="macro" href="#24" title="2" data-ref="_M/LVL_1_DATA">LVL_1_DATA</a>, <var>32</var> },	<i>/* 4-way set assoc, sectored cache, 64 byte line size */</i></td></tr>
<tr><th id="81">81</th><td>	{ <var>0x70</var>, <a class="macro" href="#27" title="5" data-ref="_M/LVL_TRACE">LVL_TRACE</a>,  <var>12</var> },	<i>/* 8-way set assoc */</i></td></tr>
<tr><th id="82">82</th><td>	{ <var>0x71</var>, <a class="macro" href="#27" title="5" data-ref="_M/LVL_TRACE">LVL_TRACE</a>,  <var>16</var> },	<i>/* 8-way set assoc */</i></td></tr>
<tr><th id="83">83</th><td>	{ <var>0x72</var>, <a class="macro" href="#27" title="5" data-ref="_M/LVL_TRACE">LVL_TRACE</a>,  <var>32</var> },	<i>/* 8-way set assoc */</i></td></tr>
<tr><th id="84">84</th><td>	{ <var>0x73</var>, <a class="macro" href="#27" title="5" data-ref="_M/LVL_TRACE">LVL_TRACE</a>,  <var>64</var> },	<i>/* 8-way set assoc */</i></td></tr>
<tr><th id="85">85</th><td>	{ <var>0x78</var>, <a class="macro" href="#25" title="3" data-ref="_M/LVL_2">LVL_2</a>,      <a class="macro" href="#35" title="((1) * 1024)" data-ref="_M/MB">MB</a>(<var>1</var>) },	<i>/* 4-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="86">86</th><td>	{ <var>0x79</var>, <a class="macro" href="#25" title="3" data-ref="_M/LVL_2">LVL_2</a>,      <var>128</var> },	<i>/* 8-way set assoc, sectored cache, 64 byte line size */</i></td></tr>
<tr><th id="87">87</th><td>	{ <var>0x7a</var>, <a class="macro" href="#25" title="3" data-ref="_M/LVL_2">LVL_2</a>,      <var>256</var> },	<i>/* 8-way set assoc, sectored cache, 64 byte line size */</i></td></tr>
<tr><th id="88">88</th><td>	{ <var>0x7b</var>, <a class="macro" href="#25" title="3" data-ref="_M/LVL_2">LVL_2</a>,      <var>512</var> },	<i>/* 8-way set assoc, sectored cache, 64 byte line size */</i></td></tr>
<tr><th id="89">89</th><td>	{ <var>0x7c</var>, <a class="macro" href="#25" title="3" data-ref="_M/LVL_2">LVL_2</a>,      <a class="macro" href="#35" title="((1) * 1024)" data-ref="_M/MB">MB</a>(<var>1</var>) },	<i>/* 8-way set assoc, sectored cache, 64 byte line size */</i></td></tr>
<tr><th id="90">90</th><td>	{ <var>0x7d</var>, <a class="macro" href="#25" title="3" data-ref="_M/LVL_2">LVL_2</a>,      <a class="macro" href="#35" title="((2) * 1024)" data-ref="_M/MB">MB</a>(<var>2</var>) },	<i>/* 8-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="91">91</th><td>	{ <var>0x7f</var>, <a class="macro" href="#25" title="3" data-ref="_M/LVL_2">LVL_2</a>,      <var>512</var> },	<i>/* 2-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="92">92</th><td>	{ <var>0x80</var>, <a class="macro" href="#25" title="3" data-ref="_M/LVL_2">LVL_2</a>,      <var>512</var> },	<i>/* 8-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="93">93</th><td>	{ <var>0x82</var>, <a class="macro" href="#25" title="3" data-ref="_M/LVL_2">LVL_2</a>,      <var>256</var> },	<i>/* 8-way set assoc, 32 byte line size */</i></td></tr>
<tr><th id="94">94</th><td>	{ <var>0x83</var>, <a class="macro" href="#25" title="3" data-ref="_M/LVL_2">LVL_2</a>,      <var>512</var> },	<i>/* 8-way set assoc, 32 byte line size */</i></td></tr>
<tr><th id="95">95</th><td>	{ <var>0x84</var>, <a class="macro" href="#25" title="3" data-ref="_M/LVL_2">LVL_2</a>,      <a class="macro" href="#35" title="((1) * 1024)" data-ref="_M/MB">MB</a>(<var>1</var>) },	<i>/* 8-way set assoc, 32 byte line size */</i></td></tr>
<tr><th id="96">96</th><td>	{ <var>0x85</var>, <a class="macro" href="#25" title="3" data-ref="_M/LVL_2">LVL_2</a>,      <a class="macro" href="#35" title="((2) * 1024)" data-ref="_M/MB">MB</a>(<var>2</var>) },	<i>/* 8-way set assoc, 32 byte line size */</i></td></tr>
<tr><th id="97">97</th><td>	{ <var>0x86</var>, <a class="macro" href="#25" title="3" data-ref="_M/LVL_2">LVL_2</a>,      <var>512</var> },	<i>/* 4-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="98">98</th><td>	{ <var>0x87</var>, <a class="macro" href="#25" title="3" data-ref="_M/LVL_2">LVL_2</a>,      <a class="macro" href="#35" title="((1) * 1024)" data-ref="_M/MB">MB</a>(<var>1</var>) },	<i>/* 8-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="99">99</th><td>	{ <var>0xd0</var>, <a class="macro" href="#26" title="4" data-ref="_M/LVL_3">LVL_3</a>,      <var>512</var> },	<i>/* 4-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="100">100</th><td>	{ <var>0xd1</var>, <a class="macro" href="#26" title="4" data-ref="_M/LVL_3">LVL_3</a>,      <a class="macro" href="#35" title="((1) * 1024)" data-ref="_M/MB">MB</a>(<var>1</var>) },	<i>/* 4-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="101">101</th><td>	{ <var>0xd2</var>, <a class="macro" href="#26" title="4" data-ref="_M/LVL_3">LVL_3</a>,      <a class="macro" href="#35" title="((2) * 1024)" data-ref="_M/MB">MB</a>(<var>2</var>) },	<i>/* 4-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="102">102</th><td>	{ <var>0xd6</var>, <a class="macro" href="#26" title="4" data-ref="_M/LVL_3">LVL_3</a>,      <a class="macro" href="#35" title="((1) * 1024)" data-ref="_M/MB">MB</a>(<var>1</var>) },	<i>/* 8-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="103">103</th><td>	{ <var>0xd7</var>, <a class="macro" href="#26" title="4" data-ref="_M/LVL_3">LVL_3</a>,      <a class="macro" href="#35" title="((2) * 1024)" data-ref="_M/MB">MB</a>(<var>2</var>) },	<i>/* 8-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="104">104</th><td>	{ <var>0xd8</var>, <a class="macro" href="#26" title="4" data-ref="_M/LVL_3">LVL_3</a>,      <a class="macro" href="#35" title="((4) * 1024)" data-ref="_M/MB">MB</a>(<var>4</var>) },	<i>/* 12-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="105">105</th><td>	{ <var>0xdc</var>, <a class="macro" href="#26" title="4" data-ref="_M/LVL_3">LVL_3</a>,      <a class="macro" href="#35" title="((2) * 1024)" data-ref="_M/MB">MB</a>(<var>2</var>) },	<i>/* 12-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="106">106</th><td>	{ <var>0xdd</var>, <a class="macro" href="#26" title="4" data-ref="_M/LVL_3">LVL_3</a>,      <a class="macro" href="#35" title="((4) * 1024)" data-ref="_M/MB">MB</a>(<var>4</var>) },	<i>/* 12-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="107">107</th><td>	{ <var>0xde</var>, <a class="macro" href="#26" title="4" data-ref="_M/LVL_3">LVL_3</a>,      <a class="macro" href="#35" title="((8) * 1024)" data-ref="_M/MB">MB</a>(<var>8</var>) },	<i>/* 12-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="108">108</th><td>	{ <var>0xe2</var>, <a class="macro" href="#26" title="4" data-ref="_M/LVL_3">LVL_3</a>,      <a class="macro" href="#35" title="((2) * 1024)" data-ref="_M/MB">MB</a>(<var>2</var>) },	<i>/* 16-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="109">109</th><td>	{ <var>0xe3</var>, <a class="macro" href="#26" title="4" data-ref="_M/LVL_3">LVL_3</a>,      <a class="macro" href="#35" title="((4) * 1024)" data-ref="_M/MB">MB</a>(<var>4</var>) },	<i>/* 16-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="110">110</th><td>	{ <var>0xe4</var>, <a class="macro" href="#26" title="4" data-ref="_M/LVL_3">LVL_3</a>,      <a class="macro" href="#35" title="((8) * 1024)" data-ref="_M/MB">MB</a>(<var>8</var>) },	<i>/* 16-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="111">111</th><td>	{ <var>0xea</var>, <a class="macro" href="#26" title="4" data-ref="_M/LVL_3">LVL_3</a>,      <a class="macro" href="#35" title="((12) * 1024)" data-ref="_M/MB">MB</a>(<var>12</var>) },	<i>/* 24-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="112">112</th><td>	{ <var>0xeb</var>, <a class="macro" href="#26" title="4" data-ref="_M/LVL_3">LVL_3</a>,      <a class="macro" href="#35" title="((18) * 1024)" data-ref="_M/MB">MB</a>(<var>18</var>) },	<i>/* 24-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="113">113</th><td>	{ <var>0xec</var>, <a class="macro" href="#26" title="4" data-ref="_M/LVL_3">LVL_3</a>,      <a class="macro" href="#35" title="((24) * 1024)" data-ref="_M/MB">MB</a>(<var>24</var>) },	<i>/* 24-way set assoc, 64 byte line size */</i></td></tr>
<tr><th id="114">114</th><td>	{ <var>0x00</var>, <var>0</var>, <var>0</var>}</td></tr>
<tr><th id="115">115</th><td>};</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><b>enum</b> <dfn class="type def" id="_cache_type" title='_cache_type' data-ref="_cache_type">_cache_type</dfn> {</td></tr>
<tr><th id="119">119</th><td>	<dfn class="enum" id="CTYPE_NULL" title='CTYPE_NULL' data-ref="CTYPE_NULL">CTYPE_NULL</dfn> = <var>0</var>,</td></tr>
<tr><th id="120">120</th><td>	<dfn class="enum" id="CTYPE_DATA" title='CTYPE_DATA' data-ref="CTYPE_DATA">CTYPE_DATA</dfn> = <var>1</var>,</td></tr>
<tr><th id="121">121</th><td>	<dfn class="enum" id="CTYPE_INST" title='CTYPE_INST' data-ref="CTYPE_INST">CTYPE_INST</dfn> = <var>2</var>,</td></tr>
<tr><th id="122">122</th><td>	<dfn class="enum" id="CTYPE_UNIFIED" title='CTYPE_UNIFIED' data-ref="CTYPE_UNIFIED">CTYPE_UNIFIED</dfn> = <var>3</var></td></tr>
<tr><th id="123">123</th><td>};</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><b>union</b> <dfn class="type def" id="_cpuid4_leaf_eax" title='_cpuid4_leaf_eax' data-ref="_cpuid4_leaf_eax">_cpuid4_leaf_eax</dfn> {</td></tr>
<tr><th id="126">126</th><td>	<b>struct</b> {</td></tr>
<tr><th id="127">127</th><td>		<b>enum</b> <a class="type" href="#_cache_type" title='_cache_type' data-ref="_cache_type">_cache_type</a>	<dfn class="tu decl field" id="_cpuid4_leaf_eax::(anonymous)::type" title='_cpuid4_leaf_eax::(anonymous struct)::type' data-type='enum _cache_type' data-ref="_cpuid4_leaf_eax::(anonymous)::type">type</dfn>:<var>5</var>;</td></tr>
<tr><th id="128">128</th><td>		<em>unsigned</em> <em>int</em>		<dfn class="tu decl field" id="_cpuid4_leaf_eax::(anonymous)::level" title='_cpuid4_leaf_eax::(anonymous struct)::level' data-type='unsigned int' data-ref="_cpuid4_leaf_eax::(anonymous)::level">level</dfn>:<var>3</var>;</td></tr>
<tr><th id="129">129</th><td>		<em>unsigned</em> <em>int</em>		<dfn class="tu decl field" id="_cpuid4_leaf_eax::(anonymous)::is_self_initializing" title='_cpuid4_leaf_eax::(anonymous struct)::is_self_initializing' data-type='unsigned int' data-ref="_cpuid4_leaf_eax::(anonymous)::is_self_initializing">is_self_initializing</dfn>:<var>1</var>;</td></tr>
<tr><th id="130">130</th><td>		<em>unsigned</em> <em>int</em>		<dfn class="tu decl field" id="_cpuid4_leaf_eax::(anonymous)::is_fully_associative" title='_cpuid4_leaf_eax::(anonymous struct)::is_fully_associative' data-type='unsigned int' data-ref="_cpuid4_leaf_eax::(anonymous)::is_fully_associative">is_fully_associative</dfn>:<var>1</var>;</td></tr>
<tr><th id="131">131</th><td>		<em>unsigned</em> <em>int</em>		<dfn class="tu decl field" id="_cpuid4_leaf_eax::(anonymous)::reserved" title='_cpuid4_leaf_eax::(anonymous struct)::reserved' data-type='unsigned int' data-ref="_cpuid4_leaf_eax::(anonymous)::reserved">reserved</dfn>:<var>4</var>;</td></tr>
<tr><th id="132">132</th><td>		<em>unsigned</em> <em>int</em>		<dfn class="tu decl field" id="_cpuid4_leaf_eax::(anonymous)::num_threads_sharing" title='_cpuid4_leaf_eax::(anonymous struct)::num_threads_sharing' data-type='unsigned int' data-ref="_cpuid4_leaf_eax::(anonymous)::num_threads_sharing">num_threads_sharing</dfn>:<var>12</var>;</td></tr>
<tr><th id="133">133</th><td>		<em>unsigned</em> <em>int</em>		<dfn class="tu decl field" id="_cpuid4_leaf_eax::(anonymous)::num_cores_on_die" title='_cpuid4_leaf_eax::(anonymous struct)::num_cores_on_die' data-type='unsigned int' data-ref="_cpuid4_leaf_eax::(anonymous)::num_cores_on_die">num_cores_on_die</dfn>:<var>6</var>;</td></tr>
<tr><th id="134">134</th><td>	} <dfn class="tu decl field" id="_cpuid4_leaf_eax::split" title='_cpuid4_leaf_eax::split' data-type='struct (anonymous struct at /home/tempdban/kernel/stable/arch/x86/kernel/cpu/intel_cacheinfo.c:126:2)' data-ref="_cpuid4_leaf_eax::split">split</dfn>;</td></tr>
<tr><th id="135">135</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="tu decl field" id="_cpuid4_leaf_eax::full" title='_cpuid4_leaf_eax::full' data-type='u32' data-ref="_cpuid4_leaf_eax::full">full</dfn>;</td></tr>
<tr><th id="136">136</th><td>};</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><b>union</b> <dfn class="type def" id="_cpuid4_leaf_ebx" title='_cpuid4_leaf_ebx' data-ref="_cpuid4_leaf_ebx">_cpuid4_leaf_ebx</dfn> {</td></tr>
<tr><th id="139">139</th><td>	<b>struct</b> {</td></tr>
<tr><th id="140">140</th><td>		<em>unsigned</em> <em>int</em>		<dfn class="tu decl field" id="_cpuid4_leaf_ebx::(anonymous)::coherency_line_size" title='_cpuid4_leaf_ebx::(anonymous struct)::coherency_line_size' data-type='unsigned int' data-ref="_cpuid4_leaf_ebx::(anonymous)::coherency_line_size">coherency_line_size</dfn>:<var>12</var>;</td></tr>
<tr><th id="141">141</th><td>		<em>unsigned</em> <em>int</em>		<dfn class="tu decl field" id="_cpuid4_leaf_ebx::(anonymous)::physical_line_partition" title='_cpuid4_leaf_ebx::(anonymous struct)::physical_line_partition' data-type='unsigned int' data-ref="_cpuid4_leaf_ebx::(anonymous)::physical_line_partition">physical_line_partition</dfn>:<var>10</var>;</td></tr>
<tr><th id="142">142</th><td>		<em>unsigned</em> <em>int</em>		<dfn class="tu decl field" id="_cpuid4_leaf_ebx::(anonymous)::ways_of_associativity" title='_cpuid4_leaf_ebx::(anonymous struct)::ways_of_associativity' data-type='unsigned int' data-ref="_cpuid4_leaf_ebx::(anonymous)::ways_of_associativity">ways_of_associativity</dfn>:<var>10</var>;</td></tr>
<tr><th id="143">143</th><td>	} <dfn class="tu decl field" id="_cpuid4_leaf_ebx::split" title='_cpuid4_leaf_ebx::split' data-type='struct (anonymous struct at /home/tempdban/kernel/stable/arch/x86/kernel/cpu/intel_cacheinfo.c:139:2)' data-ref="_cpuid4_leaf_ebx::split">split</dfn>;</td></tr>
<tr><th id="144">144</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="tu decl field" id="_cpuid4_leaf_ebx::full" title='_cpuid4_leaf_ebx::full' data-type='u32' data-ref="_cpuid4_leaf_ebx::full">full</dfn>;</td></tr>
<tr><th id="145">145</th><td>};</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><b>union</b> <dfn class="type def" id="_cpuid4_leaf_ecx" title='_cpuid4_leaf_ecx' data-ref="_cpuid4_leaf_ecx">_cpuid4_leaf_ecx</dfn> {</td></tr>
<tr><th id="148">148</th><td>	<b>struct</b> {</td></tr>
<tr><th id="149">149</th><td>		<em>unsigned</em> <em>int</em>		<dfn class="tu decl field" id="_cpuid4_leaf_ecx::(anonymous)::number_of_sets" title='_cpuid4_leaf_ecx::(anonymous struct)::number_of_sets' data-type='unsigned int' data-ref="_cpuid4_leaf_ecx::(anonymous)::number_of_sets">number_of_sets</dfn>:<var>32</var>;</td></tr>
<tr><th id="150">150</th><td>	} <dfn class="tu decl field" id="_cpuid4_leaf_ecx::split" title='_cpuid4_leaf_ecx::split' data-type='struct (anonymous struct at /home/tempdban/kernel/stable/arch/x86/kernel/cpu/intel_cacheinfo.c:148:2)' data-ref="_cpuid4_leaf_ecx::split">split</dfn>;</td></tr>
<tr><th id="151">151</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="tu decl field" id="_cpuid4_leaf_ecx::full" title='_cpuid4_leaf_ecx::full' data-type='u32' data-ref="_cpuid4_leaf_ecx::full">full</dfn>;</td></tr>
<tr><th id="152">152</th><td>};</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><b>struct</b> <dfn class="type def" id="_cpuid4_info_regs" title='_cpuid4_info_regs' data-ref="_cpuid4_info_regs">_cpuid4_info_regs</dfn> {</td></tr>
<tr><th id="155">155</th><td>	<b>union</b> <a class="type" href="#_cpuid4_leaf_eax" title='_cpuid4_leaf_eax' data-ref="_cpuid4_leaf_eax">_cpuid4_leaf_eax</a> <dfn class="tu decl field" id="_cpuid4_info_regs::eax" title='_cpuid4_info_regs::eax' data-type='union _cpuid4_leaf_eax' data-ref="_cpuid4_info_regs::eax">eax</dfn>;</td></tr>
<tr><th id="156">156</th><td>	<b>union</b> <a class="type" href="#_cpuid4_leaf_ebx" title='_cpuid4_leaf_ebx' data-ref="_cpuid4_leaf_ebx">_cpuid4_leaf_ebx</a> <dfn class="tu decl field" id="_cpuid4_info_regs::ebx" title='_cpuid4_info_regs::ebx' data-type='union _cpuid4_leaf_ebx' data-ref="_cpuid4_info_regs::ebx">ebx</dfn>;</td></tr>
<tr><th id="157">157</th><td>	<b>union</b> <a class="type" href="#_cpuid4_leaf_ecx" title='_cpuid4_leaf_ecx' data-ref="_cpuid4_leaf_ecx">_cpuid4_leaf_ecx</a> <dfn class="tu decl field" id="_cpuid4_info_regs::ecx" title='_cpuid4_info_regs::ecx' data-type='union _cpuid4_leaf_ecx' data-ref="_cpuid4_info_regs::ecx">ecx</dfn>;</td></tr>
<tr><th id="158">158</th><td>	<em>unsigned</em> <em>int</em> <dfn class="tu decl field" id="_cpuid4_info_regs::id" title='_cpuid4_info_regs::id' data-type='unsigned int' data-ref="_cpuid4_info_regs::id">id</dfn>;</td></tr>
<tr><th id="159">159</th><td>	<em>unsigned</em> <em>long</em> <dfn class="tu decl field" id="_cpuid4_info_regs::size" title='_cpuid4_info_regs::size' data-type='unsigned long' data-ref="_cpuid4_info_regs::size">size</dfn>;</td></tr>
<tr><th id="160">160</th><td>	<b>struct</b> <a class="type" href="../../include/asm/amd_nb.h.html#amd_northbridge" title='amd_northbridge' data-ref="amd_northbridge">amd_northbridge</a> *<dfn class="tu decl field" id="_cpuid4_info_regs::nb" title='_cpuid4_info_regs::nb' data-type='struct amd_northbridge *' data-ref="_cpuid4_info_regs::nb">nb</dfn>;</td></tr>
<tr><th id="161">161</th><td>};</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><em>static</em> <em>unsigned</em> <em>short</em> <dfn class="tu decl def" id="num_cache_leaves" title='num_cache_leaves' data-type='unsigned short' data-ref="num_cache_leaves">num_cache_leaves</dfn>;</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><i>/* AMD doesn't have CPUID4. Emulate it here to report the same</i></td></tr>
<tr><th id="166">166</th><td><i>   information to the user.  This makes some assumptions about the machine:</i></td></tr>
<tr><th id="167">167</th><td><i>   L2 not shared, no SMT etc. that is currently true on AMD CPUs.</i></td></tr>
<tr><th id="168">168</th><td><i></i></td></tr>
<tr><th id="169">169</th><td><i>   In theory the TLBs could be reported as fake type (they are in "dummy").</i></td></tr>
<tr><th id="170">170</th><td><i>   Maybe later */</i></td></tr>
<tr><th id="171">171</th><td><b>union</b> <dfn class="type def" id="l1_cache" title='l1_cache' data-ref="l1_cache">l1_cache</dfn> {</td></tr>
<tr><th id="172">172</th><td>	<b>struct</b> {</td></tr>
<tr><th id="173">173</th><td>		<em>unsigned</em> <dfn class="tu decl field" id="l1_cache::(anonymous)::line_size" title='l1_cache::(anonymous struct)::line_size' data-type='unsigned int' data-ref="l1_cache::(anonymous)::line_size">line_size</dfn>:<var>8</var>;</td></tr>
<tr><th id="174">174</th><td>		<em>unsigned</em> <dfn class="tu decl field" id="l1_cache::(anonymous)::lines_per_tag" title='l1_cache::(anonymous struct)::lines_per_tag' data-type='unsigned int' data-ref="l1_cache::(anonymous)::lines_per_tag">lines_per_tag</dfn>:<var>8</var>;</td></tr>
<tr><th id="175">175</th><td>		<em>unsigned</em> <dfn class="tu decl field" id="l1_cache::(anonymous)::assoc" title='l1_cache::(anonymous struct)::assoc' data-type='unsigned int' data-ref="l1_cache::(anonymous)::assoc">assoc</dfn>:<var>8</var>;</td></tr>
<tr><th id="176">176</th><td>		<em>unsigned</em> <dfn class="tu decl field" id="l1_cache::(anonymous)::size_in_kb" title='l1_cache::(anonymous struct)::size_in_kb' data-type='unsigned int' data-ref="l1_cache::(anonymous)::size_in_kb">size_in_kb</dfn>:<var>8</var>;</td></tr>
<tr><th id="177">177</th><td>	};</td></tr>
<tr><th id="178">178</th><td>	<em>unsigned</em> <dfn class="tu decl field" id="l1_cache::val" title='l1_cache::val' data-type='unsigned int' data-ref="l1_cache::val">val</dfn>;</td></tr>
<tr><th id="179">179</th><td>};</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><b>union</b> <dfn class="type def" id="l2_cache" title='l2_cache' data-ref="l2_cache">l2_cache</dfn> {</td></tr>
<tr><th id="182">182</th><td>	<b>struct</b> {</td></tr>
<tr><th id="183">183</th><td>		<em>unsigned</em> <dfn class="tu decl field" id="l2_cache::(anonymous)::line_size" title='l2_cache::(anonymous struct)::line_size' data-type='unsigned int' data-ref="l2_cache::(anonymous)::line_size">line_size</dfn>:<var>8</var>;</td></tr>
<tr><th id="184">184</th><td>		<em>unsigned</em> <dfn class="tu decl field" id="l2_cache::(anonymous)::lines_per_tag" title='l2_cache::(anonymous struct)::lines_per_tag' data-type='unsigned int' data-ref="l2_cache::(anonymous)::lines_per_tag">lines_per_tag</dfn>:<var>4</var>;</td></tr>
<tr><th id="185">185</th><td>		<em>unsigned</em> <dfn class="tu decl field" id="l2_cache::(anonymous)::assoc" title='l2_cache::(anonymous struct)::assoc' data-type='unsigned int' data-ref="l2_cache::(anonymous)::assoc">assoc</dfn>:<var>4</var>;</td></tr>
<tr><th id="186">186</th><td>		<em>unsigned</em> <dfn class="tu decl field" id="l2_cache::(anonymous)::size_in_kb" title='l2_cache::(anonymous struct)::size_in_kb' data-type='unsigned int' data-ref="l2_cache::(anonymous)::size_in_kb">size_in_kb</dfn>:<var>16</var>;</td></tr>
<tr><th id="187">187</th><td>	};</td></tr>
<tr><th id="188">188</th><td>	<em>unsigned</em> <dfn class="tu decl field" id="l2_cache::val" title='l2_cache::val' data-type='unsigned int' data-ref="l2_cache::val">val</dfn>;</td></tr>
<tr><th id="189">189</th><td>};</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><b>union</b> <dfn class="type def" id="l3_cache" title='l3_cache' data-ref="l3_cache">l3_cache</dfn> {</td></tr>
<tr><th id="192">192</th><td>	<b>struct</b> {</td></tr>
<tr><th id="193">193</th><td>		<em>unsigned</em> <dfn class="tu decl field" id="l3_cache::(anonymous)::line_size" title='l3_cache::(anonymous struct)::line_size' data-type='unsigned int' data-ref="l3_cache::(anonymous)::line_size">line_size</dfn>:<var>8</var>;</td></tr>
<tr><th id="194">194</th><td>		<em>unsigned</em> <dfn class="tu decl field" id="l3_cache::(anonymous)::lines_per_tag" title='l3_cache::(anonymous struct)::lines_per_tag' data-type='unsigned int' data-ref="l3_cache::(anonymous)::lines_per_tag">lines_per_tag</dfn>:<var>4</var>;</td></tr>
<tr><th id="195">195</th><td>		<em>unsigned</em> <dfn class="tu decl field" id="l3_cache::(anonymous)::assoc" title='l3_cache::(anonymous struct)::assoc' data-type='unsigned int' data-ref="l3_cache::(anonymous)::assoc">assoc</dfn>:<var>4</var>;</td></tr>
<tr><th id="196">196</th><td>		<em>unsigned</em> <dfn class="tu decl field" id="l3_cache::(anonymous)::res" title='l3_cache::(anonymous struct)::res' data-type='unsigned int' data-ref="l3_cache::(anonymous)::res">res</dfn>:<var>2</var>;</td></tr>
<tr><th id="197">197</th><td>		<em>unsigned</em> <dfn class="tu decl field" id="l3_cache::(anonymous)::size_encoded" title='l3_cache::(anonymous struct)::size_encoded' data-type='unsigned int' data-ref="l3_cache::(anonymous)::size_encoded">size_encoded</dfn>:<var>14</var>;</td></tr>
<tr><th id="198">198</th><td>	};</td></tr>
<tr><th id="199">199</th><td>	<em>unsigned</em> <dfn class="tu decl field" id="l3_cache::val" title='l3_cache::val' data-type='unsigned int' data-ref="l3_cache::val">val</dfn>;</td></tr>
<tr><th id="200">200</th><td>};</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><em>static</em> <em>const</em> <em>unsigned</em> <em>short</em> <dfn class="tu decl def" id="assocs" title='assocs' data-type='const unsigned short [16]' data-ref="assocs">assocs</dfn>[] = {</td></tr>
<tr><th id="203">203</th><td>	[<var>1</var>] = <var>1</var>,</td></tr>
<tr><th id="204">204</th><td>	[<var>2</var>] = <var>2</var>,</td></tr>
<tr><th id="205">205</th><td>	[<var>4</var>] = <var>4</var>,</td></tr>
<tr><th id="206">206</th><td>	[<var>6</var>] = <var>8</var>,</td></tr>
<tr><th id="207">207</th><td>	[<var>8</var>] = <var>16</var>,</td></tr>
<tr><th id="208">208</th><td>	[<var>0xa</var>] = <var>32</var>,</td></tr>
<tr><th id="209">209</th><td>	[<var>0xb</var>] = <var>48</var>,</td></tr>
<tr><th id="210">210</th><td>	[<var>0xc</var>] = <var>64</var>,</td></tr>
<tr><th id="211">211</th><td>	[<var>0xd</var>] = <var>96</var>,</td></tr>
<tr><th id="212">212</th><td>	[<var>0xe</var>] = <var>128</var>,</td></tr>
<tr><th id="213">213</th><td>	[<var>0xf</var>] = <var>0xffff</var> <i>/* fully associative - no way to show this currently */</i></td></tr>
<tr><th id="214">214</th><td>};</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><em>static</em> <em>const</em> <em>unsigned</em> <em>char</em> <dfn class="tu decl def" id="levels" title='levels' data-type='const unsigned char [4]' data-ref="levels">levels</dfn>[] = { <var>1</var>, <var>1</var>, <var>2</var>, <var>3</var> };</td></tr>
<tr><th id="217">217</th><td><em>static</em> <em>const</em> <em>unsigned</em> <em>char</em> <dfn class="tu decl def" id="types" title='types' data-type='const unsigned char [4]' data-ref="types">types</dfn>[] = { <var>1</var>, <var>2</var>, <var>3</var>, <var>3</var> };</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><em>static</em> <em>const</em> <b>enum</b> <a class="type" href="../../../../include/linux/cacheinfo.h.html#cache_type" title='cache_type' data-ref="cache_type">cache_type</a> <dfn class="tu decl def" id="cache_type_map" title='cache_type_map' data-type='const enum cache_type [4]' data-ref="cache_type_map">cache_type_map</dfn>[] = {</td></tr>
<tr><th id="220">220</th><td>	[<a class="enum" href="#CTYPE_NULL" title='CTYPE_NULL' data-ref="CTYPE_NULL">CTYPE_NULL</a>] = <a class="enum" href="../../../../include/linux/cacheinfo.h.html#CACHE_TYPE_NOCACHE" title='CACHE_TYPE_NOCACHE' data-ref="CACHE_TYPE_NOCACHE">CACHE_TYPE_NOCACHE</a>,</td></tr>
<tr><th id="221">221</th><td>	[<a class="enum" href="#CTYPE_DATA" title='CTYPE_DATA' data-ref="CTYPE_DATA">CTYPE_DATA</a>] = <a class="enum" href="../../../../include/linux/cacheinfo.h.html#CACHE_TYPE_DATA" title='CACHE_TYPE_DATA' data-ref="CACHE_TYPE_DATA">CACHE_TYPE_DATA</a>,</td></tr>
<tr><th id="222">222</th><td>	[<a class="enum" href="#CTYPE_INST" title='CTYPE_INST' data-ref="CTYPE_INST">CTYPE_INST</a>] = <a class="enum" href="../../../../include/linux/cacheinfo.h.html#CACHE_TYPE_INST" title='CACHE_TYPE_INST' data-ref="CACHE_TYPE_INST">CACHE_TYPE_INST</a>,</td></tr>
<tr><th id="223">223</th><td>	[<a class="enum" href="#CTYPE_UNIFIED" title='CTYPE_UNIFIED' data-ref="CTYPE_UNIFIED">CTYPE_UNIFIED</a>] = <a class="enum" href="../../../../include/linux/cacheinfo.h.html#CACHE_TYPE_UNIFIED" title='CACHE_TYPE_UNIFIED' data-ref="CACHE_TYPE_UNIFIED">CACHE_TYPE_UNIFIED</a>,</td></tr>
<tr><th id="224">224</th><td>};</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><em>static</em> <em>void</em></td></tr>
<tr><th id="227">227</th><td><dfn class="tu decl def fn" id="amd_cpuid4" title='amd_cpuid4' data-type='void amd_cpuid4(int leaf, union _cpuid4_leaf_eax * eax, union _cpuid4_leaf_ebx * ebx, union _cpuid4_leaf_ecx * ecx)' data-ref="amd_cpuid4">amd_cpuid4</dfn>(<em>int</em> <dfn class="local col5 decl" id="5leaf" title='leaf' data-type='int' data-ref="5leaf">leaf</dfn>, <b>union</b> <a class="type" href="#_cpuid4_leaf_eax" title='_cpuid4_leaf_eax' data-ref="_cpuid4_leaf_eax">_cpuid4_leaf_eax</a> *<dfn class="local col6 decl" id="6eax" title='eax' data-type='union _cpuid4_leaf_eax *' data-ref="6eax">eax</dfn>,</td></tr>
<tr><th id="228">228</th><td>		     <b>union</b> <a class="type" href="#_cpuid4_leaf_ebx" title='_cpuid4_leaf_ebx' data-ref="_cpuid4_leaf_ebx">_cpuid4_leaf_ebx</a> *<dfn class="local col7 decl" id="7ebx" title='ebx' data-type='union _cpuid4_leaf_ebx *' data-ref="7ebx">ebx</dfn>,</td></tr>
<tr><th id="229">229</th><td>		     <b>union</b> <a class="type" href="#_cpuid4_leaf_ecx" title='_cpuid4_leaf_ecx' data-ref="_cpuid4_leaf_ecx">_cpuid4_leaf_ecx</a> *<dfn class="local col8 decl" id="8ecx" title='ecx' data-type='union _cpuid4_leaf_ecx *' data-ref="8ecx">ecx</dfn>)</td></tr>
<tr><th id="230">230</th><td>{</td></tr>
<tr><th id="231">231</th><td>	<em>unsigned</em> <dfn class="local col9 decl" id="9dummy" title='dummy' data-type='unsigned int' data-ref="9dummy">dummy</dfn>;</td></tr>
<tr><th id="232">232</th><td>	<em>unsigned</em> <dfn class="local col0 decl" id="10line_size" title='line_size' data-type='unsigned int' data-ref="10line_size">line_size</dfn>, <dfn class="local col1 decl" id="11lines_per_tag" title='lines_per_tag' data-type='unsigned int' data-ref="11lines_per_tag">lines_per_tag</dfn>, <dfn class="local col2 decl" id="12assoc" title='assoc' data-type='unsigned int' data-ref="12assoc">assoc</dfn>, <dfn class="local col3 decl" id="13size_in_kb" title='size_in_kb' data-type='unsigned int' data-ref="13size_in_kb">size_in_kb</dfn>;</td></tr>
<tr><th id="233">233</th><td>	<b>union</b> <a class="type" href="#l1_cache" title='l1_cache' data-ref="l1_cache">l1_cache</a> <dfn class="local col4 decl" id="14l1i" title='l1i' data-type='union l1_cache' data-ref="14l1i">l1i</dfn>, <dfn class="local col5 decl" id="15l1d" title='l1d' data-type='union l1_cache' data-ref="15l1d">l1d</dfn>;</td></tr>
<tr><th id="234">234</th><td>	<b>union</b> <a class="type" href="#l2_cache" title='l2_cache' data-ref="l2_cache">l2_cache</a> <dfn class="local col6 decl" id="16l2" title='l2' data-type='union l2_cache' data-ref="16l2">l2</dfn>;</td></tr>
<tr><th id="235">235</th><td>	<b>union</b> <a class="type" href="#l3_cache" title='l3_cache' data-ref="l3_cache">l3_cache</a> <dfn class="local col7 decl" id="17l3" title='l3' data-type='union l3_cache' data-ref="17l3">l3</dfn>;</td></tr>
<tr><th id="236">236</th><td>	<b>union</b> <a class="type" href="#l1_cache" title='l1_cache' data-ref="l1_cache">l1_cache</a> *<dfn class="local col8 decl" id="18l1" title='l1' data-type='union l1_cache *' data-ref="18l1">l1</dfn> = &amp;<a class="local col5 ref" href="#15l1d" title='l1d' data-ref="15l1d">l1d</a>;</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>	<a class="local col6 ref" href="#6eax" title='eax' data-ref="6eax">eax</a>-&gt;<a class="tu ref field" href="#_cpuid4_leaf_eax::full" title='_cpuid4_leaf_eax::full' data-use='w' data-ref="_cpuid4_leaf_eax::full">full</a> = <var>0</var>;</td></tr>
<tr><th id="239">239</th><td>	<a class="local col7 ref" href="#7ebx" title='ebx' data-ref="7ebx">ebx</a>-&gt;<a class="tu ref field" href="#_cpuid4_leaf_ebx::full" title='_cpuid4_leaf_ebx::full' data-use='w' data-ref="_cpuid4_leaf_ebx::full">full</a> = <var>0</var>;</td></tr>
<tr><th id="240">240</th><td>	<a class="local col8 ref" href="#8ecx" title='ecx' data-ref="8ecx">ecx</a>-&gt;<a class="tu ref field" href="#_cpuid4_leaf_ecx::full" title='_cpuid4_leaf_ecx::full' data-use='w' data-ref="_cpuid4_leaf_ecx::full">full</a> = <var>0</var>;</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>	<a class="ref fn" href="../../include/asm/processor.h.html#cpuid" title='cpuid' data-ref="cpuid">cpuid</a>(<var>0x80000005</var>, &amp;<a class="local col9 ref" href="#9dummy" title='dummy' data-ref="9dummy">dummy</a>, &amp;<a class="local col9 ref" href="#9dummy" title='dummy' data-ref="9dummy">dummy</a>, &amp;<a class="local col5 ref" href="#15l1d" title='l1d' data-ref="15l1d">l1d</a>.<a class="tu ref field" href="#l1_cache::val" title='l1_cache::val' data-use='a' data-ref="l1_cache::val">val</a>, &amp;<a class="local col4 ref" href="#14l1i" title='l1i' data-ref="14l1i">l1i</a>.<a class="tu ref field" href="#l1_cache::val" title='l1_cache::val' data-use='a' data-ref="l1_cache::val">val</a>);</td></tr>
<tr><th id="243">243</th><td>	<a class="ref fn" href="../../include/asm/processor.h.html#cpuid" title='cpuid' data-ref="cpuid">cpuid</a>(<var>0x80000006</var>, &amp;<a class="local col9 ref" href="#9dummy" title='dummy' data-ref="9dummy">dummy</a>, &amp;<a class="local col9 ref" href="#9dummy" title='dummy' data-ref="9dummy">dummy</a>, &amp;<a class="local col6 ref" href="#16l2" title='l2' data-ref="16l2">l2</a>.<a class="tu ref field" href="#l2_cache::val" title='l2_cache::val' data-use='a' data-ref="l2_cache::val">val</a>, &amp;<a class="local col7 ref" href="#17l3" title='l3' data-ref="17l3">l3</a>.<a class="tu ref field" href="#l3_cache::val" title='l3_cache::val' data-use='a' data-ref="l3_cache::val">val</a>);</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>	<b>switch</b> (<a class="local col5 ref" href="#5leaf" title='leaf' data-ref="5leaf">leaf</a>) {</td></tr>
<tr><th id="246">246</th><td>	<b>case</b> <var>1</var>:</td></tr>
<tr><th id="247">247</th><td>		<a class="local col8 ref" href="#18l1" title='l1' data-ref="18l1">l1</a> = &amp;<a class="local col4 ref" href="#14l1i" title='l1i' data-ref="14l1i">l1i</a>;</td></tr>
<tr><th id="248">248</th><td>	<b>case</b> <var>0</var>:</td></tr>
<tr><th id="249">249</th><td>		<b>if</b> (!<a class="local col8 ref" href="#18l1" title='l1' data-ref="18l1">l1</a>-&gt;<a class="tu ref field" href="#l1_cache::val" title='l1_cache::val' data-use='r' data-ref="l1_cache::val">val</a>)</td></tr>
<tr><th id="250">250</th><td>			<b>return</b>;</td></tr>
<tr><th id="251">251</th><td>		<a class="local col2 ref" href="#12assoc" title='assoc' data-ref="12assoc">assoc</a> = <a class="tu ref" href="#assocs" title='assocs' data-use='r' data-ref="assocs">assocs</a>[<a class="local col8 ref" href="#18l1" title='l1' data-ref="18l1">l1</a>-&gt;<a class="tu ref field" href="#l1_cache::(anonymous)::assoc" title='l1_cache::(anonymous struct)::assoc' data-use='r' data-ref="l1_cache::(anonymous)::assoc">assoc</a>];</td></tr>
<tr><th id="252">252</th><td>		<a class="local col0 ref" href="#10line_size" title='line_size' data-ref="10line_size">line_size</a> = <a class="local col8 ref" href="#18l1" title='l1' data-ref="18l1">l1</a>-&gt;<a class="tu ref field" href="#l1_cache::(anonymous)::line_size" title='l1_cache::(anonymous struct)::line_size' data-use='r' data-ref="l1_cache::(anonymous)::line_size">line_size</a>;</td></tr>
<tr><th id="253">253</th><td>		<a class="local col1 ref" href="#11lines_per_tag" title='lines_per_tag' data-ref="11lines_per_tag">lines_per_tag</a> = <a class="local col8 ref" href="#18l1" title='l1' data-ref="18l1">l1</a>-&gt;<a class="tu ref field" href="#l1_cache::(anonymous)::lines_per_tag" title='l1_cache::(anonymous struct)::lines_per_tag' data-use='r' data-ref="l1_cache::(anonymous)::lines_per_tag">lines_per_tag</a>;</td></tr>
<tr><th id="254">254</th><td>		<a class="local col3 ref" href="#13size_in_kb" title='size_in_kb' data-ref="13size_in_kb">size_in_kb</a> = <a class="local col8 ref" href="#18l1" title='l1' data-ref="18l1">l1</a>-&gt;<a class="tu ref field" href="#l1_cache::(anonymous)::size_in_kb" title='l1_cache::(anonymous struct)::size_in_kb' data-use='r' data-ref="l1_cache::(anonymous)::size_in_kb">size_in_kb</a>;</td></tr>
<tr><th id="255">255</th><td>		<b>break</b>;</td></tr>
<tr><th id="256">256</th><td>	<b>case</b> <var>2</var>:</td></tr>
<tr><th id="257">257</th><td>		<b>if</b> (!<a class="local col6 ref" href="#16l2" title='l2' data-ref="16l2">l2</a>.<a class="tu ref field" href="#l2_cache::val" title='l2_cache::val' data-use='r' data-ref="l2_cache::val">val</a>)</td></tr>
<tr><th id="258">258</th><td>			<b>return</b>;</td></tr>
<tr><th id="259">259</th><td>		<a class="local col2 ref" href="#12assoc" title='assoc' data-ref="12assoc">assoc</a> = <a class="tu ref" href="#assocs" title='assocs' data-use='r' data-ref="assocs">assocs</a>[<a class="local col6 ref" href="#16l2" title='l2' data-ref="16l2">l2</a>.<a class="tu ref field" href="#l2_cache::(anonymous)::assoc" title='l2_cache::(anonymous struct)::assoc' data-use='r' data-ref="l2_cache::(anonymous)::assoc">assoc</a>];</td></tr>
<tr><th id="260">260</th><td>		<a class="local col0 ref" href="#10line_size" title='line_size' data-ref="10line_size">line_size</a> = <a class="local col6 ref" href="#16l2" title='l2' data-ref="16l2">l2</a>.<a class="tu ref field" href="#l2_cache::(anonymous)::line_size" title='l2_cache::(anonymous struct)::line_size' data-use='r' data-ref="l2_cache::(anonymous)::line_size">line_size</a>;</td></tr>
<tr><th id="261">261</th><td>		<a class="local col1 ref" href="#11lines_per_tag" title='lines_per_tag' data-ref="11lines_per_tag">lines_per_tag</a> = <a class="local col6 ref" href="#16l2" title='l2' data-ref="16l2">l2</a>.<a class="tu ref field" href="#l2_cache::(anonymous)::lines_per_tag" title='l2_cache::(anonymous struct)::lines_per_tag' data-use='r' data-ref="l2_cache::(anonymous)::lines_per_tag">lines_per_tag</a>;</td></tr>
<tr><th id="262">262</th><td>		<i>/* cpu_data has errata corrections for K7 applied */</i></td></tr>
<tr><th id="263">263</th><td>		<a class="local col3 ref" href="#13size_in_kb" title='size_in_kb' data-ref="13size_in_kb">size_in_kb</a> = <a class="macro" href="../../../../include/linux/percpu-defs.h.html#430" title="({ __this_cpu_preempt_check(&quot;read&quot;); ({ typeof(cpu_info.x86_cache_size) pscr_ret__; do { const void *__vpp_verify = (typeof((&amp;(cpu_info.x86_cache_size)) + 0))((void *)0); (void)__vpp_verify; } while (0); switch(sizeof(cpu_info.x86_cache_size)) { case 1: pscr_ret__ = ({ typeof(cpu_info.x86_cache_size) pfo_ret__; switch (sizeof(cpu_info.x86_cache_size)) { case 1: asm(&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_info.x86_cache_size)); break; case 2: asm(&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_info.x86_cache_size)); break; case 4: asm(&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_info.x86_cache_size)); break; case 8: asm(&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_info.x86_cache_size)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 2: pscr_ret__ = ({ typeof(cpu_info.x86_cache_size) pfo_ret__; switch (sizeof(cpu_info.x86_cache_size)) { case 1: asm(&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_info.x86_cache_size)); break; case 2: asm(&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_info.x86_cache_size)); break; case 4: asm(&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_info.x86_cache_size)); break; case 8: asm(&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_info.x86_cache_size)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 4: pscr_ret__ = ({ typeof(cpu_info.x86_cache_size) pfo_ret__; switch (sizeof(cpu_info.x86_cache_size)) { case 1: asm(&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_info.x86_cache_size)); break; case 2: asm(&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_info.x86_cache_size)); break; case 4: asm(&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_info.x86_cache_size)); break; case 8: asm(&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_info.x86_cache_size)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 8: pscr_ret__ = ({ typeof(cpu_info.x86_cache_size) pfo_ret__; switch (sizeof(cpu_info.x86_cache_size)) { case 1: asm(&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_info.x86_cache_size)); break; case 2: asm(&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_info.x86_cache_size)); break; case 4: asm(&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_info.x86_cache_size)); break; case 8: asm(&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_info.x86_cache_size)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; default: __bad_size_call_parameter(); break; } pscr_ret__; }); })" data-ref="_M/__this_cpu_read">__this_cpu_read</a>(<a class="ref" href="../../include/asm/processor.h.html#170" title='cpu_info' data-ref="cpu_info">cpu_info</a>.<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_cache_size" title='cpuinfo_x86::x86_cache_size' data-ref="cpuinfo_x86::x86_cache_size">x86_cache_size</a>);</td></tr>
<tr><th id="264">264</th><td>		<b>break</b>;</td></tr>
<tr><th id="265">265</th><td>	<b>case</b> <var>3</var>:</td></tr>
<tr><th id="266">266</th><td>		<b>if</b> (!<a class="local col7 ref" href="#17l3" title='l3' data-ref="17l3">l3</a>.<a class="tu ref field" href="#l3_cache::val" title='l3_cache::val' data-use='r' data-ref="l3_cache::val">val</a>)</td></tr>
<tr><th id="267">267</th><td>			<b>return</b>;</td></tr>
<tr><th id="268">268</th><td>		<a class="local col2 ref" href="#12assoc" title='assoc' data-ref="12assoc">assoc</a> = <a class="tu ref" href="#assocs" title='assocs' data-use='r' data-ref="assocs">assocs</a>[<a class="local col7 ref" href="#17l3" title='l3' data-ref="17l3">l3</a>.<a class="tu ref field" href="#l3_cache::(anonymous)::assoc" title='l3_cache::(anonymous struct)::assoc' data-use='r' data-ref="l3_cache::(anonymous)::assoc">assoc</a>];</td></tr>
<tr><th id="269">269</th><td>		<a class="local col0 ref" href="#10line_size" title='line_size' data-ref="10line_size">line_size</a> = <a class="local col7 ref" href="#17l3" title='l3' data-ref="17l3">l3</a>.<a class="tu ref field" href="#l3_cache::(anonymous)::line_size" title='l3_cache::(anonymous struct)::line_size' data-use='r' data-ref="l3_cache::(anonymous)::line_size">line_size</a>;</td></tr>
<tr><th id="270">270</th><td>		<a class="local col1 ref" href="#11lines_per_tag" title='lines_per_tag' data-ref="11lines_per_tag">lines_per_tag</a> = <a class="local col7 ref" href="#17l3" title='l3' data-ref="17l3">l3</a>.<a class="tu ref field" href="#l3_cache::(anonymous)::lines_per_tag" title='l3_cache::(anonymous struct)::lines_per_tag' data-use='r' data-ref="l3_cache::(anonymous)::lines_per_tag">lines_per_tag</a>;</td></tr>
<tr><th id="271">271</th><td>		<a class="local col3 ref" href="#13size_in_kb" title='size_in_kb' data-ref="13size_in_kb">size_in_kb</a> = <a class="local col7 ref" href="#17l3" title='l3' data-ref="17l3">l3</a>.<a class="tu ref field" href="#l3_cache::(anonymous)::size_encoded" title='l3_cache::(anonymous struct)::size_encoded' data-use='r' data-ref="l3_cache::(anonymous)::size_encoded">size_encoded</a> * <var>512</var>;</td></tr>
<tr><th id="272">272</th><td>		<b>if</b> (<a class="macro" href="../../include/asm/cpufeature.h.html#129" title="(__builtin_constant_p(( 3*32+27)) &amp;&amp; ( (((( 3*32+27))&gt;&gt;5)==(0) &amp;&amp; (1UL&lt;&lt;((( 3*32+27))&amp;31) &amp; ((1&lt;&lt;(( 0*32+ 0) &amp; 31))|0|(1&lt;&lt;(( 0*32+ 5) &amp; 31))|(1&lt;&lt;(( 0*32+ 6) &amp; 31))| (1&lt;&lt;(( 0*32+ 8) &amp; 31))|0|(1&lt;&lt;(( 0*32+24) &amp; 31))|(1&lt;&lt;(( 0*32+15) &amp; 31))| (1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31))) )) || (((( 3*32+27))&gt;&gt;5)==(1) &amp;&amp; (1UL&lt;&lt;((( 3*32+27))&amp;31) &amp; ((1&lt;&lt;(( 1*32+29) &amp; 31))|0) )) || (((( 3*32+27))&gt;&gt;5)==(2) &amp;&amp; (1UL&lt;&lt;((( 3*32+27))&amp;31) &amp; 0 )) || (((( 3*32+27))&gt;&gt;5)==(3) &amp;&amp; (1UL&lt;&lt;((( 3*32+27))&amp;31) &amp; ((1&lt;&lt;(( 3*32+20) &amp; 31))) )) || (((( 3*32+27))&gt;&gt;5)==(4) &amp;&amp; (1UL&lt;&lt;((( 3*32+27))&amp;31) &amp; (0) )) || (((( 3*32+27))&gt;&gt;5)==(5) &amp;&amp; (1UL&lt;&lt;((( 3*32+27))&amp;31) &amp; 0 )) || (((( 3*32+27))&gt;&gt;5)==(6) &amp;&amp; (1UL&lt;&lt;((( 3*32+27))&amp;31) &amp; 0 )) || (((( 3*32+27))&gt;&gt;5)==(7) &amp;&amp; (1UL&lt;&lt;((( 3*32+27))&amp;31) &amp; 0 )) || (((( 3*32+27))&gt;&gt;5)==(8) &amp;&amp; (1UL&lt;&lt;((( 3*32+27))&amp;31) &amp; 0 )) || (((( 3*32+27))&gt;&gt;5)==(9) &amp;&amp; (1UL&lt;&lt;((( 3*32+27))&amp;31) &amp; 0 )) || (((( 3*32+27))&gt;&gt;5)==(10) &amp;&amp; (1UL&lt;&lt;((( 3*32+27))&amp;31) &amp; 0 )) || (((( 3*32+27))&gt;&gt;5)==(11) &amp;&amp; (1UL&lt;&lt;((( 3*32+27))&amp;31) &amp; 0 )) || (((( 3*32+27))&gt;&gt;5)==(12) &amp;&amp; (1UL&lt;&lt;((( 3*32+27))&amp;31) &amp; 0 )) || (((( 3*32+27))&gt;&gt;5)==(13) &amp;&amp; (1UL&lt;&lt;((( 3*32+27))&amp;31) &amp; 0 )) || (((( 3*32+27))&gt;&gt;5)==(14) &amp;&amp; (1UL&lt;&lt;((( 3*32+27))&amp;31) &amp; 0 )) || (((( 3*32+27))&gt;&gt;5)==(15) &amp;&amp; (1UL&lt;&lt;((( 3*32+27))&amp;31) &amp; 0 )) || (((( 3*32+27))&gt;&gt;5)==(16) &amp;&amp; (1UL&lt;&lt;((( 3*32+27))&amp;31) &amp; (0) )) || (((( 3*32+27))&gt;&gt;5)==(17) &amp;&amp; (1UL&lt;&lt;((( 3*32+27))&amp;31) &amp; 0 )) || (((( 3*32+27))&gt;&gt;5)==(18) &amp;&amp; (1UL&lt;&lt;((( 3*32+27))&amp;31) &amp; 0 )) || (sizeof(struct { int:(-!!(19 != 19)); })) || (sizeof(struct { int:(-!!(19 != 19)); }))) ? 1 : (__builtin_constant_p((( 3*32+27))) ? constant_test_bit((( 3*32+27)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability))) : variable_test_bit((( 3*32+27)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability)))))" data-ref="_M/boot_cpu_has">boot_cpu_has</a>(<a class="macro" href="../../include/asm/cpufeatures.h.html#109" title="( 3*32+27)" data-ref="_M/X86_FEATURE_AMD_DCM">X86_FEATURE_AMD_DCM</a>)) {</td></tr>
<tr><th id="273">273</th><td>			<a class="local col3 ref" href="#13size_in_kb" title='size_in_kb' data-ref="13size_in_kb">size_in_kb</a> = <a class="local col3 ref" href="#13size_in_kb" title='size_in_kb' data-ref="13size_in_kb">size_in_kb</a> &gt;&gt; <var>1</var>;</td></tr>
<tr><th id="274">274</th><td>			<a class="local col2 ref" href="#12assoc" title='assoc' data-ref="12assoc">assoc</a> = <a class="local col2 ref" href="#12assoc" title='assoc' data-ref="12assoc">assoc</a> &gt;&gt; <var>1</var>;</td></tr>
<tr><th id="275">275</th><td>		}</td></tr>
<tr><th id="276">276</th><td>		<b>break</b>;</td></tr>
<tr><th id="277">277</th><td>	<b>default</b>:</td></tr>
<tr><th id="278">278</th><td>		<b>return</b>;</td></tr>
<tr><th id="279">279</th><td>	}</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td>	<a class="local col6 ref" href="#6eax" title='eax' data-ref="6eax">eax</a>-&gt;<a class="tu ref field" href="#_cpuid4_leaf_eax::split" title='_cpuid4_leaf_eax::split' data-use='m' data-ref="_cpuid4_leaf_eax::split">split</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::(anonymous)::is_self_initializing" title='_cpuid4_leaf_eax::(anonymous struct)::is_self_initializing' data-use='w' data-ref="_cpuid4_leaf_eax::(anonymous)::is_self_initializing">is_self_initializing</a> = <var>1</var>;</td></tr>
<tr><th id="282">282</th><td>	<a class="local col6 ref" href="#6eax" title='eax' data-ref="6eax">eax</a>-&gt;<a class="tu ref field" href="#_cpuid4_leaf_eax::split" title='_cpuid4_leaf_eax::split' data-use='m' data-ref="_cpuid4_leaf_eax::split">split</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::(anonymous)::type" title='_cpuid4_leaf_eax::(anonymous struct)::type' data-use='w' data-ref="_cpuid4_leaf_eax::(anonymous)::type">type</a> = <a class="tu ref" href="#types" title='types' data-use='r' data-ref="types">types</a>[<a class="local col5 ref" href="#5leaf" title='leaf' data-ref="5leaf">leaf</a>];</td></tr>
<tr><th id="283">283</th><td>	<a class="local col6 ref" href="#6eax" title='eax' data-ref="6eax">eax</a>-&gt;<a class="tu ref field" href="#_cpuid4_leaf_eax::split" title='_cpuid4_leaf_eax::split' data-use='m' data-ref="_cpuid4_leaf_eax::split">split</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::(anonymous)::level" title='_cpuid4_leaf_eax::(anonymous struct)::level' data-use='w' data-ref="_cpuid4_leaf_eax::(anonymous)::level">level</a> = <a class="tu ref" href="#levels" title='levels' data-use='r' data-ref="levels">levels</a>[<a class="local col5 ref" href="#5leaf" title='leaf' data-ref="5leaf">leaf</a>];</td></tr>
<tr><th id="284">284</th><td>	<a class="local col6 ref" href="#6eax" title='eax' data-ref="6eax">eax</a>-&gt;<a class="tu ref field" href="#_cpuid4_leaf_eax::split" title='_cpuid4_leaf_eax::split' data-use='m' data-ref="_cpuid4_leaf_eax::split">split</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::(anonymous)::num_threads_sharing" title='_cpuid4_leaf_eax::(anonymous struct)::num_threads_sharing' data-use='w' data-ref="_cpuid4_leaf_eax::(anonymous)::num_threads_sharing">num_threads_sharing</a> = <var>0</var>;</td></tr>
<tr><th id="285">285</th><td>	<a class="local col6 ref" href="#6eax" title='eax' data-ref="6eax">eax</a>-&gt;<a class="tu ref field" href="#_cpuid4_leaf_eax::split" title='_cpuid4_leaf_eax::split' data-use='m' data-ref="_cpuid4_leaf_eax::split">split</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::(anonymous)::num_cores_on_die" title='_cpuid4_leaf_eax::(anonymous struct)::num_cores_on_die' data-use='w' data-ref="_cpuid4_leaf_eax::(anonymous)::num_cores_on_die">num_cores_on_die</a> = <a class="macro" href="../../../../include/linux/percpu-defs.h.html#430" title="({ __this_cpu_preempt_check(&quot;read&quot;); ({ typeof(cpu_info.x86_max_cores) pscr_ret__; do { const void *__vpp_verify = (typeof((&amp;(cpu_info.x86_max_cores)) + 0))((void *)0); (void)__vpp_verify; } while (0); switch(sizeof(cpu_info.x86_max_cores)) { case 1: pscr_ret__ = ({ typeof(cpu_info.x86_max_cores) pfo_ret__; switch (sizeof(cpu_info.x86_max_cores)) { case 1: asm(&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_info.x86_max_cores)); break; case 2: asm(&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_info.x86_max_cores)); break; case 4: asm(&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_info.x86_max_cores)); break; case 8: asm(&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_info.x86_max_cores)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 2: pscr_ret__ = ({ typeof(cpu_info.x86_max_cores) pfo_ret__; switch (sizeof(cpu_info.x86_max_cores)) { case 1: asm(&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_info.x86_max_cores)); break; case 2: asm(&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_info.x86_max_cores)); break; case 4: asm(&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_info.x86_max_cores)); break; case 8: asm(&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_info.x86_max_cores)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 4: pscr_ret__ = ({ typeof(cpu_info.x86_max_cores) pfo_ret__; switch (sizeof(cpu_info.x86_max_cores)) { case 1: asm(&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_info.x86_max_cores)); break; case 2: asm(&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_info.x86_max_cores)); break; case 4: asm(&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_info.x86_max_cores)); break; case 8: asm(&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_info.x86_max_cores)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 8: pscr_ret__ = ({ typeof(cpu_info.x86_max_cores) pfo_ret__; switch (sizeof(cpu_info.x86_max_cores)) { case 1: asm(&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_info.x86_max_cores)); break; case 2: asm(&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_info.x86_max_cores)); break; case 4: asm(&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_info.x86_max_cores)); break; case 8: asm(&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_info.x86_max_cores)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; default: __bad_size_call_parameter(); break; } pscr_ret__; }); })" data-ref="_M/__this_cpu_read">__this_cpu_read</a>(<a class="ref" href="../../include/asm/processor.h.html#170" title='cpu_info' data-ref="cpu_info">cpu_info</a>.<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_max_cores" title='cpuinfo_x86::x86_max_cores' data-ref="cpuinfo_x86::x86_max_cores">x86_max_cores</a>) - <var>1</var>;</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>	<b>if</b> (<a class="local col2 ref" href="#12assoc" title='assoc' data-ref="12assoc">assoc</a> == <var>0xffff</var>)</td></tr>
<tr><th id="289">289</th><td>		<a class="local col6 ref" href="#6eax" title='eax' data-ref="6eax">eax</a>-&gt;<a class="tu ref field" href="#_cpuid4_leaf_eax::split" title='_cpuid4_leaf_eax::split' data-use='m' data-ref="_cpuid4_leaf_eax::split">split</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::(anonymous)::is_fully_associative" title='_cpuid4_leaf_eax::(anonymous struct)::is_fully_associative' data-use='w' data-ref="_cpuid4_leaf_eax::(anonymous)::is_fully_associative">is_fully_associative</a> = <var>1</var>;</td></tr>
<tr><th id="290">290</th><td>	<a class="local col7 ref" href="#7ebx" title='ebx' data-ref="7ebx">ebx</a>-&gt;<a class="tu ref field" href="#_cpuid4_leaf_ebx::split" title='_cpuid4_leaf_ebx::split' data-use='m' data-ref="_cpuid4_leaf_ebx::split">split</a>.<a class="tu ref field" href="#_cpuid4_leaf_ebx::(anonymous)::coherency_line_size" title='_cpuid4_leaf_ebx::(anonymous struct)::coherency_line_size' data-use='w' data-ref="_cpuid4_leaf_ebx::(anonymous)::coherency_line_size">coherency_line_size</a> = <a class="local col0 ref" href="#10line_size" title='line_size' data-ref="10line_size">line_size</a> - <var>1</var>;</td></tr>
<tr><th id="291">291</th><td>	<a class="local col7 ref" href="#7ebx" title='ebx' data-ref="7ebx">ebx</a>-&gt;<a class="tu ref field" href="#_cpuid4_leaf_ebx::split" title='_cpuid4_leaf_ebx::split' data-use='m' data-ref="_cpuid4_leaf_ebx::split">split</a>.<a class="tu ref field" href="#_cpuid4_leaf_ebx::(anonymous)::ways_of_associativity" title='_cpuid4_leaf_ebx::(anonymous struct)::ways_of_associativity' data-use='w' data-ref="_cpuid4_leaf_ebx::(anonymous)::ways_of_associativity">ways_of_associativity</a> = <a class="local col2 ref" href="#12assoc" title='assoc' data-ref="12assoc">assoc</a> - <var>1</var>;</td></tr>
<tr><th id="292">292</th><td>	<a class="local col7 ref" href="#7ebx" title='ebx' data-ref="7ebx">ebx</a>-&gt;<a class="tu ref field" href="#_cpuid4_leaf_ebx::split" title='_cpuid4_leaf_ebx::split' data-use='m' data-ref="_cpuid4_leaf_ebx::split">split</a>.<a class="tu ref field" href="#_cpuid4_leaf_ebx::(anonymous)::physical_line_partition" title='_cpuid4_leaf_ebx::(anonymous struct)::physical_line_partition' data-use='w' data-ref="_cpuid4_leaf_ebx::(anonymous)::physical_line_partition">physical_line_partition</a> = <a class="local col1 ref" href="#11lines_per_tag" title='lines_per_tag' data-ref="11lines_per_tag">lines_per_tag</a> - <var>1</var>;</td></tr>
<tr><th id="293">293</th><td>	<a class="local col8 ref" href="#8ecx" title='ecx' data-ref="8ecx">ecx</a>-&gt;<a class="tu ref field" href="#_cpuid4_leaf_ecx::split" title='_cpuid4_leaf_ecx::split' data-use='m' data-ref="_cpuid4_leaf_ecx::split">split</a>.<a class="tu ref field" href="#_cpuid4_leaf_ecx::(anonymous)::number_of_sets" title='_cpuid4_leaf_ecx::(anonymous struct)::number_of_sets' data-use='w' data-ref="_cpuid4_leaf_ecx::(anonymous)::number_of_sets">number_of_sets</a> = (<a class="local col3 ref" href="#13size_in_kb" title='size_in_kb' data-ref="13size_in_kb">size_in_kb</a> * <var>1024</var>) / <a class="local col0 ref" href="#10line_size" title='line_size' data-ref="10line_size">line_size</a> /</td></tr>
<tr><th id="294">294</th><td>		(<a class="local col7 ref" href="#7ebx" title='ebx' data-ref="7ebx">ebx</a>-&gt;<a class="tu ref field" href="#_cpuid4_leaf_ebx::split" title='_cpuid4_leaf_ebx::split' data-use='m' data-ref="_cpuid4_leaf_ebx::split">split</a>.<a class="tu ref field" href="#_cpuid4_leaf_ebx::(anonymous)::ways_of_associativity" title='_cpuid4_leaf_ebx::(anonymous struct)::ways_of_associativity' data-use='r' data-ref="_cpuid4_leaf_ebx::(anonymous)::ways_of_associativity">ways_of_associativity</a> + <var>1</var>) - <var>1</var>;</td></tr>
<tr><th id="295">295</th><td>}</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><u>#<span data-ppcond="297">if</span> defined(<a class="macro" href="../../../../include/generated/autoconf.h.html#1287" data-ref="_M/CONFIG_AMD_NB">CONFIG_AMD_NB</a>) &amp;&amp; defined(<a class="macro" href="../../../../include/generated/autoconf.h.html#1023" data-ref="_M/CONFIG_SYSFS">CONFIG_SYSFS</a>)</u></td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><i  data-doc="amd_calc_l3_indices">/*</i></td></tr>
<tr><th id="300">300</th><td><i  data-doc="amd_calc_l3_indices"> * L3 cache descriptors</i></td></tr>
<tr><th id="301">301</th><td><i  data-doc="amd_calc_l3_indices"> */</i></td></tr>
<tr><th id="302">302</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="amd_calc_l3_indices" title='amd_calc_l3_indices' data-type='void amd_calc_l3_indices(struct amd_northbridge * nb)' data-ref="amd_calc_l3_indices">amd_calc_l3_indices</dfn>(<b>struct</b> <a class="type" href="../../include/asm/amd_nb.h.html#amd_northbridge" title='amd_northbridge' data-ref="amd_northbridge">amd_northbridge</a> *<dfn class="local col9 decl" id="19nb" title='nb' data-type='struct amd_northbridge *' data-ref="19nb">nb</dfn>)</td></tr>
<tr><th id="303">303</th><td>{</td></tr>
<tr><th id="304">304</th><td>	<b>struct</b> <a class="type" href="../../include/asm/amd_nb.h.html#amd_l3_cache" title='amd_l3_cache' data-ref="amd_l3_cache">amd_l3_cache</a> *<dfn class="local col0 decl" id="20l3" title='l3' data-type='struct amd_l3_cache *' data-ref="20l3">l3</dfn> = &amp;<a class="local col9 ref" href="#19nb" title='nb' data-ref="19nb">nb</a>-&gt;<a class="ref field" href="../../include/asm/amd_nb.h.html#amd_northbridge::l3_cache" title='amd_northbridge::l3_cache' data-ref="amd_northbridge::l3_cache">l3_cache</a>;</td></tr>
<tr><th id="305">305</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col1 decl" id="21sc0" title='sc0' data-type='unsigned int' data-ref="21sc0">sc0</dfn>, <dfn class="local col2 decl" id="22sc1" title='sc1' data-type='unsigned int' data-ref="22sc1">sc1</dfn>, <dfn class="local col3 decl" id="23sc2" title='sc2' data-type='unsigned int' data-ref="23sc2">sc2</dfn>, <dfn class="local col4 decl" id="24sc3" title='sc3' data-type='unsigned int' data-ref="24sc3">sc3</dfn>;</td></tr>
<tr><th id="306">306</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col5 decl" id="25val" title='val' data-type='u32' data-ref="25val">val</dfn> = <var>0</var>;</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td>	<a class="ref fn" href="../../../../include/linux/pci.h.html#pci_read_config_dword" title='pci_read_config_dword' data-ref="pci_read_config_dword">pci_read_config_dword</a>(<a class="local col9 ref" href="#19nb" title='nb' data-ref="19nb">nb</a>-&gt;<a class="ref field" href="../../include/asm/amd_nb.h.html#amd_northbridge::misc" title='amd_northbridge::misc' data-ref="amd_northbridge::misc">misc</a>, <var>0x1C4</var>, &amp;<a class="local col5 ref" href="#25val" title='val' data-ref="25val">val</a>);</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>	<i>/* calculate subcache sizes */</i></td></tr>
<tr><th id="311">311</th><td>	<a class="local col0 ref" href="#20l3" title='l3' data-ref="20l3">l3</a>-&gt;<a class="ref field" href="../../include/asm/amd_nb.h.html#amd_l3_cache::subcaches" title='amd_l3_cache::subcaches' data-ref="amd_l3_cache::subcaches">subcaches</a>[<var>0</var>] = <a class="local col1 ref" href="#21sc0" title='sc0' data-ref="21sc0">sc0</a> = !(<a class="local col5 ref" href="#25val" title='val' data-ref="25val">val</a> &amp; <a class="macro" href="../../../../include/linux/bitops.h.html#7" title="(1UL &lt;&lt; (0))" data-ref="_M/BIT">BIT</a>(<var>0</var>));</td></tr>
<tr><th id="312">312</th><td>	<a class="local col0 ref" href="#20l3" title='l3' data-ref="20l3">l3</a>-&gt;<a class="ref field" href="../../include/asm/amd_nb.h.html#amd_l3_cache::subcaches" title='amd_l3_cache::subcaches' data-ref="amd_l3_cache::subcaches">subcaches</a>[<var>1</var>] = <a class="local col2 ref" href="#22sc1" title='sc1' data-ref="22sc1">sc1</a> = !(<a class="local col5 ref" href="#25val" title='val' data-ref="25val">val</a> &amp; <a class="macro" href="../../../../include/linux/bitops.h.html#7" title="(1UL &lt;&lt; (4))" data-ref="_M/BIT">BIT</a>(<var>4</var>));</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td>	<b>if</b> (<a class="ref" href="../../include/asm/processor.h.html#boot_cpu_data" title='boot_cpu_data' data-ref="boot_cpu_data">boot_cpu_data</a>.<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86" title='cpuinfo_x86::x86' data-ref="cpuinfo_x86::x86">x86</a> == <var>0x15</var>) {</td></tr>
<tr><th id="315">315</th><td>		<a class="local col0 ref" href="#20l3" title='l3' data-ref="20l3">l3</a>-&gt;<a class="ref field" href="../../include/asm/amd_nb.h.html#amd_l3_cache::subcaches" title='amd_l3_cache::subcaches' data-ref="amd_l3_cache::subcaches">subcaches</a>[<var>0</var>] = <a class="local col1 ref" href="#21sc0" title='sc0' data-ref="21sc0">sc0</a> += !(<a class="local col5 ref" href="#25val" title='val' data-ref="25val">val</a> &amp; <a class="macro" href="../../../../include/linux/bitops.h.html#7" title="(1UL &lt;&lt; (1))" data-ref="_M/BIT">BIT</a>(<var>1</var>));</td></tr>
<tr><th id="316">316</th><td>		<a class="local col0 ref" href="#20l3" title='l3' data-ref="20l3">l3</a>-&gt;<a class="ref field" href="../../include/asm/amd_nb.h.html#amd_l3_cache::subcaches" title='amd_l3_cache::subcaches' data-ref="amd_l3_cache::subcaches">subcaches</a>[<var>1</var>] = <a class="local col2 ref" href="#22sc1" title='sc1' data-ref="22sc1">sc1</a> += !(<a class="local col5 ref" href="#25val" title='val' data-ref="25val">val</a> &amp; <a class="macro" href="../../../../include/linux/bitops.h.html#7" title="(1UL &lt;&lt; (5))" data-ref="_M/BIT">BIT</a>(<var>5</var>));</td></tr>
<tr><th id="317">317</th><td>	}</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>	<a class="local col0 ref" href="#20l3" title='l3' data-ref="20l3">l3</a>-&gt;<a class="ref field" href="../../include/asm/amd_nb.h.html#amd_l3_cache::subcaches" title='amd_l3_cache::subcaches' data-ref="amd_l3_cache::subcaches">subcaches</a>[<var>2</var>] = <a class="local col3 ref" href="#23sc2" title='sc2' data-ref="23sc2">sc2</a> = !(<a class="local col5 ref" href="#25val" title='val' data-ref="25val">val</a> &amp; <a class="macro" href="../../../../include/linux/bitops.h.html#7" title="(1UL &lt;&lt; (8))" data-ref="_M/BIT">BIT</a>(<var>8</var>))  + !(<a class="local col5 ref" href="#25val" title='val' data-ref="25val">val</a> &amp; <a class="macro" href="../../../../include/linux/bitops.h.html#7" title="(1UL &lt;&lt; (9))" data-ref="_M/BIT">BIT</a>(<var>9</var>));</td></tr>
<tr><th id="320">320</th><td>	<a class="local col0 ref" href="#20l3" title='l3' data-ref="20l3">l3</a>-&gt;<a class="ref field" href="../../include/asm/amd_nb.h.html#amd_l3_cache::subcaches" title='amd_l3_cache::subcaches' data-ref="amd_l3_cache::subcaches">subcaches</a>[<var>3</var>] = <a class="local col4 ref" href="#24sc3" title='sc3' data-ref="24sc3">sc3</a> = !(<a class="local col5 ref" href="#25val" title='val' data-ref="25val">val</a> &amp; <a class="macro" href="../../../../include/linux/bitops.h.html#7" title="(1UL &lt;&lt; (12))" data-ref="_M/BIT">BIT</a>(<var>12</var>)) + !(<a class="local col5 ref" href="#25val" title='val' data-ref="25val">val</a> &amp; <a class="macro" href="../../../../include/linux/bitops.h.html#7" title="(1UL &lt;&lt; (13))" data-ref="_M/BIT">BIT</a>(<var>13</var>));</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>	<a class="local col0 ref" href="#20l3" title='l3' data-ref="20l3">l3</a>-&gt;<a class="ref field" href="../../include/asm/amd_nb.h.html#amd_l3_cache::indices" title='amd_l3_cache::indices' data-ref="amd_l3_cache::indices">indices</a> = (<a class="macro" href="../../../../include/linux/kernel.h.html#815" title="({ typeof(({ typeof((typeof(sc0))({ typeof(sc0) __UNIQUE_ID_max1_57 = (sc0); typeof(sc1) __UNIQUE_ID_max2_58 = (sc1); (void) (&amp;__UNIQUE_ID_max1_57 == &amp;__UNIQUE_ID_max2_58); __UNIQUE_ID_max1_57 &gt; __UNIQUE_ID_max2_58 ? __UNIQUE_ID_max1_57 : __UNIQUE_ID_max2_58; })) __UNIQUE_ID_max1_59 = ((typeof(sc0))({ typeof(sc0) __UNIQUE_ID_max1_57 = (sc0); typeof(sc1) __UNIQUE_ID_max2_58 = (sc1); (void) (&amp;__UNIQUE_ID_max1_57 == &amp;__UNIQUE_ID_max2_58); __UNIQUE_ID_max1_57 &gt; __UNIQUE_ID_max2_58 ? __UNIQUE_ID_max1_57 : __UNIQUE_ID_max2_58; })); typeof(sc2) __UNIQUE_ID_max2_60 = (sc2); (void) (&amp;__UNIQUE_ID_max1_59 == &amp;__UNIQUE_ID_max2_60); __UNIQUE_ID_max1_59 &gt; __UNIQUE_ID_max2_60 ? __UNIQUE_ID_max1_59 : __UNIQUE_ID_max2_60; })) __UNIQUE_ID_max1_61 = (({ typeof((typeof(sc0))({ typeof(sc0) __UNIQUE_ID_max1_57 = (sc0); typeof(sc1) __UNIQUE_ID_max2_58 = (sc1); (void) (&amp;__UNIQUE_ID_max1_57 == &amp;__UNIQUE_ID_max2_58); __UNIQUE_ID_max1_57 &gt; __UNIQUE_ID_max2_58 ? __UNIQUE_ID_max1_57 : __UNIQUE_ID_max2_58; })) __UNIQUE_ID_max1_59 = ((typeof(sc0))({ typeof(sc0) __UNIQUE_ID_max1_57 = (sc0); typeof(sc1) __UNIQUE_ID_max2_58 = (sc1); (void) (&amp;__UNIQUE_ID_max1_57 == &amp;__UNIQUE_ID_max2_58); __UNIQUE_ID_max1_57 &gt; __UNIQUE_ID_max2_58 ? __UNIQUE_ID_max1_57 : __UNIQUE_ID_max2_58; })); typeof(sc2) __UNIQUE_ID_max2_60 = (sc2); (void) (&amp;__UNIQUE_ID_max1_59 == &amp;__UNIQUE_ID_max2_60); __UNIQUE_ID_max1_59 &gt; __UNIQUE_ID_max2_60 ? __UNIQUE_ID_max1_59 : __UNIQUE_ID_max2_60; })); typeof(sc3) __UNIQUE_ID_max2_62 = (sc3); (void) (&amp;__UNIQUE_ID_max1_61 == &amp;__UNIQUE_ID_max2_62); __UNIQUE_ID_max1_61 &gt; __UNIQUE_ID_max2_62 ? __UNIQUE_ID_max1_61 : __UNIQUE_ID_max2_62; })" data-ref="_M/max">max</a>(<a class="macro" href="../../../../include/linux/kernel.h.html#834" title="({ typeof((typeof(sc0))({ typeof(sc0) __UNIQUE_ID_max1_63 = (sc0); typeof(sc1) __UNIQUE_ID_max2_64 = (sc1); (void) (&amp;__UNIQUE_ID_max1_63 == &amp;__UNIQUE_ID_max2_64); __UNIQUE_ID_max1_63 &gt; __UNIQUE_ID_max2_64 ? __UNIQUE_ID_max1_63 : __UNIQUE_ID_max2_64; })) __UNIQUE_ID_max1_65 = ((typeof(sc0))({ typeof(sc0) __UNIQUE_ID_max1_63 = (sc0); typeof(sc1) __UNIQUE_ID_max2_64 = (sc1); (void) (&amp;__UNIQUE_ID_max1_63 == &amp;__UNIQUE_ID_max2_64); __UNIQUE_ID_max1_63 &gt; __UNIQUE_ID_max2_64 ? __UNIQUE_ID_max1_63 : __UNIQUE_ID_max2_64; })); typeof(sc2) __UNIQUE_ID_max2_66 = (sc2); (void) (&amp;__UNIQUE_ID_max1_65 == &amp;__UNIQUE_ID_max2_66); __UNIQUE_ID_max1_65 &gt; __UNIQUE_ID_max2_66 ? __UNIQUE_ID_max1_65 : __UNIQUE_ID_max2_66; })" data-ref="_M/max3">max3</a>(<a class="local col1 ref" href="#21sc0" title='sc0' data-ref="21sc0">sc0</a>, <a class="local col2 ref" href="#22sc1" title='sc1' data-ref="22sc1">sc1</a>, <a class="local col3 ref" href="#23sc2" title='sc2' data-ref="23sc2">sc2</a>), <a class="local col4 ref" href="#24sc3" title='sc3' data-ref="24sc3">sc3</a>) &lt;&lt; <var>10</var>) - <var>1</var>;</td></tr>
<tr><th id="323">323</th><td>}</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td><i  data-doc="amd_get_l3_disable_slot">/*</i></td></tr>
<tr><th id="326">326</th><td><i  data-doc="amd_get_l3_disable_slot"> * check whether a slot used for disabling an L3 index is occupied.</i></td></tr>
<tr><th id="327">327</th><td><i  data-doc="amd_get_l3_disable_slot"> * @l3: L3 cache descriptor</i></td></tr>
<tr><th id="328">328</th><td><i  data-doc="amd_get_l3_disable_slot"> * @slot: slot number (0..1)</i></td></tr>
<tr><th id="329">329</th><td><i  data-doc="amd_get_l3_disable_slot"> *</i></td></tr>
<tr><th id="330">330</th><td><i  data-doc="amd_get_l3_disable_slot"> * @returns: the disabled index if used or negative value if slot free.</i></td></tr>
<tr><th id="331">331</th><td><i  data-doc="amd_get_l3_disable_slot"> */</i></td></tr>
<tr><th id="332">332</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="amd_get_l3_disable_slot" title='amd_get_l3_disable_slot' data-type='int amd_get_l3_disable_slot(struct amd_northbridge * nb, unsigned int slot)' data-ref="amd_get_l3_disable_slot">amd_get_l3_disable_slot</dfn>(<b>struct</b> <a class="type" href="../../include/asm/amd_nb.h.html#amd_northbridge" title='amd_northbridge' data-ref="amd_northbridge">amd_northbridge</a> *<dfn class="local col6 decl" id="26nb" title='nb' data-type='struct amd_northbridge *' data-ref="26nb">nb</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="27slot" title='slot' data-type='unsigned int' data-ref="27slot">slot</dfn>)</td></tr>
<tr><th id="333">333</th><td>{</td></tr>
<tr><th id="334">334</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col8 decl" id="28reg" title='reg' data-type='unsigned int' data-ref="28reg">reg</dfn> = <var>0</var>;</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>	<a class="ref fn" href="../../../../include/linux/pci.h.html#pci_read_config_dword" title='pci_read_config_dword' data-ref="pci_read_config_dword">pci_read_config_dword</a>(<a class="local col6 ref" href="#26nb" title='nb' data-ref="26nb">nb</a>-&gt;<a class="ref field" href="../../include/asm/amd_nb.h.html#amd_northbridge::misc" title='amd_northbridge::misc' data-ref="amd_northbridge::misc">misc</a>, <var>0x1BC</var> + <a class="local col7 ref" href="#27slot" title='slot' data-ref="27slot">slot</a> * <var>4</var>, &amp;<a class="local col8 ref" href="#28reg" title='reg' data-ref="28reg">reg</a>);</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td>	<i>/* check whether this slot is activated already */</i></td></tr>
<tr><th id="339">339</th><td>	<b>if</b> (<a class="local col8 ref" href="#28reg" title='reg' data-ref="28reg">reg</a> &amp; (<var>3UL</var> &lt;&lt; <var>30</var>))</td></tr>
<tr><th id="340">340</th><td>		<b>return</b> <a class="local col8 ref" href="#28reg" title='reg' data-ref="28reg">reg</a> &amp; <var>0xfff</var>;</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>	<b>return</b> -<var>1</var>;</td></tr>
<tr><th id="343">343</th><td>}</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#ssize_t" title='ssize_t' data-type='__kernel_ssize_t' data-ref="ssize_t">ssize_t</a> <dfn class="tu decl def fn" id="show_cache_disable" title='show_cache_disable' data-type='ssize_t show_cache_disable(struct cacheinfo * this_leaf, char * buf, unsigned int slot)' data-ref="show_cache_disable">show_cache_disable</dfn>(<b>struct</b> <a class="type" href="../../../../include/linux/cacheinfo.h.html#cacheinfo" title='cacheinfo' data-ref="cacheinfo">cacheinfo</a> *<dfn class="local col9 decl" id="29this_leaf" title='this_leaf' data-type='struct cacheinfo *' data-ref="29this_leaf">this_leaf</dfn>, <em>char</em> *<dfn class="local col0 decl" id="30buf" title='buf' data-type='char *' data-ref="30buf">buf</dfn>,</td></tr>
<tr><th id="346">346</th><td>				  <em>unsigned</em> <em>int</em> <dfn class="local col1 decl" id="31slot" title='slot' data-type='unsigned int' data-ref="31slot">slot</dfn>)</td></tr>
<tr><th id="347">347</th><td>{</td></tr>
<tr><th id="348">348</th><td>	<em>int</em> <dfn class="local col2 decl" id="32index" title='index' data-type='int' data-ref="32index">index</dfn>;</td></tr>
<tr><th id="349">349</th><td>	<b>struct</b> <a class="type" href="../../include/asm/amd_nb.h.html#amd_northbridge" title='amd_northbridge' data-ref="amd_northbridge">amd_northbridge</a> *<dfn class="local col3 decl" id="33nb" title='nb' data-type='struct amd_northbridge *' data-ref="33nb">nb</dfn> = <a class="local col9 ref" href="#29this_leaf" title='this_leaf' data-ref="29this_leaf">this_leaf</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cacheinfo::priv" title='cacheinfo::priv' data-ref="cacheinfo::priv">priv</a>;</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td>	<a class="local col2 ref" href="#32index" title='index' data-ref="32index">index</a> = <a class="tu ref fn" href="#amd_get_l3_disable_slot" title='amd_get_l3_disable_slot' data-use='c' data-ref="amd_get_l3_disable_slot">amd_get_l3_disable_slot</a>(<a class="local col3 ref" href="#33nb" title='nb' data-ref="33nb">nb</a>, <a class="local col1 ref" href="#31slot" title='slot' data-ref="31slot">slot</a>);</td></tr>
<tr><th id="352">352</th><td>	<b>if</b> (<a class="local col2 ref" href="#32index" title='index' data-ref="32index">index</a> &gt;= <var>0</var>)</td></tr>
<tr><th id="353">353</th><td>		<b>return</b> <a class="ref fn" href="../../../../include/linux/kernel.h.html#sprintf" title='sprintf' data-ref="sprintf">sprintf</a>(<a class="local col0 ref" href="#30buf" title='buf' data-ref="30buf">buf</a>, <q>"%d\n"</q>, <a class="local col2 ref" href="#32index" title='index' data-ref="32index">index</a>);</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td>	<b>return</b> <a class="ref fn" href="../../../../include/linux/kernel.h.html#sprintf" title='sprintf' data-ref="sprintf">sprintf</a>(<a class="local col0 ref" href="#30buf" title='buf' data-ref="30buf">buf</a>, <q>"FREE\n"</q>);</td></tr>
<tr><th id="356">356</th><td>}</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/SHOW_CACHE_DISABLE" data-ref="_M/SHOW_CACHE_DISABLE">SHOW_CACHE_DISABLE</dfn>(slot)					\</u></td></tr>
<tr><th id="359">359</th><td><u>static <a class="typedef" href="../../../../include/linux/types.h.html#ssize_t" title='ssize_t' data-type='__kernel_ssize_t' data-ref="ssize_t">ssize_t</a>								\</u></td></tr>
<tr><th id="360">360</th><td><u>cache_disable_##slot##_show(struct <a class="type" href="../../../../include/linux/device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col4 decl" id="34dev" title='dev' data-type='struct device *' data-ref="34dev"><dfn class="local col8 decl" id="38dev" title='dev' data-type='struct device *' data-ref="38dev">dev</dfn></dfn>,				\</u></td></tr>
<tr><th id="361">361</th><td><u>			    struct <a class="type" href="../../../../include/linux/device.h.html#device_attribute" title='device_attribute' data-ref="device_attribute">device_attribute</a> *<dfn class="local col5 decl" id="35attr" title='attr' data-type='struct device_attribute *' data-ref="35attr"><dfn class="local col9 decl" id="39attr" title='attr' data-type='struct device_attribute *' data-ref="39attr">attr</dfn></dfn>, char *<dfn class="local col6 decl" id="36buf" title='buf' data-type='char *' data-ref="36buf"><dfn class="local col0 decl" id="40buf" title='buf' data-type='char *' data-ref="40buf">buf</dfn></dfn>)	\</u></td></tr>
<tr><th id="362">362</th><td><u>{									\</u></td></tr>
<tr><th id="363">363</th><td><u>	struct <a class="type" href="../../../../include/linux/cacheinfo.h.html#cacheinfo" title='cacheinfo' data-ref="cacheinfo">cacheinfo</a> *<dfn class="local col7 decl" id="37this_leaf" title='this_leaf' data-type='struct cacheinfo *' data-ref="37this_leaf"><dfn class="local col1 decl" id="41this_leaf" title='this_leaf' data-type='struct cacheinfo *' data-ref="41this_leaf">this_leaf</dfn></dfn> = <a class="ref fn" href="../../../../include/linux/device.h.html#dev_get_drvdata" title='dev_get_drvdata' data-ref="dev_get_drvdata">dev_get_drvdata</a>(<a class="local col4 ref" href="#366" title='dev' data-ref="34dev"><a class="local col8 ref" href="#367" title='dev' data-ref="38dev">dev</a></a>);		\</u></td></tr>
<tr><th id="364">364</th><td><u>	return <a class="tu ref fn" href="#show_cache_disable" title='show_cache_disable' data-use='c' data-ref="show_cache_disable">show_cache_disable</a>(<a class="local col7 ref" href="#366" title='this_leaf' data-ref="37this_leaf"><a class="local col1 ref" href="#367" title='this_leaf' data-ref="41this_leaf">this_leaf</a></a>, <a class="local col6 ref" href="#366" title='buf' data-ref="36buf"><a class="local col0 ref" href="#367" title='buf' data-ref="40buf">buf</a></a>, slot);		\</u></td></tr>
<tr><th id="365">365</th><td><u>}</u></td></tr>
<tr><th id="366">366</th><td><a class="macro" href="#358" title="static ssize_t cache_disable_0_show(struct device *dev, struct device_attribute *attr, char *buf) { struct cacheinfo *this_leaf = dev_get_drvdata(dev); return show_cache_disable(this_leaf, buf, 0); }" data-ref="_M/SHOW_CACHE_DISABLE">SHOW_CACHE_DISABLE</a>(<var>0</var>)</td></tr>
<tr><th id="367">367</th><td><a class="macro" href="#358" title="static ssize_t cache_disable_1_show(struct device *dev, struct device_attribute *attr, char *buf) { struct cacheinfo *this_leaf = dev_get_drvdata(dev); return show_cache_disable(this_leaf, buf, 1); }" data-ref="_M/SHOW_CACHE_DISABLE">SHOW_CACHE_DISABLE</a>(<var>1</var>)</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="amd_l3_disable_index" title='amd_l3_disable_index' data-type='void amd_l3_disable_index(struct amd_northbridge * nb, int cpu, unsigned int slot, unsigned long idx)' data-ref="amd_l3_disable_index">amd_l3_disable_index</dfn>(<b>struct</b> <a class="type" href="../../include/asm/amd_nb.h.html#amd_northbridge" title='amd_northbridge' data-ref="amd_northbridge">amd_northbridge</a> *<dfn class="local col2 decl" id="42nb" title='nb' data-type='struct amd_northbridge *' data-ref="42nb">nb</dfn>, <em>int</em> <dfn class="local col3 decl" id="43cpu" title='cpu' data-type='int' data-ref="43cpu">cpu</dfn>,</td></tr>
<tr><th id="370">370</th><td>				 <em>unsigned</em> <dfn class="local col4 decl" id="44slot" title='slot' data-type='unsigned int' data-ref="44slot">slot</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col5 decl" id="45idx" title='idx' data-type='unsigned long' data-ref="45idx">idx</dfn>)</td></tr>
<tr><th id="371">371</th><td>{</td></tr>
<tr><th id="372">372</th><td>	<em>int</em> <dfn class="local col6 decl" id="46i" title='i' data-type='int' data-ref="46i">i</dfn>;</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>	<a class="local col5 ref" href="#45idx" title='idx' data-ref="45idx">idx</a> |= <a class="macro" href="../../../../include/linux/bitops.h.html#7" title="(1UL &lt;&lt; (30))" data-ref="_M/BIT">BIT</a>(<var>30</var>);</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>	<i>/*</i></td></tr>
<tr><th id="377">377</th><td><i>	 *  disable index in all 4 subcaches</i></td></tr>
<tr><th id="378">378</th><td><i>	 */</i></td></tr>
<tr><th id="379">379</th><td>	<b>for</b> (<a class="local col6 ref" href="#46i" title='i' data-ref="46i">i</a> = <var>0</var>; <a class="local col6 ref" href="#46i" title='i' data-ref="46i">i</a> &lt; <var>4</var>; <a class="local col6 ref" href="#46i" title='i' data-ref="46i">i</a>++) {</td></tr>
<tr><th id="380">380</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl" id="47reg" title='reg' data-type='u32' data-ref="47reg">reg</dfn> = <a class="local col5 ref" href="#45idx" title='idx' data-ref="45idx">idx</a> | (<a class="local col6 ref" href="#46i" title='i' data-ref="46i">i</a> &lt;&lt; <var>20</var>);</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td>		<b>if</b> (!<a class="local col2 ref" href="#42nb" title='nb' data-ref="42nb">nb</a>-&gt;<a class="ref field" href="../../include/asm/amd_nb.h.html#amd_northbridge::l3_cache" title='amd_northbridge::l3_cache' data-ref="amd_northbridge::l3_cache">l3_cache</a>.<a class="ref field" href="../../include/asm/amd_nb.h.html#amd_l3_cache::subcaches" title='amd_l3_cache::subcaches' data-ref="amd_l3_cache::subcaches">subcaches</a>[<a class="local col6 ref" href="#46i" title='i' data-ref="46i">i</a>])</td></tr>
<tr><th id="383">383</th><td>			<b>continue</b>;</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>		<a class="ref fn" href="../../../../include/linux/pci.h.html#pci_write_config_dword" title='pci_write_config_dword' data-ref="pci_write_config_dword">pci_write_config_dword</a>(<a class="local col2 ref" href="#42nb" title='nb' data-ref="42nb">nb</a>-&gt;<a class="ref field" href="../../include/asm/amd_nb.h.html#amd_northbridge::misc" title='amd_northbridge::misc' data-ref="amd_northbridge::misc">misc</a>, <var>0x1BC</var> + <a class="local col4 ref" href="#44slot" title='slot' data-ref="44slot">slot</a> * <var>4</var>, <a class="local col7 ref" href="#47reg" title='reg' data-ref="47reg">reg</a>);</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>		<i>/*</i></td></tr>
<tr><th id="388">388</th><td><i>		 * We need to WBINVD on a core on the node containing the L3</i></td></tr>
<tr><th id="389">389</th><td><i>		 * cache which indices we disable therefore a simple wbinvd()</i></td></tr>
<tr><th id="390">390</th><td><i>		 * is not sufficient.</i></td></tr>
<tr><th id="391">391</th><td><i>		 */</i></td></tr>
<tr><th id="392">392</th><td>		<a class="ref fn" href="../../include/asm/smp.h.html#wbinvd_on_cpu" title='wbinvd_on_cpu' data-ref="wbinvd_on_cpu">wbinvd_on_cpu</a>(<a class="local col3 ref" href="#43cpu" title='cpu' data-ref="43cpu">cpu</a>);</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>		<a class="local col7 ref" href="#47reg" title='reg' data-ref="47reg">reg</a> |= <a class="macro" href="../../../../include/linux/bitops.h.html#7" title="(1UL &lt;&lt; (31))" data-ref="_M/BIT">BIT</a>(<var>31</var>);</td></tr>
<tr><th id="395">395</th><td>		<a class="ref fn" href="../../../../include/linux/pci.h.html#pci_write_config_dword" title='pci_write_config_dword' data-ref="pci_write_config_dword">pci_write_config_dword</a>(<a class="local col2 ref" href="#42nb" title='nb' data-ref="42nb">nb</a>-&gt;<a class="ref field" href="../../include/asm/amd_nb.h.html#amd_northbridge::misc" title='amd_northbridge::misc' data-ref="amd_northbridge::misc">misc</a>, <var>0x1BC</var> + <a class="local col4 ref" href="#44slot" title='slot' data-ref="44slot">slot</a> * <var>4</var>, <a class="local col7 ref" href="#47reg" title='reg' data-ref="47reg">reg</a>);</td></tr>
<tr><th id="396">396</th><td>	}</td></tr>
<tr><th id="397">397</th><td>}</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td><i  data-doc="amd_set_l3_disable_slot">/*</i></td></tr>
<tr><th id="400">400</th><td><i  data-doc="amd_set_l3_disable_slot"> * disable a L3 cache index by using a disable-slot</i></td></tr>
<tr><th id="401">401</th><td><i  data-doc="amd_set_l3_disable_slot"> *</i></td></tr>
<tr><th id="402">402</th><td><i  data-doc="amd_set_l3_disable_slot"> * @l3:    L3 cache descriptor</i></td></tr>
<tr><th id="403">403</th><td><i  data-doc="amd_set_l3_disable_slot"> * @cpu:   A CPU on the node containing the L3 cache</i></td></tr>
<tr><th id="404">404</th><td><i  data-doc="amd_set_l3_disable_slot"> * @slot:  slot number (0..1)</i></td></tr>
<tr><th id="405">405</th><td><i  data-doc="amd_set_l3_disable_slot"> * @index: index to disable</i></td></tr>
<tr><th id="406">406</th><td><i  data-doc="amd_set_l3_disable_slot"> *</i></td></tr>
<tr><th id="407">407</th><td><i  data-doc="amd_set_l3_disable_slot"> * @return: 0 on success, error status on failure</i></td></tr>
<tr><th id="408">408</th><td><i  data-doc="amd_set_l3_disable_slot"> */</i></td></tr>
<tr><th id="409">409</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="amd_set_l3_disable_slot" title='amd_set_l3_disable_slot' data-type='int amd_set_l3_disable_slot(struct amd_northbridge * nb, int cpu, unsigned int slot, unsigned long index)' data-ref="amd_set_l3_disable_slot">amd_set_l3_disable_slot</dfn>(<b>struct</b> <a class="type" href="../../include/asm/amd_nb.h.html#amd_northbridge" title='amd_northbridge' data-ref="amd_northbridge">amd_northbridge</a> *<dfn class="local col8 decl" id="48nb" title='nb' data-type='struct amd_northbridge *' data-ref="48nb">nb</dfn>, <em>int</em> <dfn class="local col9 decl" id="49cpu" title='cpu' data-type='int' data-ref="49cpu">cpu</dfn>,</td></tr>
<tr><th id="410">410</th><td>			    <em>unsigned</em> <dfn class="local col0 decl" id="50slot" title='slot' data-type='unsigned int' data-ref="50slot">slot</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col1 decl" id="51index" title='index' data-type='unsigned long' data-ref="51index">index</dfn>)</td></tr>
<tr><th id="411">411</th><td>{</td></tr>
<tr><th id="412">412</th><td>	<em>int</em> <dfn class="local col2 decl" id="52ret" title='ret' data-type='int' data-ref="52ret">ret</dfn> = <var>0</var>;</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>	<i>/*  check if @slot is already used or the index is already disabled */</i></td></tr>
<tr><th id="415">415</th><td>	<a class="local col2 ref" href="#52ret" title='ret' data-ref="52ret">ret</a> = <a class="tu ref fn" href="#amd_get_l3_disable_slot" title='amd_get_l3_disable_slot' data-use='c' data-ref="amd_get_l3_disable_slot">amd_get_l3_disable_slot</a>(<a class="local col8 ref" href="#48nb" title='nb' data-ref="48nb">nb</a>, <a class="local col0 ref" href="#50slot" title='slot' data-ref="50slot">slot</a>);</td></tr>
<tr><th id="416">416</th><td>	<b>if</b> (<a class="local col2 ref" href="#52ret" title='ret' data-ref="52ret">ret</a> &gt;= <var>0</var>)</td></tr>
<tr><th id="417">417</th><td>		<b>return</b> -<a class="macro" href="../../../../include/uapi/asm-generic/errno-base.h.html#21" title="17" data-ref="_M/EEXIST">EEXIST</a>;</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>	<b>if</b> (<a class="local col1 ref" href="#51index" title='index' data-ref="51index">index</a> &gt; <a class="local col8 ref" href="#48nb" title='nb' data-ref="48nb">nb</a>-&gt;<a class="ref field" href="../../include/asm/amd_nb.h.html#amd_northbridge::l3_cache" title='amd_northbridge::l3_cache' data-ref="amd_northbridge::l3_cache">l3_cache</a>.<a class="ref field" href="../../include/asm/amd_nb.h.html#amd_l3_cache::indices" title='amd_l3_cache::indices' data-ref="amd_l3_cache::indices">indices</a>)</td></tr>
<tr><th id="420">420</th><td>		<b>return</b> -<a class="macro" href="../../../../include/uapi/asm-generic/errno-base.h.html#26" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>	<i>/* check whether the other slot has disabled the same index already */</i></td></tr>
<tr><th id="423">423</th><td>	<b>if</b> (<a class="local col1 ref" href="#51index" title='index' data-ref="51index">index</a> == <a class="tu ref fn" href="#amd_get_l3_disable_slot" title='amd_get_l3_disable_slot' data-use='c' data-ref="amd_get_l3_disable_slot">amd_get_l3_disable_slot</a>(<a class="local col8 ref" href="#48nb" title='nb' data-ref="48nb">nb</a>, !<a class="local col0 ref" href="#50slot" title='slot' data-ref="50slot">slot</a>))</td></tr>
<tr><th id="424">424</th><td>		<b>return</b> -<a class="macro" href="../../../../include/uapi/asm-generic/errno-base.h.html#21" title="17" data-ref="_M/EEXIST">EEXIST</a>;</td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td>	<a class="tu ref fn" href="#amd_l3_disable_index" title='amd_l3_disable_index' data-use='c' data-ref="amd_l3_disable_index">amd_l3_disable_index</a>(<a class="local col8 ref" href="#48nb" title='nb' data-ref="48nb">nb</a>, <a class="local col9 ref" href="#49cpu" title='cpu' data-ref="49cpu">cpu</a>, <a class="local col0 ref" href="#50slot" title='slot' data-ref="50slot">slot</a>, <a class="local col1 ref" href="#51index" title='index' data-ref="51index">index</a>);</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="429">429</th><td>}</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#ssize_t" title='ssize_t' data-type='__kernel_ssize_t' data-ref="ssize_t">ssize_t</a> <dfn class="tu decl def fn" id="store_cache_disable" title='store_cache_disable' data-type='ssize_t store_cache_disable(struct cacheinfo * this_leaf, const char * buf, size_t count, unsigned int slot)' data-ref="store_cache_disable">store_cache_disable</dfn>(<b>struct</b> <a class="type" href="../../../../include/linux/cacheinfo.h.html#cacheinfo" title='cacheinfo' data-ref="cacheinfo">cacheinfo</a> *<dfn class="local col3 decl" id="53this_leaf" title='this_leaf' data-type='struct cacheinfo *' data-ref="53this_leaf">this_leaf</dfn>,</td></tr>
<tr><th id="432">432</th><td>				   <em>const</em> <em>char</em> *<dfn class="local col4 decl" id="54buf" title='buf' data-type='const char *' data-ref="54buf">buf</dfn>, <a class="typedef" href="../../../../include/linux/types.h.html#size_t" title='size_t' data-type='__kernel_size_t' data-ref="size_t">size_t</a> <dfn class="local col5 decl" id="55count" title='count' data-type='size_t' data-ref="55count">count</dfn>,</td></tr>
<tr><th id="433">433</th><td>				   <em>unsigned</em> <em>int</em> <dfn class="local col6 decl" id="56slot" title='slot' data-type='unsigned int' data-ref="56slot">slot</dfn>)</td></tr>
<tr><th id="434">434</th><td>{</td></tr>
<tr><th id="435">435</th><td>	<em>unsigned</em> <em>long</em> <dfn class="local col7 decl" id="57val" title='val' data-type='unsigned long' data-ref="57val">val</dfn> = <var>0</var>;</td></tr>
<tr><th id="436">436</th><td>	<em>int</em> <dfn class="local col8 decl" id="58cpu" title='cpu' data-type='int' data-ref="58cpu">cpu</dfn>, <dfn class="local col9 decl" id="59err" title='err' data-type='int' data-ref="59err">err</dfn> = <var>0</var>;</td></tr>
<tr><th id="437">437</th><td>	<b>struct</b> <a class="type" href="../../include/asm/amd_nb.h.html#amd_northbridge" title='amd_northbridge' data-ref="amd_northbridge">amd_northbridge</a> *<dfn class="local col0 decl" id="60nb" title='nb' data-type='struct amd_northbridge *' data-ref="60nb">nb</dfn> = <a class="local col3 ref" href="#53this_leaf" title='this_leaf' data-ref="53this_leaf">this_leaf</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cacheinfo::priv" title='cacheinfo::priv' data-ref="cacheinfo::priv">priv</a>;</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>	<b>if</b> (!<a class="ref fn" href="../../../../include/linux/capability.h.html#capable" title='capable' data-ref="capable">capable</a>(<a class="macro" href="../../../../include/uapi/linux/capability.h.html#278" title="21" data-ref="_M/CAP_SYS_ADMIN">CAP_SYS_ADMIN</a>))</td></tr>
<tr><th id="440">440</th><td>		<b>return</b> -<a class="macro" href="../../../../include/uapi/asm-generic/errno-base.h.html#5" title="1" data-ref="_M/EPERM">EPERM</a>;</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td>	<a class="local col8 ref" href="#58cpu" title='cpu' data-ref="58cpu">cpu</a> = <a class="ref fn" href="../../../../include/linux/cpumask.h.html#cpumask_first" title='cpumask_first' data-ref="cpumask_first">cpumask_first</a>(&amp;<a class="local col3 ref" href="#53this_leaf" title='this_leaf' data-ref="53this_leaf">this_leaf</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cacheinfo::shared_cpu_map" title='cacheinfo::shared_cpu_map' data-ref="cacheinfo::shared_cpu_map">shared_cpu_map</a>);</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>	<b>if</b> (<a class="ref fn" href="../../../../include/linux/kernel.h.html#kstrtoul" title='kstrtoul' data-ref="kstrtoul">kstrtoul</a>(<a class="local col4 ref" href="#54buf" title='buf' data-ref="54buf">buf</a>, <var>10</var>, &amp;<a class="local col7 ref" href="#57val" title='val' data-ref="57val">val</a>) &lt; <var>0</var>)</td></tr>
<tr><th id="445">445</th><td>		<b>return</b> -<a class="macro" href="../../../../include/uapi/asm-generic/errno-base.h.html#26" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>	<a class="local col9 ref" href="#59err" title='err' data-ref="59err">err</a> = <a class="tu ref fn" href="#amd_set_l3_disable_slot" title='amd_set_l3_disable_slot' data-use='c' data-ref="amd_set_l3_disable_slot">amd_set_l3_disable_slot</a>(<a class="local col0 ref" href="#60nb" title='nb' data-ref="60nb">nb</a>, <a class="local col8 ref" href="#58cpu" title='cpu' data-ref="58cpu">cpu</a>, <a class="local col6 ref" href="#56slot" title='slot' data-ref="56slot">slot</a>, <a class="local col7 ref" href="#57val" title='val' data-ref="57val">val</a>);</td></tr>
<tr><th id="448">448</th><td>	<b>if</b> (<a class="local col9 ref" href="#59err" title='err' data-ref="59err">err</a>) {</td></tr>
<tr><th id="449">449</th><td>		<b>if</b> (<a class="local col9 ref" href="#59err" title='err' data-ref="59err">err</a> == -<a class="macro" href="../../../../include/uapi/asm-generic/errno-base.h.html#21" title="17" data-ref="_M/EEXIST">EEXIST</a>)</td></tr>
<tr><th id="450">450</th><td>			<a class="macro" href="../../../../include/linux/printk.h.html#305" title="pr_warning" data-ref="_M/pr_warn">pr_warn</a>(<q>"L3 slot %d in use/index already disabled!\n"</q>,</td></tr>
<tr><th id="451">451</th><td>				   <a class="local col6 ref" href="#56slot" title='slot' data-ref="56slot">slot</a>);</td></tr>
<tr><th id="452">452</th><td>		<b>return</b> <a class="local col9 ref" href="#59err" title='err' data-ref="59err">err</a>;</td></tr>
<tr><th id="453">453</th><td>	}</td></tr>
<tr><th id="454">454</th><td>	<b>return</b> <a class="local col5 ref" href="#55count" title='count' data-ref="55count">count</a>;</td></tr>
<tr><th id="455">455</th><td>}</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/STORE_CACHE_DISABLE" data-ref="_M/STORE_CACHE_DISABLE">STORE_CACHE_DISABLE</dfn>(slot)					\</u></td></tr>
<tr><th id="458">458</th><td><u>static <a class="typedef" href="../../../../include/linux/types.h.html#ssize_t" title='ssize_t' data-type='__kernel_ssize_t' data-ref="ssize_t">ssize_t</a>								\</u></td></tr>
<tr><th id="459">459</th><td><u>cache_disable_##slot##_store(struct <a class="type" href="../../../../include/linux/device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col1 decl" id="61dev" title='dev' data-type='struct device *' data-ref="61dev"><dfn class="local col6 decl" id="66dev" title='dev' data-type='struct device *' data-ref="66dev">dev</dfn></dfn>,			\</u></td></tr>
<tr><th id="460">460</th><td><u>			     struct <a class="type" href="../../../../include/linux/device.h.html#device_attribute" title='device_attribute' data-ref="device_attribute">device_attribute</a> *<dfn class="local col2 decl" id="62attr" title='attr' data-type='struct device_attribute *' data-ref="62attr"><dfn class="local col7 decl" id="67attr" title='attr' data-type='struct device_attribute *' data-ref="67attr">attr</dfn></dfn>,		\</u></td></tr>
<tr><th id="461">461</th><td><u>			     const char *<dfn class="local col3 decl" id="63buf" title='buf' data-type='const char *' data-ref="63buf"><dfn class="local col8 decl" id="68buf" title='buf' data-type='const char *' data-ref="68buf">buf</dfn></dfn>, <a class="typedef" href="../../../../include/linux/types.h.html#size_t" title='size_t' data-type='__kernel_size_t' data-ref="size_t">size_t</a> <dfn class="local col4 decl" id="64count" title='count' data-type='size_t' data-ref="64count"><dfn class="local col9 decl" id="69count" title='count' data-type='size_t' data-ref="69count">count</dfn></dfn>)		\</u></td></tr>
<tr><th id="462">462</th><td><u>{									\</u></td></tr>
<tr><th id="463">463</th><td><u>	struct <a class="type" href="../../../../include/linux/cacheinfo.h.html#cacheinfo" title='cacheinfo' data-ref="cacheinfo">cacheinfo</a> *<dfn class="local col5 decl" id="65this_leaf" title='this_leaf' data-type='struct cacheinfo *' data-ref="65this_leaf"><dfn class="local col0 decl" id="70this_leaf" title='this_leaf' data-type='struct cacheinfo *' data-ref="70this_leaf">this_leaf</dfn></dfn> = <a class="ref fn" href="../../../../include/linux/device.h.html#dev_get_drvdata" title='dev_get_drvdata' data-ref="dev_get_drvdata">dev_get_drvdata</a>(<a class="local col1 ref" href="#466" title='dev' data-ref="61dev"><a class="local col6 ref" href="#467" title='dev' data-ref="66dev">dev</a></a>);		\</u></td></tr>
<tr><th id="464">464</th><td><u>	return <a class="tu ref fn" href="#store_cache_disable" title='store_cache_disable' data-use='c' data-ref="store_cache_disable">store_cache_disable</a>(<a class="local col5 ref" href="#466" title='this_leaf' data-ref="65this_leaf"><a class="local col0 ref" href="#467" title='this_leaf' data-ref="70this_leaf">this_leaf</a></a>, <a class="local col3 ref" href="#466" title='buf' data-ref="63buf"><a class="local col8 ref" href="#467" title='buf' data-ref="68buf">buf</a></a>, <a class="local col4 ref" href="#466" title='count' data-ref="64count"><a class="local col9 ref" href="#467" title='count' data-ref="69count">count</a></a>, slot);	\</u></td></tr>
<tr><th id="465">465</th><td><u>}</u></td></tr>
<tr><th id="466">466</th><td><a class="macro" href="#457" title="static ssize_t cache_disable_0_store(struct device *dev, struct device_attribute *attr, const char *buf, size_t count) { struct cacheinfo *this_leaf = dev_get_drvdata(dev); return store_cache_disable(this_leaf, buf, count, 0); }" data-ref="_M/STORE_CACHE_DISABLE">STORE_CACHE_DISABLE</a>(<var>0</var>)</td></tr>
<tr><th id="467">467</th><td><a class="macro" href="#457" title="static ssize_t cache_disable_1_store(struct device *dev, struct device_attribute *attr, const char *buf, size_t count) { struct cacheinfo *this_leaf = dev_get_drvdata(dev); return store_cache_disable(this_leaf, buf, count, 1); }" data-ref="_M/STORE_CACHE_DISABLE">STORE_CACHE_DISABLE</a>(<var>1</var>)</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#ssize_t" title='ssize_t' data-type='__kernel_ssize_t' data-ref="ssize_t">ssize_t</a> <dfn class="tu decl def fn" id="subcaches_show" title='subcaches_show' data-type='ssize_t subcaches_show(struct device * dev, struct device_attribute * attr, char * buf)' data-ref="subcaches_show">subcaches_show</dfn>(<b>struct</b> <a class="type" href="../../../../include/linux/device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col1 decl" id="71dev" title='dev' data-type='struct device *' data-ref="71dev">dev</dfn>,</td></tr>
<tr><th id="470">470</th><td>			      <b>struct</b> <a class="type" href="../../../../include/linux/device.h.html#device_attribute" title='device_attribute' data-ref="device_attribute">device_attribute</a> *<dfn class="local col2 decl" id="72attr" title='attr' data-type='struct device_attribute *' data-ref="72attr">attr</dfn>, <em>char</em> *<dfn class="local col3 decl" id="73buf" title='buf' data-type='char *' data-ref="73buf">buf</dfn>)</td></tr>
<tr><th id="471">471</th><td>{</td></tr>
<tr><th id="472">472</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/cacheinfo.h.html#cacheinfo" title='cacheinfo' data-ref="cacheinfo">cacheinfo</a> *<dfn class="local col4 decl" id="74this_leaf" title='this_leaf' data-type='struct cacheinfo *' data-ref="74this_leaf">this_leaf</dfn> = <a class="ref fn" href="../../../../include/linux/device.h.html#dev_get_drvdata" title='dev_get_drvdata' data-ref="dev_get_drvdata">dev_get_drvdata</a>(<a class="local col1 ref" href="#71dev" title='dev' data-ref="71dev">dev</a>);</td></tr>
<tr><th id="473">473</th><td>	<em>int</em> <dfn class="local col5 decl" id="75cpu" title='cpu' data-type='int' data-ref="75cpu">cpu</dfn> = <a class="ref fn" href="../../../../include/linux/cpumask.h.html#cpumask_first" title='cpumask_first' data-ref="cpumask_first">cpumask_first</a>(&amp;<a class="local col4 ref" href="#74this_leaf" title='this_leaf' data-ref="74this_leaf">this_leaf</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cacheinfo::shared_cpu_map" title='cacheinfo::shared_cpu_map' data-ref="cacheinfo::shared_cpu_map">shared_cpu_map</a>);</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td>	<b>return</b> <a class="ref fn" href="../../../../include/linux/kernel.h.html#sprintf" title='sprintf' data-ref="sprintf">sprintf</a>(<a class="local col3 ref" href="#73buf" title='buf' data-ref="73buf">buf</a>, <q>"%x\n"</q>, <a class="ref fn" href="../../include/asm/amd_nb.h.html#amd_get_subcaches" title='amd_get_subcaches' data-ref="amd_get_subcaches">amd_get_subcaches</a>(<a class="local col5 ref" href="#75cpu" title='cpu' data-ref="75cpu">cpu</a>));</td></tr>
<tr><th id="476">476</th><td>}</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#ssize_t" title='ssize_t' data-type='__kernel_ssize_t' data-ref="ssize_t">ssize_t</a> <dfn class="tu decl def fn" id="subcaches_store" title='subcaches_store' data-type='ssize_t subcaches_store(struct device * dev, struct device_attribute * attr, const char * buf, size_t count)' data-ref="subcaches_store">subcaches_store</dfn>(<b>struct</b> <a class="type" href="../../../../include/linux/device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col6 decl" id="76dev" title='dev' data-type='struct device *' data-ref="76dev">dev</dfn>,</td></tr>
<tr><th id="479">479</th><td>			       <b>struct</b> <a class="type" href="../../../../include/linux/device.h.html#device_attribute" title='device_attribute' data-ref="device_attribute">device_attribute</a> *<dfn class="local col7 decl" id="77attr" title='attr' data-type='struct device_attribute *' data-ref="77attr">attr</dfn>,</td></tr>
<tr><th id="480">480</th><td>			       <em>const</em> <em>char</em> *<dfn class="local col8 decl" id="78buf" title='buf' data-type='const char *' data-ref="78buf">buf</dfn>, <a class="typedef" href="../../../../include/linux/types.h.html#size_t" title='size_t' data-type='__kernel_size_t' data-ref="size_t">size_t</a> <dfn class="local col9 decl" id="79count" title='count' data-type='size_t' data-ref="79count">count</dfn>)</td></tr>
<tr><th id="481">481</th><td>{</td></tr>
<tr><th id="482">482</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/cacheinfo.h.html#cacheinfo" title='cacheinfo' data-ref="cacheinfo">cacheinfo</a> *<dfn class="local col0 decl" id="80this_leaf" title='this_leaf' data-type='struct cacheinfo *' data-ref="80this_leaf">this_leaf</dfn> = <a class="ref fn" href="../../../../include/linux/device.h.html#dev_get_drvdata" title='dev_get_drvdata' data-ref="dev_get_drvdata">dev_get_drvdata</a>(<a class="local col6 ref" href="#76dev" title='dev' data-ref="76dev">dev</a>);</td></tr>
<tr><th id="483">483</th><td>	<em>int</em> <dfn class="local col1 decl" id="81cpu" title='cpu' data-type='int' data-ref="81cpu">cpu</dfn> = <a class="ref fn" href="../../../../include/linux/cpumask.h.html#cpumask_first" title='cpumask_first' data-ref="cpumask_first">cpumask_first</a>(&amp;<a class="local col0 ref" href="#80this_leaf" title='this_leaf' data-ref="80this_leaf">this_leaf</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cacheinfo::shared_cpu_map" title='cacheinfo::shared_cpu_map' data-ref="cacheinfo::shared_cpu_map">shared_cpu_map</a>);</td></tr>
<tr><th id="484">484</th><td>	<em>unsigned</em> <em>long</em> <dfn class="local col2 decl" id="82val" title='val' data-type='unsigned long' data-ref="82val">val</dfn>;</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td>	<b>if</b> (!<a class="ref fn" href="../../../../include/linux/capability.h.html#capable" title='capable' data-ref="capable">capable</a>(<a class="macro" href="../../../../include/uapi/linux/capability.h.html#278" title="21" data-ref="_M/CAP_SYS_ADMIN">CAP_SYS_ADMIN</a>))</td></tr>
<tr><th id="487">487</th><td>		<b>return</b> -<a class="macro" href="../../../../include/uapi/asm-generic/errno-base.h.html#5" title="1" data-ref="_M/EPERM">EPERM</a>;</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td>	<b>if</b> (<a class="ref fn" href="../../../../include/linux/kernel.h.html#kstrtoul" title='kstrtoul' data-ref="kstrtoul">kstrtoul</a>(<a class="local col8 ref" href="#78buf" title='buf' data-ref="78buf">buf</a>, <var>16</var>, &amp;<a class="local col2 ref" href="#82val" title='val' data-ref="82val">val</a>) &lt; <var>0</var>)</td></tr>
<tr><th id="490">490</th><td>		<b>return</b> -<a class="macro" href="../../../../include/uapi/asm-generic/errno-base.h.html#26" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>	<b>if</b> (<a class="ref fn" href="../../include/asm/amd_nb.h.html#amd_set_subcaches" title='amd_set_subcaches' data-ref="amd_set_subcaches">amd_set_subcaches</a>(<a class="local col1 ref" href="#81cpu" title='cpu' data-ref="81cpu">cpu</a>, <a class="local col2 ref" href="#82val" title='val' data-ref="82val">val</a>))</td></tr>
<tr><th id="493">493</th><td>		<b>return</b> -<a class="macro" href="../../../../include/uapi/asm-generic/errno-base.h.html#26" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td>	<b>return</b> <a class="local col9 ref" href="#79count" title='count' data-ref="79count">count</a>;</td></tr>
<tr><th id="496">496</th><td>}</td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td><em>static</em> <a class="macro" href="../../../../include/linux/device.h.html#579" title="struct device_attribute dev_attr_cache_disable_0 = { .attr = {.name = &quot;cache_disable_0&quot;, .mode = ((sizeof(struct { int:(-!!(((00200 | (00400|00040|00004))) &lt; 0)); })) + (sizeof(struct { int:(-!!(((00200 | (00400|00040|00004))) &gt; 0777)); })) + (sizeof(struct { int:(-!!(((((00200 | (00400|00040|00004))) &gt;&gt; 6) &amp; 4) &lt; ((((00200 | (00400|00040|00004))) &gt;&gt; 3) &amp; 4))); })) + (sizeof(struct { int:(-!!(((((00200 | (00400|00040|00004))) &gt;&gt; 3) &amp; 4) &lt; (((00200 | (00400|00040|00004))) &amp; 4))); })) + (sizeof(struct { int:(-!!(((((00200 | (00400|00040|00004))) &gt;&gt; 6) &amp; 2) &lt; ((((00200 | (00400|00040|00004))) &gt;&gt; 3) &amp; 2))); })) + (sizeof(struct { int:(-!!(((00200 | (00400|00040|00004))) &amp; 2)); })) + ((00200 | (00400|00040|00004)))) }, .show = cache_disable_0_show, .store = cache_disable_0_store, }" data-ref="_M/DEVICE_ATTR_RW">DEVICE_ATTR_RW</a>(cache_disable_0);</td></tr>
<tr><th id="499">499</th><td><em>static</em> <a class="macro" href="../../../../include/linux/device.h.html#579" title="struct device_attribute dev_attr_cache_disable_1 = { .attr = {.name = &quot;cache_disable_1&quot;, .mode = ((sizeof(struct { int:(-!!(((00200 | (00400|00040|00004))) &lt; 0)); })) + (sizeof(struct { int:(-!!(((00200 | (00400|00040|00004))) &gt; 0777)); })) + (sizeof(struct { int:(-!!(((((00200 | (00400|00040|00004))) &gt;&gt; 6) &amp; 4) &lt; ((((00200 | (00400|00040|00004))) &gt;&gt; 3) &amp; 4))); })) + (sizeof(struct { int:(-!!(((((00200 | (00400|00040|00004))) &gt;&gt; 3) &amp; 4) &lt; (((00200 | (00400|00040|00004))) &amp; 4))); })) + (sizeof(struct { int:(-!!(((((00200 | (00400|00040|00004))) &gt;&gt; 6) &amp; 2) &lt; ((((00200 | (00400|00040|00004))) &gt;&gt; 3) &amp; 2))); })) + (sizeof(struct { int:(-!!(((00200 | (00400|00040|00004))) &amp; 2)); })) + ((00200 | (00400|00040|00004)))) }, .show = cache_disable_1_show, .store = cache_disable_1_store, }" data-ref="_M/DEVICE_ATTR_RW">DEVICE_ATTR_RW</a>(cache_disable_1);</td></tr>
<tr><th id="500">500</th><td><em>static</em> <a class="macro" href="../../../../include/linux/device.h.html#579" title="struct device_attribute dev_attr_subcaches = { .attr = {.name = &quot;subcaches&quot;, .mode = ((sizeof(struct { int:(-!!(((00200 | (00400|00040|00004))) &lt; 0)); })) + (sizeof(struct { int:(-!!(((00200 | (00400|00040|00004))) &gt; 0777)); })) + (sizeof(struct { int:(-!!(((((00200 | (00400|00040|00004))) &gt;&gt; 6) &amp; 4) &lt; ((((00200 | (00400|00040|00004))) &gt;&gt; 3) &amp; 4))); })) + (sizeof(struct { int:(-!!(((((00200 | (00400|00040|00004))) &gt;&gt; 3) &amp; 4) &lt; (((00200 | (00400|00040|00004))) &amp; 4))); })) + (sizeof(struct { int:(-!!(((((00200 | (00400|00040|00004))) &gt;&gt; 6) &amp; 2) &lt; ((((00200 | (00400|00040|00004))) &gt;&gt; 3) &amp; 2))); })) + (sizeof(struct { int:(-!!(((00200 | (00400|00040|00004))) &amp; 2)); })) + ((00200 | (00400|00040|00004)))) }, .show = subcaches_show, .store = subcaches_store, }" data-ref="_M/DEVICE_ATTR_RW">DEVICE_ATTR_RW</a>(subcaches);</td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#umode_t" title='umode_t' data-type='unsigned short' data-ref="umode_t">umode_t</a></td></tr>
<tr><th id="503">503</th><td><dfn class="tu decl def fn" id="cache_private_attrs_is_visible" title='cache_private_attrs_is_visible' data-type='umode_t cache_private_attrs_is_visible(struct kobject * kobj, struct attribute * attr, int unused)' data-ref="cache_private_attrs_is_visible">cache_private_attrs_is_visible</dfn>(<b>struct</b> <a class="type" href="../../../../include/linux/kobject.h.html#kobject" title='kobject' data-ref="kobject">kobject</a> *<dfn class="local col3 decl" id="83kobj" title='kobj' data-type='struct kobject *' data-ref="83kobj">kobj</dfn>,</td></tr>
<tr><th id="504">504</th><td>			       <b>struct</b> <a class="type" href="../../../../include/linux/sysfs.h.html#attribute" title='attribute' data-ref="attribute">attribute</a> *<dfn class="local col4 decl" id="84attr" title='attr' data-type='struct attribute *' data-ref="84attr">attr</dfn>, <em>int</em> <dfn class="local col5 decl" id="85unused" title='unused' data-type='int' data-ref="85unused">unused</dfn>)</td></tr>
<tr><th id="505">505</th><td>{</td></tr>
<tr><th id="506">506</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col6 decl" id="86dev" title='dev' data-type='struct device *' data-ref="86dev">dev</dfn> = <a class="ref fn" href="../../../../include/linux/device.h.html#kobj_to_dev" title='kobj_to_dev' data-ref="kobj_to_dev">kobj_to_dev</a>(<a class="local col3 ref" href="#83kobj" title='kobj' data-ref="83kobj">kobj</a>);</td></tr>
<tr><th id="507">507</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/cacheinfo.h.html#cacheinfo" title='cacheinfo' data-ref="cacheinfo">cacheinfo</a> *<dfn class="local col7 decl" id="87this_leaf" title='this_leaf' data-type='struct cacheinfo *' data-ref="87this_leaf">this_leaf</dfn> = <a class="ref fn" href="../../../../include/linux/device.h.html#dev_get_drvdata" title='dev_get_drvdata' data-ref="dev_get_drvdata">dev_get_drvdata</a>(<a class="local col6 ref" href="#86dev" title='dev' data-ref="86dev">dev</a>);</td></tr>
<tr><th id="508">508</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#umode_t" title='umode_t' data-type='unsigned short' data-ref="umode_t">umode_t</a> <dfn class="local col8 decl" id="88mode" title='mode' data-type='umode_t' data-ref="88mode">mode</dfn> = <a class="local col4 ref" href="#84attr" title='attr' data-ref="84attr">attr</a>-&gt;<a class="ref field" href="../../../../include/linux/sysfs.h.html#attribute::mode" title='attribute::mode' data-ref="attribute::mode">mode</a>;</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td>	<b>if</b> (!<a class="local col7 ref" href="#87this_leaf" title='this_leaf' data-ref="87this_leaf">this_leaf</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cacheinfo::priv" title='cacheinfo::priv' data-ref="cacheinfo::priv">priv</a>)</td></tr>
<tr><th id="511">511</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>	<b>if</b> ((<a class="local col4 ref" href="#84attr" title='attr' data-ref="84attr">attr</a> == &amp;<a class="tu ref" href="#500" title='dev_attr_subcaches' data-use='m' data-ref="dev_attr_subcaches">dev_attr_subcaches</a>.<a class="ref field" href="../../../../include/linux/device.h.html#device_attribute::attr" title='device_attribute::attr' data-ref="device_attribute::attr">attr</a>) &amp;&amp;</td></tr>
<tr><th id="514">514</th><td>	    <a class="ref fn" href="../../include/asm/amd_nb.h.html#amd_nb_has_feature" title='amd_nb_has_feature' data-ref="amd_nb_has_feature">amd_nb_has_feature</a>(<a class="macro" href="../../include/asm/amd_nb.h.html#79" title="(1UL &lt;&lt; (2))" data-ref="_M/AMD_NB_L3_PARTITIONING">AMD_NB_L3_PARTITIONING</a>))</td></tr>
<tr><th id="515">515</th><td>		<b>return</b> <a class="local col8 ref" href="#88mode" title='mode' data-ref="88mode">mode</a>;</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>	<b>if</b> ((<a class="local col4 ref" href="#84attr" title='attr' data-ref="84attr">attr</a> == &amp;<a class="tu ref" href="#498" title='dev_attr_cache_disable_0' data-use='m' data-ref="dev_attr_cache_disable_0">dev_attr_cache_disable_0</a>.<a class="ref field" href="../../../../include/linux/device.h.html#device_attribute::attr" title='device_attribute::attr' data-ref="device_attribute::attr">attr</a> ||</td></tr>
<tr><th id="518">518</th><td>	     <a class="local col4 ref" href="#84attr" title='attr' data-ref="84attr">attr</a> == &amp;<a class="tu ref" href="#499" title='dev_attr_cache_disable_1' data-use='m' data-ref="dev_attr_cache_disable_1">dev_attr_cache_disable_1</a>.<a class="ref field" href="../../../../include/linux/device.h.html#device_attribute::attr" title='device_attribute::attr' data-ref="device_attribute::attr">attr</a>) &amp;&amp;</td></tr>
<tr><th id="519">519</th><td>	    <a class="ref fn" href="../../include/asm/amd_nb.h.html#amd_nb_has_feature" title='amd_nb_has_feature' data-ref="amd_nb_has_feature">amd_nb_has_feature</a>(<a class="macro" href="../../include/asm/amd_nb.h.html#78" title="(1UL &lt;&lt; (1))" data-ref="_M/AMD_NB_L3_INDEX_DISABLE">AMD_NB_L3_INDEX_DISABLE</a>))</td></tr>
<tr><th id="520">520</th><td>		<b>return</b> <a class="local col8 ref" href="#88mode" title='mode' data-ref="88mode">mode</a>;</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="523">523</th><td>}</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td><em>static</em> <b>struct</b> <a class="type" href="../../../../include/linux/sysfs.h.html#attribute_group" title='attribute_group' data-ref="attribute_group">attribute_group</a> <dfn class="tu decl def" id="cache_private_group" title='cache_private_group' data-type='struct attribute_group' data-ref="cache_private_group">cache_private_group</dfn> = {</td></tr>
<tr><th id="526">526</th><td>	.<a class="ref field" href="../../../../include/linux/sysfs.h.html#attribute_group::is_visible" title='attribute_group::is_visible' data-ref="attribute_group::is_visible">is_visible</a> = <a class="tu ref fn" href="#cache_private_attrs_is_visible" title='cache_private_attrs_is_visible' data-ref="cache_private_attrs_is_visible">cache_private_attrs_is_visible</a>,</td></tr>
<tr><th id="527">527</th><td>};</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="init_amd_l3_attrs" title='init_amd_l3_attrs' data-type='void init_amd_l3_attrs()' data-ref="init_amd_l3_attrs">init_amd_l3_attrs</dfn>(<em>void</em>)</td></tr>
<tr><th id="530">530</th><td>{</td></tr>
<tr><th id="531">531</th><td>	<em>int</em> <dfn class="local col9 decl" id="89n" title='n' data-type='int' data-ref="89n">n</dfn> = <var>1</var>;</td></tr>
<tr><th id="532">532</th><td>	<em>static</em> <b>struct</b> <a class="type" href="../../../../include/linux/sysfs.h.html#attribute" title='attribute' data-ref="attribute">attribute</a> **<dfn class="local col0 decl" id="90amd_l3_attrs" title='amd_l3_attrs' data-type='struct attribute **' data-ref="90amd_l3_attrs">amd_l3_attrs</dfn>;</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td>	<b>if</b> (<a class="local col0 ref" href="#90amd_l3_attrs" title='amd_l3_attrs' data-ref="90amd_l3_attrs">amd_l3_attrs</a>) <i>/* already initialized */</i></td></tr>
<tr><th id="535">535</th><td>		<b>return</b>;</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>	<b>if</b> (<a class="ref fn" href="../../include/asm/amd_nb.h.html#amd_nb_has_feature" title='amd_nb_has_feature' data-ref="amd_nb_has_feature">amd_nb_has_feature</a>(<a class="macro" href="../../include/asm/amd_nb.h.html#78" title="(1UL &lt;&lt; (1))" data-ref="_M/AMD_NB_L3_INDEX_DISABLE">AMD_NB_L3_INDEX_DISABLE</a>))</td></tr>
<tr><th id="538">538</th><td>		<a class="local col9 ref" href="#89n" title='n' data-ref="89n">n</a> += <var>2</var>;</td></tr>
<tr><th id="539">539</th><td>	<b>if</b> (<a class="ref fn" href="../../include/asm/amd_nb.h.html#amd_nb_has_feature" title='amd_nb_has_feature' data-ref="amd_nb_has_feature">amd_nb_has_feature</a>(<a class="macro" href="../../include/asm/amd_nb.h.html#79" title="(1UL &lt;&lt; (2))" data-ref="_M/AMD_NB_L3_PARTITIONING">AMD_NB_L3_PARTITIONING</a>))</td></tr>
<tr><th id="540">540</th><td>		<a class="local col9 ref" href="#89n" title='n' data-ref="89n">n</a> += <var>1</var>;</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td>	<a class="local col0 ref" href="#90amd_l3_attrs" title='amd_l3_attrs' data-ref="90amd_l3_attrs">amd_l3_attrs</a> = <a class="ref fn" href="../../../../include/linux/slab.h.html#kcalloc" title='kcalloc' data-ref="kcalloc">kcalloc</a>(<a class="local col9 ref" href="#89n" title='n' data-ref="89n">n</a>, <b>sizeof</b>(*<a class="local col0 ref" href="#90amd_l3_attrs" title='amd_l3_attrs' data-ref="90amd_l3_attrs">amd_l3_attrs</a>), <a class="macro" href="../../../../include/linux/gfp.h.html#278" title="((( gfp_t)(0x400000u|0x1000000u)) | (( gfp_t)0x40u) | (( gfp_t)0x80u))" data-ref="_M/GFP_KERNEL">GFP_KERNEL</a>);</td></tr>
<tr><th id="543">543</th><td>	<b>if</b> (!<a class="local col0 ref" href="#90amd_l3_attrs" title='amd_l3_attrs' data-ref="90amd_l3_attrs">amd_l3_attrs</a>)</td></tr>
<tr><th id="544">544</th><td>		<b>return</b>;</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td>	<a class="local col9 ref" href="#89n" title='n' data-ref="89n">n</a> = <var>0</var>;</td></tr>
<tr><th id="547">547</th><td>	<b>if</b> (<a class="ref fn" href="../../include/asm/amd_nb.h.html#amd_nb_has_feature" title='amd_nb_has_feature' data-ref="amd_nb_has_feature">amd_nb_has_feature</a>(<a class="macro" href="../../include/asm/amd_nb.h.html#78" title="(1UL &lt;&lt; (1))" data-ref="_M/AMD_NB_L3_INDEX_DISABLE">AMD_NB_L3_INDEX_DISABLE</a>)) {</td></tr>
<tr><th id="548">548</th><td>		<a class="local col0 ref" href="#90amd_l3_attrs" title='amd_l3_attrs' data-ref="90amd_l3_attrs">amd_l3_attrs</a>[<a class="local col9 ref" href="#89n" title='n' data-ref="89n">n</a>++] = &amp;<a class="tu ref" href="#498" title='dev_attr_cache_disable_0' data-use='m' data-ref="dev_attr_cache_disable_0">dev_attr_cache_disable_0</a>.<a class="ref field" href="../../../../include/linux/device.h.html#device_attribute::attr" title='device_attribute::attr' data-ref="device_attribute::attr">attr</a>;</td></tr>
<tr><th id="549">549</th><td>		<a class="local col0 ref" href="#90amd_l3_attrs" title='amd_l3_attrs' data-ref="90amd_l3_attrs">amd_l3_attrs</a>[<a class="local col9 ref" href="#89n" title='n' data-ref="89n">n</a>++] = &amp;<a class="tu ref" href="#499" title='dev_attr_cache_disable_1' data-use='m' data-ref="dev_attr_cache_disable_1">dev_attr_cache_disable_1</a>.<a class="ref field" href="../../../../include/linux/device.h.html#device_attribute::attr" title='device_attribute::attr' data-ref="device_attribute::attr">attr</a>;</td></tr>
<tr><th id="550">550</th><td>	}</td></tr>
<tr><th id="551">551</th><td>	<b>if</b> (<a class="ref fn" href="../../include/asm/amd_nb.h.html#amd_nb_has_feature" title='amd_nb_has_feature' data-ref="amd_nb_has_feature">amd_nb_has_feature</a>(<a class="macro" href="../../include/asm/amd_nb.h.html#79" title="(1UL &lt;&lt; (2))" data-ref="_M/AMD_NB_L3_PARTITIONING">AMD_NB_L3_PARTITIONING</a>))</td></tr>
<tr><th id="552">552</th><td>		<a class="local col0 ref" href="#90amd_l3_attrs" title='amd_l3_attrs' data-ref="90amd_l3_attrs">amd_l3_attrs</a>[<a class="local col9 ref" href="#89n" title='n' data-ref="89n">n</a>++] = &amp;<a class="tu ref" href="#500" title='dev_attr_subcaches' data-use='m' data-ref="dev_attr_subcaches">dev_attr_subcaches</a>.<a class="ref field" href="../../../../include/linux/device.h.html#device_attribute::attr" title='device_attribute::attr' data-ref="device_attribute::attr">attr</a>;</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td>	<a class="tu ref" href="#cache_private_group" title='cache_private_group' data-use='m' data-ref="cache_private_group">cache_private_group</a>.<a class="ref field" href="../../../../include/linux/sysfs.h.html#attribute_group::attrs" title='attribute_group::attrs' data-ref="attribute_group::attrs">attrs</a> = <a class="local col0 ref" href="#90amd_l3_attrs" title='amd_l3_attrs' data-ref="90amd_l3_attrs">amd_l3_attrs</a>;</td></tr>
<tr><th id="555">555</th><td>}</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td><em>const</em> <b>struct</b> <a class="type" href="../../../../include/linux/sysfs.h.html#attribute_group" title='attribute_group' data-ref="attribute_group">attribute_group</a> *</td></tr>
<tr><th id="558">558</th><td><dfn class="decl def fn" id="cache_get_priv_group" title='cache_get_priv_group' data-ref="cache_get_priv_group">cache_get_priv_group</dfn>(<b>struct</b> <a class="type" href="../../../../include/linux/cacheinfo.h.html#cacheinfo" title='cacheinfo' data-ref="cacheinfo">cacheinfo</a> *<dfn class="local col1 decl" id="91this_leaf" title='this_leaf' data-type='struct cacheinfo *' data-ref="91this_leaf">this_leaf</dfn>)</td></tr>
<tr><th id="559">559</th><td>{</td></tr>
<tr><th id="560">560</th><td>	<b>struct</b> <a class="type" href="../../include/asm/amd_nb.h.html#amd_northbridge" title='amd_northbridge' data-ref="amd_northbridge">amd_northbridge</a> *<dfn class="local col2 decl" id="92nb" title='nb' data-type='struct amd_northbridge *' data-ref="92nb">nb</dfn> = <a class="local col1 ref" href="#91this_leaf" title='this_leaf' data-ref="91this_leaf">this_leaf</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cacheinfo::priv" title='cacheinfo::priv' data-ref="cacheinfo::priv">priv</a>;</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td>	<b>if</b> (<a class="local col1 ref" href="#91this_leaf" title='this_leaf' data-ref="91this_leaf">this_leaf</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cacheinfo::level" title='cacheinfo::level' data-ref="cacheinfo::level">level</a> &lt; <var>3</var> || !<a class="local col2 ref" href="#92nb" title='nb' data-ref="92nb">nb</a>)</td></tr>
<tr><th id="563">563</th><td>		<b>return</b> <a class="macro" href="../../../../include/linux/stddef.h.html#8" title="((void *)0)" data-ref="_M/NULL">NULL</a>;</td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td>	<b>if</b> (<a class="local col2 ref" href="#92nb" title='nb' data-ref="92nb">nb</a> &amp;&amp; <a class="local col2 ref" href="#92nb" title='nb' data-ref="92nb">nb</a>-&gt;<a class="ref field" href="../../include/asm/amd_nb.h.html#amd_northbridge::l3_cache" title='amd_northbridge::l3_cache' data-ref="amd_northbridge::l3_cache">l3_cache</a>.<a class="ref field" href="../../include/asm/amd_nb.h.html#amd_l3_cache::indices" title='amd_l3_cache::indices' data-ref="amd_l3_cache::indices">indices</a>)</td></tr>
<tr><th id="566">566</th><td>		<a class="tu ref fn" href="#init_amd_l3_attrs" title='init_amd_l3_attrs' data-use='c' data-ref="init_amd_l3_attrs">init_amd_l3_attrs</a>();</td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td>	<b>return</b> &amp;<a class="tu ref" href="#cache_private_group" title='cache_private_group' data-use='a' data-ref="cache_private_group">cache_private_group</a>;</td></tr>
<tr><th id="569">569</th><td>}</td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="amd_init_l3_cache" title='amd_init_l3_cache' data-type='void amd_init_l3_cache(struct _cpuid4_info_regs * this_leaf, int index)' data-ref="amd_init_l3_cache">amd_init_l3_cache</dfn>(<b>struct</b> <a class="type" href="#_cpuid4_info_regs" title='_cpuid4_info_regs' data-ref="_cpuid4_info_regs">_cpuid4_info_regs</a> *<dfn class="local col3 decl" id="93this_leaf" title='this_leaf' data-type='struct _cpuid4_info_regs *' data-ref="93this_leaf">this_leaf</dfn>, <em>int</em> <dfn class="local col4 decl" id="94index" title='index' data-type='int' data-ref="94index">index</dfn>)</td></tr>
<tr><th id="572">572</th><td>{</td></tr>
<tr><th id="573">573</th><td>	<em>int</em> <dfn class="local col5 decl" id="95node" title='node' data-type='int' data-ref="95node">node</dfn>;</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>	<i>/* only for L3, and not in virtualized environments */</i></td></tr>
<tr><th id="576">576</th><td>	<b>if</b> (<a class="local col4 ref" href="#94index" title='index' data-ref="94index">index</a> &lt; <var>3</var>)</td></tr>
<tr><th id="577">577</th><td>		<b>return</b>;</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td>	<a class="local col5 ref" href="#95node" title='node' data-ref="95node">node</a> = <a class="ref fn" href="../../include/asm/processor.h.html#amd_get_nb_id" title='amd_get_nb_id' data-ref="amd_get_nb_id">amd_get_nb_id</a>(<a class="macro" href="../../../../include/linux/smp.h.html#199" title="(({ typeof(cpu_number) pscr_ret__; do { const void *__vpp_verify = (typeof((&amp;(cpu_number)) + 0))((void *)0); (void)__vpp_verify; } while (0); switch(sizeof(cpu_number)) { case 1: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm(&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm(&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm(&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm(&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 2: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm(&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm(&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm(&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm(&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 4: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm(&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm(&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm(&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm(&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 8: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm(&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm(&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm(&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm(&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; default: __bad_size_call_parameter(); break; } pscr_ret__; }))" data-ref="_M/smp_processor_id">smp_processor_id</a>());</td></tr>
<tr><th id="580">580</th><td>	<a class="local col3 ref" href="#93this_leaf" title='this_leaf' data-ref="93this_leaf">this_leaf</a>-&gt;<a class="tu ref field" href="#_cpuid4_info_regs::nb" title='_cpuid4_info_regs::nb' data-use='w' data-ref="_cpuid4_info_regs::nb">nb</a> = <a class="ref fn" href="../../include/asm/amd_nb.h.html#node_to_amd_nb" title='node_to_amd_nb' data-ref="node_to_amd_nb">node_to_amd_nb</a>(<a class="local col5 ref" href="#95node" title='node' data-ref="95node">node</a>);</td></tr>
<tr><th id="581">581</th><td>	<b>if</b> (<a class="local col3 ref" href="#93this_leaf" title='this_leaf' data-ref="93this_leaf">this_leaf</a>-&gt;<a class="tu ref field" href="#_cpuid4_info_regs::nb" title='_cpuid4_info_regs::nb' data-use='r' data-ref="_cpuid4_info_regs::nb">nb</a> &amp;&amp; !<a class="local col3 ref" href="#93this_leaf" title='this_leaf' data-ref="93this_leaf">this_leaf</a>-&gt;<a class="tu ref field" href="#_cpuid4_info_regs::nb" title='_cpuid4_info_regs::nb' data-use='r' data-ref="_cpuid4_info_regs::nb">nb</a>-&gt;<a class="ref field" href="../../include/asm/amd_nb.h.html#amd_northbridge::l3_cache" title='amd_northbridge::l3_cache' data-ref="amd_northbridge::l3_cache">l3_cache</a>.<a class="ref field" href="../../include/asm/amd_nb.h.html#amd_l3_cache::indices" title='amd_l3_cache::indices' data-ref="amd_l3_cache::indices">indices</a>)</td></tr>
<tr><th id="582">582</th><td>		<a class="tu ref fn" href="#amd_calc_l3_indices" title='amd_calc_l3_indices' data-use='c' data-ref="amd_calc_l3_indices">amd_calc_l3_indices</a>(<a class="local col3 ref" href="#93this_leaf" title='this_leaf' data-ref="93this_leaf">this_leaf</a>-&gt;<a class="tu ref field" href="#_cpuid4_info_regs::nb" title='_cpuid4_info_regs::nb' data-use='r' data-ref="_cpuid4_info_regs::nb">nb</a>);</td></tr>
<tr><th id="583">583</th><td>}</td></tr>
<tr><th id="584">584</th><td><u>#<span data-ppcond="297">else</span></u></td></tr>
<tr><th id="585">585</th><td><u>#define amd_init_l3_cache(x, y)</u></td></tr>
<tr><th id="586">586</th><td><u>#<span data-ppcond="297">endif</span>  /* CONFIG_AMD_NB &amp;&amp; CONFIG_SYSFS */</u></td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td><em>static</em> <em>int</em></td></tr>
<tr><th id="589">589</th><td><dfn class="tu decl def fn" id="cpuid4_cache_lookup_regs" title='cpuid4_cache_lookup_regs' data-type='int cpuid4_cache_lookup_regs(int index, struct _cpuid4_info_regs * this_leaf)' data-ref="cpuid4_cache_lookup_regs">cpuid4_cache_lookup_regs</dfn>(<em>int</em> <dfn class="local col6 decl" id="96index" title='index' data-type='int' data-ref="96index">index</dfn>, <b>struct</b> <a class="type" href="#_cpuid4_info_regs" title='_cpuid4_info_regs' data-ref="_cpuid4_info_regs">_cpuid4_info_regs</a> *<dfn class="local col7 decl" id="97this_leaf" title='this_leaf' data-type='struct _cpuid4_info_regs *' data-ref="97this_leaf">this_leaf</dfn>)</td></tr>
<tr><th id="590">590</th><td>{</td></tr>
<tr><th id="591">591</th><td>	<b>union</b> <a class="type" href="#_cpuid4_leaf_eax" title='_cpuid4_leaf_eax' data-ref="_cpuid4_leaf_eax">_cpuid4_leaf_eax</a>	<dfn class="local col8 decl" id="98eax" title='eax' data-type='union _cpuid4_leaf_eax' data-ref="98eax">eax</dfn>;</td></tr>
<tr><th id="592">592</th><td>	<b>union</b> <a class="type" href="#_cpuid4_leaf_ebx" title='_cpuid4_leaf_ebx' data-ref="_cpuid4_leaf_ebx">_cpuid4_leaf_ebx</a>	<dfn class="local col9 decl" id="99ebx" title='ebx' data-type='union _cpuid4_leaf_ebx' data-ref="99ebx">ebx</dfn>;</td></tr>
<tr><th id="593">593</th><td>	<b>union</b> <a class="type" href="#_cpuid4_leaf_ecx" title='_cpuid4_leaf_ecx' data-ref="_cpuid4_leaf_ecx">_cpuid4_leaf_ecx</a>	<dfn class="local col0 decl" id="100ecx" title='ecx' data-type='union _cpuid4_leaf_ecx' data-ref="100ecx">ecx</dfn>;</td></tr>
<tr><th id="594">594</th><td>	<em>unsigned</em>		<dfn class="local col1 decl" id="101edx" title='edx' data-type='unsigned int' data-ref="101edx">edx</dfn>;</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td>	<b>if</b> (<a class="ref" href="../../include/asm/processor.h.html#boot_cpu_data" title='boot_cpu_data' data-ref="boot_cpu_data">boot_cpu_data</a>.<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_vendor" title='cpuinfo_x86::x86_vendor' data-ref="cpuinfo_x86::x86_vendor">x86_vendor</a> == <a class="macro" href="../../include/asm/processor.h.html#150" title="2" data-ref="_M/X86_VENDOR_AMD">X86_VENDOR_AMD</a>) {</td></tr>
<tr><th id="597">597</th><td>		<b>if</b> (<a class="macro" href="../../include/asm/cpufeature.h.html#129" title="(__builtin_constant_p(( 6*32+22)) &amp;&amp; ( (((( 6*32+22))&gt;&gt;5)==(0) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; ((1&lt;&lt;(( 0*32+ 0) &amp; 31))|0|(1&lt;&lt;(( 0*32+ 5) &amp; 31))|(1&lt;&lt;(( 0*32+ 6) &amp; 31))| (1&lt;&lt;(( 0*32+ 8) &amp; 31))|0|(1&lt;&lt;(( 0*32+24) &amp; 31))|(1&lt;&lt;(( 0*32+15) &amp; 31))| (1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31))) )) || (((( 6*32+22))&gt;&gt;5)==(1) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; ((1&lt;&lt;(( 1*32+29) &amp; 31))|0) )) || (((( 6*32+22))&gt;&gt;5)==(2) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(3) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; ((1&lt;&lt;(( 3*32+20) &amp; 31))) )) || (((( 6*32+22))&gt;&gt;5)==(4) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; (0) )) || (((( 6*32+22))&gt;&gt;5)==(5) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(6) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(7) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(8) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(9) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(10) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(11) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(12) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(13) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(14) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(15) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(16) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; (0) )) || (((( 6*32+22))&gt;&gt;5)==(17) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(18) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (sizeof(struct { int:(-!!(19 != 19)); })) || (sizeof(struct { int:(-!!(19 != 19)); }))) ? 1 : (__builtin_constant_p((( 6*32+22))) ? constant_test_bit((( 6*32+22)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability))) : variable_test_bit((( 6*32+22)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability)))))" data-ref="_M/boot_cpu_has">boot_cpu_has</a>(<a class="macro" href="../../include/asm/cpufeatures.h.html#179" title="( 6*32+22)" data-ref="_M/X86_FEATURE_TOPOEXT">X86_FEATURE_TOPOEXT</a>))</td></tr>
<tr><th id="598">598</th><td>			<a class="ref fn" href="../../include/asm/processor.h.html#cpuid_count" title='cpuid_count' data-ref="cpuid_count">cpuid_count</a>(<var>0x8000001d</var>, <a class="local col6 ref" href="#96index" title='index' data-ref="96index">index</a>, &amp;<a class="local col8 ref" href="#98eax" title='eax' data-ref="98eax">eax</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::full" title='_cpuid4_leaf_eax::full' data-use='a' data-ref="_cpuid4_leaf_eax::full">full</a>,</td></tr>
<tr><th id="599">599</th><td>				    &amp;<a class="local col9 ref" href="#99ebx" title='ebx' data-ref="99ebx">ebx</a>.<a class="tu ref field" href="#_cpuid4_leaf_ebx::full" title='_cpuid4_leaf_ebx::full' data-use='a' data-ref="_cpuid4_leaf_ebx::full">full</a>, &amp;<a class="local col0 ref" href="#100ecx" title='ecx' data-ref="100ecx">ecx</a>.<a class="tu ref field" href="#_cpuid4_leaf_ecx::full" title='_cpuid4_leaf_ecx::full' data-use='a' data-ref="_cpuid4_leaf_ecx::full">full</a>, &amp;<a class="local col1 ref" href="#101edx" title='edx' data-ref="101edx">edx</a>);</td></tr>
<tr><th id="600">600</th><td>		<b>else</b></td></tr>
<tr><th id="601">601</th><td>			<a class="tu ref fn" href="#amd_cpuid4" title='amd_cpuid4' data-use='c' data-ref="amd_cpuid4">amd_cpuid4</a>(<a class="local col6 ref" href="#96index" title='index' data-ref="96index">index</a>, &amp;<a class="local col8 ref" href="#98eax" title='eax' data-ref="98eax">eax</a>, &amp;<a class="local col9 ref" href="#99ebx" title='ebx' data-ref="99ebx">ebx</a>, &amp;<a class="local col0 ref" href="#100ecx" title='ecx' data-ref="100ecx">ecx</a>);</td></tr>
<tr><th id="602">602</th><td>		<a class="tu ref fn" href="#amd_init_l3_cache" title='amd_init_l3_cache' data-use='c' data-ref="amd_init_l3_cache">amd_init_l3_cache</a>(<a class="local col7 ref" href="#97this_leaf" title='this_leaf' data-ref="97this_leaf">this_leaf</a>, <a class="local col6 ref" href="#96index" title='index' data-ref="96index">index</a>);</td></tr>
<tr><th id="603">603</th><td>	} <b>else</b> {</td></tr>
<tr><th id="604">604</th><td>		<a class="ref fn" href="../../include/asm/processor.h.html#cpuid_count" title='cpuid_count' data-ref="cpuid_count">cpuid_count</a>(<var>4</var>, <a class="local col6 ref" href="#96index" title='index' data-ref="96index">index</a>, &amp;<a class="local col8 ref" href="#98eax" title='eax' data-ref="98eax">eax</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::full" title='_cpuid4_leaf_eax::full' data-use='a' data-ref="_cpuid4_leaf_eax::full">full</a>, &amp;<a class="local col9 ref" href="#99ebx" title='ebx' data-ref="99ebx">ebx</a>.<a class="tu ref field" href="#_cpuid4_leaf_ebx::full" title='_cpuid4_leaf_ebx::full' data-use='a' data-ref="_cpuid4_leaf_ebx::full">full</a>, &amp;<a class="local col0 ref" href="#100ecx" title='ecx' data-ref="100ecx">ecx</a>.<a class="tu ref field" href="#_cpuid4_leaf_ecx::full" title='_cpuid4_leaf_ecx::full' data-use='a' data-ref="_cpuid4_leaf_ecx::full">full</a>, &amp;<a class="local col1 ref" href="#101edx" title='edx' data-ref="101edx">edx</a>);</td></tr>
<tr><th id="605">605</th><td>	}</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td>	<b>if</b> (<a class="local col8 ref" href="#98eax" title='eax' data-ref="98eax">eax</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::split" title='_cpuid4_leaf_eax::split' data-use='m' data-ref="_cpuid4_leaf_eax::split">split</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::(anonymous)::type" title='_cpuid4_leaf_eax::(anonymous struct)::type' data-use='r' data-ref="_cpuid4_leaf_eax::(anonymous)::type">type</a> == <a class="enum" href="#CTYPE_NULL" title='CTYPE_NULL' data-ref="CTYPE_NULL">CTYPE_NULL</a>)</td></tr>
<tr><th id="608">608</th><td>		<b>return</b> -<a class="macro" href="../../../../include/uapi/asm-generic/errno-base.h.html#9" title="5" data-ref="_M/EIO">EIO</a>; <i>/* better error ? */</i></td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td>	<a class="local col7 ref" href="#97this_leaf" title='this_leaf' data-ref="97this_leaf">this_leaf</a>-&gt;<a class="tu ref field" href="#_cpuid4_info_regs::eax" title='_cpuid4_info_regs::eax' data-use='w' data-ref="_cpuid4_info_regs::eax">eax</a> = <a class="local col8 ref" href="#98eax" title='eax' data-ref="98eax">eax</a>;</td></tr>
<tr><th id="611">611</th><td>	<a class="local col7 ref" href="#97this_leaf" title='this_leaf' data-ref="97this_leaf">this_leaf</a>-&gt;<a class="tu ref field" href="#_cpuid4_info_regs::ebx" title='_cpuid4_info_regs::ebx' data-use='w' data-ref="_cpuid4_info_regs::ebx">ebx</a> = <a class="local col9 ref" href="#99ebx" title='ebx' data-ref="99ebx">ebx</a>;</td></tr>
<tr><th id="612">612</th><td>	<a class="local col7 ref" href="#97this_leaf" title='this_leaf' data-ref="97this_leaf">this_leaf</a>-&gt;<a class="tu ref field" href="#_cpuid4_info_regs::ecx" title='_cpuid4_info_regs::ecx' data-use='w' data-ref="_cpuid4_info_regs::ecx">ecx</a> = <a class="local col0 ref" href="#100ecx" title='ecx' data-ref="100ecx">ecx</a>;</td></tr>
<tr><th id="613">613</th><td>	<a class="local col7 ref" href="#97this_leaf" title='this_leaf' data-ref="97this_leaf">this_leaf</a>-&gt;<a class="tu ref field" href="#_cpuid4_info_regs::size" title='_cpuid4_info_regs::size' data-use='w' data-ref="_cpuid4_info_regs::size">size</a> = (<a class="local col0 ref" href="#100ecx" title='ecx' data-ref="100ecx">ecx</a>.<a class="tu ref field" href="#_cpuid4_leaf_ecx::split" title='_cpuid4_leaf_ecx::split' data-use='m' data-ref="_cpuid4_leaf_ecx::split">split</a>.<a class="tu ref field" href="#_cpuid4_leaf_ecx::(anonymous)::number_of_sets" title='_cpuid4_leaf_ecx::(anonymous struct)::number_of_sets' data-use='r' data-ref="_cpuid4_leaf_ecx::(anonymous)::number_of_sets">number_of_sets</a>          + <var>1</var>) *</td></tr>
<tr><th id="614">614</th><td>			  (<a class="local col9 ref" href="#99ebx" title='ebx' data-ref="99ebx">ebx</a>.<a class="tu ref field" href="#_cpuid4_leaf_ebx::split" title='_cpuid4_leaf_ebx::split' data-use='m' data-ref="_cpuid4_leaf_ebx::split">split</a>.<a class="tu ref field" href="#_cpuid4_leaf_ebx::(anonymous)::coherency_line_size" title='_cpuid4_leaf_ebx::(anonymous struct)::coherency_line_size' data-use='r' data-ref="_cpuid4_leaf_ebx::(anonymous)::coherency_line_size">coherency_line_size</a>     + <var>1</var>) *</td></tr>
<tr><th id="615">615</th><td>			  (<a class="local col9 ref" href="#99ebx" title='ebx' data-ref="99ebx">ebx</a>.<a class="tu ref field" href="#_cpuid4_leaf_ebx::split" title='_cpuid4_leaf_ebx::split' data-use='m' data-ref="_cpuid4_leaf_ebx::split">split</a>.<a class="tu ref field" href="#_cpuid4_leaf_ebx::(anonymous)::physical_line_partition" title='_cpuid4_leaf_ebx::(anonymous struct)::physical_line_partition' data-use='r' data-ref="_cpuid4_leaf_ebx::(anonymous)::physical_line_partition">physical_line_partition</a> + <var>1</var>) *</td></tr>
<tr><th id="616">616</th><td>			  (<a class="local col9 ref" href="#99ebx" title='ebx' data-ref="99ebx">ebx</a>.<a class="tu ref field" href="#_cpuid4_leaf_ebx::split" title='_cpuid4_leaf_ebx::split' data-use='m' data-ref="_cpuid4_leaf_ebx::split">split</a>.<a class="tu ref field" href="#_cpuid4_leaf_ebx::(anonymous)::ways_of_associativity" title='_cpuid4_leaf_ebx::(anonymous struct)::ways_of_associativity' data-use='r' data-ref="_cpuid4_leaf_ebx::(anonymous)::ways_of_associativity">ways_of_associativity</a>   + <var>1</var>);</td></tr>
<tr><th id="617">617</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="618">618</th><td>}</td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="find_num_cache_leaves" title='find_num_cache_leaves' data-type='int find_num_cache_leaves(struct cpuinfo_x86 * c)' data-ref="find_num_cache_leaves">find_num_cache_leaves</dfn>(<b>struct</b> <a class="type" href="../../include/asm/processor.h.html#cpuinfo_x86" title='cpuinfo_x86' data-ref="cpuinfo_x86">cpuinfo_x86</a> *<dfn class="local col2 decl" id="102c" title='c' data-type='struct cpuinfo_x86 *' data-ref="102c">c</dfn>)</td></tr>
<tr><th id="621">621</th><td>{</td></tr>
<tr><th id="622">622</th><td>	<em>unsigned</em> <em>int</em>		<dfn class="local col3 decl" id="103eax" title='eax' data-type='unsigned int' data-ref="103eax">eax</dfn>, <dfn class="local col4 decl" id="104ebx" title='ebx' data-type='unsigned int' data-ref="104ebx">ebx</dfn>, <dfn class="local col5 decl" id="105ecx" title='ecx' data-type='unsigned int' data-ref="105ecx">ecx</dfn>, <dfn class="local col6 decl" id="106edx" title='edx' data-type='unsigned int' data-ref="106edx">edx</dfn>, <dfn class="local col7 decl" id="107op" title='op' data-type='unsigned int' data-ref="107op">op</dfn>;</td></tr>
<tr><th id="623">623</th><td>	<b>union</b> <a class="type" href="#_cpuid4_leaf_eax" title='_cpuid4_leaf_eax' data-ref="_cpuid4_leaf_eax">_cpuid4_leaf_eax</a>	<dfn class="local col8 decl" id="108cache_eax" title='cache_eax' data-type='union _cpuid4_leaf_eax' data-ref="108cache_eax">cache_eax</dfn>;</td></tr>
<tr><th id="624">624</th><td>	<em>int</em> 			<dfn class="local col9 decl" id="109i" title='i' data-type='int' data-ref="109i">i</dfn> = -<var>1</var>;</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td>	<b>if</b> (<a class="local col2 ref" href="#102c" title='c' data-ref="102c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_vendor" title='cpuinfo_x86::x86_vendor' data-ref="cpuinfo_x86::x86_vendor">x86_vendor</a> == <a class="macro" href="../../include/asm/processor.h.html#150" title="2" data-ref="_M/X86_VENDOR_AMD">X86_VENDOR_AMD</a>)</td></tr>
<tr><th id="627">627</th><td>		<a class="local col7 ref" href="#107op" title='op' data-ref="107op">op</a> = <var>0x8000001d</var>;</td></tr>
<tr><th id="628">628</th><td>	<b>else</b></td></tr>
<tr><th id="629">629</th><td>		<a class="local col7 ref" href="#107op" title='op' data-ref="107op">op</a> = <var>4</var>;</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td>	<b>do</b> {</td></tr>
<tr><th id="632">632</th><td>		++<a class="local col9 ref" href="#109i" title='i' data-ref="109i">i</a>;</td></tr>
<tr><th id="633">633</th><td>		<i>/* Do cpuid(op) loop to find out num_cache_leaves */</i></td></tr>
<tr><th id="634">634</th><td>		<a class="ref fn" href="../../include/asm/processor.h.html#cpuid_count" title='cpuid_count' data-ref="cpuid_count">cpuid_count</a>(<a class="local col7 ref" href="#107op" title='op' data-ref="107op">op</a>, <a class="local col9 ref" href="#109i" title='i' data-ref="109i">i</a>, &amp;<a class="local col3 ref" href="#103eax" title='eax' data-ref="103eax">eax</a>, &amp;<a class="local col4 ref" href="#104ebx" title='ebx' data-ref="104ebx">ebx</a>, &amp;<a class="local col5 ref" href="#105ecx" title='ecx' data-ref="105ecx">ecx</a>, &amp;<a class="local col6 ref" href="#106edx" title='edx' data-ref="106edx">edx</a>);</td></tr>
<tr><th id="635">635</th><td>		<a class="local col8 ref" href="#108cache_eax" title='cache_eax' data-ref="108cache_eax">cache_eax</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::full" title='_cpuid4_leaf_eax::full' data-use='w' data-ref="_cpuid4_leaf_eax::full">full</a> = <a class="local col3 ref" href="#103eax" title='eax' data-ref="103eax">eax</a>;</td></tr>
<tr><th id="636">636</th><td>	} <b>while</b> (<a class="local col8 ref" href="#108cache_eax" title='cache_eax' data-ref="108cache_eax">cache_eax</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::split" title='_cpuid4_leaf_eax::split' data-use='m' data-ref="_cpuid4_leaf_eax::split">split</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::(anonymous)::type" title='_cpuid4_leaf_eax::(anonymous struct)::type' data-use='r' data-ref="_cpuid4_leaf_eax::(anonymous)::type">type</a> != <a class="enum" href="#CTYPE_NULL" title='CTYPE_NULL' data-ref="CTYPE_NULL">CTYPE_NULL</a>);</td></tr>
<tr><th id="637">637</th><td>	<b>return</b> <a class="local col9 ref" href="#109i" title='i' data-ref="109i">i</a>;</td></tr>
<tr><th id="638">638</th><td>}</td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td><em>void</em> <dfn class="decl def fn" id="init_amd_cacheinfo" title='init_amd_cacheinfo' data-ref="init_amd_cacheinfo">init_amd_cacheinfo</dfn>(<b>struct</b> <a class="type" href="../../include/asm/processor.h.html#cpuinfo_x86" title='cpuinfo_x86' data-ref="cpuinfo_x86">cpuinfo_x86</a> *<dfn class="local col0 decl" id="110c" title='c' data-type='struct cpuinfo_x86 *' data-ref="110c">c</dfn>)</td></tr>
<tr><th id="641">641</th><td>{</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td>	<b>if</b> (<a class="macro" href="../../include/asm/cpufeature.h.html#129" title="(__builtin_constant_p(( 6*32+22)) &amp;&amp; ( (((( 6*32+22))&gt;&gt;5)==(0) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; ((1&lt;&lt;(( 0*32+ 0) &amp; 31))|0|(1&lt;&lt;(( 0*32+ 5) &amp; 31))|(1&lt;&lt;(( 0*32+ 6) &amp; 31))| (1&lt;&lt;(( 0*32+ 8) &amp; 31))|0|(1&lt;&lt;(( 0*32+24) &amp; 31))|(1&lt;&lt;(( 0*32+15) &amp; 31))| (1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31))) )) || (((( 6*32+22))&gt;&gt;5)==(1) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; ((1&lt;&lt;(( 1*32+29) &amp; 31))|0) )) || (((( 6*32+22))&gt;&gt;5)==(2) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(3) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; ((1&lt;&lt;(( 3*32+20) &amp; 31))) )) || (((( 6*32+22))&gt;&gt;5)==(4) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; (0) )) || (((( 6*32+22))&gt;&gt;5)==(5) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(6) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(7) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(8) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(9) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(10) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(11) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(12) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(13) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(14) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(15) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(16) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; (0) )) || (((( 6*32+22))&gt;&gt;5)==(17) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(18) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (sizeof(struct { int:(-!!(19 != 19)); })) || (sizeof(struct { int:(-!!(19 != 19)); }))) ? 1 : (__builtin_constant_p((( 6*32+22))) ? constant_test_bit((( 6*32+22)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability))) : variable_test_bit((( 6*32+22)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability)))))" data-ref="_M/boot_cpu_has">boot_cpu_has</a>(<a class="macro" href="../../include/asm/cpufeatures.h.html#179" title="( 6*32+22)" data-ref="_M/X86_FEATURE_TOPOEXT">X86_FEATURE_TOPOEXT</a>)) {</td></tr>
<tr><th id="644">644</th><td>		<a class="tu ref" href="#num_cache_leaves" title='num_cache_leaves' data-use='w' data-ref="num_cache_leaves">num_cache_leaves</a> = <a class="tu ref fn" href="#find_num_cache_leaves" title='find_num_cache_leaves' data-use='c' data-ref="find_num_cache_leaves">find_num_cache_leaves</a>(<a class="local col0 ref" href="#110c" title='c' data-ref="110c">c</a>);</td></tr>
<tr><th id="645">645</th><td>	} <b>else</b> <b>if</b> (<a class="local col0 ref" href="#110c" title='c' data-ref="110c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::extended_cpuid_level" title='cpuinfo_x86::extended_cpuid_level' data-ref="cpuinfo_x86::extended_cpuid_level">extended_cpuid_level</a> &gt;= <var>0x80000006</var>) {</td></tr>
<tr><th id="646">646</th><td>		<b>if</b> (<a class="ref fn" href="../../include/asm/processor.h.html#cpuid_edx" title='cpuid_edx' data-ref="cpuid_edx">cpuid_edx</a>(<var>0x80000006</var>) &amp; <var>0xf000</var>)</td></tr>
<tr><th id="647">647</th><td>			<a class="tu ref" href="#num_cache_leaves" title='num_cache_leaves' data-use='w' data-ref="num_cache_leaves">num_cache_leaves</a> = <var>4</var>;</td></tr>
<tr><th id="648">648</th><td>		<b>else</b></td></tr>
<tr><th id="649">649</th><td>			<a class="tu ref" href="#num_cache_leaves" title='num_cache_leaves' data-use='w' data-ref="num_cache_leaves">num_cache_leaves</a> = <var>3</var>;</td></tr>
<tr><th id="650">650</th><td>	}</td></tr>
<tr><th id="651">651</th><td>}</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td><em>unsigned</em> <em>int</em> <dfn class="decl def fn" id="init_intel_cacheinfo" title='init_intel_cacheinfo' data-ref="init_intel_cacheinfo">init_intel_cacheinfo</dfn>(<b>struct</b> <a class="type" href="../../include/asm/processor.h.html#cpuinfo_x86" title='cpuinfo_x86' data-ref="cpuinfo_x86">cpuinfo_x86</a> *<dfn class="local col1 decl" id="111c" title='c' data-type='struct cpuinfo_x86 *' data-ref="111c">c</dfn>)</td></tr>
<tr><th id="654">654</th><td>{</td></tr>
<tr><th id="655">655</th><td>	<i>/* Cache sizes */</i></td></tr>
<tr><th id="656">656</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col2 decl" id="112trace" title='trace' data-type='unsigned int' data-ref="112trace">trace</dfn> = <var>0</var>, <dfn class="local col3 decl" id="113l1i" title='l1i' data-type='unsigned int' data-ref="113l1i">l1i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="114l1d" title='l1d' data-type='unsigned int' data-ref="114l1d">l1d</dfn> = <var>0</var>, <dfn class="local col5 decl" id="115l2" title='l2' data-type='unsigned int' data-ref="115l2">l2</dfn> = <var>0</var>, <dfn class="local col6 decl" id="116l3" title='l3' data-type='unsigned int' data-ref="116l3">l3</dfn> = <var>0</var>;</td></tr>
<tr><th id="657">657</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col7 decl" id="117new_l1d" title='new_l1d' data-type='unsigned int' data-ref="117new_l1d">new_l1d</dfn> = <var>0</var>, <dfn class="local col8 decl" id="118new_l1i" title='new_l1i' data-type='unsigned int' data-ref="118new_l1i">new_l1i</dfn> = <var>0</var>; <i>/* Cache sizes from cpuid(4) */</i></td></tr>
<tr><th id="658">658</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col9 decl" id="119new_l2" title='new_l2' data-type='unsigned int' data-ref="119new_l2">new_l2</dfn> = <var>0</var>, <dfn class="local col0 decl" id="120new_l3" title='new_l3' data-type='unsigned int' data-ref="120new_l3">new_l3</dfn> = <var>0</var>, <dfn class="local col1 decl" id="121i" title='i' data-type='unsigned int' data-ref="121i">i</dfn>; <i>/* Cache sizes from cpuid(4) */</i></td></tr>
<tr><th id="659">659</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col2 decl" id="122l2_id" title='l2_id' data-type='unsigned int' data-ref="122l2_id">l2_id</dfn> = <var>0</var>, <dfn class="local col3 decl" id="123l3_id" title='l3_id' data-type='unsigned int' data-ref="123l3_id">l3_id</dfn> = <var>0</var>, <dfn class="local col4 decl" id="124num_threads_sharing" title='num_threads_sharing' data-type='unsigned int' data-ref="124num_threads_sharing">num_threads_sharing</dfn>, <dfn class="local col5 decl" id="125index_msb" title='index_msb' data-type='unsigned int' data-ref="125index_msb">index_msb</dfn>;</td></tr>
<tr><th id="660">660</th><td><u>#<span data-ppcond="660">ifdef</span> <a class="macro" href="../../../../include/generated/autoconf.h.html#795" data-ref="_M/CONFIG_SMP">CONFIG_SMP</a></u></td></tr>
<tr><th id="661">661</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col6 decl" id="126cpu" title='cpu' data-type='unsigned int' data-ref="126cpu">cpu</dfn> = <a class="local col1 ref" href="#111c" title='c' data-ref="111c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::cpu_index" title='cpuinfo_x86::cpu_index' data-ref="cpuinfo_x86::cpu_index">cpu_index</a>;</td></tr>
<tr><th id="662">662</th><td><u>#<span data-ppcond="660">endif</span></u></td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td>	<b>if</b> (<a class="local col1 ref" href="#111c" title='c' data-ref="111c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::cpuid_level" title='cpuinfo_x86::cpuid_level' data-ref="cpuinfo_x86::cpuid_level">cpuid_level</a> &gt; <var>3</var>) {</td></tr>
<tr><th id="665">665</th><td>		<em>static</em> <em>int</em> <dfn class="local col7 decl" id="127is_initialized" title='is_initialized' data-type='int' data-ref="127is_initialized">is_initialized</dfn>;</td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td>		<b>if</b> (<a class="local col7 ref" href="#127is_initialized" title='is_initialized' data-ref="127is_initialized">is_initialized</a> == <var>0</var>) {</td></tr>
<tr><th id="668">668</th><td>			<i>/* Init num_cache_leaves from boot CPU */</i></td></tr>
<tr><th id="669">669</th><td>			<a class="tu ref" href="#num_cache_leaves" title='num_cache_leaves' data-use='w' data-ref="num_cache_leaves">num_cache_leaves</a> = <a class="tu ref fn" href="#find_num_cache_leaves" title='find_num_cache_leaves' data-use='c' data-ref="find_num_cache_leaves">find_num_cache_leaves</a>(<a class="local col1 ref" href="#111c" title='c' data-ref="111c">c</a>);</td></tr>
<tr><th id="670">670</th><td>			<a class="local col7 ref" href="#127is_initialized" title='is_initialized' data-ref="127is_initialized">is_initialized</a>++;</td></tr>
<tr><th id="671">671</th><td>		}</td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td>		<i>/*</i></td></tr>
<tr><th id="674">674</th><td><i>		 * Whenever possible use cpuid(4), deterministic cache</i></td></tr>
<tr><th id="675">675</th><td><i>		 * parameters cpuid leaf to find the cache details</i></td></tr>
<tr><th id="676">676</th><td><i>		 */</i></td></tr>
<tr><th id="677">677</th><td>		<b>for</b> (<a class="local col1 ref" href="#121i" title='i' data-ref="121i">i</a> = <var>0</var>; <a class="local col1 ref" href="#121i" title='i' data-ref="121i">i</a> &lt; <a class="tu ref" href="#num_cache_leaves" title='num_cache_leaves' data-use='r' data-ref="num_cache_leaves">num_cache_leaves</a>; <a class="local col1 ref" href="#121i" title='i' data-ref="121i">i</a>++) {</td></tr>
<tr><th id="678">678</th><td>			<b>struct</b> <a class="type" href="#_cpuid4_info_regs" title='_cpuid4_info_regs' data-ref="_cpuid4_info_regs">_cpuid4_info_regs</a> <dfn class="local col8 decl" id="128this_leaf" title='this_leaf' data-type='struct _cpuid4_info_regs' data-ref="128this_leaf">this_leaf</dfn> = {};</td></tr>
<tr><th id="679">679</th><td>			<em>int</em> <dfn class="local col9 decl" id="129retval" title='retval' data-type='int' data-ref="129retval">retval</dfn>;</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td>			<a class="local col9 ref" href="#129retval" title='retval' data-ref="129retval">retval</a> = <a class="tu ref fn" href="#cpuid4_cache_lookup_regs" title='cpuid4_cache_lookup_regs' data-use='c' data-ref="cpuid4_cache_lookup_regs">cpuid4_cache_lookup_regs</a>(<a class="local col1 ref" href="#121i" title='i' data-ref="121i">i</a>, &amp;<a class="local col8 ref" href="#128this_leaf" title='this_leaf' data-ref="128this_leaf">this_leaf</a>);</td></tr>
<tr><th id="682">682</th><td>			<b>if</b> (<a class="local col9 ref" href="#129retval" title='retval' data-ref="129retval">retval</a> &lt; <var>0</var>)</td></tr>
<tr><th id="683">683</th><td>				<b>continue</b>;</td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td>			<b>switch</b> (<a class="local col8 ref" href="#128this_leaf" title='this_leaf' data-ref="128this_leaf">this_leaf</a>.<a class="tu ref field" href="#_cpuid4_info_regs::eax" title='_cpuid4_info_regs::eax' data-use='m' data-ref="_cpuid4_info_regs::eax">eax</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::split" title='_cpuid4_leaf_eax::split' data-use='m' data-ref="_cpuid4_leaf_eax::split">split</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::(anonymous)::level" title='_cpuid4_leaf_eax::(anonymous struct)::level' data-use='r' data-ref="_cpuid4_leaf_eax::(anonymous)::level">level</a>) {</td></tr>
<tr><th id="686">686</th><td>			<b>case</b> <var>1</var>:</td></tr>
<tr><th id="687">687</th><td>				<b>if</b> (<a class="local col8 ref" href="#128this_leaf" title='this_leaf' data-ref="128this_leaf">this_leaf</a>.<a class="tu ref field" href="#_cpuid4_info_regs::eax" title='_cpuid4_info_regs::eax' data-use='m' data-ref="_cpuid4_info_regs::eax">eax</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::split" title='_cpuid4_leaf_eax::split' data-use='m' data-ref="_cpuid4_leaf_eax::split">split</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::(anonymous)::type" title='_cpuid4_leaf_eax::(anonymous struct)::type' data-use='r' data-ref="_cpuid4_leaf_eax::(anonymous)::type">type</a> == <a class="enum" href="#CTYPE_DATA" title='CTYPE_DATA' data-ref="CTYPE_DATA">CTYPE_DATA</a>)</td></tr>
<tr><th id="688">688</th><td>					<a class="local col7 ref" href="#117new_l1d" title='new_l1d' data-ref="117new_l1d">new_l1d</a> = <a class="local col8 ref" href="#128this_leaf" title='this_leaf' data-ref="128this_leaf">this_leaf</a>.<a class="tu ref field" href="#_cpuid4_info_regs::size" title='_cpuid4_info_regs::size' data-use='r' data-ref="_cpuid4_info_regs::size">size</a>/<var>1024</var>;</td></tr>
<tr><th id="689">689</th><td>				<b>else</b> <b>if</b> (<a class="local col8 ref" href="#128this_leaf" title='this_leaf' data-ref="128this_leaf">this_leaf</a>.<a class="tu ref field" href="#_cpuid4_info_regs::eax" title='_cpuid4_info_regs::eax' data-use='m' data-ref="_cpuid4_info_regs::eax">eax</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::split" title='_cpuid4_leaf_eax::split' data-use='m' data-ref="_cpuid4_leaf_eax::split">split</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::(anonymous)::type" title='_cpuid4_leaf_eax::(anonymous struct)::type' data-use='r' data-ref="_cpuid4_leaf_eax::(anonymous)::type">type</a> == <a class="enum" href="#CTYPE_INST" title='CTYPE_INST' data-ref="CTYPE_INST">CTYPE_INST</a>)</td></tr>
<tr><th id="690">690</th><td>					<a class="local col8 ref" href="#118new_l1i" title='new_l1i' data-ref="118new_l1i">new_l1i</a> = <a class="local col8 ref" href="#128this_leaf" title='this_leaf' data-ref="128this_leaf">this_leaf</a>.<a class="tu ref field" href="#_cpuid4_info_regs::size" title='_cpuid4_info_regs::size' data-use='r' data-ref="_cpuid4_info_regs::size">size</a>/<var>1024</var>;</td></tr>
<tr><th id="691">691</th><td>				<b>break</b>;</td></tr>
<tr><th id="692">692</th><td>			<b>case</b> <var>2</var>:</td></tr>
<tr><th id="693">693</th><td>				<a class="local col9 ref" href="#119new_l2" title='new_l2' data-ref="119new_l2">new_l2</a> = <a class="local col8 ref" href="#128this_leaf" title='this_leaf' data-ref="128this_leaf">this_leaf</a>.<a class="tu ref field" href="#_cpuid4_info_regs::size" title='_cpuid4_info_regs::size' data-use='r' data-ref="_cpuid4_info_regs::size">size</a>/<var>1024</var>;</td></tr>
<tr><th id="694">694</th><td>				<a class="local col4 ref" href="#124num_threads_sharing" title='num_threads_sharing' data-ref="124num_threads_sharing">num_threads_sharing</a> = <var>1</var> + <a class="local col8 ref" href="#128this_leaf" title='this_leaf' data-ref="128this_leaf">this_leaf</a>.<a class="tu ref field" href="#_cpuid4_info_regs::eax" title='_cpuid4_info_regs::eax' data-use='m' data-ref="_cpuid4_info_regs::eax">eax</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::split" title='_cpuid4_leaf_eax::split' data-use='m' data-ref="_cpuid4_leaf_eax::split">split</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::(anonymous)::num_threads_sharing" title='_cpuid4_leaf_eax::(anonymous struct)::num_threads_sharing' data-use='r' data-ref="_cpuid4_leaf_eax::(anonymous)::num_threads_sharing">num_threads_sharing</a>;</td></tr>
<tr><th id="695">695</th><td>				<a class="local col5 ref" href="#125index_msb" title='index_msb' data-ref="125index_msb">index_msb</a> = <a class="ref fn" href="../../../../include/linux/bitops.h.html#get_count_order" title='get_count_order' data-ref="get_count_order">get_count_order</a>(<a class="local col4 ref" href="#124num_threads_sharing" title='num_threads_sharing' data-ref="124num_threads_sharing">num_threads_sharing</a>);</td></tr>
<tr><th id="696">696</th><td>				<a class="local col2 ref" href="#122l2_id" title='l2_id' data-ref="122l2_id">l2_id</a> = <a class="local col1 ref" href="#111c" title='c' data-ref="111c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::apicid" title='cpuinfo_x86::apicid' data-ref="cpuinfo_x86::apicid">apicid</a> &amp; ~((<var>1</var> &lt;&lt; <a class="local col5 ref" href="#125index_msb" title='index_msb' data-ref="125index_msb">index_msb</a>) - <var>1</var>);</td></tr>
<tr><th id="697">697</th><td>				<b>break</b>;</td></tr>
<tr><th id="698">698</th><td>			<b>case</b> <var>3</var>:</td></tr>
<tr><th id="699">699</th><td>				<a class="local col0 ref" href="#120new_l3" title='new_l3' data-ref="120new_l3">new_l3</a> = <a class="local col8 ref" href="#128this_leaf" title='this_leaf' data-ref="128this_leaf">this_leaf</a>.<a class="tu ref field" href="#_cpuid4_info_regs::size" title='_cpuid4_info_regs::size' data-use='r' data-ref="_cpuid4_info_regs::size">size</a>/<var>1024</var>;</td></tr>
<tr><th id="700">700</th><td>				<a class="local col4 ref" href="#124num_threads_sharing" title='num_threads_sharing' data-ref="124num_threads_sharing">num_threads_sharing</a> = <var>1</var> + <a class="local col8 ref" href="#128this_leaf" title='this_leaf' data-ref="128this_leaf">this_leaf</a>.<a class="tu ref field" href="#_cpuid4_info_regs::eax" title='_cpuid4_info_regs::eax' data-use='m' data-ref="_cpuid4_info_regs::eax">eax</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::split" title='_cpuid4_leaf_eax::split' data-use='m' data-ref="_cpuid4_leaf_eax::split">split</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::(anonymous)::num_threads_sharing" title='_cpuid4_leaf_eax::(anonymous struct)::num_threads_sharing' data-use='r' data-ref="_cpuid4_leaf_eax::(anonymous)::num_threads_sharing">num_threads_sharing</a>;</td></tr>
<tr><th id="701">701</th><td>				<a class="local col5 ref" href="#125index_msb" title='index_msb' data-ref="125index_msb">index_msb</a> = <a class="ref fn" href="../../../../include/linux/bitops.h.html#get_count_order" title='get_count_order' data-ref="get_count_order">get_count_order</a>(<a class="local col4 ref" href="#124num_threads_sharing" title='num_threads_sharing' data-ref="124num_threads_sharing">num_threads_sharing</a>);</td></tr>
<tr><th id="702">702</th><td>				<a class="local col3 ref" href="#123l3_id" title='l3_id' data-ref="123l3_id">l3_id</a> = <a class="local col1 ref" href="#111c" title='c' data-ref="111c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::apicid" title='cpuinfo_x86::apicid' data-ref="cpuinfo_x86::apicid">apicid</a> &amp; ~((<var>1</var> &lt;&lt; <a class="local col5 ref" href="#125index_msb" title='index_msb' data-ref="125index_msb">index_msb</a>) - <var>1</var>);</td></tr>
<tr><th id="703">703</th><td>				<b>break</b>;</td></tr>
<tr><th id="704">704</th><td>			<b>default</b>:</td></tr>
<tr><th id="705">705</th><td>				<b>break</b>;</td></tr>
<tr><th id="706">706</th><td>			}</td></tr>
<tr><th id="707">707</th><td>		}</td></tr>
<tr><th id="708">708</th><td>	}</td></tr>
<tr><th id="709">709</th><td>	<i>/*</i></td></tr>
<tr><th id="710">710</th><td><i>	 * Don't use cpuid2 if cpuid4 is supported. For P4, we use cpuid2 for</i></td></tr>
<tr><th id="711">711</th><td><i>	 * trace cache</i></td></tr>
<tr><th id="712">712</th><td><i>	 */</i></td></tr>
<tr><th id="713">713</th><td>	<b>if</b> ((<a class="tu ref" href="#num_cache_leaves" title='num_cache_leaves' data-use='r' data-ref="num_cache_leaves">num_cache_leaves</a> == <var>0</var> || <a class="local col1 ref" href="#111c" title='c' data-ref="111c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86" title='cpuinfo_x86::x86' data-ref="cpuinfo_x86::x86">x86</a> == <var>15</var>) &amp;&amp; <a class="local col1 ref" href="#111c" title='c' data-ref="111c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::cpuid_level" title='cpuinfo_x86::cpuid_level' data-ref="cpuinfo_x86::cpuid_level">cpuid_level</a> &gt; <var>1</var>) {</td></tr>
<tr><th id="714">714</th><td>		<i>/* supports eax=2  call */</i></td></tr>
<tr><th id="715">715</th><td>		<em>int</em> <dfn class="local col0 decl" id="130j" title='j' data-type='int' data-ref="130j">j</dfn>, <dfn class="local col1 decl" id="131n" title='n' data-type='int' data-ref="131n">n</dfn>;</td></tr>
<tr><th id="716">716</th><td>		<em>unsigned</em> <em>int</em> <dfn class="local col2 decl" id="132regs" title='regs' data-type='unsigned int [4]' data-ref="132regs">regs</dfn>[<var>4</var>];</td></tr>
<tr><th id="717">717</th><td>		<em>unsigned</em> <em>char</em> *<dfn class="local col3 decl" id="133dp" title='dp' data-type='unsigned char *' data-ref="133dp">dp</dfn> = (<em>unsigned</em> <em>char</em> *)<a class="local col2 ref" href="#132regs" title='regs' data-ref="132regs">regs</a>;</td></tr>
<tr><th id="718">718</th><td>		<em>int</em> <dfn class="local col4 decl" id="134only_trace" title='only_trace' data-type='int' data-ref="134only_trace">only_trace</dfn> = <var>0</var>;</td></tr>
<tr><th id="719">719</th><td></td></tr>
<tr><th id="720">720</th><td>		<b>if</b> (<a class="tu ref" href="#num_cache_leaves" title='num_cache_leaves' data-use='r' data-ref="num_cache_leaves">num_cache_leaves</a> != <var>0</var> &amp;&amp; <a class="local col1 ref" href="#111c" title='c' data-ref="111c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86" title='cpuinfo_x86::x86' data-ref="cpuinfo_x86::x86">x86</a> == <var>15</var>)</td></tr>
<tr><th id="721">721</th><td>			<a class="local col4 ref" href="#134only_trace" title='only_trace' data-ref="134only_trace">only_trace</a> = <var>1</var>;</td></tr>
<tr><th id="722">722</th><td></td></tr>
<tr><th id="723">723</th><td>		<i>/* Number of times to iterate */</i></td></tr>
<tr><th id="724">724</th><td>		<a class="local col1 ref" href="#131n" title='n' data-ref="131n">n</a> = <a class="ref fn" href="../../include/asm/processor.h.html#cpuid_eax" title='cpuid_eax' data-ref="cpuid_eax">cpuid_eax</a>(<var>2</var>) &amp; <var>0xFF</var>;</td></tr>
<tr><th id="725">725</th><td></td></tr>
<tr><th id="726">726</th><td>		<b>for</b> (<a class="local col1 ref" href="#121i" title='i' data-ref="121i">i</a> = <var>0</var> ; <a class="local col1 ref" href="#121i" title='i' data-ref="121i">i</a> &lt; <a class="local col1 ref" href="#131n" title='n' data-ref="131n">n</a> ; <a class="local col1 ref" href="#121i" title='i' data-ref="121i">i</a>++) {</td></tr>
<tr><th id="727">727</th><td>			<a class="ref fn" href="../../include/asm/processor.h.html#cpuid" title='cpuid' data-ref="cpuid">cpuid</a>(<var>2</var>, &amp;<a class="local col2 ref" href="#132regs" title='regs' data-ref="132regs">regs</a>[<var>0</var>], &amp;<a class="local col2 ref" href="#132regs" title='regs' data-ref="132regs">regs</a>[<var>1</var>], &amp;<a class="local col2 ref" href="#132regs" title='regs' data-ref="132regs">regs</a>[<var>2</var>], &amp;<a class="local col2 ref" href="#132regs" title='regs' data-ref="132regs">regs</a>[<var>3</var>]);</td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td>			<i>/* If bit 31 is set, this is an unknown format */</i></td></tr>
<tr><th id="730">730</th><td>			<b>for</b> (<a class="local col0 ref" href="#130j" title='j' data-ref="130j">j</a> = <var>0</var> ; <a class="local col0 ref" href="#130j" title='j' data-ref="130j">j</a> &lt; <var>3</var> ; <a class="local col0 ref" href="#130j" title='j' data-ref="130j">j</a>++)</td></tr>
<tr><th id="731">731</th><td>				<b>if</b> (<a class="local col2 ref" href="#132regs" title='regs' data-ref="132regs">regs</a>[<a class="local col0 ref" href="#130j" title='j' data-ref="130j">j</a>] &amp; (<var>1</var> &lt;&lt; <var>31</var>))</td></tr>
<tr><th id="732">732</th><td>					<a class="local col2 ref" href="#132regs" title='regs' data-ref="132regs">regs</a>[<a class="local col0 ref" href="#130j" title='j' data-ref="130j">j</a>] = <var>0</var>;</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td>			<i>/* Byte 0 is level count, not a descriptor */</i></td></tr>
<tr><th id="735">735</th><td>			<b>for</b> (<a class="local col0 ref" href="#130j" title='j' data-ref="130j">j</a> = <var>1</var> ; <a class="local col0 ref" href="#130j" title='j' data-ref="130j">j</a> &lt; <var>16</var> ; <a class="local col0 ref" href="#130j" title='j' data-ref="130j">j</a>++) {</td></tr>
<tr><th id="736">736</th><td>				<em>unsigned</em> <em>char</em> <dfn class="local col5 decl" id="135des" title='des' data-type='unsigned char' data-ref="135des">des</dfn> = <a class="local col3 ref" href="#133dp" title='dp' data-ref="133dp">dp</a>[<a class="local col0 ref" href="#130j" title='j' data-ref="130j">j</a>];</td></tr>
<tr><th id="737">737</th><td>				<em>unsigned</em> <em>char</em> <dfn class="local col6 decl" id="136k" title='k' data-type='unsigned char' data-ref="136k">k</dfn> = <var>0</var>;</td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td>				<i>/* look up this descriptor in the table */</i></td></tr>
<tr><th id="740">740</th><td>				<b>while</b> (<a class="tu ref" href="#cache_table" title='cache_table' data-use='m' data-ref="cache_table">cache_table</a>[<a class="local col6 ref" href="#136k" title='k' data-ref="136k">k</a>].<a class="tu ref field" href="#_cache_table::descriptor" title='_cache_table::descriptor' data-use='r' data-ref="_cache_table::descriptor">descriptor</a> != <var>0</var>) {</td></tr>
<tr><th id="741">741</th><td>					<b>if</b> (<a class="tu ref" href="#cache_table" title='cache_table' data-use='m' data-ref="cache_table">cache_table</a>[<a class="local col6 ref" href="#136k" title='k' data-ref="136k">k</a>].<a class="tu ref field" href="#_cache_table::descriptor" title='_cache_table::descriptor' data-use='r' data-ref="_cache_table::descriptor">descriptor</a> == <a class="local col5 ref" href="#135des" title='des' data-ref="135des">des</a>) {</td></tr>
<tr><th id="742">742</th><td>						<b>if</b> (<a class="local col4 ref" href="#134only_trace" title='only_trace' data-ref="134only_trace">only_trace</a> &amp;&amp; <a class="tu ref" href="#cache_table" title='cache_table' data-use='m' data-ref="cache_table">cache_table</a>[<a class="local col6 ref" href="#136k" title='k' data-ref="136k">k</a>].<a class="tu ref field" href="#_cache_table::cache_type" title='_cache_table::cache_type' data-use='r' data-ref="_cache_table::cache_type">cache_type</a> != <a class="macro" href="#27" title="5" data-ref="_M/LVL_TRACE">LVL_TRACE</a>)</td></tr>
<tr><th id="743">743</th><td>							<b>break</b>;</td></tr>
<tr><th id="744">744</th><td>						<b>switch</b> (<a class="tu ref" href="#cache_table" title='cache_table' data-use='m' data-ref="cache_table">cache_table</a>[<a class="local col6 ref" href="#136k" title='k' data-ref="136k">k</a>].<a class="tu ref field" href="#_cache_table::cache_type" title='_cache_table::cache_type' data-use='r' data-ref="_cache_table::cache_type">cache_type</a>) {</td></tr>
<tr><th id="745">745</th><td>						<b>case</b> <a class="macro" href="#23" title="1" data-ref="_M/LVL_1_INST">LVL_1_INST</a>:</td></tr>
<tr><th id="746">746</th><td>							<a class="local col3 ref" href="#113l1i" title='l1i' data-ref="113l1i">l1i</a> += <a class="tu ref" href="#cache_table" title='cache_table' data-use='m' data-ref="cache_table">cache_table</a>[<a class="local col6 ref" href="#136k" title='k' data-ref="136k">k</a>].<a class="tu ref field" href="#_cache_table::size" title='_cache_table::size' data-use='r' data-ref="_cache_table::size">size</a>;</td></tr>
<tr><th id="747">747</th><td>							<b>break</b>;</td></tr>
<tr><th id="748">748</th><td>						<b>case</b> <a class="macro" href="#24" title="2" data-ref="_M/LVL_1_DATA">LVL_1_DATA</a>:</td></tr>
<tr><th id="749">749</th><td>							<a class="local col4 ref" href="#114l1d" title='l1d' data-ref="114l1d">l1d</a> += <a class="tu ref" href="#cache_table" title='cache_table' data-use='m' data-ref="cache_table">cache_table</a>[<a class="local col6 ref" href="#136k" title='k' data-ref="136k">k</a>].<a class="tu ref field" href="#_cache_table::size" title='_cache_table::size' data-use='r' data-ref="_cache_table::size">size</a>;</td></tr>
<tr><th id="750">750</th><td>							<b>break</b>;</td></tr>
<tr><th id="751">751</th><td>						<b>case</b> <a class="macro" href="#25" title="3" data-ref="_M/LVL_2">LVL_2</a>:</td></tr>
<tr><th id="752">752</th><td>							<a class="local col5 ref" href="#115l2" title='l2' data-ref="115l2">l2</a> += <a class="tu ref" href="#cache_table" title='cache_table' data-use='m' data-ref="cache_table">cache_table</a>[<a class="local col6 ref" href="#136k" title='k' data-ref="136k">k</a>].<a class="tu ref field" href="#_cache_table::size" title='_cache_table::size' data-use='r' data-ref="_cache_table::size">size</a>;</td></tr>
<tr><th id="753">753</th><td>							<b>break</b>;</td></tr>
<tr><th id="754">754</th><td>						<b>case</b> <a class="macro" href="#26" title="4" data-ref="_M/LVL_3">LVL_3</a>:</td></tr>
<tr><th id="755">755</th><td>							<a class="local col6 ref" href="#116l3" title='l3' data-ref="116l3">l3</a> += <a class="tu ref" href="#cache_table" title='cache_table' data-use='m' data-ref="cache_table">cache_table</a>[<a class="local col6 ref" href="#136k" title='k' data-ref="136k">k</a>].<a class="tu ref field" href="#_cache_table::size" title='_cache_table::size' data-use='r' data-ref="_cache_table::size">size</a>;</td></tr>
<tr><th id="756">756</th><td>							<b>break</b>;</td></tr>
<tr><th id="757">757</th><td>						<b>case</b> <a class="macro" href="#27" title="5" data-ref="_M/LVL_TRACE">LVL_TRACE</a>:</td></tr>
<tr><th id="758">758</th><td>							<a class="local col2 ref" href="#112trace" title='trace' data-ref="112trace">trace</a> += <a class="tu ref" href="#cache_table" title='cache_table' data-use='m' data-ref="cache_table">cache_table</a>[<a class="local col6 ref" href="#136k" title='k' data-ref="136k">k</a>].<a class="tu ref field" href="#_cache_table::size" title='_cache_table::size' data-use='r' data-ref="_cache_table::size">size</a>;</td></tr>
<tr><th id="759">759</th><td>							<b>break</b>;</td></tr>
<tr><th id="760">760</th><td>						}</td></tr>
<tr><th id="761">761</th><td></td></tr>
<tr><th id="762">762</th><td>						<b>break</b>;</td></tr>
<tr><th id="763">763</th><td>					}</td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td>					<a class="local col6 ref" href="#136k" title='k' data-ref="136k">k</a>++;</td></tr>
<tr><th id="766">766</th><td>				}</td></tr>
<tr><th id="767">767</th><td>			}</td></tr>
<tr><th id="768">768</th><td>		}</td></tr>
<tr><th id="769">769</th><td>	}</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td>	<b>if</b> (<a class="local col7 ref" href="#117new_l1d" title='new_l1d' data-ref="117new_l1d">new_l1d</a>)</td></tr>
<tr><th id="772">772</th><td>		<a class="local col4 ref" href="#114l1d" title='l1d' data-ref="114l1d">l1d</a> = <a class="local col7 ref" href="#117new_l1d" title='new_l1d' data-ref="117new_l1d">new_l1d</a>;</td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td>	<b>if</b> (<a class="local col8 ref" href="#118new_l1i" title='new_l1i' data-ref="118new_l1i">new_l1i</a>)</td></tr>
<tr><th id="775">775</th><td>		<a class="local col3 ref" href="#113l1i" title='l1i' data-ref="113l1i">l1i</a> = <a class="local col8 ref" href="#118new_l1i" title='new_l1i' data-ref="118new_l1i">new_l1i</a>;</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td>	<b>if</b> (<a class="local col9 ref" href="#119new_l2" title='new_l2' data-ref="119new_l2">new_l2</a>) {</td></tr>
<tr><th id="778">778</th><td>		<a class="local col5 ref" href="#115l2" title='l2' data-ref="115l2">l2</a> = <a class="local col9 ref" href="#119new_l2" title='new_l2' data-ref="119new_l2">new_l2</a>;</td></tr>
<tr><th id="779">779</th><td><u>#<span data-ppcond="779">ifdef</span> <a class="macro" href="../../../../include/generated/autoconf.h.html#795" data-ref="_M/CONFIG_SMP">CONFIG_SMP</a></u></td></tr>
<tr><th id="780">780</th><td>		<a class="macro" href="../../../../include/linux/percpu-defs.h.html#256" title="(*({ do { const void *__vpp_verify = (typeof((&amp;(cpu_llc_id)) + 0))((void *)0); (void)__vpp_verify; } while (0); ({ unsigned long __ptr; __asm__ (&quot;&quot; : &quot;=r&quot;(__ptr) : &quot;0&quot;((typeof(*((&amp;(cpu_llc_id)))) *)((&amp;(cpu_llc_id))))); (typeof((typeof(*((&amp;(cpu_llc_id)))) *)((&amp;(cpu_llc_id))))) (__ptr + (((__per_cpu_offset[(cpu)])))); }); }))" data-ref="_M/per_cpu">per_cpu</a>(<a class="ref" href="../../include/asm/smp.h.html#28" title='cpu_llc_id' data-ref="cpu_llc_id">cpu_llc_id</a>, <a class="local col6 ref" href="#126cpu" title='cpu' data-ref="126cpu">cpu</a>) = <a class="local col2 ref" href="#122l2_id" title='l2_id' data-ref="122l2_id">l2_id</a>;</td></tr>
<tr><th id="781">781</th><td><u>#<span data-ppcond="779">endif</span></u></td></tr>
<tr><th id="782">782</th><td>	}</td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td>	<b>if</b> (<a class="local col0 ref" href="#120new_l3" title='new_l3' data-ref="120new_l3">new_l3</a>) {</td></tr>
<tr><th id="785">785</th><td>		<a class="local col6 ref" href="#116l3" title='l3' data-ref="116l3">l3</a> = <a class="local col0 ref" href="#120new_l3" title='new_l3' data-ref="120new_l3">new_l3</a>;</td></tr>
<tr><th id="786">786</th><td><u>#<span data-ppcond="786">ifdef</span> <a class="macro" href="../../../../include/generated/autoconf.h.html#795" data-ref="_M/CONFIG_SMP">CONFIG_SMP</a></u></td></tr>
<tr><th id="787">787</th><td>		<a class="macro" href="../../../../include/linux/percpu-defs.h.html#256" title="(*({ do { const void *__vpp_verify = (typeof((&amp;(cpu_llc_id)) + 0))((void *)0); (void)__vpp_verify; } while (0); ({ unsigned long __ptr; __asm__ (&quot;&quot; : &quot;=r&quot;(__ptr) : &quot;0&quot;((typeof(*((&amp;(cpu_llc_id)))) *)((&amp;(cpu_llc_id))))); (typeof((typeof(*((&amp;(cpu_llc_id)))) *)((&amp;(cpu_llc_id))))) (__ptr + (((__per_cpu_offset[(cpu)])))); }); }))" data-ref="_M/per_cpu">per_cpu</a>(<a class="ref" href="../../include/asm/smp.h.html#28" title='cpu_llc_id' data-ref="cpu_llc_id">cpu_llc_id</a>, <a class="local col6 ref" href="#126cpu" title='cpu' data-ref="126cpu">cpu</a>) = <a class="local col3 ref" href="#123l3_id" title='l3_id' data-ref="123l3_id">l3_id</a>;</td></tr>
<tr><th id="788">788</th><td><u>#<span data-ppcond="786">endif</span></u></td></tr>
<tr><th id="789">789</th><td>	}</td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td><u>#<span data-ppcond="791">ifdef</span> <a class="macro" href="../../../../include/generated/autoconf.h.html#795" data-ref="_M/CONFIG_SMP">CONFIG_SMP</a></u></td></tr>
<tr><th id="792">792</th><td>	<i>/*</i></td></tr>
<tr><th id="793">793</th><td><i>	 * If cpu_llc_id is not yet set, this means cpuid_level &lt; 4 which in</i></td></tr>
<tr><th id="794">794</th><td><i>	 * turns means that the only possibility is SMT (as indicated in</i></td></tr>
<tr><th id="795">795</th><td><i>	 * cpuid1). Since cpuid2 doesn't specify shared caches, and we know</i></td></tr>
<tr><th id="796">796</th><td><i>	 * that SMT shares all caches, we can unconditionally set cpu_llc_id to</i></td></tr>
<tr><th id="797">797</th><td><i>	 * c-&gt;phys_proc_id.</i></td></tr>
<tr><th id="798">798</th><td><i>	 */</i></td></tr>
<tr><th id="799">799</th><td>	<b>if</b> (<a class="macro" href="../../../../include/linux/percpu-defs.h.html#256" title="(*({ do { const void *__vpp_verify = (typeof((&amp;(cpu_llc_id)) + 0))((void *)0); (void)__vpp_verify; } while (0); ({ unsigned long __ptr; __asm__ (&quot;&quot; : &quot;=r&quot;(__ptr) : &quot;0&quot;((typeof(*((&amp;(cpu_llc_id)))) *)((&amp;(cpu_llc_id))))); (typeof((typeof(*((&amp;(cpu_llc_id)))) *)((&amp;(cpu_llc_id))))) (__ptr + (((__per_cpu_offset[(cpu)])))); }); }))" data-ref="_M/per_cpu">per_cpu</a>(<a class="ref" href="../../include/asm/smp.h.html#28" title='cpu_llc_id' data-ref="cpu_llc_id">cpu_llc_id</a>, <a class="local col6 ref" href="#126cpu" title='cpu' data-ref="126cpu">cpu</a>) == <a class="macro" href="../../include/asm/apicdef.h.html#432" title="0xFFFFu" data-ref="_M/BAD_APICID">BAD_APICID</a>)</td></tr>
<tr><th id="800">800</th><td>		<a class="macro" href="../../../../include/linux/percpu-defs.h.html#256" title="(*({ do { const void *__vpp_verify = (typeof((&amp;(cpu_llc_id)) + 0))((void *)0); (void)__vpp_verify; } while (0); ({ unsigned long __ptr; __asm__ (&quot;&quot; : &quot;=r&quot;(__ptr) : &quot;0&quot;((typeof(*((&amp;(cpu_llc_id)))) *)((&amp;(cpu_llc_id))))); (typeof((typeof(*((&amp;(cpu_llc_id)))) *)((&amp;(cpu_llc_id))))) (__ptr + (((__per_cpu_offset[(cpu)])))); }); }))" data-ref="_M/per_cpu">per_cpu</a>(<a class="ref" href="../../include/asm/smp.h.html#28" title='cpu_llc_id' data-ref="cpu_llc_id">cpu_llc_id</a>, <a class="local col6 ref" href="#126cpu" title='cpu' data-ref="126cpu">cpu</a>) = <a class="local col1 ref" href="#111c" title='c' data-ref="111c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::phys_proc_id" title='cpuinfo_x86::phys_proc_id' data-ref="cpuinfo_x86::phys_proc_id">phys_proc_id</a>;</td></tr>
<tr><th id="801">801</th><td><u>#<span data-ppcond="791">endif</span></u></td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td>	<a class="local col1 ref" href="#111c" title='c' data-ref="111c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_cache_size" title='cpuinfo_x86::x86_cache_size' data-ref="cpuinfo_x86::x86_cache_size">x86_cache_size</a> = <a class="local col6 ref" href="#116l3" title='l3' data-ref="116l3">l3</a> ? <a class="local col6 ref" href="#116l3" title='l3' data-ref="116l3">l3</a> : (<a class="local col5 ref" href="#115l2" title='l2' data-ref="115l2">l2</a> ? <a class="local col5 ref" href="#115l2" title='l2' data-ref="115l2">l2</a> : (<a class="local col3 ref" href="#113l1i" title='l1i' data-ref="113l1i">l1i</a>+<a class="local col4 ref" href="#114l1d" title='l1d' data-ref="114l1d">l1d</a>));</td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td>	<b>return</b> <a class="local col5 ref" href="#115l2" title='l2' data-ref="115l2">l2</a>;</td></tr>
<tr><th id="806">806</th><td>}</td></tr>
<tr><th id="807">807</th><td></td></tr>
<tr><th id="808">808</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="__cache_amd_cpumap_setup" title='__cache_amd_cpumap_setup' data-type='int __cache_amd_cpumap_setup(unsigned int cpu, int index, struct _cpuid4_info_regs * base)' data-ref="__cache_amd_cpumap_setup">__cache_amd_cpumap_setup</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col7 decl" id="137cpu" title='cpu' data-type='unsigned int' data-ref="137cpu">cpu</dfn>, <em>int</em> <dfn class="local col8 decl" id="138index" title='index' data-type='int' data-ref="138index">index</dfn>,</td></tr>
<tr><th id="809">809</th><td>				    <b>struct</b> <a class="type" href="#_cpuid4_info_regs" title='_cpuid4_info_regs' data-ref="_cpuid4_info_regs">_cpuid4_info_regs</a> *<dfn class="local col9 decl" id="139base" title='base' data-type='struct _cpuid4_info_regs *' data-ref="139base">base</dfn>)</td></tr>
<tr><th id="810">810</th><td>{</td></tr>
<tr><th id="811">811</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/cacheinfo.h.html#cpu_cacheinfo" title='cpu_cacheinfo' data-ref="cpu_cacheinfo">cpu_cacheinfo</a> *<dfn class="local col0 decl" id="140this_cpu_ci" title='this_cpu_ci' data-type='struct cpu_cacheinfo *' data-ref="140this_cpu_ci">this_cpu_ci</dfn> = <a class="ref fn" href="../../../../include/linux/cacheinfo.h.html#get_cpu_cacheinfo" title='get_cpu_cacheinfo' data-ref="get_cpu_cacheinfo">get_cpu_cacheinfo</a>(<a class="local col7 ref" href="#137cpu" title='cpu' data-ref="137cpu">cpu</a>);</td></tr>
<tr><th id="812">812</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/cacheinfo.h.html#cacheinfo" title='cacheinfo' data-ref="cacheinfo">cacheinfo</a> *<dfn class="local col1 decl" id="141this_leaf" title='this_leaf' data-type='struct cacheinfo *' data-ref="141this_leaf">this_leaf</dfn>;</td></tr>
<tr><th id="813">813</th><td>	<em>int</em> <dfn class="local col2 decl" id="142i" title='i' data-type='int' data-ref="142i">i</dfn>, <dfn class="local col3 decl" id="143sibling" title='sibling' data-type='int' data-ref="143sibling">sibling</dfn>;</td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td>	<i>/*</i></td></tr>
<tr><th id="816">816</th><td><i>	 * For L3, always use the pre-calculated cpu_llc_shared_mask</i></td></tr>
<tr><th id="817">817</th><td><i>	 * to derive shared_cpu_map.</i></td></tr>
<tr><th id="818">818</th><td><i>	 */</i></td></tr>
<tr><th id="819">819</th><td>	<b>if</b> (<a class="local col8 ref" href="#138index" title='index' data-ref="138index">index</a> == <var>3</var>) {</td></tr>
<tr><th id="820">820</th><td>		<a class="macro" href="../../../../include/linux/cpumask.h.html#212" title="for ((i) = -1; (i) = cpumask_next((i), (cpu_llc_shared_mask(cpu))), (i) &lt; nr_cpu_ids;)" data-ref="_M/for_each_cpu">for_each_cpu</a>(<a class="local col2 ref" href="#142i" title='i' data-ref="142i">i</a>, <a class="ref fn" href="../../include/asm/smp.h.html#cpu_llc_shared_mask" title='cpu_llc_shared_mask' data-ref="cpu_llc_shared_mask">cpu_llc_shared_mask</a>(<a class="local col7 ref" href="#137cpu" title='cpu' data-ref="137cpu">cpu</a>)) {</td></tr>
<tr><th id="821">821</th><td>			<a class="local col0 ref" href="#140this_cpu_ci" title='this_cpu_ci' data-ref="140this_cpu_ci">this_cpu_ci</a> = <a class="ref fn" href="../../../../include/linux/cacheinfo.h.html#get_cpu_cacheinfo" title='get_cpu_cacheinfo' data-ref="get_cpu_cacheinfo">get_cpu_cacheinfo</a>(<a class="local col2 ref" href="#142i" title='i' data-ref="142i">i</a>);</td></tr>
<tr><th id="822">822</th><td>			<b>if</b> (!<a class="local col0 ref" href="#140this_cpu_ci" title='this_cpu_ci' data-ref="140this_cpu_ci">this_cpu_ci</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cpu_cacheinfo::info_list" title='cpu_cacheinfo::info_list' data-ref="cpu_cacheinfo::info_list">info_list</a>)</td></tr>
<tr><th id="823">823</th><td>				<b>continue</b>;</td></tr>
<tr><th id="824">824</th><td>			<a class="local col1 ref" href="#141this_leaf" title='this_leaf' data-ref="141this_leaf">this_leaf</a> = <a class="local col0 ref" href="#140this_cpu_ci" title='this_cpu_ci' data-ref="140this_cpu_ci">this_cpu_ci</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cpu_cacheinfo::info_list" title='cpu_cacheinfo::info_list' data-ref="cpu_cacheinfo::info_list">info_list</a> + <a class="local col8 ref" href="#138index" title='index' data-ref="138index">index</a>;</td></tr>
<tr><th id="825">825</th><td>			<a class="macro" href="../../../../include/linux/cpumask.h.html#212" title="for ((sibling) = -1; (sibling) = cpumask_next((sibling), (cpu_llc_shared_mask(cpu))), (sibling) &lt; nr_cpu_ids;)" data-ref="_M/for_each_cpu">for_each_cpu</a>(<a class="local col3 ref" href="#143sibling" title='sibling' data-ref="143sibling">sibling</a>, <a class="ref fn" href="../../include/asm/smp.h.html#cpu_llc_shared_mask" title='cpu_llc_shared_mask' data-ref="cpu_llc_shared_mask">cpu_llc_shared_mask</a>(<a class="local col7 ref" href="#137cpu" title='cpu' data-ref="137cpu">cpu</a>)) {</td></tr>
<tr><th id="826">826</th><td>				<b>if</b> (!<a class="macro" href="../../../../include/linux/cpumask.h.html#103" title="cpumask_test_cpu((sibling), ((const struct cpumask *)&amp;__cpu_online_mask))" data-ref="_M/cpu_online">cpu_online</a>(<a class="local col3 ref" href="#143sibling" title='sibling' data-ref="143sibling">sibling</a>))</td></tr>
<tr><th id="827">827</th><td>					<b>continue</b>;</td></tr>
<tr><th id="828">828</th><td>				<a class="ref fn" href="../../../../include/linux/cpumask.h.html#cpumask_set_cpu" title='cpumask_set_cpu' data-ref="cpumask_set_cpu">cpumask_set_cpu</a>(<a class="local col3 ref" href="#143sibling" title='sibling' data-ref="143sibling">sibling</a>,</td></tr>
<tr><th id="829">829</th><td>						&amp;<a class="local col1 ref" href="#141this_leaf" title='this_leaf' data-ref="141this_leaf">this_leaf</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cacheinfo::shared_cpu_map" title='cacheinfo::shared_cpu_map' data-ref="cacheinfo::shared_cpu_map">shared_cpu_map</a>);</td></tr>
<tr><th id="830">830</th><td>			}</td></tr>
<tr><th id="831">831</th><td>		}</td></tr>
<tr><th id="832">832</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="../../include/asm/cpufeature.h.html#129" title="(__builtin_constant_p(( 6*32+22)) &amp;&amp; ( (((( 6*32+22))&gt;&gt;5)==(0) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; ((1&lt;&lt;(( 0*32+ 0) &amp; 31))|0|(1&lt;&lt;(( 0*32+ 5) &amp; 31))|(1&lt;&lt;(( 0*32+ 6) &amp; 31))| (1&lt;&lt;(( 0*32+ 8) &amp; 31))|0|(1&lt;&lt;(( 0*32+24) &amp; 31))|(1&lt;&lt;(( 0*32+15) &amp; 31))| (1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31))) )) || (((( 6*32+22))&gt;&gt;5)==(1) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; ((1&lt;&lt;(( 1*32+29) &amp; 31))|0) )) || (((( 6*32+22))&gt;&gt;5)==(2) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(3) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; ((1&lt;&lt;(( 3*32+20) &amp; 31))) )) || (((( 6*32+22))&gt;&gt;5)==(4) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; (0) )) || (((( 6*32+22))&gt;&gt;5)==(5) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(6) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(7) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(8) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(9) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(10) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(11) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(12) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(13) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(14) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(15) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(16) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; (0) )) || (((( 6*32+22))&gt;&gt;5)==(17) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (((( 6*32+22))&gt;&gt;5)==(18) &amp;&amp; (1UL&lt;&lt;((( 6*32+22))&amp;31) &amp; 0 )) || (sizeof(struct { int:(-!!(19 != 19)); })) || (sizeof(struct { int:(-!!(19 != 19)); }))) ? 1 : (__builtin_constant_p((( 6*32+22))) ? constant_test_bit((( 6*32+22)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability))) : variable_test_bit((( 6*32+22)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability)))))" data-ref="_M/boot_cpu_has">boot_cpu_has</a>(<a class="macro" href="../../include/asm/cpufeatures.h.html#179" title="( 6*32+22)" data-ref="_M/X86_FEATURE_TOPOEXT">X86_FEATURE_TOPOEXT</a>)) {</td></tr>
<tr><th id="833">833</th><td>		<em>unsigned</em> <em>int</em> <dfn class="local col4 decl" id="144apicid" title='apicid' data-type='unsigned int' data-ref="144apicid">apicid</dfn>, <dfn class="local col5 decl" id="145nshared" title='nshared' data-type='unsigned int' data-ref="145nshared">nshared</dfn>, <dfn class="local col6 decl" id="146first" title='first' data-type='unsigned int' data-ref="146first">first</dfn>, <dfn class="local col7 decl" id="147last" title='last' data-type='unsigned int' data-ref="147last">last</dfn>;</td></tr>
<tr><th id="834">834</th><td></td></tr>
<tr><th id="835">835</th><td>		<a class="local col5 ref" href="#145nshared" title='nshared' data-ref="145nshared">nshared</a> = <a class="local col9 ref" href="#139base" title='base' data-ref="139base">base</a>-&gt;<a class="tu ref field" href="#_cpuid4_info_regs::eax" title='_cpuid4_info_regs::eax' data-use='m' data-ref="_cpuid4_info_regs::eax">eax</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::split" title='_cpuid4_leaf_eax::split' data-use='m' data-ref="_cpuid4_leaf_eax::split">split</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::(anonymous)::num_threads_sharing" title='_cpuid4_leaf_eax::(anonymous struct)::num_threads_sharing' data-use='r' data-ref="_cpuid4_leaf_eax::(anonymous)::num_threads_sharing">num_threads_sharing</a> + <var>1</var>;</td></tr>
<tr><th id="836">836</th><td>		<a class="local col4 ref" href="#144apicid" title='apicid' data-ref="144apicid">apicid</a> = <a class="macro" href="../../include/asm/processor.h.html#171" title="(*({ do { const void *__vpp_verify = (typeof((&amp;(cpu_info)) + 0))((void *)0); (void)__vpp_verify; } while (0); ({ unsigned long __ptr; __asm__ (&quot;&quot; : &quot;=r&quot;(__ptr) : &quot;0&quot;((typeof(*((&amp;(cpu_info)))) *)((&amp;(cpu_info))))); (typeof((typeof(*((&amp;(cpu_info)))) *)((&amp;(cpu_info))))) (__ptr + (((__per_cpu_offset[(cpu)])))); }); }))" data-ref="_M/cpu_data">cpu_data</a>(<a class="local col7 ref" href="#137cpu" title='cpu' data-ref="137cpu">cpu</a>).<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::apicid" title='cpuinfo_x86::apicid' data-ref="cpuinfo_x86::apicid">apicid</a>;</td></tr>
<tr><th id="837">837</th><td>		<a class="local col6 ref" href="#146first" title='first' data-ref="146first">first</a> = <a class="local col4 ref" href="#144apicid" title='apicid' data-ref="144apicid">apicid</a> - (<a class="local col4 ref" href="#144apicid" title='apicid' data-ref="144apicid">apicid</a> % <a class="local col5 ref" href="#145nshared" title='nshared' data-ref="145nshared">nshared</a>);</td></tr>
<tr><th id="838">838</th><td>		<a class="local col7 ref" href="#147last" title='last' data-ref="147last">last</a> = <a class="local col6 ref" href="#146first" title='first' data-ref="146first">first</a> + <a class="local col5 ref" href="#145nshared" title='nshared' data-ref="145nshared">nshared</a> - <var>1</var>;</td></tr>
<tr><th id="839">839</th><td></td></tr>
<tr><th id="840">840</th><td>		<a class="macro" href="../../../../include/linux/cpumask.h.html#750" title="for (((i)) = -1; ((i)) = cpumask_next(((i)), (((const struct cpumask *)&amp;__cpu_online_mask))), ((i)) &lt; nr_cpu_ids;)" data-ref="_M/for_each_online_cpu">for_each_online_cpu</a>(<a class="local col2 ref" href="#142i" title='i' data-ref="142i">i</a>) {</td></tr>
<tr><th id="841">841</th><td>			<a class="local col0 ref" href="#140this_cpu_ci" title='this_cpu_ci' data-ref="140this_cpu_ci">this_cpu_ci</a> = <a class="ref fn" href="../../../../include/linux/cacheinfo.h.html#get_cpu_cacheinfo" title='get_cpu_cacheinfo' data-ref="get_cpu_cacheinfo">get_cpu_cacheinfo</a>(<a class="local col2 ref" href="#142i" title='i' data-ref="142i">i</a>);</td></tr>
<tr><th id="842">842</th><td>			<b>if</b> (!<a class="local col0 ref" href="#140this_cpu_ci" title='this_cpu_ci' data-ref="140this_cpu_ci">this_cpu_ci</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cpu_cacheinfo::info_list" title='cpu_cacheinfo::info_list' data-ref="cpu_cacheinfo::info_list">info_list</a>)</td></tr>
<tr><th id="843">843</th><td>				<b>continue</b>;</td></tr>
<tr><th id="844">844</th><td></td></tr>
<tr><th id="845">845</th><td>			<a class="local col4 ref" href="#144apicid" title='apicid' data-ref="144apicid">apicid</a> = <a class="macro" href="../../include/asm/processor.h.html#171" title="(*({ do { const void *__vpp_verify = (typeof((&amp;(cpu_info)) + 0))((void *)0); (void)__vpp_verify; } while (0); ({ unsigned long __ptr; __asm__ (&quot;&quot; : &quot;=r&quot;(__ptr) : &quot;0&quot;((typeof(*((&amp;(cpu_info)))) *)((&amp;(cpu_info))))); (typeof((typeof(*((&amp;(cpu_info)))) *)((&amp;(cpu_info))))) (__ptr + (((__per_cpu_offset[(i)])))); }); }))" data-ref="_M/cpu_data">cpu_data</a>(<a class="local col2 ref" href="#142i" title='i' data-ref="142i">i</a>).<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::apicid" title='cpuinfo_x86::apicid' data-ref="cpuinfo_x86::apicid">apicid</a>;</td></tr>
<tr><th id="846">846</th><td>			<b>if</b> ((<a class="local col4 ref" href="#144apicid" title='apicid' data-ref="144apicid">apicid</a> &lt; <a class="local col6 ref" href="#146first" title='first' data-ref="146first">first</a>) || (<a class="local col4 ref" href="#144apicid" title='apicid' data-ref="144apicid">apicid</a> &gt; <a class="local col7 ref" href="#147last" title='last' data-ref="147last">last</a>))</td></tr>
<tr><th id="847">847</th><td>				<b>continue</b>;</td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td>			<a class="local col1 ref" href="#141this_leaf" title='this_leaf' data-ref="141this_leaf">this_leaf</a> = <a class="local col0 ref" href="#140this_cpu_ci" title='this_cpu_ci' data-ref="140this_cpu_ci">this_cpu_ci</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cpu_cacheinfo::info_list" title='cpu_cacheinfo::info_list' data-ref="cpu_cacheinfo::info_list">info_list</a> + <a class="local col8 ref" href="#138index" title='index' data-ref="138index">index</a>;</td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td>			<a class="macro" href="../../../../include/linux/cpumask.h.html#750" title="for (((sibling)) = -1; ((sibling)) = cpumask_next(((sibling)), (((const struct cpumask *)&amp;__cpu_online_mask))), ((sibling)) &lt; nr_cpu_ids;)" data-ref="_M/for_each_online_cpu">for_each_online_cpu</a>(<a class="local col3 ref" href="#143sibling" title='sibling' data-ref="143sibling">sibling</a>) {</td></tr>
<tr><th id="852">852</th><td>				<a class="local col4 ref" href="#144apicid" title='apicid' data-ref="144apicid">apicid</a> = <a class="macro" href="../../include/asm/processor.h.html#171" title="(*({ do { const void *__vpp_verify = (typeof((&amp;(cpu_info)) + 0))((void *)0); (void)__vpp_verify; } while (0); ({ unsigned long __ptr; __asm__ (&quot;&quot; : &quot;=r&quot;(__ptr) : &quot;0&quot;((typeof(*((&amp;(cpu_info)))) *)((&amp;(cpu_info))))); (typeof((typeof(*((&amp;(cpu_info)))) *)((&amp;(cpu_info))))) (__ptr + (((__per_cpu_offset[(sibling)])))); }); }))" data-ref="_M/cpu_data">cpu_data</a>(<a class="local col3 ref" href="#143sibling" title='sibling' data-ref="143sibling">sibling</a>).<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::apicid" title='cpuinfo_x86::apicid' data-ref="cpuinfo_x86::apicid">apicid</a>;</td></tr>
<tr><th id="853">853</th><td>				<b>if</b> ((<a class="local col4 ref" href="#144apicid" title='apicid' data-ref="144apicid">apicid</a> &lt; <a class="local col6 ref" href="#146first" title='first' data-ref="146first">first</a>) || (<a class="local col4 ref" href="#144apicid" title='apicid' data-ref="144apicid">apicid</a> &gt; <a class="local col7 ref" href="#147last" title='last' data-ref="147last">last</a>))</td></tr>
<tr><th id="854">854</th><td>					<b>continue</b>;</td></tr>
<tr><th id="855">855</th><td>				<a class="ref fn" href="../../../../include/linux/cpumask.h.html#cpumask_set_cpu" title='cpumask_set_cpu' data-ref="cpumask_set_cpu">cpumask_set_cpu</a>(<a class="local col3 ref" href="#143sibling" title='sibling' data-ref="143sibling">sibling</a>,</td></tr>
<tr><th id="856">856</th><td>						&amp;<a class="local col1 ref" href="#141this_leaf" title='this_leaf' data-ref="141this_leaf">this_leaf</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cacheinfo::shared_cpu_map" title='cacheinfo::shared_cpu_map' data-ref="cacheinfo::shared_cpu_map">shared_cpu_map</a>);</td></tr>
<tr><th id="857">857</th><td>			}</td></tr>
<tr><th id="858">858</th><td>		}</td></tr>
<tr><th id="859">859</th><td>	} <b>else</b></td></tr>
<tr><th id="860">860</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td>	<b>return</b> <var>1</var>;</td></tr>
<tr><th id="863">863</th><td>}</td></tr>
<tr><th id="864">864</th><td></td></tr>
<tr><th id="865">865</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="__cache_cpumap_setup" title='__cache_cpumap_setup' data-type='void __cache_cpumap_setup(unsigned int cpu, int index, struct _cpuid4_info_regs * base)' data-ref="__cache_cpumap_setup">__cache_cpumap_setup</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col8 decl" id="148cpu" title='cpu' data-type='unsigned int' data-ref="148cpu">cpu</dfn>, <em>int</em> <dfn class="local col9 decl" id="149index" title='index' data-type='int' data-ref="149index">index</dfn>,</td></tr>
<tr><th id="866">866</th><td>				 <b>struct</b> <a class="type" href="#_cpuid4_info_regs" title='_cpuid4_info_regs' data-ref="_cpuid4_info_regs">_cpuid4_info_regs</a> *<dfn class="local col0 decl" id="150base" title='base' data-type='struct _cpuid4_info_regs *' data-ref="150base">base</dfn>)</td></tr>
<tr><th id="867">867</th><td>{</td></tr>
<tr><th id="868">868</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/cacheinfo.h.html#cpu_cacheinfo" title='cpu_cacheinfo' data-ref="cpu_cacheinfo">cpu_cacheinfo</a> *<dfn class="local col1 decl" id="151this_cpu_ci" title='this_cpu_ci' data-type='struct cpu_cacheinfo *' data-ref="151this_cpu_ci">this_cpu_ci</dfn> = <a class="ref fn" href="../../../../include/linux/cacheinfo.h.html#get_cpu_cacheinfo" title='get_cpu_cacheinfo' data-ref="get_cpu_cacheinfo">get_cpu_cacheinfo</a>(<a class="local col8 ref" href="#148cpu" title='cpu' data-ref="148cpu">cpu</a>);</td></tr>
<tr><th id="869">869</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/cacheinfo.h.html#cacheinfo" title='cacheinfo' data-ref="cacheinfo">cacheinfo</a> *<dfn class="local col2 decl" id="152this_leaf" title='this_leaf' data-type='struct cacheinfo *' data-ref="152this_leaf">this_leaf</dfn>, *<dfn class="local col3 decl" id="153sibling_leaf" title='sibling_leaf' data-type='struct cacheinfo *' data-ref="153sibling_leaf">sibling_leaf</dfn>;</td></tr>
<tr><th id="870">870</th><td>	<em>unsigned</em> <em>long</em> <dfn class="local col4 decl" id="154num_threads_sharing" title='num_threads_sharing' data-type='unsigned long' data-ref="154num_threads_sharing">num_threads_sharing</dfn>;</td></tr>
<tr><th id="871">871</th><td>	<em>int</em> <dfn class="local col5 decl" id="155index_msb" title='index_msb' data-type='int' data-ref="155index_msb">index_msb</dfn>, <dfn class="local col6 decl" id="156i" title='i' data-type='int' data-ref="156i">i</dfn>;</td></tr>
<tr><th id="872">872</th><td>	<b>struct</b> <a class="type" href="../../include/asm/processor.h.html#cpuinfo_x86" title='cpuinfo_x86' data-ref="cpuinfo_x86">cpuinfo_x86</a> *<dfn class="local col7 decl" id="157c" title='c' data-type='struct cpuinfo_x86 *' data-ref="157c">c</dfn> = &amp;<a class="macro" href="../../include/asm/processor.h.html#171" title="(*({ do { const void *__vpp_verify = (typeof((&amp;(cpu_info)) + 0))((void *)0); (void)__vpp_verify; } while (0); ({ unsigned long __ptr; __asm__ (&quot;&quot; : &quot;=r&quot;(__ptr) : &quot;0&quot;((typeof(*((&amp;(cpu_info)))) *)((&amp;(cpu_info))))); (typeof((typeof(*((&amp;(cpu_info)))) *)((&amp;(cpu_info))))) (__ptr + (((__per_cpu_offset[(cpu)])))); }); }))" data-ref="_M/cpu_data">cpu_data</a>(<a class="local col8 ref" href="#148cpu" title='cpu' data-ref="148cpu">cpu</a>);</td></tr>
<tr><th id="873">873</th><td></td></tr>
<tr><th id="874">874</th><td>	<b>if</b> (<a class="local col7 ref" href="#157c" title='c' data-ref="157c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_vendor" title='cpuinfo_x86::x86_vendor' data-ref="cpuinfo_x86::x86_vendor">x86_vendor</a> == <a class="macro" href="../../include/asm/processor.h.html#150" title="2" data-ref="_M/X86_VENDOR_AMD">X86_VENDOR_AMD</a>) {</td></tr>
<tr><th id="875">875</th><td>		<b>if</b> (<a class="tu ref fn" href="#__cache_amd_cpumap_setup" title='__cache_amd_cpumap_setup' data-use='c' data-ref="__cache_amd_cpumap_setup">__cache_amd_cpumap_setup</a>(<a class="local col8 ref" href="#148cpu" title='cpu' data-ref="148cpu">cpu</a>, <a class="local col9 ref" href="#149index" title='index' data-ref="149index">index</a>, <a class="local col0 ref" href="#150base" title='base' data-ref="150base">base</a>))</td></tr>
<tr><th id="876">876</th><td>			<b>return</b>;</td></tr>
<tr><th id="877">877</th><td>	}</td></tr>
<tr><th id="878">878</th><td></td></tr>
<tr><th id="879">879</th><td>	<a class="local col2 ref" href="#152this_leaf" title='this_leaf' data-ref="152this_leaf">this_leaf</a> = <a class="local col1 ref" href="#151this_cpu_ci" title='this_cpu_ci' data-ref="151this_cpu_ci">this_cpu_ci</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cpu_cacheinfo::info_list" title='cpu_cacheinfo::info_list' data-ref="cpu_cacheinfo::info_list">info_list</a> + <a class="local col9 ref" href="#149index" title='index' data-ref="149index">index</a>;</td></tr>
<tr><th id="880">880</th><td>	<a class="local col4 ref" href="#154num_threads_sharing" title='num_threads_sharing' data-ref="154num_threads_sharing">num_threads_sharing</a> = <var>1</var> + <a class="local col0 ref" href="#150base" title='base' data-ref="150base">base</a>-&gt;<a class="tu ref field" href="#_cpuid4_info_regs::eax" title='_cpuid4_info_regs::eax' data-use='m' data-ref="_cpuid4_info_regs::eax">eax</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::split" title='_cpuid4_leaf_eax::split' data-use='m' data-ref="_cpuid4_leaf_eax::split">split</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::(anonymous)::num_threads_sharing" title='_cpuid4_leaf_eax::(anonymous struct)::num_threads_sharing' data-use='r' data-ref="_cpuid4_leaf_eax::(anonymous)::num_threads_sharing">num_threads_sharing</a>;</td></tr>
<tr><th id="881">881</th><td></td></tr>
<tr><th id="882">882</th><td>	<a class="ref fn" href="../../../../include/linux/cpumask.h.html#cpumask_set_cpu" title='cpumask_set_cpu' data-ref="cpumask_set_cpu">cpumask_set_cpu</a>(<a class="local col8 ref" href="#148cpu" title='cpu' data-ref="148cpu">cpu</a>, &amp;<a class="local col2 ref" href="#152this_leaf" title='this_leaf' data-ref="152this_leaf">this_leaf</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cacheinfo::shared_cpu_map" title='cacheinfo::shared_cpu_map' data-ref="cacheinfo::shared_cpu_map">shared_cpu_map</a>);</td></tr>
<tr><th id="883">883</th><td>	<b>if</b> (<a class="local col4 ref" href="#154num_threads_sharing" title='num_threads_sharing' data-ref="154num_threads_sharing">num_threads_sharing</a> == <var>1</var>)</td></tr>
<tr><th id="884">884</th><td>		<b>return</b>;</td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td>	<a class="local col5 ref" href="#155index_msb" title='index_msb' data-ref="155index_msb">index_msb</a> = <a class="ref fn" href="../../../../include/linux/bitops.h.html#get_count_order" title='get_count_order' data-ref="get_count_order">get_count_order</a>(<a class="local col4 ref" href="#154num_threads_sharing" title='num_threads_sharing' data-ref="154num_threads_sharing">num_threads_sharing</a>);</td></tr>
<tr><th id="887">887</th><td></td></tr>
<tr><th id="888">888</th><td>	<a class="macro" href="../../../../include/linux/cpumask.h.html#750" title="for (((i)) = -1; ((i)) = cpumask_next(((i)), (((const struct cpumask *)&amp;__cpu_online_mask))), ((i)) &lt; nr_cpu_ids;)" data-ref="_M/for_each_online_cpu">for_each_online_cpu</a>(<a class="local col6 ref" href="#156i" title='i' data-ref="156i">i</a>)</td></tr>
<tr><th id="889">889</th><td>		<b>if</b> (<a class="macro" href="../../include/asm/processor.h.html#171" title="(*({ do { const void *__vpp_verify = (typeof((&amp;(cpu_info)) + 0))((void *)0); (void)__vpp_verify; } while (0); ({ unsigned long __ptr; __asm__ (&quot;&quot; : &quot;=r&quot;(__ptr) : &quot;0&quot;((typeof(*((&amp;(cpu_info)))) *)((&amp;(cpu_info))))); (typeof((typeof(*((&amp;(cpu_info)))) *)((&amp;(cpu_info))))) (__ptr + (((__per_cpu_offset[(i)])))); }); }))" data-ref="_M/cpu_data">cpu_data</a>(<a class="local col6 ref" href="#156i" title='i' data-ref="156i">i</a>).<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::apicid" title='cpuinfo_x86::apicid' data-ref="cpuinfo_x86::apicid">apicid</a> &gt;&gt; <a class="local col5 ref" href="#155index_msb" title='index_msb' data-ref="155index_msb">index_msb</a> == <a class="local col7 ref" href="#157c" title='c' data-ref="157c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::apicid" title='cpuinfo_x86::apicid' data-ref="cpuinfo_x86::apicid">apicid</a> &gt;&gt; <a class="local col5 ref" href="#155index_msb" title='index_msb' data-ref="155index_msb">index_msb</a>) {</td></tr>
<tr><th id="890">890</th><td>			<b>struct</b> <a class="type" href="../../../../include/linux/cacheinfo.h.html#cpu_cacheinfo" title='cpu_cacheinfo' data-ref="cpu_cacheinfo">cpu_cacheinfo</a> *<dfn class="local col8 decl" id="158sib_cpu_ci" title='sib_cpu_ci' data-type='struct cpu_cacheinfo *' data-ref="158sib_cpu_ci">sib_cpu_ci</dfn> = <a class="ref fn" href="../../../../include/linux/cacheinfo.h.html#get_cpu_cacheinfo" title='get_cpu_cacheinfo' data-ref="get_cpu_cacheinfo">get_cpu_cacheinfo</a>(<a class="local col6 ref" href="#156i" title='i' data-ref="156i">i</a>);</td></tr>
<tr><th id="891">891</th><td></td></tr>
<tr><th id="892">892</th><td>			<b>if</b> (<a class="local col6 ref" href="#156i" title='i' data-ref="156i">i</a> == <a class="local col8 ref" href="#148cpu" title='cpu' data-ref="148cpu">cpu</a> || !<a class="local col8 ref" href="#158sib_cpu_ci" title='sib_cpu_ci' data-ref="158sib_cpu_ci">sib_cpu_ci</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cpu_cacheinfo::info_list" title='cpu_cacheinfo::info_list' data-ref="cpu_cacheinfo::info_list">info_list</a>)</td></tr>
<tr><th id="893">893</th><td>				<b>continue</b>;<i>/* skip if itself or no cacheinfo */</i></td></tr>
<tr><th id="894">894</th><td>			<a class="local col3 ref" href="#153sibling_leaf" title='sibling_leaf' data-ref="153sibling_leaf">sibling_leaf</a> = <a class="local col8 ref" href="#158sib_cpu_ci" title='sib_cpu_ci' data-ref="158sib_cpu_ci">sib_cpu_ci</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cpu_cacheinfo::info_list" title='cpu_cacheinfo::info_list' data-ref="cpu_cacheinfo::info_list">info_list</a> + <a class="local col9 ref" href="#149index" title='index' data-ref="149index">index</a>;</td></tr>
<tr><th id="895">895</th><td>			<a class="ref fn" href="../../../../include/linux/cpumask.h.html#cpumask_set_cpu" title='cpumask_set_cpu' data-ref="cpumask_set_cpu">cpumask_set_cpu</a>(<a class="local col6 ref" href="#156i" title='i' data-ref="156i">i</a>, &amp;<a class="local col2 ref" href="#152this_leaf" title='this_leaf' data-ref="152this_leaf">this_leaf</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cacheinfo::shared_cpu_map" title='cacheinfo::shared_cpu_map' data-ref="cacheinfo::shared_cpu_map">shared_cpu_map</a>);</td></tr>
<tr><th id="896">896</th><td>			<a class="ref fn" href="../../../../include/linux/cpumask.h.html#cpumask_set_cpu" title='cpumask_set_cpu' data-ref="cpumask_set_cpu">cpumask_set_cpu</a>(<a class="local col8 ref" href="#148cpu" title='cpu' data-ref="148cpu">cpu</a>, &amp;<a class="local col3 ref" href="#153sibling_leaf" title='sibling_leaf' data-ref="153sibling_leaf">sibling_leaf</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cacheinfo::shared_cpu_map" title='cacheinfo::shared_cpu_map' data-ref="cacheinfo::shared_cpu_map">shared_cpu_map</a>);</td></tr>
<tr><th id="897">897</th><td>		}</td></tr>
<tr><th id="898">898</th><td>}</td></tr>
<tr><th id="899">899</th><td></td></tr>
<tr><th id="900">900</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="ci_leaf_init" title='ci_leaf_init' data-type='void ci_leaf_init(struct cacheinfo * this_leaf, struct _cpuid4_info_regs * base)' data-ref="ci_leaf_init">ci_leaf_init</dfn>(<b>struct</b> <a class="type" href="../../../../include/linux/cacheinfo.h.html#cacheinfo" title='cacheinfo' data-ref="cacheinfo">cacheinfo</a> *<dfn class="local col9 decl" id="159this_leaf" title='this_leaf' data-type='struct cacheinfo *' data-ref="159this_leaf">this_leaf</dfn>,</td></tr>
<tr><th id="901">901</th><td>			 <b>struct</b> <a class="type" href="#_cpuid4_info_regs" title='_cpuid4_info_regs' data-ref="_cpuid4_info_regs">_cpuid4_info_regs</a> *<dfn class="local col0 decl" id="160base" title='base' data-type='struct _cpuid4_info_regs *' data-ref="160base">base</dfn>)</td></tr>
<tr><th id="902">902</th><td>{</td></tr>
<tr><th id="903">903</th><td>	<a class="local col9 ref" href="#159this_leaf" title='this_leaf' data-ref="159this_leaf">this_leaf</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cacheinfo::id" title='cacheinfo::id' data-ref="cacheinfo::id">id</a> = <a class="local col0 ref" href="#160base" title='base' data-ref="160base">base</a>-&gt;<a class="tu ref field" href="#_cpuid4_info_regs::id" title='_cpuid4_info_regs::id' data-use='r' data-ref="_cpuid4_info_regs::id">id</a>;</td></tr>
<tr><th id="904">904</th><td>	<a class="local col9 ref" href="#159this_leaf" title='this_leaf' data-ref="159this_leaf">this_leaf</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cacheinfo::attributes" title='cacheinfo::attributes' data-ref="cacheinfo::attributes">attributes</a> = <a class="macro" href="../../../../include/linux/cacheinfo.h.html#67" title="(1UL &lt;&lt; (4))" data-ref="_M/CACHE_ID">CACHE_ID</a>;</td></tr>
<tr><th id="905">905</th><td>	<a class="local col9 ref" href="#159this_leaf" title='this_leaf' data-ref="159this_leaf">this_leaf</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cacheinfo::level" title='cacheinfo::level' data-ref="cacheinfo::level">level</a> = <a class="local col0 ref" href="#160base" title='base' data-ref="160base">base</a>-&gt;<a class="tu ref field" href="#_cpuid4_info_regs::eax" title='_cpuid4_info_regs::eax' data-use='m' data-ref="_cpuid4_info_regs::eax">eax</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::split" title='_cpuid4_leaf_eax::split' data-use='m' data-ref="_cpuid4_leaf_eax::split">split</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::(anonymous)::level" title='_cpuid4_leaf_eax::(anonymous struct)::level' data-use='r' data-ref="_cpuid4_leaf_eax::(anonymous)::level">level</a>;</td></tr>
<tr><th id="906">906</th><td>	<a class="local col9 ref" href="#159this_leaf" title='this_leaf' data-ref="159this_leaf">this_leaf</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cacheinfo::type" title='cacheinfo::type' data-ref="cacheinfo::type">type</a> = <a class="tu ref" href="#cache_type_map" title='cache_type_map' data-use='r' data-ref="cache_type_map">cache_type_map</a>[<a class="local col0 ref" href="#160base" title='base' data-ref="160base">base</a>-&gt;<a class="tu ref field" href="#_cpuid4_info_regs::eax" title='_cpuid4_info_regs::eax' data-use='m' data-ref="_cpuid4_info_regs::eax">eax</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::split" title='_cpuid4_leaf_eax::split' data-use='m' data-ref="_cpuid4_leaf_eax::split">split</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::(anonymous)::type" title='_cpuid4_leaf_eax::(anonymous struct)::type' data-use='r' data-ref="_cpuid4_leaf_eax::(anonymous)::type">type</a>];</td></tr>
<tr><th id="907">907</th><td>	<a class="local col9 ref" href="#159this_leaf" title='this_leaf' data-ref="159this_leaf">this_leaf</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cacheinfo::coherency_line_size" title='cacheinfo::coherency_line_size' data-ref="cacheinfo::coherency_line_size">coherency_line_size</a> =</td></tr>
<tr><th id="908">908</th><td>				<a class="local col0 ref" href="#160base" title='base' data-ref="160base">base</a>-&gt;<a class="tu ref field" href="#_cpuid4_info_regs::ebx" title='_cpuid4_info_regs::ebx' data-use='m' data-ref="_cpuid4_info_regs::ebx">ebx</a>.<a class="tu ref field" href="#_cpuid4_leaf_ebx::split" title='_cpuid4_leaf_ebx::split' data-use='m' data-ref="_cpuid4_leaf_ebx::split">split</a>.<a class="tu ref field" href="#_cpuid4_leaf_ebx::(anonymous)::coherency_line_size" title='_cpuid4_leaf_ebx::(anonymous struct)::coherency_line_size' data-use='r' data-ref="_cpuid4_leaf_ebx::(anonymous)::coherency_line_size">coherency_line_size</a> + <var>1</var>;</td></tr>
<tr><th id="909">909</th><td>	<a class="local col9 ref" href="#159this_leaf" title='this_leaf' data-ref="159this_leaf">this_leaf</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cacheinfo::ways_of_associativity" title='cacheinfo::ways_of_associativity' data-ref="cacheinfo::ways_of_associativity">ways_of_associativity</a> =</td></tr>
<tr><th id="910">910</th><td>				<a class="local col0 ref" href="#160base" title='base' data-ref="160base">base</a>-&gt;<a class="tu ref field" href="#_cpuid4_info_regs::ebx" title='_cpuid4_info_regs::ebx' data-use='m' data-ref="_cpuid4_info_regs::ebx">ebx</a>.<a class="tu ref field" href="#_cpuid4_leaf_ebx::split" title='_cpuid4_leaf_ebx::split' data-use='m' data-ref="_cpuid4_leaf_ebx::split">split</a>.<a class="tu ref field" href="#_cpuid4_leaf_ebx::(anonymous)::ways_of_associativity" title='_cpuid4_leaf_ebx::(anonymous struct)::ways_of_associativity' data-use='r' data-ref="_cpuid4_leaf_ebx::(anonymous)::ways_of_associativity">ways_of_associativity</a> + <var>1</var>;</td></tr>
<tr><th id="911">911</th><td>	<a class="local col9 ref" href="#159this_leaf" title='this_leaf' data-ref="159this_leaf">this_leaf</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cacheinfo::size" title='cacheinfo::size' data-ref="cacheinfo::size">size</a> = <a class="local col0 ref" href="#160base" title='base' data-ref="160base">base</a>-&gt;<a class="tu ref field" href="#_cpuid4_info_regs::size" title='_cpuid4_info_regs::size' data-use='r' data-ref="_cpuid4_info_regs::size">size</a>;</td></tr>
<tr><th id="912">912</th><td>	<a class="local col9 ref" href="#159this_leaf" title='this_leaf' data-ref="159this_leaf">this_leaf</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cacheinfo::number_of_sets" title='cacheinfo::number_of_sets' data-ref="cacheinfo::number_of_sets">number_of_sets</a> = <a class="local col0 ref" href="#160base" title='base' data-ref="160base">base</a>-&gt;<a class="tu ref field" href="#_cpuid4_info_regs::ecx" title='_cpuid4_info_regs::ecx' data-use='m' data-ref="_cpuid4_info_regs::ecx">ecx</a>.<a class="tu ref field" href="#_cpuid4_leaf_ecx::split" title='_cpuid4_leaf_ecx::split' data-use='m' data-ref="_cpuid4_leaf_ecx::split">split</a>.<a class="tu ref field" href="#_cpuid4_leaf_ecx::(anonymous)::number_of_sets" title='_cpuid4_leaf_ecx::(anonymous struct)::number_of_sets' data-use='r' data-ref="_cpuid4_leaf_ecx::(anonymous)::number_of_sets">number_of_sets</a> + <var>1</var>;</td></tr>
<tr><th id="913">913</th><td>	<a class="local col9 ref" href="#159this_leaf" title='this_leaf' data-ref="159this_leaf">this_leaf</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cacheinfo::physical_line_partition" title='cacheinfo::physical_line_partition' data-ref="cacheinfo::physical_line_partition">physical_line_partition</a> =</td></tr>
<tr><th id="914">914</th><td>				<a class="local col0 ref" href="#160base" title='base' data-ref="160base">base</a>-&gt;<a class="tu ref field" href="#_cpuid4_info_regs::ebx" title='_cpuid4_info_regs::ebx' data-use='m' data-ref="_cpuid4_info_regs::ebx">ebx</a>.<a class="tu ref field" href="#_cpuid4_leaf_ebx::split" title='_cpuid4_leaf_ebx::split' data-use='m' data-ref="_cpuid4_leaf_ebx::split">split</a>.<a class="tu ref field" href="#_cpuid4_leaf_ebx::(anonymous)::physical_line_partition" title='_cpuid4_leaf_ebx::(anonymous struct)::physical_line_partition' data-use='r' data-ref="_cpuid4_leaf_ebx::(anonymous)::physical_line_partition">physical_line_partition</a> + <var>1</var>;</td></tr>
<tr><th id="915">915</th><td>	<a class="local col9 ref" href="#159this_leaf" title='this_leaf' data-ref="159this_leaf">this_leaf</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cacheinfo::priv" title='cacheinfo::priv' data-ref="cacheinfo::priv">priv</a> = <a class="local col0 ref" href="#160base" title='base' data-ref="160base">base</a>-&gt;<a class="tu ref field" href="#_cpuid4_info_regs::nb" title='_cpuid4_info_regs::nb' data-use='r' data-ref="_cpuid4_info_regs::nb">nb</a>;</td></tr>
<tr><th id="916">916</th><td>}</td></tr>
<tr><th id="917">917</th><td></td></tr>
<tr><th id="918">918</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="__init_cache_level" title='__init_cache_level' data-type='int __init_cache_level(unsigned int cpu)' data-ref="__init_cache_level">__init_cache_level</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col1 decl" id="161cpu" title='cpu' data-type='unsigned int' data-ref="161cpu">cpu</dfn>)</td></tr>
<tr><th id="919">919</th><td>{</td></tr>
<tr><th id="920">920</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/cacheinfo.h.html#cpu_cacheinfo" title='cpu_cacheinfo' data-ref="cpu_cacheinfo">cpu_cacheinfo</a> *<dfn class="local col2 decl" id="162this_cpu_ci" title='this_cpu_ci' data-type='struct cpu_cacheinfo *' data-ref="162this_cpu_ci">this_cpu_ci</dfn> = <a class="ref fn" href="../../../../include/linux/cacheinfo.h.html#get_cpu_cacheinfo" title='get_cpu_cacheinfo' data-ref="get_cpu_cacheinfo">get_cpu_cacheinfo</a>(<a class="local col1 ref" href="#161cpu" title='cpu' data-ref="161cpu">cpu</a>);</td></tr>
<tr><th id="921">921</th><td></td></tr>
<tr><th id="922">922</th><td>	<b>if</b> (!<a class="tu ref" href="#num_cache_leaves" title='num_cache_leaves' data-use='r' data-ref="num_cache_leaves">num_cache_leaves</a>)</td></tr>
<tr><th id="923">923</th><td>		<b>return</b> -<a class="macro" href="../../../../include/uapi/asm-generic/errno-base.h.html#6" title="2" data-ref="_M/ENOENT">ENOENT</a>;</td></tr>
<tr><th id="924">924</th><td>	<b>if</b> (!<a class="local col2 ref" href="#162this_cpu_ci" title='this_cpu_ci' data-ref="162this_cpu_ci">this_cpu_ci</a>)</td></tr>
<tr><th id="925">925</th><td>		<b>return</b> -<a class="macro" href="../../../../include/uapi/asm-generic/errno-base.h.html#26" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="926">926</th><td>	<a class="local col2 ref" href="#162this_cpu_ci" title='this_cpu_ci' data-ref="162this_cpu_ci">this_cpu_ci</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cpu_cacheinfo::num_levels" title='cpu_cacheinfo::num_levels' data-ref="cpu_cacheinfo::num_levels">num_levels</a> = <var>3</var>;</td></tr>
<tr><th id="927">927</th><td>	<a class="local col2 ref" href="#162this_cpu_ci" title='this_cpu_ci' data-ref="162this_cpu_ci">this_cpu_ci</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cpu_cacheinfo::num_leaves" title='cpu_cacheinfo::num_leaves' data-ref="cpu_cacheinfo::num_leaves">num_leaves</a> = <a class="tu ref" href="#num_cache_leaves" title='num_cache_leaves' data-use='r' data-ref="num_cache_leaves">num_cache_leaves</a>;</td></tr>
<tr><th id="928">928</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="929">929</th><td>}</td></tr>
<tr><th id="930">930</th><td></td></tr>
<tr><th id="931">931</th><td><i  data-doc="get_cache_id">/*</i></td></tr>
<tr><th id="932">932</th><td><i  data-doc="get_cache_id"> * The max shared threads number comes from CPUID.4:EAX[25-14] with input</i></td></tr>
<tr><th id="933">933</th><td><i  data-doc="get_cache_id"> * ECX as cache index. Then right shift apicid by the number's order to get</i></td></tr>
<tr><th id="934">934</th><td><i  data-doc="get_cache_id"> * cache id for this cache node.</i></td></tr>
<tr><th id="935">935</th><td><i  data-doc="get_cache_id"> */</i></td></tr>
<tr><th id="936">936</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="get_cache_id" title='get_cache_id' data-type='void get_cache_id(int cpu, struct _cpuid4_info_regs * id4_regs)' data-ref="get_cache_id">get_cache_id</dfn>(<em>int</em> <dfn class="local col3 decl" id="163cpu" title='cpu' data-type='int' data-ref="163cpu">cpu</dfn>, <b>struct</b> <a class="type" href="#_cpuid4_info_regs" title='_cpuid4_info_regs' data-ref="_cpuid4_info_regs">_cpuid4_info_regs</a> *<dfn class="local col4 decl" id="164id4_regs" title='id4_regs' data-type='struct _cpuid4_info_regs *' data-ref="164id4_regs">id4_regs</dfn>)</td></tr>
<tr><th id="937">937</th><td>{</td></tr>
<tr><th id="938">938</th><td>	<b>struct</b> <a class="type" href="../../include/asm/processor.h.html#cpuinfo_x86" title='cpuinfo_x86' data-ref="cpuinfo_x86">cpuinfo_x86</a> *<dfn class="local col5 decl" id="165c" title='c' data-type='struct cpuinfo_x86 *' data-ref="165c">c</dfn> = &amp;<a class="macro" href="../../include/asm/processor.h.html#171" title="(*({ do { const void *__vpp_verify = (typeof((&amp;(cpu_info)) + 0))((void *)0); (void)__vpp_verify; } while (0); ({ unsigned long __ptr; __asm__ (&quot;&quot; : &quot;=r&quot;(__ptr) : &quot;0&quot;((typeof(*((&amp;(cpu_info)))) *)((&amp;(cpu_info))))); (typeof((typeof(*((&amp;(cpu_info)))) *)((&amp;(cpu_info))))) (__ptr + (((__per_cpu_offset[(cpu)])))); }); }))" data-ref="_M/cpu_data">cpu_data</a>(<a class="local col3 ref" href="#163cpu" title='cpu' data-ref="163cpu">cpu</a>);</td></tr>
<tr><th id="939">939</th><td>	<em>unsigned</em> <em>long</em> <dfn class="local col6 decl" id="166num_threads_sharing" title='num_threads_sharing' data-type='unsigned long' data-ref="166num_threads_sharing">num_threads_sharing</dfn>;</td></tr>
<tr><th id="940">940</th><td>	<em>int</em> <dfn class="local col7 decl" id="167index_msb" title='index_msb' data-type='int' data-ref="167index_msb">index_msb</dfn>;</td></tr>
<tr><th id="941">941</th><td></td></tr>
<tr><th id="942">942</th><td>	<a class="local col6 ref" href="#166num_threads_sharing" title='num_threads_sharing' data-ref="166num_threads_sharing">num_threads_sharing</a> = <var>1</var> + <a class="local col4 ref" href="#164id4_regs" title='id4_regs' data-ref="164id4_regs">id4_regs</a>-&gt;<a class="tu ref field" href="#_cpuid4_info_regs::eax" title='_cpuid4_info_regs::eax' data-use='m' data-ref="_cpuid4_info_regs::eax">eax</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::split" title='_cpuid4_leaf_eax::split' data-use='m' data-ref="_cpuid4_leaf_eax::split">split</a>.<a class="tu ref field" href="#_cpuid4_leaf_eax::(anonymous)::num_threads_sharing" title='_cpuid4_leaf_eax::(anonymous struct)::num_threads_sharing' data-use='r' data-ref="_cpuid4_leaf_eax::(anonymous)::num_threads_sharing">num_threads_sharing</a>;</td></tr>
<tr><th id="943">943</th><td>	<a class="local col7 ref" href="#167index_msb" title='index_msb' data-ref="167index_msb">index_msb</a> = <a class="ref fn" href="../../../../include/linux/bitops.h.html#get_count_order" title='get_count_order' data-ref="get_count_order">get_count_order</a>(<a class="local col6 ref" href="#166num_threads_sharing" title='num_threads_sharing' data-ref="166num_threads_sharing">num_threads_sharing</a>);</td></tr>
<tr><th id="944">944</th><td>	<a class="local col4 ref" href="#164id4_regs" title='id4_regs' data-ref="164id4_regs">id4_regs</a>-&gt;<a class="tu ref field" href="#_cpuid4_info_regs::id" title='_cpuid4_info_regs::id' data-use='w' data-ref="_cpuid4_info_regs::id">id</a> = <a class="local col5 ref" href="#165c" title='c' data-ref="165c">c</a>-&gt;<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::apicid" title='cpuinfo_x86::apicid' data-ref="cpuinfo_x86::apicid">apicid</a> &gt;&gt; <a class="local col7 ref" href="#167index_msb" title='index_msb' data-ref="167index_msb">index_msb</a>;</td></tr>
<tr><th id="945">945</th><td>}</td></tr>
<tr><th id="946">946</th><td></td></tr>
<tr><th id="947">947</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="__populate_cache_leaves" title='__populate_cache_leaves' data-type='int __populate_cache_leaves(unsigned int cpu)' data-ref="__populate_cache_leaves">__populate_cache_leaves</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col8 decl" id="168cpu" title='cpu' data-type='unsigned int' data-ref="168cpu">cpu</dfn>)</td></tr>
<tr><th id="948">948</th><td>{</td></tr>
<tr><th id="949">949</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col9 decl" id="169idx" title='idx' data-type='unsigned int' data-ref="169idx">idx</dfn>, <dfn class="local col0 decl" id="170ret" title='ret' data-type='unsigned int' data-ref="170ret">ret</dfn>;</td></tr>
<tr><th id="950">950</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/cacheinfo.h.html#cpu_cacheinfo" title='cpu_cacheinfo' data-ref="cpu_cacheinfo">cpu_cacheinfo</a> *<dfn class="local col1 decl" id="171this_cpu_ci" title='this_cpu_ci' data-type='struct cpu_cacheinfo *' data-ref="171this_cpu_ci">this_cpu_ci</dfn> = <a class="ref fn" href="../../../../include/linux/cacheinfo.h.html#get_cpu_cacheinfo" title='get_cpu_cacheinfo' data-ref="get_cpu_cacheinfo">get_cpu_cacheinfo</a>(<a class="local col8 ref" href="#168cpu" title='cpu' data-ref="168cpu">cpu</a>);</td></tr>
<tr><th id="951">951</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/cacheinfo.h.html#cacheinfo" title='cacheinfo' data-ref="cacheinfo">cacheinfo</a> *<dfn class="local col2 decl" id="172this_leaf" title='this_leaf' data-type='struct cacheinfo *' data-ref="172this_leaf">this_leaf</dfn> = <a class="local col1 ref" href="#171this_cpu_ci" title='this_cpu_ci' data-ref="171this_cpu_ci">this_cpu_ci</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cpu_cacheinfo::info_list" title='cpu_cacheinfo::info_list' data-ref="cpu_cacheinfo::info_list">info_list</a>;</td></tr>
<tr><th id="952">952</th><td>	<b>struct</b> <a class="type" href="#_cpuid4_info_regs" title='_cpuid4_info_regs' data-ref="_cpuid4_info_regs">_cpuid4_info_regs</a> <dfn class="local col3 decl" id="173id4_regs" title='id4_regs' data-type='struct _cpuid4_info_regs' data-ref="173id4_regs">id4_regs</dfn> = {};</td></tr>
<tr><th id="953">953</th><td></td></tr>
<tr><th id="954">954</th><td>	<b>for</b> (<a class="local col9 ref" href="#169idx" title='idx' data-ref="169idx">idx</a> = <var>0</var>; <a class="local col9 ref" href="#169idx" title='idx' data-ref="169idx">idx</a> &lt; <a class="local col1 ref" href="#171this_cpu_ci" title='this_cpu_ci' data-ref="171this_cpu_ci">this_cpu_ci</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cpu_cacheinfo::num_leaves" title='cpu_cacheinfo::num_leaves' data-ref="cpu_cacheinfo::num_leaves">num_leaves</a>; <a class="local col9 ref" href="#169idx" title='idx' data-ref="169idx">idx</a>++) {</td></tr>
<tr><th id="955">955</th><td>		<a class="local col0 ref" href="#170ret" title='ret' data-ref="170ret">ret</a> = <a class="tu ref fn" href="#cpuid4_cache_lookup_regs" title='cpuid4_cache_lookup_regs' data-use='c' data-ref="cpuid4_cache_lookup_regs">cpuid4_cache_lookup_regs</a>(<a class="local col9 ref" href="#169idx" title='idx' data-ref="169idx">idx</a>, &amp;<a class="local col3 ref" href="#173id4_regs" title='id4_regs' data-ref="173id4_regs">id4_regs</a>);</td></tr>
<tr><th id="956">956</th><td>		<b>if</b> (<a class="local col0 ref" href="#170ret" title='ret' data-ref="170ret">ret</a>)</td></tr>
<tr><th id="957">957</th><td>			<b>return</b> <a class="local col0 ref" href="#170ret" title='ret' data-ref="170ret">ret</a>;</td></tr>
<tr><th id="958">958</th><td>		<a class="tu ref fn" href="#get_cache_id" title='get_cache_id' data-use='c' data-ref="get_cache_id">get_cache_id</a>(<a class="local col8 ref" href="#168cpu" title='cpu' data-ref="168cpu">cpu</a>, &amp;<a class="local col3 ref" href="#173id4_regs" title='id4_regs' data-ref="173id4_regs">id4_regs</a>);</td></tr>
<tr><th id="959">959</th><td>		<a class="tu ref fn" href="#ci_leaf_init" title='ci_leaf_init' data-use='c' data-ref="ci_leaf_init">ci_leaf_init</a>(<a class="local col2 ref" href="#172this_leaf" title='this_leaf' data-ref="172this_leaf">this_leaf</a>++, &amp;<a class="local col3 ref" href="#173id4_regs" title='id4_regs' data-ref="173id4_regs">id4_regs</a>);</td></tr>
<tr><th id="960">960</th><td>		<a class="tu ref fn" href="#__cache_cpumap_setup" title='__cache_cpumap_setup' data-use='c' data-ref="__cache_cpumap_setup">__cache_cpumap_setup</a>(<a class="local col8 ref" href="#168cpu" title='cpu' data-ref="168cpu">cpu</a>, <a class="local col9 ref" href="#169idx" title='idx' data-ref="169idx">idx</a>, &amp;<a class="local col3 ref" href="#173id4_regs" title='id4_regs' data-ref="173id4_regs">id4_regs</a>);</td></tr>
<tr><th id="961">961</th><td>	}</td></tr>
<tr><th id="962">962</th><td>	<a class="local col1 ref" href="#171this_cpu_ci" title='this_cpu_ci' data-ref="171this_cpu_ci">this_cpu_ci</a>-&gt;<a class="ref field" href="../../../../include/linux/cacheinfo.h.html#cpu_cacheinfo::cpu_map_populated" title='cpu_cacheinfo::cpu_map_populated' data-ref="cpu_cacheinfo::cpu_map_populated">cpu_map_populated</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true">true</a>;</td></tr>
<tr><th id="963">963</th><td></td></tr>
<tr><th id="964">964</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="965">965</th><td>}</td></tr>
<tr><th id="966">966</th><td></td></tr>
<tr><th id="967">967</th><td><a class="macro" href="../../../../include/linux/cacheinfo.h.html#85" title="static inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function)) void _init_cache_level(void *ret) { int cpu = (({ typeof(cpu_number) pscr_ret__; do { const void *__vpp_verify = (typeof((&amp;(cpu_number)) + 0))((void *)0); (void)__vpp_verify; } while (0); switch(sizeof(cpu_number)) { case 1: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm(&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm(&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm(&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm(&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 2: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm(&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm(&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm(&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm(&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 4: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm(&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm(&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm(&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm(&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 8: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm(&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm(&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm(&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm(&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; default: __bad_size_call_parameter(); break; } pscr_ret__; })); *(int *)ret = __init_cache_level(cpu); } int init_cache_level(unsigned int cpu) { int ret; smp_call_function_single(cpu, _init_cache_level, &amp;ret, true); return ret; }" data-ref="_M/DEFINE_SMP_CALL_CACHE_FUNCTION">DEFINE_SMP_CALL_CACHE_FUNCTION</a>(<dfn class="decl def fn" id="init_cache_level" title='init_cache_level' data-ref="init_cache_level">init_cache_level</dfn>)</td></tr>
<tr><th id="968">968</th><td><a class="macro" href="../../../../include/linux/cacheinfo.h.html#85" title="static inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function)) void _populate_cache_leaves(void *ret) { int cpu = (({ typeof(cpu_number) pscr_ret__; do { const void *__vpp_verify = (typeof((&amp;(cpu_number)) + 0))((void *)0); (void)__vpp_verify; } while (0); switch(sizeof(cpu_number)) { case 1: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm(&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm(&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm(&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm(&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 2: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm(&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm(&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm(&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm(&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 4: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm(&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm(&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm(&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm(&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 8: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm(&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm(&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm(&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm(&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; default: __bad_size_call_parameter(); break; } pscr_ret__; })); *(int *)ret = __populate_cache_leaves(cpu); } int populate_cache_leaves(unsigned int cpu) { int ret; smp_call_function_single(cpu, _populate_cache_leaves, &amp;ret, true); return ret; }" data-ref="_M/DEFINE_SMP_CALL_CACHE_FUNCTION">DEFINE_SMP_CALL_CACHE_FUNCTION</a>(<dfn class="decl def fn" id="populate_cache_leaves" title='populate_cache_leaves' data-ref="populate_cache_leaves">populate_cache_leaves</dfn>)</td></tr>
<tr><th id="969">969</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2018-Aug-02</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
