/* Generated by Yosys 0.33 (git sha1 2584903a060) */
module s386_bench(blif_clk_net, blif_reset_net, v6, v5, v4, v3, v2, v1, v0, v13_D_12, v13_D_11, v13_D_10, v13_D_9, v13_D_8, v13_D_7, v13_D_6);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire B14B;
  wire B14Bbar;
  wire B15B;
  wire B16B;
  wire B17B;
  wire B18B;
  wire B19B;
  wire B20B;
  wire B21B;
  wire B22B;
  wire B23B;
  wire B24B;
  wire B25B;
  wire B26B;
  wire B27B;
  wire B28B;
  wire B29B;
  wire B30B;
  wire B31B;
  wire B32B;
  wire B33B;
  wire B34B;
  wire B34Bbar;
  wire B35B;
  wire B35Bbar;
  wire B36B;
  wire B37B;
  wire B38B;
  wire B39B;
  wire B40B;
  wire B41B;
  wire B42B;
  wire B43B;
  wire B44B;
  wire B45B;
  wire II104;
  wire II124;
  wire II148;
  wire II158;
  wire II164;
  wire II167;
  wire II171;
  wire II175;
  wire II186;
  wire II192;
  wire II195;
  wire II64;
  wire II65;
  wire II89;
  wire II97;
  wire II98;
  wire IIII100;
  wire IIII102;
  wire IIII103;
  wire IIII105;
  wire IIII106;
  wire IIII108;
  wire IIII109;
  wire IIII111;
  wire IIII113;
  wire IIII114;
  wire IIII17;
  wire IIII18;
  wire IIII21;
  wire IIII22;
  wire IIII24;
  wire IIII25;
  wire IIII27;
  wire IIII28;
  wire IIII30;
  wire IIII31;
  wire IIII35;
  wire IIII36;
  wire IIII39;
  wire IIII40;
  wire IIII41;
  wire IIII43;
  wire IIII44;
  wire IIII47;
  wire IIII48;
  wire IIII50;
  wire IIII51;
  wire IIII53;
  wire IIII54;
  wire IIII56;
  wire IIII57;
  wire IIII59;
  wire IIII60;
  wire IIII62;
  wire IIII63;
  wire IIII65;
  wire IIII66;
  wire IIII69;
  wire IIII71;
  wire IIII73;
  wire IIII74;
  wire IIII76;
  wire IIII77;
  wire IIII79;
  wire IIII84;
  wire IIII85;
  wire IIII87;
  wire IIII90;
  wire IIII91;
  wire IIII93;
  wire IIII94;
  wire IIII96;
  wire IIII98;
  wire Lv13_D_0;
  wire Lv13_D_1;
  wire Lv13_D_10;
  wire Lv13_D_11;
  wire Lv13_D_12;
  wire Lv13_D_2;
  wire Lv13_D_3;
  wire Lv13_D_4;
  wire Lv13_D_5;
  wire Lv13_D_6;
  wire Lv13_D_7;
  wire Lv13_D_8;
  wire Lv13_D_9;
  input blif_clk_net;
  wire blif_clk_net;
  input blif_reset_net;
  wire blif_reset_net;
  input v0;
  wire v0;
  wire v0bar;
  input v1;
  wire v1;
  reg v10;
  wire v10bar;
  reg v11;
  wire v11bar;
  reg v12;
  wire v12bar;
  wire v13_D_0;
  wire v13_D_1;
  output v13_D_10;
  wire v13_D_10;
  output v13_D_11;
  wire v13_D_11;
  output v13_D_12;
  wire v13_D_12;
  wire v13_D_2;
  wire v13_D_3;
  wire v13_D_4;
  wire v13_D_5;
  output v13_D_6;
  wire v13_D_6;
  output v13_D_7;
  wire v13_D_7;
  output v13_D_8;
  wire v13_D_8;
  output v13_D_9;
  wire v13_D_9;
  wire v1bar;
  input v2;
  wire v2;
  input v3;
  wire v3;
  wire v3bar;
  input v4;
  wire v4;
  wire v4bar;
  input v5;
  wire v5;
  wire v5bar;
  input v6;
  wire v6;
  wire v6bar;
  reg v7;
  wire v7bar;
  reg v8;
  wire v8bar;
  reg v9;
  wire v9bar;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) v7 <= 1'h0;
    else v7 <= Lv13_D_0;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) v8 <= 1'h0;
    else v8 <= Lv13_D_1;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) v9 <= 1'h0;
    else v9 <= Lv13_D_2;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) v10 <= 1'h0;
    else v10 <= Lv13_D_3;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) v11 <= 1'h0;
    else v11 <= Lv13_D_4;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) v12 <= 1'h0;
    else v12 <= Lv13_D_5;
  assign B34Bbar = ~ B34B;
  assign B35Bbar = ~ B35B;
  assign v3bar = ~ v3;
  assign v6bar = ~ v6;
  assign v7bar = ~ v7;
  assign v12bar = ~ v12;
  assign v0bar = ~ v0;
  assign v11bar = ~ v11;
  assign v4bar = ~ v4;
  assign B14Bbar = ~ B14B;
  assign v8bar = ~ v8;
  assign v1bar = ~ v1;
  assign v10bar = ~ v10;
  assign v9bar = ~ v9;
  assign v5bar = ~ v5;
  assign B30B = IIII47 |  v7;
  assign _000_ = v8bar &  v11bar;
  assign IIII102 = _000_ &  v12;
  assign _001_ = B39B &  v7bar;
  assign II158 = _001_ &  v9bar;
  assign IIII108 = v7 &  v11;
  assign Lv13_D_3 = IIII35 |  IIII36;
  assign Lv13_D_5 = IIII90 &  II167;
  assign IIII25 = v0bar &  B22B;
  assign _003_ = B20B &  v0;
  assign II195 = _003_ &  v1bar;
  assign B31B = IIII43 |  IIII44;
  assign B42B = IIII111 |  v12bar;
  assign IIII27 = B44B &  v10bar;
  assign _004_ = v0 &  v7bar;
  assign II175 = _004_ &  v8bar;
  assign IIII100 = v2 &  v8bar;
  assign B44B = IIII59 |  IIII60;
  assign _005_ = v5 &  v7;
  assign _006_ = _005_ &  v8bar;
  assign IIII39 = _006_ &  v11;
  assign _008_ = _007_ &  v12bar;
  assign IIII28 = _008_ &  II175;
  assign v13_D_9 = IIII79 &  II158;
  assign _009_ = v0bar &  v5;
  assign _010_ = _009_ &  v7bar;
  assign II64 = _010_ &  v8bar;
  assign _011_ = v0 &  v8bar;
  assign IIII77 = _011_ &  v10;
  assign _012_ = B40B &  v1;
  assign _013_ = _012_ &  v7bar;
  assign II124 = _013_ &  v8bar;
  assign B45B = IIII27 |  IIII28;
  assign v13_D_11 = IIII17 |  IIII18;
  assign IIII57 = B32B &  v7bar;
  assign _015_ = _014_ &  v11;
  assign IIII106 = _015_ &  v12;
  assign _016_ = v0bar &  v10bar;
  assign IIII18 = _016_ &  B41B;
  assign _017_ = B23B &  v7bar;
  assign IIII62 = _017_ &  v8bar;
  assign v13_D_7 = IIII51 &  II148;
  assign _018_ = B36B &  v11bar;
  assign IIII31 = _018_ &  v12bar;
  assign _019_ = B33B &  v0;
  assign II167 = _019_ &  v1bar;
  assign B16B = B35Bbar |  IIII69;
  assign B29B = IIII105 |  IIII106;
  assign IIII69 = v7 &  v11bar;
  assign IIII43 = B30B &  v12bar;
  assign B40B = IIII98 |  v10bar;
  assign B26B = v0bar |  IIII96;
  assign _020_ = v4 &  v11bar;
  assign IIII41 = _020_ &  B17B;
  assign IIII66 = v4 &  v7;
  assign IIII48 = B14B &  v11;
  assign Lv13_D_1 = IIII90 &  II195;
  assign _021_ = v8bar &  v11;
  assign IIII84 = _021_ &  v12;
  assign _022_ = v9bar &  v10;
  assign _023_ = _022_ &  v11bar;
  assign II98 = _023_ &  v12bar;
  assign _002_ = v4bar &  v11bar;
  assign IIII47 = _002_ &  B34Bbar;
  assign B35B = v2 |  v7;
  assign _024_ = B38B &  v0;
  assign II148 = _024_ &  v1bar;
  assign IIII22 = v7bar &  B18B;
  assign B38B = IIII47 |  IIII74;
  assign B32B = IIII84 |  IIII85;
  assign _025_ = v7 &  v8bar;
  assign IIII74 = _025_ &  v11;
  assign _052_ = IIII39 |  IIII40;
  assign B19B = _052_ |  IIII41;
  assign B28B = IIII53 |  IIII54;
  assign _026_ = v5 &  v7bar;
  assign II171 = _026_ &  v8bar;
  assign B23B = IIII90 |  IIII91;
  assign _027_ = v9 &  v11bar;
  assign _028_ = _027_ &  v12bar;
  assign v13_D_10 = _028_ &  II124;
  assign IIII51 = IIII90 &  v12bar;
  assign B25B = v10bar |  IIII79;
  assign IIII53 = B27B &  v1;
  assign _014_ = v5bar &  v7bar;
  assign II89 = _014_ &  v8bar;
  assign IIII96 = v1 &  v9bar;
  assign B36B = IIII65 |  IIII66;
  assign B18B = IIII102 |  IIII103;
  assign Lv13_D_2 = IIII24 |  IIII25;
  assign IIII98 = v0 &  v5;
  assign IIII35 = B28B &  v12bar;
  assign _029_ = v2 &  v3;
  assign II104 = _029_ &  v8;
  assign _030_ = v5bar &  v9;
  assign _031_ = _030_ &  v11bar;
  assign IIII87 = _031_ &  v12bar;
  assign _032_ = v0bar &  v9bar;
  assign IIII54 = _032_ &  v10bar;
  assign B15B = IIII47 |  IIII48;
  assign _033_ = v1bar &  v4;
  assign _034_ = _033_ &  v10bar;
  assign IIII76 = _034_ &  B34Bbar;
  assign _035_ = v0 &  v6bar;
  assign _036_ = _035_ &  v7bar;
  assign II97 = _036_ &  v8bar;
  assign B27B = IIII90 |  IIII94;
  assign _037_ = v9 &  v10;
  assign _038_ = _037_ &  v11bar;
  assign II65 = _038_ &  v12bar;
  assign B43B = IIII108 |  IIII109;
  assign _039_ = v2 &  v11bar;
  assign IIII105 = _039_ &  v12bar;
  assign _040_ = B43B &  v8;
  assign IIII59 = _040_ &  v12bar;
  assign B20B = IIII21 |  IIII22;
  assign B39B = IIII76 |  IIII77;
  assign B37B = IIII30 |  IIII31;
  assign B14B = v7bar |  v8bar;
  assign IIII24 = B24B &  v1;
  assign v13_D_6 = IIII90 &  II192;
  assign B17B = v7 |  IIII100;
  assign IIII17 = B45B &  v9bar;
  assign _041_ = v11 &  v12;
  assign IIII30 = _041_ &  II171;
  assign IIII111 = v7bar &  v8bar;
  assign _042_ = IIII111 &  B25B;
  assign IIII36 = _042_ &  B26B;
  assign Lv13_D_4 = IIII90 &  II186;
  assign _043_ = v8 &  v11;
  assign IIII103 = _043_ &  v12bar;
  assign B33B = IIII56 |  IIII57;
  assign B21B = v10bar |  IIII87;
  assign B24B = IIII62 |  IIII51;
  assign IIII44 = v8bar &  B29B;
  assign IIII79 = v11bar &  v12bar;
  assign IIII85 = IIII79 &  II104;
  assign _044_ = v3bar &  v4bar;
  assign IIII109 = _044_ &  v11bar;
  assign B34B = v8bar |  v3;
  assign B22B = IIII50 |  IIII51;
  assign _007_ = v10 &  v11bar;
  assign IIII94 = _007_ &  II89;
  assign IIII65 = B35B &  B34B;
  assign IIII21 = B19B &  v12bar;
  assign _045_ = B31B &  v0;
  assign II186 = _045_ &  v1bar;
  assign IIII90 = v9bar &  v10bar;
  assign Lv13_D_0 = IIII51 &  II164;
  assign v13_D_12 = II64 &  II65;
  assign _046_ = B37B &  v0;
  assign II192 = _046_ &  v1bar;
  assign IIII60 = v1 &  B42B;
  assign _047_ = v0 &  v11bar;
  assign IIII91 = _047_ &  v12bar;
  assign v13_D_8 = II97 &  II98;
  assign _048_ = B21B &  v7bar;
  assign IIII50 = _048_ &  v8bar;
  assign IIII114 = v9bar &  v12bar;
  assign _049_ = B15B &  v0;
  assign II164 = _049_ &  v1bar;
  assign _050_ = v3 &  v8;
  assign IIII40 = _050_ &  B16B;
  assign _051_ = v11 &  v12bar;
  assign IIII56 = _051_ &  B14Bbar;
  assign B41B = IIII111 |  IIII114;
  assign IIII113 = IIII111;
  assign IIII63 = IIII51;
  assign IIII71 = IIII47;
  assign IIII73 = IIII47;
  assign IIII93 = IIII90;
  assign Lv13_D_10 = v13_D_10;
  assign Lv13_D_11 = v13_D_11;
  assign Lv13_D_12 = v13_D_12;
  assign Lv13_D_6 = v13_D_6;
  assign Lv13_D_7 = v13_D_7;
  assign Lv13_D_8 = v13_D_8;
  assign Lv13_D_9 = v13_D_9;
  assign v13_D_0 = Lv13_D_0;
  assign v13_D_1 = Lv13_D_1;
  assign v13_D_2 = Lv13_D_2;
  assign v13_D_3 = Lv13_D_3;
  assign v13_D_4 = Lv13_D_4;
  assign v13_D_5 = Lv13_D_5;
endmodule
