****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-nworst 10
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : RAM256
Version: T-2022.03-SP3
Date   : Thu Nov 10 07:09:16 2022
****************************************


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6267 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0062   0.1084   1.0000   0.0058   0.0083 &   2.6350 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1665   1.0000            0.1554 &   2.7905 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0053 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0134   0.1665   1.0000   0.0134   0.0138 &   2.8042 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4476   1.0000            0.3596 &   3.1639 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.1038 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0345   0.4484   1.0000   0.0336   0.0496 &   3.2135 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0389   1.0000            0.0932 &   3.3067 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0389   1.0000   0.0000   0.0001 &   3.3068 r
  data arrival time                                                                                                                                                           3.3068

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1165   1.0000            0.1801 &  13.1419 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0787 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0027   0.1171   1.0000  -0.0038   0.0021 &  13.1440 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0518   1.0000            0.0723 &  13.2162 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK_B (net)                                  1   0.0046 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0518   1.0000   0.0000   0.0001 &  13.2163 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2163
  clock uncertainty                                                                                                                                               -0.1000    13.1163
  clock gating setup time                                                                                                                        1.0000           -0.0629    13.0535
  data required time                                                                                                                                                         13.0535
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0535
  data arrival time                                                                                                                                                          -3.3068
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.7466


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6267 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0062   0.1084   1.0000   0.0058   0.0083 &   2.6350 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1665   1.0000            0.1554 &   2.7905 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0053 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0134   0.1665   1.0000   0.0134   0.0138 &   2.8042 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4476   1.0000            0.3596 &   3.1639 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.1038 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0345   0.4484   1.0000   0.0336   0.0501 &   3.2140 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0421   1.0000            0.0967 &   3.3107 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0028 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0421   1.0000   0.0000   0.0001 &   3.3108 r
  data arrival time                                                                                                                                                           3.3108

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1165   1.0000            0.1801 &  13.1419 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0787 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0027   0.1171   1.0000  -0.0038   0.0025 &  13.1444 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0565   1.0000            0.0774 &  13.2217 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.CLK_B (net)                                  1   0.0056 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0565   1.0000   0.0000   0.0002 &  13.2219 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2219
  clock uncertainty                                                                                                                                               -0.1000    13.1219
  clock gating setup time                                                                                                                        1.0000           -0.0634    13.0585
  data required time                                                                                                                                                         13.0585
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0585
  data arrival time                                                                                                                                                          -3.3108
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.7478


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6267 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0062   0.1084   1.0000   0.0058   0.0083 &   2.6350 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1665   1.0000            0.1554 &   2.7905 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0053 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0134   0.1665   1.0000   0.0134   0.0138 &   2.8042 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4476   1.0000            0.3596 &   3.1639 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.1038 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0343   0.4480   1.0000   0.0334   0.0436 &   3.2075 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0374   1.0000            0.0915 &   3.2990 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0019 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0374   1.0000   0.0000   0.0001 &   3.2991 r
  data arrival time                                                                                                                                                           3.2991

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1165   1.0000            0.1801 &  13.1419 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0787 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0027   0.1170   1.0000  -0.0038   0.0008 &  13.1427 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0531   1.0000            0.0737 &  13.2163 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0531   1.0000   0.0000   0.0002 &  13.2165 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2165
  clock uncertainty                                                                                                                                               -0.1000    13.1165
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0538
  data required time                                                                                                                                                         13.0538
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0538
  data arrival time                                                                                                                                                          -3.2991
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.7547


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6267 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0062   0.1084   1.0000   0.0058   0.0083 &   2.6350 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1665   1.0000            0.1554 &   2.7905 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0053 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0134   0.1665   1.0000   0.0134   0.0138 &   2.8042 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4476   1.0000            0.3596 &   3.1639 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.1038 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0342   0.4481   1.0000   0.0334   0.0422 &   3.2060 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0405   1.0000            0.0950 &   3.3010 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0405   1.0000   0.0000   0.0001 &   3.3011 r
  data arrival time                                                                                                                                                           3.3011

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1165   1.0000            0.1801 &  13.1419 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0787 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0027   0.1170   1.0000  -0.0038   0.0003 &  13.1421 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0561   1.0000            0.0769 &  13.2190 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.CLK_B (net)                                  1   0.0055 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0561   1.0000   0.0000   0.0002 &  13.2192 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2192
  clock uncertainty                                                                                                                                               -0.1000    13.1192
  clock gating setup time                                                                                                                        1.0000           -0.0632    13.0561
  data required time                                                                                                                                                         13.0561
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0561
  data arrival time                                                                                                                                                          -3.3011
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.7550


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6110 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0062   0.1084   1.0000   0.0058   0.0083 &   2.6193 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1665   1.0000            0.1554 &   2.7748 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0053 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0134   0.1665   1.0000   0.0134   0.0138 &   2.7885 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4476   1.0000            0.3596 &   3.1482 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.1038 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0345   0.4484   1.0000   0.0336   0.0496 &   3.1978 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0389   1.0000            0.0932 &   3.2910 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0389   1.0000   0.0000   0.0001 &   3.2911 r
  data arrival time                                                                                                                                                           3.2911

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1165   1.0000            0.1801 &  13.1419 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0787 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0027   0.1171   1.0000  -0.0038   0.0021 &  13.1440 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0518   1.0000            0.0723 &  13.2162 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK_B (net)                                  1   0.0046 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0518   1.0000   0.0000   0.0001 &  13.2163 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2163
  clock uncertainty                                                                                                                                               -0.1000    13.1163
  clock gating setup time                                                                                                                        1.0000           -0.0629    13.0535
  data required time                                                                                                                                                         13.0535
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0535
  data arrival time                                                                                                                                                          -3.2911
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.7623


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6110 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0062   0.1084   1.0000   0.0058   0.0083 &   2.6193 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1665   1.0000            0.1554 &   2.7748 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0053 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0134   0.1665   1.0000   0.0134   0.0138 &   2.7885 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4476   1.0000            0.3596 &   3.1482 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.1038 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0345   0.4484   1.0000   0.0336   0.0501 &   3.1983 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0421   1.0000            0.0967 &   3.2949 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0028 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0421   1.0000   0.0000   0.0001 &   3.2951 r
  data arrival time                                                                                                                                                           3.2951

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1165   1.0000            0.1801 &  13.1419 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0787 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0027   0.1171   1.0000  -0.0038   0.0025 &  13.1444 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0565   1.0000            0.0774 &  13.2217 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.CLK_B (net)                                  1   0.0056 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0565   1.0000   0.0000   0.0002 &  13.2219 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2219
  clock uncertainty                                                                                                                                               -0.1000    13.1219
  clock gating setup time                                                                                                                        1.0000           -0.0634    13.0585
  data required time                                                                                                                                                         13.0585
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0585
  data arrival time                                                                                                                                                          -3.2951
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.7635


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6110 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0062   0.1084   1.0000   0.0058   0.0083 &   2.6193 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1665   1.0000            0.1554 &   2.7748 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0053 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0134   0.1665   1.0000   0.0134   0.0138 &   2.7885 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4476   1.0000            0.3596 &   3.1482 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.1038 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0343   0.4480   1.0000   0.0334   0.0436 &   3.1918 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0374   1.0000            0.0915 &   3.2833 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0019 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0374   1.0000   0.0000   0.0001 &   3.2834 r
  data arrival time                                                                                                                                                           3.2834

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1165   1.0000            0.1801 &  13.1419 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0787 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0027   0.1170   1.0000  -0.0038   0.0008 &  13.1427 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0531   1.0000            0.0737 &  13.2163 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0531   1.0000   0.0000   0.0002 &  13.2165 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2165
  clock uncertainty                                                                                                                                               -0.1000    13.1165
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0538
  data required time                                                                                                                                                         13.0538
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0538
  data arrival time                                                                                                                                                          -3.2834
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.7704


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6110 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0062   0.1084   1.0000   0.0058   0.0083 &   2.6193 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1665   1.0000            0.1554 &   2.7748 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0053 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0134   0.1665   1.0000   0.0134   0.0138 &   2.7885 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4476   1.0000            0.3596 &   3.1482 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.1038 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0342   0.4481   1.0000   0.0334   0.0422 &   3.1903 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0405   1.0000            0.0950 &   3.2853 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0405   1.0000   0.0000   0.0001 &   3.2854 r
  data arrival time                                                                                                                                                           3.2854

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1165   1.0000            0.1801 &  13.1419 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0787 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0027   0.1170   1.0000  -0.0038   0.0003 &  13.1421 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0561   1.0000            0.0769 &  13.2190 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.CLK_B (net)                                  1   0.0055 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0561   1.0000   0.0000   0.0002 &  13.2192 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2192
  clock uncertainty                                                                                                                                               -0.1000    13.1192
  clock gating setup time                                                                                                                        1.0000           -0.0632    13.0561
  data required time                                                                                                                                                         13.0561
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0561
  data arrival time                                                                                                                                                          -3.2854
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.7707


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1090 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0010   0.0109   1.0000   0.0010   0.0090 &   1.0090 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1967   1.0000            0.1857 &   1.1947 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0745 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0048   0.1984   1.0000   0.0048   0.0231 &   1.2178 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6998 &   1.9176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0514 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.1679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.3617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.5638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0062   0.1084   1.0000   0.0058   0.0083 &   2.5721 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1665   1.0000            0.1554 &   2.7275 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0053 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0134   0.1665   1.0000   0.0134   0.0138 &   2.7413 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4476   1.0000            0.3596 &   3.1009 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.1038 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0345   0.4484   1.0000   0.0336   0.0496 &   3.1505 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0389   1.0000            0.0932 &   3.2437 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0389   1.0000   0.0000   0.0001 &   3.2438 r
  data arrival time                                                                                                                                                           3.2438

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1165   1.0000            0.1801 &  13.1419 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0787 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0027   0.1171   1.0000  -0.0038   0.0021 &  13.1440 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0518   1.0000            0.0723 &  13.2162 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK_B (net)                                  1   0.0046 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0518   1.0000   0.0000   0.0001 &  13.2163 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2163
  clock uncertainty                                                                                                                                               -0.1000    13.1163
  clock gating setup time                                                                                                                        1.0000           -0.0629    13.0535
  data required time                                                                                                                                                         13.0535
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0535
  data arrival time                                                                                                                                                          -3.2438
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8096


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1090 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0010   0.0109   1.0000   0.0010   0.0090 &   1.0090 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1967   1.0000            0.1857 &   1.1947 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0745 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0048   0.1984   1.0000   0.0048   0.0231 &   1.2178 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6998 &   1.9176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0514 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.1679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.3617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.5638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0062   0.1084   1.0000   0.0058   0.0083 &   2.5721 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1665   1.0000            0.1554 &   2.7275 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0053 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0134   0.1665   1.0000   0.0134   0.0138 &   2.7413 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4476   1.0000            0.3596 &   3.1009 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.1038 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0345   0.4484   1.0000   0.0336   0.0501 &   3.1510 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0421   1.0000            0.0967 &   3.2477 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0028 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0421   1.0000   0.0000   0.0001 &   3.2478 r
  data arrival time                                                                                                                                                           3.2478

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1165   1.0000            0.1801 &  13.1419 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0787 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0027   0.1171   1.0000  -0.0038   0.0025 &  13.1444 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0565   1.0000            0.0774 &  13.2217 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.CLK_B (net)                                  1   0.0056 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0565   1.0000   0.0000   0.0002 &  13.2219 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2219
  clock uncertainty                                                                                                                                               -0.1000    13.1219
  clock gating setup time                                                                                                                        1.0000           -0.0634    13.0585
  data required time                                                                                                                                                         13.0585
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0585
  data arrival time                                                                                                                                                          -3.2478
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8107


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1090 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0010   0.0109   1.0000   0.0010   0.0090 &   1.0090 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1967   1.0000            0.1857 &   1.1947 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0745 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0048   0.1984   1.0000   0.0048   0.0231 &   1.2178 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6998 &   1.9176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0514 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.1679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.3617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.5638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0062   0.1084   1.0000   0.0058   0.0083 &   2.5721 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1665   1.0000            0.1554 &   2.7275 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0053 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0134   0.1665   1.0000   0.0134   0.0138 &   2.7413 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4476   1.0000            0.3596 &   3.1009 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.1038 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0343   0.4480   1.0000   0.0334   0.0436 &   3.1445 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0374   1.0000            0.0915 &   3.2361 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0019 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0374   1.0000   0.0000   0.0001 &   3.2361 r
  data arrival time                                                                                                                                                           3.2361

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1165   1.0000            0.1801 &  13.1419 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0787 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0027   0.1170   1.0000  -0.0038   0.0008 &  13.1427 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0531   1.0000            0.0737 &  13.2163 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0531   1.0000   0.0000   0.0002 &  13.2165 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2165
  clock uncertainty                                                                                                                                               -0.1000    13.1165
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0538
  data required time                                                                                                                                                         13.0538
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0538
  data arrival time                                                                                                                                                          -3.2361
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8177


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1090 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0010   0.0109   1.0000   0.0010   0.0090 &   1.0090 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1967   1.0000            0.1857 &   1.1947 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0745 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0048   0.1984   1.0000   0.0048   0.0231 &   1.2178 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6998 &   1.9176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0514 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.1679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.3617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.5638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0062   0.1084   1.0000   0.0058   0.0083 &   2.5721 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1665   1.0000            0.1554 &   2.7275 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0053 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0134   0.1665   1.0000   0.0134   0.0138 &   2.7413 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4476   1.0000            0.3596 &   3.1009 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.1038 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0342   0.4481   1.0000   0.0334   0.0422 &   3.1431 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0405   1.0000            0.0950 &   3.2380 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0405   1.0000   0.0000   0.0001 &   3.2381 r
  data arrival time                                                                                                                                                           3.2381

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1165   1.0000            0.1801 &  13.1419 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0787 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0027   0.1170   1.0000  -0.0038   0.0003 &  13.1421 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0561   1.0000            0.0769 &  13.2190 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.CLK_B (net)                                  1   0.0055 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0561   1.0000   0.0000   0.0002 &  13.2192 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2192
  clock uncertainty                                                                                                                                               -0.1000    13.1192
  clock gating setup time                                                                                                                        1.0000           -0.0632    13.0561
  data required time                                                                                                                                                         13.0561
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0561
  data arrival time                                                                                                                                                          -3.2381
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8179


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6267 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0085 &   2.6352 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/X (sky130_fd_sc_hd__and4bb_2)                                                0.0437   1.0000            0.1429 &   2.7781 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0 (net)                                             1   0.0052 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0437   1.0000   0.0000   0.0003 &   2.7783 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3916   1.0000            0.2949 &   3.0733 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0 (net)                                  16   0.0904 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0274   0.3929   1.0000   0.0268   0.0467 &   3.1200 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0376   1.0000            0.0934 &   3.2134 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0376   1.0000   0.0000   0.0001 &   3.2135 r
  data arrival time                                                                                                                                                           3.2135

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0010 &  12.9615 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0957   1.0000            0.1619 &  13.1233 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                    8   0.0632 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0968   1.0000   0.0000   0.0096 &  13.1330 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0483   1.0000            0.0661 &  13.1991 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.CLK_B (net)                                  1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0483   1.0000   0.0000   0.0001 &  13.1992 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1992
  clock uncertainty                                                                                                                                               -0.1000    13.0992
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0366
  data required time                                                                                                                                                         13.0366
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0366
  data arrival time                                                                                                                                                          -3.2135
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8231


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6267 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0087 &   2.6354 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/X (sky130_fd_sc_hd__and4b_2)                                                 0.0397   1.0000            0.1395 &   2.7749 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0 (net)                                             1   0.0045 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0397   1.0000   0.0000   0.0001 &   2.7751 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4329   1.0000            0.3244 &   3.0995 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0 (net)                                  16   0.1009 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0186   0.4337   1.0000   0.0180   0.0369 &   3.1364 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0376   1.0000            0.0922 &   3.2285 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0020 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0376   1.0000   0.0000   0.0001 &   3.2286 r
  data arrival time                                                                                                                                                           3.2286

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1101   1.0000            0.1729 &  13.1347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CLK (net)                                    8   0.0739 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1110   1.0000   0.0000   0.0098 &  13.1445 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0525   1.0000            0.0723 &  13.2168 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.CLK_B (net)                                  1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0525   1.0000   0.0000   0.0002 &  13.2170 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2170
  clock uncertainty                                                                                                                                               -0.1000    13.1170
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0543
  data required time                                                                                                                                                         13.0543
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0543
  data arrival time                                                                                                                                                          -3.2286
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8257


  Startpoint: BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Endpoint: BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.OUTREG_BYTE[1].Do_FF[1]
               (rising edge-triggered flip-flop clocked by CLK)
  Last common pin: BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/X
  Path Group: CLK
  Path Type: max

  Point                                                                                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK' (rise edge)                                                                                                                                                     12.5000    12.5000
  clock source latency                                                                                                                                                        0.0000    12.5000
  CLK (in)                                                                                                                                         0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                                  4   0.0793 
  BANK128[0].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                             0.0000   0.0051   1.0000   0.0000   0.0028 &  12.5028 f
  BANK128[0].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                                      0.0993   1.0000            0.1373 &  12.6401 f
  BANK128[0].RAM128.BLOCK[0].RAM32.CLK (net)                                                                                 8   0.0640 
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                              0.0000   0.1019   1.0000   0.0000   0.0157 &  12.6558 f
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                       0.1066   1.0000            0.1809 &  12.8367 f
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.X (net)                                                                           10   0.0692 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                0.0000   0.1110   1.0000   0.0000   0.0200 &  12.8567 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                         0.0586   1.0000            0.1323 &  12.9890 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.CLKBUF.X (net)                                                              8   0.0197 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                           0.0000   0.0587   1.0000   0.0000   0.0009 &  12.9899 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                                    0.1124   1.0000            0.1740 &  13.1639 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                               8   0.0761 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                            0.0000   0.1132   1.0000   0.0000   0.0087 &  13.1725 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                                     0.0564   1.0000            0.0767 &  13.2492 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.CLK_B (net)                                             1   0.0057 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                           0.0000   0.0564   1.0000   0.0000   0.0002 &  13.2494 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG/GCLK (sky130_fd_sc_hd__dlclkp_1)                                   0.6535   1.0000            0.4898 &  13.7392 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.GCLK (net)                                             16   0.0844 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)               0.0641   0.6546   1.0000   0.0641   0.0848 &  13.8240 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[1].genblk1.STORAGE/Q (sky130_fd_sc_hd__dlxtp_1)                           0.3161   1.0000            0.4184 &  14.2424 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1] (net)                                         2   0.0427 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[1].OBUF0/A (sky130_fd_sc_hd__ebufn_4)                            0.0000   0.3165   1.0000   0.0000   0.0089 &  14.2514 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[1].OBUF0/Z (sky130_fd_sc_hd__ebufn_4)                                     1.8852   1.0000            1.3035 &  15.5548 r
  BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[9].Z (net)                                                              2   0.3617 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.OUTREG_BYTE[1].Do_FF[1]/D (sky130_fd_sc_hd__dfxtp_1)                                           0.0000   1.9149   1.0000   0.0000   0.1463 &  15.7012 r
  data arrival time                                                                                                                                                                     15.7012

  clock CLK (rise edge)                                                                                                                                                      25.0000    25.0000
  clock source latency                                                                                                                                                        0.0000    25.0000
  CLK (in)                                                                                                                                         0.0000                     0.0000 &  25.0000 r
  CLK (net)                                                                                                                  4   0.0799 
  BANK128[0].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                             0.0000   0.0052   1.0000   0.0000   0.0029 &  25.0029 r
  BANK128[0].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                                      0.1640   1.0000            0.1570 &  25.1599 r
  BANK128[0].RAM128.BLOCK[0].RAM32.CLK (net)                                                                                 8   0.0651 
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                              0.0000   0.1656   1.0000   0.0000   0.0172 &  25.1771 r
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                       0.1782   1.0000            0.2036 &  25.3807 r
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.X (net)                                                                           10   0.0705 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Root_CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                                      0.0000   0.1786   1.0000   0.0000   0.0021 &  25.3827 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Root_CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                                               0.0588   1.0000            0.1405 &  25.5232 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.CLK_buf (net)                                                                     4   0.0207 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Do_CLKBUF[1]/A (sky130_fd_sc_hd__clkbuf_4)                                                     0.0000   0.0588   1.0000   0.0000   0.0009 &  25.5241 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Do_CLKBUF[1]/X (sky130_fd_sc_hd__clkbuf_4)                                                              0.0629   1.0000            0.1158 &  25.6399 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.CLKBUF[1] (net)                                                                   8   0.0226 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.OUTREG_BYTE[1].Do_FF[1]/CLK (sky130_fd_sc_hd__dfxtp_1)                                         0.0000   0.0629   1.0000   0.0000   0.0015 &  25.6413 r
  clock reconvergence pessimism                                                                                                                                               0.0000    25.6413
  clock uncertainty                                                                                                                                                          -0.1000    25.5413
  library setup time                                                                                                                                        1.0000           -0.0143    25.5270
  data required time                                                                                                                                                                    25.5270
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                                    25.5270
  data arrival time                                                                                                                                                                    -15.7012
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                            9.8259


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6267 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0085 &   2.6352 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/X (sky130_fd_sc_hd__and4bb_2)                                                0.0437   1.0000            0.1429 &   2.7781 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0 (net)                                             1   0.0052 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0437   1.0000   0.0000   0.0003 &   2.7783 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3916   1.0000            0.2949 &   3.0733 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0 (net)                                  16   0.0904 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0271   0.3924   1.0000   0.0265   0.0331 &   3.1063 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0432   1.0000            0.0994 &   3.2057 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0032 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0432   1.0000   0.0000   0.0001 &   3.2058 r
  data arrival time                                                                                                                                                           3.2058

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0010 &  12.9615 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0957   1.0000            0.1619 &  13.1233 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                    8   0.0632 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0964   1.0000   0.0000   0.0038 &  13.1271 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0502   1.0000            0.0679 &  13.1950 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CLK_B (net)                                  1   0.0051 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0502   1.0000   0.0000   0.0002 &  13.1952 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1952
  clock uncertainty                                                                                                                                               -0.1000    13.0952
  clock gating setup time                                                                                                                        1.0000           -0.0633    13.0319
  data required time                                                                                                                                                         13.0319
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0319
  data arrival time                                                                                                                                                          -3.2058
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8261


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6267 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0085 &   2.6352 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/X (sky130_fd_sc_hd__and4bb_2)                                                0.0437   1.0000            0.1429 &   2.7781 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0 (net)                                             1   0.0052 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0437   1.0000   0.0000   0.0003 &   2.7783 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3916   1.0000            0.2949 &   3.0733 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0 (net)                                  16   0.0904 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0274   0.3929   1.0000   0.0268   0.0450 &   3.1183 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0360   1.0000            0.0917 &   3.2100 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0019 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0360   1.0000   0.0000   0.0001 &   3.2100 r
  data arrival time                                                                                                                                                           3.2100

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0010 &  12.9615 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0957   1.0000            0.1619 &  13.1233 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                    8   0.0632 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0969   1.0000   0.0000   0.0087 &  13.1320 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0490   1.0000            0.0668 &  13.1988 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0490   1.0000   0.0000   0.0001 &  13.1989 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1989
  clock uncertainty                                                                                                                                               -0.1000    13.0989
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0365
  data required time                                                                                                                                                         13.0365
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0365
  data arrival time                                                                                                                                                          -3.2100
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8265


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6267 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0087 &   2.6354 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/X (sky130_fd_sc_hd__and4b_2)                                                 0.0397   1.0000            0.1395 &   2.7749 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0 (net)                                             1   0.0045 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0397   1.0000   0.0000   0.0001 &   2.7751 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4329   1.0000            0.3244 &   3.0995 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0 (net)                                  16   0.1009 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0185   0.4338   1.0000   0.0179   0.0341 &   3.1336 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0380   1.0000            0.0926 &   3.2262 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0380   1.0000   0.0000   0.0001 &   3.2262 r
  data arrival time                                                                                                                                                           3.2262

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1101   1.0000            0.1729 &  13.1347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CLK (net)                                    8   0.0739 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1111   1.0000   0.0000   0.0095 &  13.1442 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0522   1.0000            0.0719 &  13.2162 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0522   1.0000   0.0000   0.0002 &  13.2163 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2163
  clock uncertainty                                                                                                                                               -0.1000    13.1163
  clock gating setup time                                                                                                                        1.0000           -0.0628    13.0536
  data required time                                                                                                                                                         13.0536
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0536
  data arrival time                                                                                                                                                          -3.2262
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8274


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6267 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0087 &   2.6354 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/X (sky130_fd_sc_hd__and4b_2)                                                 0.0397   1.0000            0.1395 &   2.7749 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0 (net)                                             1   0.0045 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0397   1.0000   0.0000   0.0001 &   2.7751 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4329   1.0000            0.3244 &   3.0995 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0 (net)                                  16   0.1009 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0184   0.4333   1.0000   0.0178   0.0251 &   3.1246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0415   1.0000            0.0964 &   3.2210 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0027 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0415   1.0000   0.0000   0.0001 &   3.2211 r
  data arrival time                                                                                                                                                           3.2211

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1101   1.0000            0.1729 &  13.1347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CLK (net)                                    8   0.0739 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1105   1.0000   0.0000   0.0038 &  13.1385 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0549   1.0000            0.0747 &  13.2132 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.CLK_B (net)                                  1   0.0055 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0549   1.0000   0.0000   0.0002 &  13.2134 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2134
  clock uncertainty                                                                                                                                               -0.1000    13.1134
  clock gating setup time                                                                                                                        1.0000           -0.0633    13.0502
  data required time                                                                                                                                                         13.0502
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0502
  data arrival time                                                                                                                                                          -3.2211
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8291


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6267 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0087 &   2.6354 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0417   1.0000            0.1415 &   2.7770 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0417   1.0000   0.0000   0.0002 &   2.7772 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3930   1.0000            0.3041 &   3.0813 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.0915 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0237   0.3934   1.0000   0.0218   0.0319 &   3.1132 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0390   1.0000            0.0949 &   3.2081 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0024 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0390   1.0000   0.0000   0.0001 &   3.2083 r
  data arrival time                                                                                                                                                           3.2083

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0010 &  12.9615 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1025   1.0000            0.1704 &  13.1319 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0682 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0055   0.1029   1.0000  -0.0065  -0.0015 &  13.1305 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0509   1.0000            0.0695 &  13.2000 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.CLK_B (net)                                  1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0509   1.0000   0.0000   0.0002 &  13.2002 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2002
  clock uncertainty                                                                                                                                               -0.1000    13.1002
  clock gating setup time                                                                                                                        1.0000           -0.0628    13.0373
  data required time                                                                                                                                                         13.0373
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0373
  data arrival time                                                                                                                                                          -3.2083
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8291


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6267 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0085 &   2.6352 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/X (sky130_fd_sc_hd__and4bb_2)                                                0.0437   1.0000            0.1429 &   2.7781 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0 (net)                                             1   0.0052 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0437   1.0000   0.0000   0.0003 &   2.7783 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3916   1.0000            0.2949 &   3.0733 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0 (net)                                  16   0.0904 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0271   0.3925   1.0000   0.0265   0.0357 &   3.1090 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0366   1.0000            0.0924 &   3.2014 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0020 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0366   1.0000   0.0000   0.0001 &   3.2015 r
  data arrival time                                                                                                                                                           3.2015

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0010 &  12.9615 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0957   1.0000            0.1619 &  13.1233 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                    8   0.0632 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0963   1.0000   0.0000   0.0054 &  13.1287 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0489   1.0000            0.0667 &  13.1954 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0489   1.0000   0.0000   0.0002 &  13.1956 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1956
  clock uncertainty                                                                                                                                               -0.1000    13.0956
  clock gating setup time                                                                                                                        1.0000           -0.0625    13.0331
  data required time                                                                                                                                                         13.0331
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0331
  data arrival time                                                                                                                                                          -3.2015
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8316


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6267 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0087 &   2.6354 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0417   1.0000            0.1415 &   2.7770 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0417   1.0000   0.0000   0.0002 &   2.7772 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3930   1.0000            0.3041 &   3.0813 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.0915 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0237   0.3934   1.0000   0.0217   0.0300 &   3.1113 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0370   1.0000            0.0928 &   3.2041 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0370   1.0000   0.0000   0.0001 &   3.2042 r
  data arrival time                                                                                                                                                           3.2042

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0010 &  12.9615 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1025   1.0000            0.1704 &  13.1319 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0682 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0055   0.1029   1.0000  -0.0065  -0.0020 &  13.1299 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0501   1.0000            0.0688 &  13.1987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0501   1.0000   0.0000   0.0002 &  13.1989 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1989
  clock uncertainty                                                                                                                                               -0.1000    13.0989
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0363
  data required time                                                                                                                                                         13.0363
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0363
  data arrival time                                                                                                                                                          -3.2042
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8321


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6267 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0087 &   2.6354 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/X (sky130_fd_sc_hd__and4b_2)                                                 0.0397   1.0000            0.1395 &   2.7749 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0 (net)                                             1   0.0045 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0397   1.0000   0.0000   0.0001 &   2.7751 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4329   1.0000            0.3244 &   3.0995 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0 (net)                                  16   0.1009 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0184   0.4334   1.0000   0.0178   0.0239 &   3.1234 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0385   1.0000            0.0932 &   3.2166 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0385   1.0000   0.0000   0.0001 &   3.2167 r
  data arrival time                                                                                                                                                           3.2167

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1101   1.0000            0.1729 &  13.1347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CLK (net)                                    8   0.0739 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1108   1.0000   0.0000   0.0051 &  13.1398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0521   1.0000            0.0719 &  13.2117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0521   1.0000  -0.0000   0.0002 &  13.2119 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2119
  clock uncertainty                                                                                                                                               -0.1000    13.1119
  clock gating setup time                                                                                                                        1.0000           -0.0628    13.0491
  data required time                                                                                                                                                         13.0491
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0491
  data arrival time                                                                                                                                                          -3.2167
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8324


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6267 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0087 &   2.6354 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0417   1.0000            0.1415 &   2.7770 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0417   1.0000   0.0000   0.0002 &   2.7772 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3930   1.0000            0.3041 &   3.0813 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.0915 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0237   0.3934   1.0000   0.0217   0.0299 &   3.1113 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0369   1.0000            0.0926 &   3.2039 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0369   1.0000   0.0000   0.0001 &   3.2039 r
  data arrival time                                                                                                                                                           3.2039

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0010 &  12.9615 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1025   1.0000            0.1704 &  13.1319 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0682 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0055   0.1029   1.0000  -0.0065  -0.0020 &  13.1299 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0503   1.0000            0.0690 &  13.1989 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0503   1.0000   0.0000   0.0002 &  13.1991 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1991
  clock uncertainty                                                                                                                                               -0.1000    13.0991
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0365
  data required time                                                                                                                                                         13.0365
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0365
  data arrival time                                                                                                                                                          -3.2039
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8326


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6267 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0087 &   2.6354 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0417   1.0000            0.1415 &   2.7770 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0417   1.0000   0.0000   0.0002 &   2.7772 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3930   1.0000            0.3041 &   3.0813 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.0915 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0237   0.3934   1.0000   0.0217   0.0306 &   3.1120 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0373   1.0000            0.0930 &   3.2050 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0373   1.0000   0.0000   0.0001 &   3.2051 r
  data arrival time                                                                                                                                                           3.2051

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0010 &  12.9615 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1025   1.0000            0.1704 &  13.1319 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0682 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0055   0.1029   1.0000  -0.0065  -0.0015 &  13.1305 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0519   1.0000            0.0706 &  13.2011 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.CLK_B (net)                                  1   0.0052 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0520   1.0000   0.0000   0.0002 &  13.2013 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2013
  clock uncertainty                                                                                                                                               -0.1000    13.1013
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0386
  data required time                                                                                                                                                         13.0386
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0386
  data arrival time                                                                                                                                                          -3.2051
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8335


  Startpoint: BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Endpoint: BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.OUTREG_BYTE[1].Do_FF[2]
               (rising edge-triggered flip-flop clocked by CLK)
  Last common pin: BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/X
  Path Group: CLK
  Path Type: max

  Point                                                                                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK' (rise edge)                                                                                                                                                     12.5000    12.5000
  clock source latency                                                                                                                                                        0.0000    12.5000
  CLK (in)                                                                                                                                         0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                                  4   0.0793 
  BANK128[0].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                             0.0000   0.0051   1.0000   0.0000   0.0028 &  12.5028 f
  BANK128[0].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                                      0.0993   1.0000            0.1373 &  12.6401 f
  BANK128[0].RAM128.BLOCK[0].RAM32.CLK (net)                                                                                 8   0.0640 
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                              0.0000   0.1019   1.0000   0.0000   0.0157 &  12.6558 f
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                       0.1066   1.0000            0.1809 &  12.8367 f
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.X (net)                                                                           10   0.0692 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                0.0000   0.1110   1.0000   0.0000   0.0200 &  12.8567 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                         0.0586   1.0000            0.1323 &  12.9890 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.CLKBUF.X (net)                                                              8   0.0197 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                           0.0000   0.0587   1.0000   0.0000   0.0009 &  12.9899 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                                    0.1124   1.0000            0.1740 &  13.1639 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                               8   0.0761 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                            0.0000   0.1132   1.0000   0.0000   0.0087 &  13.1725 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                                     0.0564   1.0000            0.0767 &  13.2492 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.CLK_B (net)                                             1   0.0057 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                           0.0000   0.0564   1.0000   0.0000   0.0002 &  13.2494 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG/GCLK (sky130_fd_sc_hd__dlclkp_1)                                   0.6535   1.0000            0.4898 &  13.7392 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.GCLK (net)                                             16   0.0844 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)               0.0641   0.6545   1.0000   0.0641   0.0858 &  13.8250 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/Q (sky130_fd_sc_hd__dlxtp_1)                           0.3201   1.0000            0.4248 &  14.2498 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[2] (net)                                         2   0.0438 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].OBUF0/A (sky130_fd_sc_hd__ebufn_4)                            0.0311   0.3207   1.0000   0.0301   0.0342 &  14.2840 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].OBUF0/Z (sky130_fd_sc_hd__ebufn_4)                                     1.8155   1.0000            1.2457 &  15.5296 r
  BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[10].Z (net)                                                             2   0.3465 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.OUTREG_BYTE[1].Do_FF[2]/D (sky130_fd_sc_hd__dfxtp_1)                                           0.0000   1.8335   1.0000   0.0000   0.1558 &  15.6855 r
  data arrival time                                                                                                                                                                     15.6855

  clock CLK (rise edge)                                                                                                                                                      25.0000    25.0000
  clock source latency                                                                                                                                                        0.0000    25.0000
  CLK (in)                                                                                                                                         0.0000                     0.0000 &  25.0000 r
  CLK (net)                                                                                                                  4   0.0799 
  BANK128[0].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                             0.0000   0.0052   1.0000   0.0000   0.0029 &  25.0029 r
  BANK128[0].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                                      0.1640   1.0000            0.1570 &  25.1599 r
  BANK128[0].RAM128.BLOCK[0].RAM32.CLK (net)                                                                                 8   0.0651 
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                              0.0000   0.1656   1.0000   0.0000   0.0172 &  25.1771 r
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                       0.1782   1.0000            0.2036 &  25.3807 r
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.X (net)                                                                           10   0.0705 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Root_CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                                      0.0000   0.1786   1.0000   0.0000   0.0021 &  25.3827 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Root_CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                                               0.0588   1.0000            0.1405 &  25.5232 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.CLK_buf (net)                                                                     4   0.0207 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Do_CLKBUF[1]/A (sky130_fd_sc_hd__clkbuf_4)                                                     0.0000   0.0588   1.0000   0.0000   0.0009 &  25.5241 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Do_CLKBUF[1]/X (sky130_fd_sc_hd__clkbuf_4)                                                              0.0629   1.0000            0.1158 &  25.6399 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.CLKBUF[1] (net)                                                                   8   0.0226 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.OUTREG_BYTE[1].Do_FF[2]/CLK (sky130_fd_sc_hd__dfxtp_1)                                         0.0000   0.0630   1.0000   0.0000   0.0012 &  25.6411 r
  clock reconvergence pessimism                                                                                                                                               0.0000    25.6411
  clock uncertainty                                                                                                                                                          -0.1000    25.5411
  library setup time                                                                                                                                        1.0000           -0.0175    25.5236
  data required time                                                                                                                                                                    25.5236
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                                    25.5236
  data arrival time                                                                                                                                                                    -15.6855
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                            9.8381


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6110 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0085 &   2.6195 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/X (sky130_fd_sc_hd__and4bb_2)                                                0.0437   1.0000            0.1429 &   2.7624 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0 (net)                                             1   0.0052 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0437   1.0000   0.0000   0.0003 &   2.7626 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3916   1.0000            0.2949 &   3.0576 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0 (net)                                  16   0.0904 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0274   0.3929   1.0000   0.0268   0.0467 &   3.1043 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0376   1.0000            0.0934 &   3.1977 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0376   1.0000   0.0000   0.0001 &   3.1978 r
  data arrival time                                                                                                                                                           3.1978

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0010 &  12.9615 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0957   1.0000            0.1619 &  13.1233 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                    8   0.0632 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0968   1.0000   0.0000   0.0096 &  13.1330 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0483   1.0000            0.0661 &  13.1991 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.CLK_B (net)                                  1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0483   1.0000   0.0000   0.0001 &  13.1992 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1992
  clock uncertainty                                                                                                                                               -0.1000    13.0992
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0366
  data required time                                                                                                                                                         13.0366
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0366
  data arrival time                                                                                                                                                          -3.1978
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8388


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6267 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0074 &   2.6341 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/X (sky130_fd_sc_hd__and4bb_2)                                                0.0322   1.0000            0.1307 &   2.7649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0 (net)                                             1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0322   1.0000   0.0000   0.0001 &   2.7649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4153   1.0000            0.3158 &   3.0808 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0 (net)                                  16   0.0969 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0157   0.4157   1.0000   0.0141   0.0239 &   3.1046 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0408   1.0000            0.0961 &   3.2008 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0027 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0408   1.0000   0.0000   0.0001 &   3.2009 r
  data arrival time                                                                                                                                                           3.2009

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0014 &  12.9619 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1047   1.0000            0.1671 &  13.1290 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CLK (net)                                    8   0.0687 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0038   0.1050   1.0000  -0.0008   0.0031 &  13.1321 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0537   1.0000            0.0727 &  13.2048 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.CLK_B (net)                                  1   0.0055 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0537   1.0000   0.0000   0.0002 &  13.2050 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2050
  clock uncertainty                                                                                                                                               -0.1000    13.1050
  clock gating setup time                                                                                                                        1.0000           -0.0631    13.0419
  data required time                                                                                                                                                         13.0419
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0419
  data arrival time                                                                                                                                                          -3.2009
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8409


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6110 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0087 &   2.6197 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/X (sky130_fd_sc_hd__and4b_2)                                                 0.0397   1.0000            0.1395 &   2.7592 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0 (net)                                             1   0.0045 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0397   1.0000   0.0000   0.0001 &   2.7594 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4329   1.0000            0.3244 &   3.0838 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0 (net)                                  16   0.1009 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0186   0.4337   1.0000   0.0180   0.0369 &   3.1207 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0376   1.0000            0.0922 &   3.2128 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0020 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0376   1.0000   0.0000   0.0001 &   3.2129 r
  data arrival time                                                                                                                                                           3.2129

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1101   1.0000            0.1729 &  13.1347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CLK (net)                                    8   0.0739 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1110   1.0000   0.0000   0.0098 &  13.1445 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0525   1.0000            0.0723 &  13.2168 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.CLK_B (net)                                  1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0525   1.0000   0.0000   0.0002 &  13.2170 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2170
  clock uncertainty                                                                                                                                               -0.1000    13.1170
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0543
  data required time                                                                                                                                                         13.0543
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0543
  data arrival time                                                                                                                                                          -3.2129
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8414


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6110 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0085 &   2.6195 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/X (sky130_fd_sc_hd__and4bb_2)                                                0.0437   1.0000            0.1429 &   2.7624 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0 (net)                                             1   0.0052 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0437   1.0000   0.0000   0.0003 &   2.7626 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3916   1.0000            0.2949 &   3.0576 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0 (net)                                  16   0.0904 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0271   0.3924   1.0000   0.0265   0.0331 &   3.0906 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0432   1.0000            0.0994 &   3.1900 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0032 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0432   1.0000   0.0000   0.0001 &   3.1901 r
  data arrival time                                                                                                                                                           3.1901

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0010 &  12.9615 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0957   1.0000            0.1619 &  13.1233 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                    8   0.0632 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0964   1.0000   0.0000   0.0038 &  13.1271 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0502   1.0000            0.0679 &  13.1950 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CLK_B (net)                                  1   0.0051 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0502   1.0000   0.0000   0.0002 &  13.1952 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1952
  clock uncertainty                                                                                                                                               -0.1000    13.0952
  clock gating setup time                                                                                                                        1.0000           -0.0633    13.0319
  data required time                                                                                                                                                         13.0319
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0319
  data arrival time                                                                                                                                                          -3.1901
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8418


  Startpoint: BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Endpoint: BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.OUTREG_BYTE[1].Do_FF[6]
               (rising edge-triggered flip-flop clocked by CLK)
  Last common pin: BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/X
  Path Group: CLK
  Path Type: max

  Point                                                                                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK' (rise edge)                                                                                                                                                     12.5000    12.5000
  clock source latency                                                                                                                                                        0.0000    12.5000
  CLK (in)                                                                                                                                         0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                                  4   0.0793 
  BANK128[0].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                             0.0000   0.0051   1.0000   0.0000   0.0028 &  12.5028 f
  BANK128[0].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                                      0.0993   1.0000            0.1373 &  12.6401 f
  BANK128[0].RAM128.BLOCK[0].RAM32.CLK (net)                                                                                 8   0.0640 
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                              0.0000   0.1019   1.0000   0.0000   0.0157 &  12.6558 f
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                       0.1066   1.0000            0.1809 &  12.8367 f
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.X (net)                                                                           10   0.0692 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                0.0000   0.1110   1.0000   0.0000   0.0200 &  12.8567 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                         0.0586   1.0000            0.1323 &  12.9890 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.CLKBUF.X (net)                                                              8   0.0197 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                           0.0000   0.0587   1.0000   0.0000   0.0009 &  12.9899 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                                    0.1124   1.0000            0.1740 &  13.1639 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                               8   0.0761 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                            0.0000   0.1132   1.0000   0.0000   0.0087 &  13.1725 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                                     0.0564   1.0000            0.0767 &  13.2492 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.CLK_B (net)                                             1   0.0057 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                           0.0000   0.0564   1.0000   0.0000   0.0002 &  13.2494 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG/GCLK (sky130_fd_sc_hd__dlclkp_1)                                   0.6535   1.0000            0.4898 &  13.7392 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.GCLK (net)                                             16   0.0844 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)               0.0641   0.6545   1.0000   0.0641   0.0834 &  13.8226 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE/Q (sky130_fd_sc_hd__dlxtp_1)                           0.2766   1.0000            0.3930 &  14.2156 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[6] (net)                                         2   0.0373 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[6].OBUF0/A (sky130_fd_sc_hd__ebufn_4)                            0.0094   0.2768   1.0000   0.0083   0.0149 &  14.2305 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[6].OBUF0/Z (sky130_fd_sc_hd__ebufn_4)                                     1.7695   1.0000            1.2020 &  15.4325 r
  BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[14].Z (net)                                                             2   0.3423 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.OUTREG_BYTE[1].Do_FF[6]/D (sky130_fd_sc_hd__dfxtp_1)                                           0.0286   1.8056   1.0000   0.0399   0.2484 &  15.6809 r
  data arrival time                                                                                                                                                                     15.6809

  clock CLK (rise edge)                                                                                                                                                      25.0000    25.0000
  clock source latency                                                                                                                                                        0.0000    25.0000
  CLK (in)                                                                                                                                         0.0000                     0.0000 &  25.0000 r
  CLK (net)                                                                                                                  4   0.0799 
  BANK128[0].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                             0.0000   0.0052   1.0000   0.0000   0.0029 &  25.0029 r
  BANK128[0].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                                      0.1640   1.0000            0.1570 &  25.1599 r
  BANK128[0].RAM128.BLOCK[0].RAM32.CLK (net)                                                                                 8   0.0651 
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                              0.0000   0.1656   1.0000   0.0000   0.0172 &  25.1771 r
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                       0.1782   1.0000            0.2036 &  25.3807 r
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.X (net)                                                                           10   0.0705 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Root_CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                                      0.0000   0.1786   1.0000   0.0000   0.0021 &  25.3827 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Root_CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                                               0.0588   1.0000            0.1405 &  25.5232 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.CLK_buf (net)                                                                     4   0.0207 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Do_CLKBUF[1]/A (sky130_fd_sc_hd__clkbuf_4)                                                     0.0000   0.0588   1.0000   0.0000   0.0009 &  25.5241 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Do_CLKBUF[1]/X (sky130_fd_sc_hd__clkbuf_4)                                                              0.0629   1.0000            0.1158 &  25.6399 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.CLKBUF[1] (net)                                                                   8   0.0226 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.OUTREG_BYTE[1].Do_FF[6]/CLK (sky130_fd_sc_hd__dfxtp_1)                                         0.0000   0.0631   1.0000   0.0000   0.0011 &  25.6410 r
  clock reconvergence pessimism                                                                                                                                               0.0000    25.6410
  clock uncertainty                                                                                                                                                          -0.1000    25.5410
  library setup time                                                                                                                                        1.0000           -0.0179    25.5231
  data required time                                                                                                                                                                    25.5231
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                                    25.5231
  data arrival time                                                                                                                                                                    -15.6809
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                            9.8422


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6110 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0085 &   2.6195 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/X (sky130_fd_sc_hd__and4bb_2)                                                0.0437   1.0000            0.1429 &   2.7624 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0 (net)                                             1   0.0052 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0437   1.0000   0.0000   0.0003 &   2.7626 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3916   1.0000            0.2949 &   3.0576 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0 (net)                                  16   0.0904 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0274   0.3929   1.0000   0.0268   0.0450 &   3.1026 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0360   1.0000            0.0917 &   3.1943 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0019 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0360   1.0000   0.0000   0.0001 &   3.1943 r
  data arrival time                                                                                                                                                           3.1943

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0010 &  12.9615 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0957   1.0000            0.1619 &  13.1233 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                    8   0.0632 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0969   1.0000   0.0000   0.0087 &  13.1320 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0490   1.0000            0.0668 &  13.1988 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0490   1.0000   0.0000   0.0001 &  13.1989 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1989
  clock uncertainty                                                                                                                                               -0.1000    13.0989
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0365
  data required time                                                                                                                                                         13.0365
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0365
  data arrival time                                                                                                                                                          -3.1943
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8422


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6110 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0087 &   2.6197 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/X (sky130_fd_sc_hd__and4b_2)                                                 0.0397   1.0000            0.1395 &   2.7592 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0 (net)                                             1   0.0045 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0397   1.0000   0.0000   0.0001 &   2.7594 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4329   1.0000            0.3244 &   3.0838 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0 (net)                                  16   0.1009 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0185   0.4338   1.0000   0.0179   0.0341 &   3.1178 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0380   1.0000            0.0926 &   3.2105 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0380   1.0000   0.0000   0.0001 &   3.2105 r
  data arrival time                                                                                                                                                           3.2105

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1101   1.0000            0.1729 &  13.1347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CLK (net)                                    8   0.0739 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1111   1.0000   0.0000   0.0095 &  13.1442 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0522   1.0000            0.0719 &  13.2162 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0522   1.0000   0.0000   0.0002 &  13.2163 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2163
  clock uncertainty                                                                                                                                               -0.1000    13.1163
  clock gating setup time                                                                                                                        1.0000           -0.0628    13.0536
  data required time                                                                                                                                                         13.0536
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0536
  data arrival time                                                                                                                                                          -3.2105
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8431


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6267 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0074 &   2.6341 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/X (sky130_fd_sc_hd__and4bb_2)                                                0.0322   1.0000            0.1307 &   2.7649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0 (net)                                             1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0322   1.0000   0.0000   0.0001 &   2.7649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4153   1.0000            0.3158 &   3.0808 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0 (net)                                  16   0.0969 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0157   0.4157   1.0000   0.0141   0.0253 &   3.1060 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0375   1.0000            0.0926 &   3.1987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0375   1.0000   0.0000   0.0001 &   3.1987 r
  data arrival time                                                                                                                                                           3.1987

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0014 &  12.9619 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1047   1.0000            0.1671 &  13.1290 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CLK (net)                                    8   0.0687 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0038   0.1049   1.0000  -0.0008   0.0036 &  13.1326 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0529   1.0000            0.0719 &  13.2044 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.CLK_B (net)                                  1   0.0053 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0529   1.0000   0.0000   0.0002 &  13.2046 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2046
  clock uncertainty                                                                                                                                               -0.1000    13.1046
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0419
  data required time                                                                                                                                                         13.0419
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0419
  data arrival time                                                                                                                                                          -3.1987
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8431


  Startpoint: BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Endpoint: BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.OUTREG_BYTE[1].Do_FF[7]
               (rising edge-triggered flip-flop clocked by CLK)
  Last common pin: BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/X
  Path Group: CLK
  Path Type: max

  Point                                                                                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK' (rise edge)                                                                                                                                                     12.5000    12.5000
  clock source latency                                                                                                                                                        0.0000    12.5000
  CLK (in)                                                                                                                                         0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                                  4   0.0793 
  BANK128[0].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                             0.0000   0.0051   1.0000   0.0000   0.0028 &  12.5028 f
  BANK128[0].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                                      0.0993   1.0000            0.1373 &  12.6401 f
  BANK128[0].RAM128.BLOCK[0].RAM32.CLK (net)                                                                                 8   0.0640 
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                              0.0000   0.1019   1.0000   0.0000   0.0157 &  12.6558 f
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                       0.1066   1.0000            0.1809 &  12.8367 f
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.X (net)                                                                           10   0.0692 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                0.0000   0.1110   1.0000   0.0000   0.0200 &  12.8567 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                         0.0586   1.0000            0.1323 &  12.9890 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.CLKBUF.X (net)                                                              8   0.0197 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                           0.0000   0.0587   1.0000   0.0000   0.0009 &  12.9899 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                                    0.1124   1.0000            0.1740 &  13.1639 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                               8   0.0761 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                            0.0000   0.1132   1.0000   0.0000   0.0087 &  13.1725 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                                     0.0564   1.0000            0.0767 &  13.2492 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.CLK_B (net)                                             1   0.0057 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                           0.0000   0.0564   1.0000   0.0000   0.0002 &  13.2494 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG/GCLK (sky130_fd_sc_hd__dlclkp_1)                                   0.6535   1.0000            0.4898 &  13.7392 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.GCLK (net)                                             16   0.0844 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)               0.0641   0.6545   1.0000   0.0641   0.0806 &  13.8198 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/Q (sky130_fd_sc_hd__dlxtp_1)                           0.2704   1.0000            0.3903 &  14.2102 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[7] (net)                                         2   0.0367 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[7].OBUF0/A (sky130_fd_sc_hd__ebufn_4)                            0.0385   0.2711   1.0000   0.0351   0.0393 &  14.2494 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[7].OBUF0/Z (sky130_fd_sc_hd__ebufn_4)                                     1.8040   1.0000            1.2417 &  15.4911 r
  BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[15].Z (net)                                                             2   0.3448 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.OUTREG_BYTE[1].Do_FF[7]/D (sky130_fd_sc_hd__dfxtp_1)                                           0.0000   1.8265   1.0000   0.0490   0.1878 &  15.6789 r
  data arrival time                                                                                                                                                                     15.6789

  clock CLK (rise edge)                                                                                                                                                      25.0000    25.0000
  clock source latency                                                                                                                                                        0.0000    25.0000
  CLK (in)                                                                                                                                         0.0000                     0.0000 &  25.0000 r
  CLK (net)                                                                                                                  4   0.0799 
  BANK128[0].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                             0.0000   0.0052   1.0000   0.0000   0.0029 &  25.0029 r
  BANK128[0].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                                      0.1640   1.0000            0.1570 &  25.1599 r
  BANK128[0].RAM128.BLOCK[0].RAM32.CLK (net)                                                                                 8   0.0651 
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                              0.0000   0.1656   1.0000   0.0000   0.0172 &  25.1771 r
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                       0.1782   1.0000            0.2036 &  25.3807 r
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.X (net)                                                                           10   0.0705 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Root_CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                                      0.0000   0.1786   1.0000   0.0000   0.0021 &  25.3827 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Root_CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                                               0.0588   1.0000            0.1405 &  25.5232 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.CLK_buf (net)                                                                     4   0.0207 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Do_CLKBUF[1]/A (sky130_fd_sc_hd__clkbuf_4)                                                     0.0000   0.0588   1.0000   0.0000   0.0009 &  25.5241 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Do_CLKBUF[1]/X (sky130_fd_sc_hd__clkbuf_4)                                                              0.0629   1.0000            0.1158 &  25.6399 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.CLKBUF[1] (net)                                                                   8   0.0226 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.OUTREG_BYTE[1].Do_FF[7]/CLK (sky130_fd_sc_hd__dfxtp_1)                                         0.0000   0.0630   1.0000   0.0000   0.0012 &  25.6411 r
  clock reconvergence pessimism                                                                                                                                               0.0000    25.6411
  clock uncertainty                                                                                                                                                          -0.1000    25.5411
  library setup time                                                                                                                                        1.0000           -0.0178    25.5233
  data required time                                                                                                                                                                    25.5233
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                                    25.5233
  data arrival time                                                                                                                                                                    -15.6789
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                            9.8444


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6110 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0087 &   2.6197 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/X (sky130_fd_sc_hd__and4b_2)                                                 0.0397   1.0000            0.1395 &   2.7592 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0 (net)                                             1   0.0045 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0397   1.0000   0.0000   0.0001 &   2.7594 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4329   1.0000            0.3244 &   3.0838 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0 (net)                                  16   0.1009 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0184   0.4333   1.0000   0.0178   0.0251 &   3.1089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0415   1.0000            0.0964 &   3.2053 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0027 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0415   1.0000   0.0000   0.0001 &   3.2054 r
  data arrival time                                                                                                                                                           3.2054

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1101   1.0000            0.1729 &  13.1347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CLK (net)                                    8   0.0739 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1105   1.0000   0.0000   0.0038 &  13.1385 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0549   1.0000            0.0747 &  13.2132 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.CLK_B (net)                                  1   0.0055 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0549   1.0000   0.0000   0.0002 &  13.2134 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2134
  clock uncertainty                                                                                                                                               -0.1000    13.1134
  clock gating setup time                                                                                                                        1.0000           -0.0633    13.0502
  data required time                                                                                                                                                         13.0502
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0502
  data arrival time                                                                                                                                                          -3.2054
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8448


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6110 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0087 &   2.6197 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0417   1.0000            0.1415 &   2.7612 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0417   1.0000   0.0000   0.0002 &   2.7615 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3930   1.0000            0.3041 &   3.0656 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.0915 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0237   0.3934   1.0000   0.0218   0.0319 &   3.0975 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0390   1.0000            0.0949 &   3.1924 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0024 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0390   1.0000   0.0000   0.0001 &   3.1926 r
  data arrival time                                                                                                                                                           3.1926

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0010 &  12.9615 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1025   1.0000            0.1704 &  13.1319 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0682 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0055   0.1029   1.0000  -0.0065  -0.0015 &  13.1305 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0509   1.0000            0.0695 &  13.2000 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.CLK_B (net)                                  1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0509   1.0000   0.0000   0.0002 &  13.2002 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2002
  clock uncertainty                                                                                                                                               -0.1000    13.1002
  clock gating setup time                                                                                                                        1.0000           -0.0628    13.0373
  data required time                                                                                                                                                         13.0373
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0373
  data arrival time                                                                                                                                                          -3.1926
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8448


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6267 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0074 &   2.6341 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/X (sky130_fd_sc_hd__and4bb_2)                                                0.0322   1.0000            0.1307 &   2.7649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0 (net)                                             1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0322   1.0000   0.0000   0.0001 &   2.7649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4153   1.0000            0.3158 &   3.0808 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0 (net)                                  16   0.0969 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0156   0.4156   1.0000   0.0140   0.0222 &   3.1030 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0428   1.0000            0.0983 &   3.2013 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0030 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0428   1.0000   0.0000   0.0001 &   3.2015 r
  data arrival time                                                                                                                                                           3.2015

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0014 &  12.9619 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1047   1.0000            0.1671 &  13.1290 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CLK (net)                                    8   0.0687 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0039   0.1056   1.0000  -0.0008   0.0102 &  13.1392 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0512   1.0000            0.0702 &  13.2094 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0512   1.0000   0.0000   0.0002 &  13.2096 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2096
  clock uncertainty                                                                                                                                               -0.1000    13.1096
  clock gating setup time                                                                                                                        1.0000           -0.0633    13.0463
  data required time                                                                                                                                                         13.0463
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0463
  data arrival time                                                                                                                                                          -3.2015
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8448


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6110 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0085 &   2.6195 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/X (sky130_fd_sc_hd__and4bb_2)                                                0.0437   1.0000            0.1429 &   2.7624 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0 (net)                                             1   0.0052 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0437   1.0000   0.0000   0.0003 &   2.7626 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3916   1.0000            0.2949 &   3.0576 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0 (net)                                  16   0.0904 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0271   0.3925   1.0000   0.0265   0.0357 &   3.0933 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0366   1.0000            0.0924 &   3.1857 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0020 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0366   1.0000   0.0000   0.0001 &   3.1858 r
  data arrival time                                                                                                                                                           3.1858

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0010 &  12.9615 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0957   1.0000            0.1619 &  13.1233 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                    8   0.0632 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0963   1.0000   0.0000   0.0054 &  13.1287 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0489   1.0000            0.0667 &  13.1954 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0489   1.0000   0.0000   0.0002 &  13.1956 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1956
  clock uncertainty                                                                                                                                               -0.1000    13.0956
  clock gating setup time                                                                                                                        1.0000           -0.0625    13.0331
  data required time                                                                                                                                                         13.0331
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0331
  data arrival time                                                                                                                                                          -3.1858
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8473


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6110 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0087 &   2.6197 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0417   1.0000            0.1415 &   2.7612 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0417   1.0000   0.0000   0.0002 &   2.7615 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3930   1.0000            0.3041 &   3.0656 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.0915 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0237   0.3934   1.0000   0.0217   0.0300 &   3.0956 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0370   1.0000            0.0928 &   3.1884 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0370   1.0000   0.0000   0.0001 &   3.1885 r
  data arrival time                                                                                                                                                           3.1885

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0010 &  12.9615 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1025   1.0000            0.1704 &  13.1319 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0682 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0055   0.1029   1.0000  -0.0065  -0.0020 &  13.1299 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0501   1.0000            0.0688 &  13.1987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0501   1.0000   0.0000   0.0002 &  13.1989 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1989
  clock uncertainty                                                                                                                                               -0.1000    13.0989
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0363
  data required time                                                                                                                                                         13.0363
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0363
  data arrival time                                                                                                                                                          -3.1885
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8478


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6110 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0087 &   2.6197 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/X (sky130_fd_sc_hd__and4b_2)                                                 0.0397   1.0000            0.1395 &   2.7592 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0 (net)                                             1   0.0045 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0397   1.0000   0.0000   0.0001 &   2.7594 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4329   1.0000            0.3244 &   3.0838 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0 (net)                                  16   0.1009 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0184   0.4334   1.0000   0.0178   0.0239 &   3.1077 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0385   1.0000            0.0932 &   3.2009 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0385   1.0000   0.0000   0.0001 &   3.2010 r
  data arrival time                                                                                                                                                           3.2010

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1101   1.0000            0.1729 &  13.1347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CLK (net)                                    8   0.0739 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1108   1.0000   0.0000   0.0051 &  13.1398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0521   1.0000            0.0719 &  13.2117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0521   1.0000  -0.0000   0.0002 &  13.2119 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2119
  clock uncertainty                                                                                                                                               -0.1000    13.1119
  clock gating setup time                                                                                                                        1.0000           -0.0628    13.0491
  data required time                                                                                                                                                         13.0491
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0491
  data arrival time                                                                                                                                                          -3.2010
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8481


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6110 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0087 &   2.6197 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0417   1.0000            0.1415 &   2.7612 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0417   1.0000   0.0000   0.0002 &   2.7615 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3930   1.0000            0.3041 &   3.0656 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.0915 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0237   0.3934   1.0000   0.0217   0.0299 &   3.0956 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0369   1.0000            0.0926 &   3.1882 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0369   1.0000   0.0000   0.0001 &   3.1882 r
  data arrival time                                                                                                                                                           3.1882

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0010 &  12.9615 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1025   1.0000            0.1704 &  13.1319 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0682 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0055   0.1029   1.0000  -0.0065  -0.0020 &  13.1299 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0503   1.0000            0.0690 &  13.1989 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0503   1.0000   0.0000   0.0002 &  13.1991 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1991
  clock uncertainty                                                                                                                                               -0.1000    13.0991
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0365
  data required time                                                                                                                                                         13.0365
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0365
  data arrival time                                                                                                                                                          -3.1882
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8483


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6110 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0087 &   2.6197 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0417   1.0000            0.1415 &   2.7612 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0417   1.0000   0.0000   0.0002 &   2.7615 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3930   1.0000            0.3041 &   3.0656 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.0915 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0237   0.3934   1.0000   0.0217   0.0306 &   3.0962 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0373   1.0000            0.0930 &   3.1893 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0373   1.0000   0.0000   0.0001 &   3.1894 r
  data arrival time                                                                                                                                                           3.1894

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0010 &  12.9615 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1025   1.0000            0.1704 &  13.1319 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0682 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0055   0.1029   1.0000  -0.0065  -0.0015 &  13.1305 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0519   1.0000            0.0706 &  13.2011 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.CLK_B (net)                                  1   0.0052 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0520   1.0000   0.0000   0.0002 &  13.2013 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2013
  clock uncertainty                                                                                                                                               -0.1000    13.1013
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0386
  data required time                                                                                                                                                         13.0386
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0386
  data arrival time                                                                                                                                                          -3.1894
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8492


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6267 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0074 &   2.6341 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/X (sky130_fd_sc_hd__and4bb_2)                                                0.0322   1.0000            0.1307 &   2.7649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0 (net)                                             1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0322   1.0000   0.0000   0.0001 &   2.7649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4153   1.0000            0.3158 &   3.0808 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0 (net)                                  16   0.0969 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0156   0.4156   1.0000   0.0140   0.0200 &   3.1008 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0382   1.0000            0.0934 &   3.1941 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0382   1.0000   0.0000   0.0001 &   3.1942 r
  data arrival time                                                                                                                                                           3.1942

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0014 &  12.9619 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1047   1.0000            0.1671 &  13.1290 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CLK (net)                                    8   0.0687 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0039   0.1057   1.0000  -0.0008   0.0083 &  13.1373 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0506   1.0000            0.0696 &  13.2069 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0506   1.0000   0.0000   0.0002 &  13.2071 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2071
  clock uncertainty                                                                                                                                               -0.1000    13.1070
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0443
  data required time                                                                                                                                                         13.0443
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0443
  data arrival time                                                                                                                                                          -3.1942
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8501


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6110 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0074 &   2.6184 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/X (sky130_fd_sc_hd__and4bb_2)                                                0.0322   1.0000            0.1307 &   2.7491 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0 (net)                                             1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0322   1.0000   0.0000   0.0001 &   2.7492 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4153   1.0000            0.3158 &   3.0651 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0 (net)                                  16   0.0969 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0157   0.4157   1.0000   0.0141   0.0239 &   3.0889 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0408   1.0000            0.0961 &   3.1851 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0027 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0408   1.0000   0.0000   0.0001 &   3.1852 r
  data arrival time                                                                                                                                                           3.1852

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0014 &  12.9619 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1047   1.0000            0.1671 &  13.1290 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CLK (net)                                    8   0.0687 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0038   0.1050   1.0000  -0.0008   0.0031 &  13.1321 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0537   1.0000            0.0727 &  13.2048 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.CLK_B (net)                                  1   0.0055 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0537   1.0000   0.0000   0.0002 &  13.2050 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2050
  clock uncertainty                                                                                                                                               -0.1000    13.1050
  clock gating setup time                                                                                                                        1.0000           -0.0631    13.0419
  data required time                                                                                                                                                         13.0419
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0419
  data arrival time                                                                                                                                                          -3.1852
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8566


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6110 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0074 &   2.6184 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/X (sky130_fd_sc_hd__and4bb_2)                                                0.0322   1.0000            0.1307 &   2.7492 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0 (net)                                             1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0322   1.0000   0.0000   0.0001 &   2.7492 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4153   1.0000            0.3158 &   3.0651 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0 (net)                                  16   0.0969 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0157   0.4157   1.0000   0.0141   0.0253 &   3.0903 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0375   1.0000            0.0926 &   3.1830 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0375   1.0000   0.0000   0.0001 &   3.1830 r
  data arrival time                                                                                                                                                           3.1830

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0014 &  12.9619 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1047   1.0000            0.1671 &  13.1290 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CLK (net)                                    8   0.0687 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0038   0.1049   1.0000  -0.0008   0.0036 &  13.1326 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0529   1.0000            0.0719 &  13.2044 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.CLK_B (net)                                  1   0.0053 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0529   1.0000   0.0000   0.0002 &  13.2046 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2046
  clock uncertainty                                                                                                                                               -0.1000    13.1046
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0419
  data required time                                                                                                                                                         13.0419
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0419
  data arrival time                                                                                                                                                          -3.1830
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8588


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6110 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0074 &   2.6184 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/X (sky130_fd_sc_hd__and4bb_2)                                                0.0322   1.0000            0.1307 &   2.7491 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0 (net)                                             1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0322   1.0000   0.0000   0.0001 &   2.7492 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4153   1.0000            0.3158 &   3.0651 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0 (net)                                  16   0.0969 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0156   0.4156   1.0000   0.0140   0.0222 &   3.0873 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0428   1.0000            0.0983 &   3.1856 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0030 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0428   1.0000   0.0000   0.0001 &   3.1857 r
  data arrival time                                                                                                                                                           3.1857

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0014 &  12.9619 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1047   1.0000            0.1671 &  13.1290 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CLK (net)                                    8   0.0687 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0039   0.1056   1.0000  -0.0008   0.0102 &  13.1392 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0512   1.0000            0.0702 &  13.2094 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0512   1.0000   0.0000   0.0002 &  13.2096 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2096
  clock uncertainty                                                                                                                                               -0.1000    13.1096
  clock gating setup time                                                                                                                        1.0000           -0.0633    13.0463
  data required time                                                                                                                                                         13.0463
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0463
  data arrival time                                                                                                                                                          -3.1857
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8605


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6267 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0088 &   2.6355 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/X (sky130_fd_sc_hd__and4b_2)                                                 0.0325   1.0000            0.1313 &   2.7669 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0 (net)                                             1   0.0027 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0325   1.0000   0.0000   0.0001 &   2.7670 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3838   1.0000            0.2909 &   3.0579 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0 (net)                                  16   0.0893 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0184   0.3846   1.0000   0.0184   0.0350 &   3.0929 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0386   1.0000            0.0947 &   3.1877 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0024 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0386   1.0000   0.0000   0.0001 &   3.1878 r
  data arrival time                                                                                                                                                           3.1878

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0012 &  12.9617 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1060   1.0000            0.1708 &  13.1325 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                    8   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0039   0.1067   1.0000  -0.0008   0.0076 &  13.1401 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0518   1.0000            0.0710 &  13.2111 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.CLK_B (net)                                  1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0518   1.0000  -0.0000   0.0002 &  13.2113 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2113
  clock uncertainty                                                                                                                                               -0.1000    13.1113
  clock gating setup time                                                                                                                        1.0000           -0.0628    13.0485
  data required time                                                                                                                                                         13.0485
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0485
  data arrival time                                                                                                                                                          -3.1878
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8607


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6267 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0088 &   2.6355 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/X (sky130_fd_sc_hd__and4b_2)                                                 0.0325   1.0000            0.1313 &   2.7669 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0 (net)                                             1   0.0027 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0325   1.0000   0.0000   0.0001 &   2.7670 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3838   1.0000            0.2909 &   3.0579 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0 (net)                                  16   0.0893 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0184   0.3846   1.0000   0.0184   0.0322 &   3.0901 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0378   1.0000            0.0938 &   3.1839 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0023 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0378   1.0000   0.0000   0.0001 &   3.1840 r
  data arrival time                                                                                                                                                           3.1840

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0012 &  12.9617 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1060   1.0000            0.1708 &  13.1325 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                    8   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0039   0.1068   1.0000  -0.0008   0.0067 &  13.1392 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0500   1.0000            0.0691 &  13.2083 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.CLK_B (net)                                  1   0.0046 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0500   1.0000   0.0000   0.0001 &  13.2083 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2083
  clock uncertainty                                                                                                                                               -0.1000    13.1083
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0457
  data required time                                                                                                                                                         13.0457
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0457
  data arrival time                                                                                                                                                          -3.1840
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8616


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6110 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0074 &   2.6184 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/X (sky130_fd_sc_hd__and4bb_2)                                                0.0322   1.0000            0.1307 &   2.7492 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0 (net)                                             1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0322   1.0000   0.0000   0.0001 &   2.7492 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4153   1.0000            0.3158 &   3.0651 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0 (net)                                  16   0.0969 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0156   0.4156   1.0000   0.0140   0.0200 &   3.0850 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0382   1.0000            0.0934 &   3.1784 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0382   1.0000   0.0000   0.0001 &   3.1785 r
  data arrival time                                                                                                                                                           3.1785

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0014 &  12.9619 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1047   1.0000            0.1671 &  13.1290 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CLK (net)                                    8   0.0687 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0039   0.1057   1.0000  -0.0008   0.0083 &  13.1373 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0506   1.0000            0.0696 &  13.2069 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0506   1.0000   0.0000   0.0002 &  13.2071 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2071
  clock uncertainty                                                                                                                                               -0.1000    13.1070
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0443
  data required time                                                                                                                                                         13.0443
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0443
  data arrival time                                                                                                                                                          -3.1785
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8658


  Startpoint: BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Endpoint: BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.OUTREG_BYTE[1].Do_FF[3]
               (rising edge-triggered flip-flop clocked by CLK)
  Last common pin: BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/X
  Path Group: CLK
  Path Type: max

  Point                                                                                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK' (rise edge)                                                                                                                                                     12.5000    12.5000
  clock source latency                                                                                                                                                        0.0000    12.5000
  CLK (in)                                                                                                                                         0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                                  4   0.0793 
  BANK128[0].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                             0.0000   0.0051   1.0000   0.0000   0.0028 &  12.5028 f
  BANK128[0].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                                      0.0993   1.0000            0.1373 &  12.6401 f
  BANK128[0].RAM128.BLOCK[0].RAM32.CLK (net)                                                                                 8   0.0640 
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                              0.0000   0.1019   1.0000   0.0000   0.0157 &  12.6558 f
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                       0.1066   1.0000            0.1809 &  12.8367 f
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.X (net)                                                                           10   0.0692 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                0.0000   0.1110   1.0000   0.0000   0.0200 &  12.8567 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                         0.0586   1.0000            0.1323 &  12.9890 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.CLKBUF.X (net)                                                              8   0.0197 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                           0.0000   0.0587   1.0000   0.0000   0.0009 &  12.9899 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                                    0.1124   1.0000            0.1740 &  13.1639 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                               8   0.0761 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                            0.0000   0.1132   1.0000   0.0000   0.0087 &  13.1725 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                                     0.0564   1.0000            0.0767 &  13.2492 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.CLK_B (net)                                             1   0.0057 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                           0.0000   0.0564   1.0000   0.0000   0.0002 &  13.2494 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG/GCLK (sky130_fd_sc_hd__dlclkp_1)                                   0.6535   1.0000            0.4898 &  13.7392 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.GCLK (net)                                             16   0.0844 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)               0.0641   0.6545   1.0000   0.0641   0.0835 &  13.8227 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE/Q (sky130_fd_sc_hd__dlxtp_1)                           0.2689   1.0000            0.3879 &  14.2106 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[3] (net)                                         2   0.0363 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[3].OBUF0/A (sky130_fd_sc_hd__ebufn_4)                            0.0359   0.2691   1.0000   0.0350   0.0414 &  14.2520 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[3].OBUF0/Z (sky130_fd_sc_hd__ebufn_4)                                     1.8159   1.0000            1.2469 &  15.4989 r
  BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[11].Z (net)                                                             2   0.3469 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.OUTREG_BYTE[1].Do_FF[3]/D (sky130_fd_sc_hd__dfxtp_1)                                           0.0000   1.8394   1.0000   0.0000   0.1559 &  15.6548 r
  data arrival time                                                                                                                                                                     15.6548

  clock CLK (rise edge)                                                                                                                                                      25.0000    25.0000
  clock source latency                                                                                                                                                        0.0000    25.0000
  CLK (in)                                                                                                                                         0.0000                     0.0000 &  25.0000 r
  CLK (net)                                                                                                                  4   0.0799 
  BANK128[0].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                             0.0000   0.0052   1.0000   0.0000   0.0029 &  25.0029 r
  BANK128[0].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                                      0.1640   1.0000            0.1570 &  25.1599 r
  BANK128[0].RAM128.BLOCK[0].RAM32.CLK (net)                                                                                 8   0.0651 
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                              0.0000   0.1656   1.0000   0.0000   0.0172 &  25.1771 r
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                       0.1782   1.0000            0.2036 &  25.3807 r
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.X (net)                                                                           10   0.0705 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Root_CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                                      0.0000   0.1786   1.0000   0.0000   0.0021 &  25.3827 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Root_CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                                               0.0588   1.0000            0.1405 &  25.5232 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.CLK_buf (net)                                                                     4   0.0207 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Do_CLKBUF[1]/A (sky130_fd_sc_hd__clkbuf_4)                                                     0.0000   0.0588   1.0000   0.0000   0.0009 &  25.5241 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Do_CLKBUF[1]/X (sky130_fd_sc_hd__clkbuf_4)                                                              0.0629   1.0000            0.1158 &  25.6399 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.CLKBUF[1] (net)                                                                   8   0.0226 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.OUTREG_BYTE[1].Do_FF[3]/CLK (sky130_fd_sc_hd__dfxtp_1)                                         0.0000   0.0629   1.0000   0.0000   0.0015 &  25.6414 r
  clock reconvergence pessimism                                                                                                                                               0.0000    25.6414
  clock uncertainty                                                                                                                                                          -0.1000    25.5414
  library setup time                                                                                                                                        1.0000           -0.0175    25.5238
  data required time                                                                                                                                                                    25.5238
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                                    25.5238
  data arrival time                                                                                                                                                                    -15.6548
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                            9.8690


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6267 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0088 &   2.6355 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/X (sky130_fd_sc_hd__and4b_2)                                                 0.0325   1.0000            0.1313 &   2.7669 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0 (net)                                             1   0.0027 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0325   1.0000   0.0000   0.0001 &   2.7670 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3838   1.0000            0.2909 &   3.0579 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0 (net)                                  16   0.0893 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0181   0.3840   1.0000   0.0181   0.0216 &   3.0795 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0369   1.0000            0.0929 &   3.1724 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0369   1.0000   0.0000   0.0001 &   3.1725 r
  data arrival time                                                                                                                                                           3.1725

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0012 &  12.9617 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1060   1.0000            0.1708 &  13.1325 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                    8   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0038   0.1064   1.0000  -0.0008   0.0043 &  13.1368 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0498   1.0000            0.0689 &  13.2058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.CLK_B (net)                                  1   0.0046 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0498   1.0000   0.0000   0.0001 &  13.2059 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2059
  clock uncertainty                                                                                                                                               -0.1000    13.1059
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0433
  data required time                                                                                                                                                         13.0433
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0433
  data arrival time                                                                                                                                                          -3.1725
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8708


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6267 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0088 &   2.6355 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/X (sky130_fd_sc_hd__and4b_2)                                                 0.0325   1.0000            0.1313 &   2.7669 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0 (net)                                             1   0.0027 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0325   1.0000   0.0000   0.0001 &   2.7670 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3838   1.0000            0.2909 &   3.0579 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0 (net)                                  16   0.0893 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0181   0.3840   1.0000   0.0181   0.0205 &   3.0784 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0371   1.0000            0.0931 &   3.1715 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0371   1.0000   0.0000   0.0001 &   3.1716 r
  data arrival time                                                                                                                                                           3.1716

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0012 &  12.9617 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1060   1.0000            0.1708 &  13.1325 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                    8   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0038   0.1064   1.0000  -0.0008   0.0035 &  13.1360 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0513   1.0000            0.0705 &  13.2065 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0514   1.0000   0.0000   0.0002 &  13.2067 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2067
  clock uncertainty                                                                                                                                               -0.1000    13.1067
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0441
  data required time                                                                                                                                                         13.0441
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0441
  data arrival time                                                                                                                                                          -3.1716
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8724


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6267 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0070 &   2.6337 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/X (sky130_fd_sc_hd__and4bb_2)                                                0.0324   1.0000            0.1309 &   2.7646 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0 (net)                                             1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0324   1.0000   0.0000   0.0001 &   2.7647 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3772   1.0000            0.2787 &   3.0434 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0 (net)                                  16   0.0865 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0031   0.3794   1.0000   0.0030   0.0271 &   3.0705 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0363   1.0000            0.0924 &   3.1629 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0020 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0363   1.0000   0.0000   0.0001 &   3.1630 r
  data arrival time                                                                                                                                                           3.1630

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9617 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0969   1.0000            0.1660 &  13.1277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CLK (net)                                    8   0.0637 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0060   0.0976   1.0000  -0.0015   0.0031 &  13.1308 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0490   1.0000            0.0670 &  13.1977 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0490   1.0000   0.0000   0.0002 &  13.1979 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1979
  clock uncertainty                                                                                                                                               -0.1000    13.0979
  clock gating setup time                                                                                                                        1.0000           -0.0625    13.0355
  data required time                                                                                                                                                         13.0355
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0355
  data arrival time                                                                                                                                                          -3.1630
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8725


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6267 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0070 &   2.6337 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/X (sky130_fd_sc_hd__and4bb_2)                                                0.0324   1.0000            0.1309 &   2.7646 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0 (net)                                             1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0324   1.0000   0.0000   0.0001 &   2.7647 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3772   1.0000            0.2787 &   3.0434 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0 (net)                                  16   0.0865 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0031   0.3794   1.0000   0.0030   0.0277 &   3.0711 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0388   1.0000            0.0951 &   3.1662 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0388   1.0000   0.0000   0.0001 &   3.1663 r
  data arrival time                                                                                                                                                           3.1663

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9617 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0969   1.0000            0.1660 &  13.1277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CLK (net)                                    8   0.0637 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0060   0.0973   1.0000  -0.0015   0.0039 &  13.1316 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0523   1.0000            0.0701 &  13.2016 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.CLK_B (net)                                  1   0.0055 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0523   1.0000   0.0000   0.0002 &  13.2019 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2019
  clock uncertainty                                                                                                                                               -0.1000    13.1019
  clock gating setup time                                                                                                                        1.0000           -0.0629    13.0390
  data required time                                                                                                                                                         13.0390
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0390
  data arrival time                                                                                                                                                          -3.1663
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8727


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6110 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0088 &   2.6198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/X (sky130_fd_sc_hd__and4b_2)                                                 0.0325   1.0000            0.1313 &   2.7512 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0 (net)                                             1   0.0027 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0325   1.0000   0.0000   0.0001 &   2.7513 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3838   1.0000            0.2909 &   3.0422 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0 (net)                                  16   0.0893 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0184   0.3846   1.0000   0.0184   0.0350 &   3.0772 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0386   1.0000            0.0947 &   3.1719 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0024 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0386   1.0000   0.0000   0.0001 &   3.1721 r
  data arrival time                                                                                                                                                           3.1721

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0012 &  12.9617 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1060   1.0000            0.1708 &  13.1325 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                    8   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0039   0.1067   1.0000  -0.0008   0.0076 &  13.1401 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0518   1.0000            0.0710 &  13.2111 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.CLK_B (net)                                  1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0518   1.0000  -0.0000   0.0002 &  13.2113 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2113
  clock uncertainty                                                                                                                                               -0.1000    13.1113
  clock gating setup time                                                                                                                        1.0000           -0.0628    13.0485
  data required time                                                                                                                                                         13.0485
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0485
  data arrival time                                                                                                                                                          -3.1721
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8764


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6267 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/D (sky130_fd_sc_hd__and4_2)                                         0.0062   0.1083   1.0000   0.0058   0.0081 &   2.6348 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/X (sky130_fd_sc_hd__and4_2)                                                  0.0335   1.0000            0.1317 &   2.7665 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0 (net)                                             1   0.0031 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0335   1.0000   0.0000   0.0002 &   2.7667 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3468   1.0000            0.2645 &   3.0311 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0 (net)                                  16   0.0801 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3481   1.0000   0.0000   0.0205 &   3.0516 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0364   1.0000            0.0935 &   3.1451 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0364   1.0000   0.0000   0.0001 &   3.1452 r
  data arrival time                                                                                                                                                           3.1452

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0014 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0830   1.0000            0.1557 &  13.1176 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CLK (net)                                    8   0.0532 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0833   1.0000   0.0000   0.0039 &  13.1214 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0466   1.0000            0.0625 &  13.1840 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.CLK_B (net)                                  1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0466   1.0000   0.0000   0.0002 &  13.1841 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1841
  clock uncertainty                                                                                                                                               -0.1000    13.0841
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0217
  data required time                                                                                                                                                         13.0217
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0217
  data arrival time                                                                                                                                                          -3.1452
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8766


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6110 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0088 &   2.6198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/X (sky130_fd_sc_hd__and4b_2)                                                 0.0325   1.0000            0.1313 &   2.7512 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0 (net)                                             1   0.0027 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0325   1.0000   0.0000   0.0001 &   2.7513 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3838   1.0000            0.2909 &   3.0422 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0 (net)                                  16   0.0893 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0184   0.3846   1.0000   0.0184   0.0322 &   3.0744 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0378   1.0000            0.0938 &   3.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0023 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0378   1.0000   0.0000   0.0001 &   3.1683 r
  data arrival time                                                                                                                                                           3.1683

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0012 &  12.9617 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1060   1.0000            0.1708 &  13.1325 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                    8   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0039   0.1068   1.0000  -0.0008   0.0067 &  13.1392 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0500   1.0000            0.0691 &  13.2083 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.CLK_B (net)                                  1   0.0046 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0500   1.0000   0.0000   0.0001 &  13.2083 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2083
  clock uncertainty                                                                                                                                               -0.1000    13.1083
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0457
  data required time                                                                                                                                                         13.0457
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0457
  data arrival time                                                                                                                                                          -3.1683
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8773


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6267 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/D (sky130_fd_sc_hd__and4_2)                                         0.0062   0.1083   1.0000   0.0058   0.0081 &   2.6348 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/X (sky130_fd_sc_hd__and4_2)                                                  0.0335   1.0000            0.1317 &   2.7665 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0 (net)                                             1   0.0031 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0335   1.0000   0.0000   0.0002 &   2.7667 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3468   1.0000            0.2645 &   3.0311 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0 (net)                                  16   0.0801 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3482   1.0000   0.0000   0.0193 &   3.0505 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0355   1.0000            0.0925 &   3.1429 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0020 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0355   1.0000   0.0000   0.0001 &   3.1430 r
  data arrival time                                                                                                                                                           3.1430

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0014 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0830   1.0000            0.1557 &  13.1176 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CLK (net)                                    8   0.0532 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0833   1.0000   0.0000   0.0035 &  13.1211 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0502   1.0000            0.0657 &  13.1868 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.CLK_B (net)                                  1   0.0056 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0502   1.0000   0.0000   0.0002 &  13.1870 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1870
  clock uncertainty                                                                                                                                               -0.1000    13.0870
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0246
  data required time                                                                                                                                                         13.0246
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0246
  data arrival time                                                                                                                                                          -3.1430
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8816


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6267 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0070 &   2.6337 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/X (sky130_fd_sc_hd__and4bb_2)                                                0.0324   1.0000            0.1309 &   2.7646 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0 (net)                                             1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0324   1.0000   0.0000   0.0001 &   2.7647 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3772   1.0000            0.2787 &   3.0434 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0 (net)                                  16   0.0865 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0031   0.3784   1.0000   0.0030   0.0108 &   3.0542 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0391   1.0000            0.0954 &   3.1496 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0015   0.0391   1.0000   0.0015   0.0017 &   3.1512 r
  data arrival time                                                                                                                                                           3.1512

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9617 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0969   1.0000            0.1660 &  13.1277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CLK (net)                                    8   0.0637 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0060   0.0977   1.0000  -0.0015   0.0033 &  13.1309 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0481   1.0000            0.0660 &  13.1970 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CLK_B (net)                                  1   0.0046 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0481   1.0000   0.0000   0.0001 &  13.1970 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1970
  clock uncertainty                                                                                                                                               -0.1000    13.0970
  clock gating setup time                                                                                                                        1.0000           -0.0628    13.0343
  data required time                                                                                                                                                         13.0343
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0343
  data arrival time                                                                                                                                                          -3.1512
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8831


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1090 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0010   0.0109   1.0000   0.0010   0.0090 &   1.0090 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1967   1.0000            0.1857 &   1.1947 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0745 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0048   0.1984   1.0000   0.0048   0.0231 &   1.2178 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6998 &   1.9176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0514 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.1679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.3617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.5638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0085 &   2.5723 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/X (sky130_fd_sc_hd__and4bb_2)                                                0.0437   1.0000            0.1429 &   2.7151 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0 (net)                                             1   0.0052 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0437   1.0000   0.0000   0.0003 &   2.7154 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3916   1.0000            0.2949 &   3.0103 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0 (net)                                  16   0.0904 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0274   0.3929   1.0000   0.0268   0.0467 &   3.0570 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0376   1.0000            0.0934 &   3.1504 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0376   1.0000   0.0000   0.0001 &   3.1505 r
  data arrival time                                                                                                                                                           3.1505

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0010 &  12.9615 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0957   1.0000            0.1619 &  13.1233 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                    8   0.0632 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0968   1.0000   0.0000   0.0096 &  13.1330 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0483   1.0000            0.0661 &  13.1991 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.CLK_B (net)                                  1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0483   1.0000   0.0000   0.0001 &  13.1992 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1992
  clock uncertainty                                                                                                                                               -0.1000    13.0992
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0366
  data required time                                                                                                                                                         13.0366
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0366
  data arrival time                                                                                                                                                          -3.1505
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8860


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6110 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0088 &   2.6198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/X (sky130_fd_sc_hd__and4b_2)                                                 0.0325   1.0000            0.1313 &   2.7512 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0 (net)                                             1   0.0027 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0325   1.0000   0.0000   0.0001 &   2.7513 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3838   1.0000            0.2909 &   3.0422 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0 (net)                                  16   0.0893 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0181   0.3840   1.0000   0.0181   0.0216 &   3.0638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0369   1.0000            0.0929 &   3.1567 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0369   1.0000   0.0000   0.0001 &   3.1568 r
  data arrival time                                                                                                                                                           3.1568

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0012 &  12.9617 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1060   1.0000            0.1708 &  13.1325 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                    8   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0038   0.1064   1.0000  -0.0008   0.0043 &  13.1368 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0498   1.0000            0.0689 &  13.2058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.CLK_B (net)                                  1   0.0046 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0498   1.0000   0.0000   0.0001 &  13.2059 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2059
  clock uncertainty                                                                                                                                               -0.1000    13.1059
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0433
  data required time                                                                                                                                                         13.0433
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0433
  data arrival time                                                                                                                                                          -3.1568
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8865


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6267 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/D (sky130_fd_sc_hd__and4_2)                                         0.0062   0.1083   1.0000   0.0058   0.0081 &   2.6348 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/X (sky130_fd_sc_hd__and4_2)                                                  0.0335   1.0000            0.1317 &   2.7665 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0 (net)                                             1   0.0031 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0335   1.0000   0.0000   0.0002 &   2.7667 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3468   1.0000            0.2645 &   3.0311 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0 (net)                                  16   0.0801 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3471   1.0000   0.0000   0.0026 &   3.0337 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0398   1.0000            0.0969 &   3.1307 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0028 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0015   0.0398   1.0000   0.0015   0.0016 &   3.1322 r
  data arrival time                                                                                                                                                           3.1322

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0014 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0830   1.0000            0.1557 &  13.1176 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CLK (net)                                    8   0.0532 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0833   1.0000   0.0000   0.0032 &  13.1208 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0445   1.0000            0.0606 &  13.1814 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CLK_B (net)                                  1   0.0045 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0445   1.0000   0.0000   0.0001 &  13.1815 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1815
  clock uncertainty                                                                                                                                               -0.1000    13.0815
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0188
  data required time                                                                                                                                                         13.0188
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0188
  data arrival time                                                                                                                                                          -3.1322
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8865


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6110 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0088 &   2.6198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/X (sky130_fd_sc_hd__and4b_2)                                                 0.0325   1.0000            0.1313 &   2.7512 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0 (net)                                             1   0.0027 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0325   1.0000   0.0000   0.0001 &   2.7513 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3838   1.0000            0.2909 &   3.0422 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0 (net)                                  16   0.0893 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0181   0.3840   1.0000   0.0181   0.0205 &   3.0627 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0371   1.0000            0.0931 &   3.1558 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0371   1.0000   0.0000   0.0001 &   3.1559 r
  data arrival time                                                                                                                                                           3.1559

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0012 &  12.9617 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1060   1.0000            0.1708 &  13.1325 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                    8   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0038   0.1064   1.0000  -0.0008   0.0035 &  13.1360 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0513   1.0000            0.0705 &  13.2065 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0514   1.0000   0.0000   0.0002 &  13.2067 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2067
  clock uncertainty                                                                                                                                               -0.1000    13.1067
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0441
  data required time                                                                                                                                                         13.0441
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0441
  data arrival time                                                                                                                                                          -3.1559
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8881


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6110 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0070 &   2.6180 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/X (sky130_fd_sc_hd__and4bb_2)                                                0.0324   1.0000            0.1309 &   2.7489 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0 (net)                                             1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0324   1.0000   0.0000   0.0001 &   2.7490 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3772   1.0000            0.2787 &   3.0277 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0 (net)                                  16   0.0865 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0031   0.3794   1.0000   0.0030   0.0271 &   3.0548 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0363   1.0000            0.0924 &   3.1472 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0020 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0363   1.0000   0.0000   0.0001 &   3.1473 r
  data arrival time                                                                                                                                                           3.1473

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9617 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0969   1.0000            0.1660 &  13.1277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CLK (net)                                    8   0.0637 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0060   0.0976   1.0000  -0.0015   0.0031 &  13.1308 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0490   1.0000            0.0670 &  13.1977 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0490   1.0000   0.0000   0.0002 &  13.1979 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1979
  clock uncertainty                                                                                                                                               -0.1000    13.0979
  clock gating setup time                                                                                                                        1.0000           -0.0625    13.0355
  data required time                                                                                                                                                         13.0355
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0355
  data arrival time                                                                                                                                                          -3.1473
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8882


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6110 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0070 &   2.6180 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/X (sky130_fd_sc_hd__and4bb_2)                                                0.0324   1.0000            0.1309 &   2.7489 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0 (net)                                             1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0324   1.0000   0.0000   0.0001 &   2.7490 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3772   1.0000            0.2787 &   3.0277 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0 (net)                                  16   0.0865 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0031   0.3794   1.0000   0.0030   0.0277 &   3.0554 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0388   1.0000            0.0951 &   3.1505 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0388   1.0000   0.0000   0.0001 &   3.1506 r
  data arrival time                                                                                                                                                           3.1506

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9617 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0969   1.0000            0.1660 &  13.1277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CLK (net)                                    8   0.0637 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0060   0.0973   1.0000  -0.0015   0.0039 &  13.1316 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0523   1.0000            0.0701 &  13.2016 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.CLK_B (net)                                  1   0.0055 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0523   1.0000   0.0000   0.0002 &  13.2019 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2019
  clock uncertainty                                                                                                                                               -0.1000    13.1019
  clock gating setup time                                                                                                                        1.0000           -0.0629    13.0390
  data required time                                                                                                                                                         13.0390
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0390
  data arrival time                                                                                                                                                          -3.1506
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8884


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1090 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0010   0.0109   1.0000   0.0010   0.0090 &   1.0090 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1967   1.0000            0.1857 &   1.1947 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0745 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0048   0.1984   1.0000   0.0048   0.0231 &   1.2178 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6998 &   1.9176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0514 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.1679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.3617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.5638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0087 &   2.5725 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/X (sky130_fd_sc_hd__and4b_2)                                                 0.0397   1.0000            0.1395 &   2.7120 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0 (net)                                             1   0.0045 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0397   1.0000   0.0000   0.0001 &   2.7121 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4329   1.0000            0.3244 &   3.0365 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0 (net)                                  16   0.1009 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0186   0.4337   1.0000   0.0180   0.0369 &   3.0734 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0376   1.0000            0.0922 &   3.1656 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0020 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0376   1.0000   0.0000   0.0001 &   3.1656 r
  data arrival time                                                                                                                                                           3.1656

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1101   1.0000            0.1729 &  13.1347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CLK (net)                                    8   0.0739 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1110   1.0000   0.0000   0.0098 &  13.1445 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0525   1.0000            0.0723 &  13.2168 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.CLK_B (net)                                  1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0525   1.0000   0.0000   0.0002 &  13.2170 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2170
  clock uncertainty                                                                                                                                               -0.1000    13.1170
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0543
  data required time                                                                                                                                                         13.0543
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0543
  data arrival time                                                                                                                                                          -3.1656
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8887


  Startpoint: BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Endpoint: BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.OUTREG_BYTE[1].Do_FF[0]
               (rising edge-triggered flip-flop clocked by CLK)
  Last common pin: BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/X
  Path Group: CLK
  Path Type: max

  Point                                                                                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK' (rise edge)                                                                                                                                                     12.5000    12.5000
  clock source latency                                                                                                                                                        0.0000    12.5000
  CLK (in)                                                                                                                                         0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                                  4   0.0793 
  BANK128[0].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                             0.0000   0.0051   1.0000   0.0000   0.0028 &  12.5028 f
  BANK128[0].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                                      0.0993   1.0000            0.1373 &  12.6401 f
  BANK128[0].RAM128.BLOCK[0].RAM32.CLK (net)                                                                                 8   0.0640 
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                              0.0000   0.1019   1.0000   0.0000   0.0157 &  12.6558 f
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                       0.1066   1.0000            0.1809 &  12.8367 f
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.X (net)                                                                           10   0.0692 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                0.0000   0.1110   1.0000   0.0000   0.0200 &  12.8567 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                         0.0586   1.0000            0.1323 &  12.9890 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.CLKBUF.X (net)                                                              8   0.0197 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                           0.0000   0.0587   1.0000   0.0000   0.0009 &  12.9899 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                                    0.1124   1.0000            0.1740 &  13.1639 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                               8   0.0761 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                            0.0000   0.1132   1.0000   0.0000   0.0087 &  13.1725 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                                     0.0564   1.0000            0.0767 &  13.2492 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.CLK_B (net)                                             1   0.0057 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                           0.0000   0.0564   1.0000   0.0000   0.0002 &  13.2494 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG/GCLK (sky130_fd_sc_hd__dlclkp_1)                                   0.6535   1.0000            0.4898 &  13.7392 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.GCLK (net)                                             16   0.0844 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)               0.0641   0.6546   1.0000   0.0641   0.0847 &  13.8239 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[0].genblk1.STORAGE/Q (sky130_fd_sc_hd__dlxtp_1)                           0.2672   1.0000            0.3858 &  14.2096 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[0] (net)                                         2   0.0359 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[0].OBUF0/A (sky130_fd_sc_hd__ebufn_4)                            0.0020   0.2675   1.0000   0.0020   0.0094 &  14.2190 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[0].OBUF0/Z (sky130_fd_sc_hd__ebufn_4)                                     1.7800   1.0000            1.2105 &  15.4295 r
  BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[8].Z (net)                                                              2   0.3447 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.OUTREG_BYTE[1].Do_FF[0]/D (sky130_fd_sc_hd__dfxtp_1)                                           0.0000   1.8177   1.0000   0.0000   0.2053 &  15.6348 r
  data arrival time                                                                                                                                                                     15.6348

  clock CLK (rise edge)                                                                                                                                                      25.0000    25.0000
  clock source latency                                                                                                                                                        0.0000    25.0000
  CLK (in)                                                                                                                                         0.0000                     0.0000 &  25.0000 r
  CLK (net)                                                                                                                  4   0.0799 
  BANK128[0].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                             0.0000   0.0052   1.0000   0.0000   0.0029 &  25.0029 r
  BANK128[0].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                                      0.1640   1.0000            0.1570 &  25.1599 r
  BANK128[0].RAM128.BLOCK[0].RAM32.CLK (net)                                                                                 8   0.0651 
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                              0.0000   0.1656   1.0000   0.0000   0.0172 &  25.1771 r
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                       0.1782   1.0000            0.2036 &  25.3807 r
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.X (net)                                                                           10   0.0705 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Root_CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                                      0.0000   0.1786   1.0000   0.0000   0.0021 &  25.3827 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Root_CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                                               0.0588   1.0000            0.1405 &  25.5232 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.CLK_buf (net)                                                                     4   0.0207 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Do_CLKBUF[1]/A (sky130_fd_sc_hd__clkbuf_4)                                                     0.0000   0.0588   1.0000   0.0000   0.0009 &  25.5241 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Do_CLKBUF[1]/X (sky130_fd_sc_hd__clkbuf_4)                                                              0.0629   1.0000            0.1158 &  25.6399 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.CLKBUF[1] (net)                                                                   8   0.0226 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.OUTREG_BYTE[1].Do_FF[0]/CLK (sky130_fd_sc_hd__dfxtp_1)                                         0.0000   0.0629   1.0000   0.0000   0.0012 &  25.6411 r
  clock reconvergence pessimism                                                                                                                                               0.0000    25.6411
  clock uncertainty                                                                                                                                                          -0.1000    25.5411
  library setup time                                                                                                                                        1.0000           -0.0176    25.5236
  data required time                                                                                                                                                                    25.5236
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                                    25.5236
  data arrival time                                                                                                                                                                    -15.6348
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                            9.8887


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1090 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0010   0.0109   1.0000   0.0010   0.0090 &   1.0090 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1967   1.0000            0.1857 &   1.1947 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0745 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0048   0.1984   1.0000   0.0048   0.0231 &   1.2178 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6998 &   1.9176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0514 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.1679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.3617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.5638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0085 &   2.5723 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/X (sky130_fd_sc_hd__and4bb_2)                                                0.0437   1.0000            0.1429 &   2.7151 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0 (net)                                             1   0.0052 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0437   1.0000   0.0000   0.0003 &   2.7154 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3916   1.0000            0.2949 &   3.0103 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0 (net)                                  16   0.0904 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0271   0.3924   1.0000   0.0265   0.0331 &   3.0434 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0432   1.0000            0.0994 &   3.1427 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0032 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0432   1.0000   0.0000   0.0001 &   3.1428 r
  data arrival time                                                                                                                                                           3.1428

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0010 &  12.9615 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0957   1.0000            0.1619 &  13.1233 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                    8   0.0632 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0964   1.0000   0.0000   0.0038 &  13.1271 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0502   1.0000            0.0679 &  13.1950 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CLK_B (net)                                  1   0.0051 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0502   1.0000   0.0000   0.0002 &  13.1952 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1952
  clock uncertainty                                                                                                                                               -0.1000    13.0952
  clock gating setup time                                                                                                                        1.0000           -0.0633    13.0319
  data required time                                                                                                                                                         13.0319
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0319
  data arrival time                                                                                                                                                          -3.1428
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8891


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1090 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0010   0.0109   1.0000   0.0010   0.0090 &   1.0090 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1967   1.0000            0.1857 &   1.1947 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0745 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0048   0.1984   1.0000   0.0048   0.0231 &   1.2178 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6998 &   1.9176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0514 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.1679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.3617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.5638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0085 &   2.5723 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/X (sky130_fd_sc_hd__and4bb_2)                                                0.0437   1.0000            0.1429 &   2.7151 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0 (net)                                             1   0.0052 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0437   1.0000   0.0000   0.0003 &   2.7154 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3916   1.0000            0.2949 &   3.0103 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0 (net)                                  16   0.0904 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0274   0.3929   1.0000   0.0268   0.0450 &   3.0553 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0360   1.0000            0.0917 &   3.1470 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0019 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0360   1.0000   0.0000   0.0001 &   3.1471 r
  data arrival time                                                                                                                                                           3.1471

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0010 &  12.9615 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0957   1.0000            0.1619 &  13.1233 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                    8   0.0632 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0969   1.0000   0.0000   0.0087 &  13.1320 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0490   1.0000            0.0668 &  13.1988 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0490   1.0000   0.0000   0.0001 &  13.1989 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1989
  clock uncertainty                                                                                                                                               -0.1000    13.0989
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0365
  data required time                                                                                                                                                         13.0365
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0365
  data arrival time                                                                                                                                                          -3.1471
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8894


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6267 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/D (sky130_fd_sc_hd__and4_2)                                         0.0062   0.1083   1.0000   0.0058   0.0081 &   2.6348 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/X (sky130_fd_sc_hd__and4_2)                                                  0.0335   1.0000            0.1317 &   2.7665 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0 (net)                                             1   0.0031 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0335   1.0000   0.0000   0.0002 &   2.7667 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3468   1.0000            0.2645 &   3.0311 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0 (net)                                  16   0.0801 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3471   1.0000   0.0000   0.0036 &   3.0347 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0370   1.0000            0.0942 &   3.1289 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0023 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0370   1.0000   0.0000   0.0001 &   3.1290 r
  data arrival time                                                                                                                                                           3.1290

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0014 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0830   1.0000            0.1557 &  13.1176 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CLK (net)                                    8   0.0532 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0833   1.0000   0.0000   0.0034 &  13.1210 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0445   1.0000            0.0606 &  13.1816 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.CLK_B (net)                                  1   0.0045 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0445   1.0000   0.0000   0.0001 &  13.1817 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1817
  clock uncertainty                                                                                                                                               -0.1000    13.0817
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0193
  data required time                                                                                                                                                         13.0193
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0193
  data arrival time                                                                                                                                                          -3.1290
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8903


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1090 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0010   0.0109   1.0000   0.0010   0.0090 &   1.0090 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1967   1.0000            0.1857 &   1.1947 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0745 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0048   0.1984   1.0000   0.0048   0.0231 &   1.2178 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6998 &   1.9176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0514 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.1679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.3617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.5638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0087 &   2.5725 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/X (sky130_fd_sc_hd__and4b_2)                                                 0.0397   1.0000            0.1395 &   2.7120 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0 (net)                                             1   0.0045 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0397   1.0000   0.0000   0.0001 &   2.7121 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4329   1.0000            0.3244 &   3.0365 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0 (net)                                  16   0.1009 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0185   0.4338   1.0000   0.0179   0.0341 &   3.0706 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0380   1.0000            0.0926 &   3.1632 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0380   1.0000   0.0000   0.0001 &   3.1633 r
  data arrival time                                                                                                                                                           3.1633

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1101   1.0000            0.1729 &  13.1347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CLK (net)                                    8   0.0739 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1111   1.0000   0.0000   0.0095 &  13.1442 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0522   1.0000            0.0719 &  13.2162 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0522   1.0000   0.0000   0.0002 &  13.2163 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2163
  clock uncertainty                                                                                                                                               -0.1000    13.1163
  clock gating setup time                                                                                                                        1.0000           -0.0628    13.0536
  data required time                                                                                                                                                         13.0536
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0536
  data arrival time                                                                                                                                                          -3.1633
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8903


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1090 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0010   0.0109   1.0000   0.0010   0.0090 &   1.0090 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1967   1.0000            0.1857 &   1.1947 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0745 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0048   0.1984   1.0000   0.0048   0.0231 &   1.2178 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6998 &   1.9176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0514 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.1679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.3617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.5638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0087 &   2.5725 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/X (sky130_fd_sc_hd__and4b_2)                                                 0.0397   1.0000            0.1395 &   2.7120 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0 (net)                                             1   0.0045 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0397   1.0000   0.0000   0.0001 &   2.7121 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4329   1.0000            0.3244 &   3.0365 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0 (net)                                  16   0.1009 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0184   0.4333   1.0000   0.0178   0.0251 &   3.0616 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0415   1.0000            0.0964 &   3.1580 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0027 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0415   1.0000   0.0000   0.0001 &   3.1581 r
  data arrival time                                                                                                                                                           3.1581

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1101   1.0000            0.1729 &  13.1347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CLK (net)                                    8   0.0739 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1105   1.0000   0.0000   0.0038 &  13.1385 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0549   1.0000            0.0747 &  13.2132 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.CLK_B (net)                                  1   0.0055 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0549   1.0000   0.0000   0.0002 &  13.2134 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2134
  clock uncertainty                                                                                                                                               -0.1000    13.1134
  clock gating setup time                                                                                                                        1.0000           -0.0633    13.0502
  data required time                                                                                                                                                         13.0502
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0502
  data arrival time                                                                                                                                                          -3.1581
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8920


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1090 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0010   0.0109   1.0000   0.0010   0.0090 &   1.0090 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1967   1.0000            0.1857 &   1.1947 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0745 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0048   0.1984   1.0000   0.0048   0.0231 &   1.2178 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6998 &   1.9176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0514 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.1679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.3617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.5638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0087 &   2.5725 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0417   1.0000            0.1415 &   2.7140 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0417   1.0000   0.0000   0.0002 &   2.7142 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3930   1.0000            0.3041 &   3.0184 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.0915 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0237   0.3934   1.0000   0.0218   0.0319 &   3.0503 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0390   1.0000            0.0949 &   3.1452 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0024 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0390   1.0000   0.0000   0.0001 &   3.1453 r
  data arrival time                                                                                                                                                           3.1453

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0010 &  12.9615 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1025   1.0000            0.1704 &  13.1319 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0682 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0055   0.1029   1.0000  -0.0065  -0.0015 &  13.1305 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0509   1.0000            0.0695 &  13.2000 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.CLK_B (net)                                  1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0509   1.0000   0.0000   0.0002 &  13.2002 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2002
  clock uncertainty                                                                                                                                               -0.1000    13.1002
  clock gating setup time                                                                                                                        1.0000           -0.0628    13.0373
  data required time                                                                                                                                                         13.0373
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0373
  data arrival time                                                                                                                                                          -3.1453
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8921


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6110 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/D (sky130_fd_sc_hd__and4_2)                                         0.0062   0.1083   1.0000   0.0058   0.0081 &   2.6191 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/X (sky130_fd_sc_hd__and4_2)                                                  0.0335   1.0000            0.1317 &   2.7508 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0 (net)                                             1   0.0031 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0335   1.0000   0.0000   0.0002 &   2.7510 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3468   1.0000            0.2645 &   3.0154 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0 (net)                                  16   0.0801 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3481   1.0000   0.0000   0.0205 &   3.0359 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0364   1.0000            0.0935 &   3.1294 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0364   1.0000   0.0000   0.0001 &   3.1294 r
  data arrival time                                                                                                                                                           3.1294

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0014 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0830   1.0000            0.1557 &  13.1176 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CLK (net)                                    8   0.0532 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0833   1.0000   0.0000   0.0039 &  13.1214 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0466   1.0000            0.0625 &  13.1840 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.CLK_B (net)                                  1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0466   1.0000   0.0000   0.0002 &  13.1841 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1841
  clock uncertainty                                                                                                                                               -0.1000    13.0841
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0217
  data required time                                                                                                                                                         13.0217
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0217
  data arrival time                                                                                                                                                          -3.1294
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8923


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6267 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0070 &   2.6337 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/X (sky130_fd_sc_hd__and4bb_2)                                                0.0324   1.0000            0.1309 &   2.7646 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0 (net)                                             1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0324   1.0000   0.0000   0.0001 &   2.7647 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3772   1.0000            0.2787 &   3.0434 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0 (net)                                  16   0.0865 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0031   0.3780   1.0000   0.0030   0.0093 &   3.0526 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0371   1.0000            0.0933 &   3.1460 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0371   1.0000   0.0000   0.0001 &   3.1461 r
  data arrival time                                                                                                                                                           3.1461

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9617 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0969   1.0000            0.1660 &  13.1277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CLK (net)                                    8   0.0637 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0060   0.0973   1.0000  -0.0015   0.0039 &  13.1316 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0524   1.0000            0.0702 &  13.2019 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.CLK_B (net)                                  1   0.0055 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0524   1.0000   0.0000   0.0002 &  13.2021 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2021
  clock uncertainty                                                                                                                                               -0.1000    13.1021
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0394
  data required time                                                                                                                                                         13.0394
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0394
  data arrival time                                                                                                                                                          -3.1461
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8933


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1090 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0010   0.0109   1.0000   0.0010   0.0090 &   1.0090 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1967   1.0000            0.1857 &   1.1947 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0745 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0048   0.1984   1.0000   0.0048   0.0231 &   1.2178 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6998 &   1.9176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0514 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.1679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.3617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.5638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0085 &   2.5723 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/X (sky130_fd_sc_hd__and4bb_2)                                                0.0437   1.0000            0.1429 &   2.7151 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0 (net)                                             1   0.0052 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0437   1.0000   0.0000   0.0003 &   2.7154 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3916   1.0000            0.2949 &   3.0103 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0 (net)                                  16   0.0904 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0271   0.3925   1.0000   0.0265   0.0357 &   3.0460 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0366   1.0000            0.0924 &   3.1384 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0020 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0366   1.0000   0.0000   0.0001 &   3.1385 r
  data arrival time                                                                                                                                                           3.1385

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0010 &  12.9615 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0957   1.0000            0.1619 &  13.1233 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                    8   0.0632 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0963   1.0000   0.0000   0.0054 &  13.1287 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0489   1.0000            0.0667 &  13.1954 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0489   1.0000   0.0000   0.0002 &  13.1956 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1956
  clock uncertainty                                                                                                                                               -0.1000    13.0956
  clock gating setup time                                                                                                                        1.0000           -0.0625    13.0331
  data required time                                                                                                                                                         13.0331
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0331
  data arrival time                                                                                                                                                          -3.1385
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8946


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1090 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0010   0.0109   1.0000   0.0010   0.0090 &   1.0090 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1967   1.0000            0.1857 &   1.1947 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0745 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0048   0.1984   1.0000   0.0048   0.0231 &   1.2178 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6998 &   1.9176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0514 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.1679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.3617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.5638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0087 &   2.5725 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0417   1.0000            0.1415 &   2.7140 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0417   1.0000   0.0000   0.0002 &   2.7142 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3930   1.0000            0.3041 &   3.0184 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.0915 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0237   0.3934   1.0000   0.0217   0.0300 &   3.0483 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0370   1.0000            0.0928 &   3.1411 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0370   1.0000   0.0000   0.0001 &   3.1412 r
  data arrival time                                                                                                                                                           3.1412

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0010 &  12.9615 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1025   1.0000            0.1704 &  13.1319 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0682 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0055   0.1029   1.0000  -0.0065  -0.0020 &  13.1299 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0501   1.0000            0.0688 &  13.1987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0501   1.0000   0.0000   0.0002 &  13.1989 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1989
  clock uncertainty                                                                                                                                               -0.1000    13.0989
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0363
  data required time                                                                                                                                                         13.0363
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0363
  data arrival time                                                                                                                                                          -3.1412
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8951


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1090 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0010   0.0109   1.0000   0.0010   0.0090 &   1.0090 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1967   1.0000            0.1857 &   1.1947 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0745 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0048   0.1984   1.0000   0.0048   0.0231 &   1.2178 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6998 &   1.9176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0514 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.1679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.3617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.5638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0087 &   2.5725 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/X (sky130_fd_sc_hd__and4b_2)                                                 0.0397   1.0000            0.1395 &   2.7120 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0 (net)                                             1   0.0045 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0397   1.0000   0.0000   0.0001 &   2.7121 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4329   1.0000            0.3244 &   3.0365 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0 (net)                                  16   0.1009 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0184   0.4334   1.0000   0.0178   0.0239 &   3.0604 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0385   1.0000            0.0932 &   3.1536 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0385   1.0000   0.0000   0.0001 &   3.1537 r
  data arrival time                                                                                                                                                           3.1537

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1101   1.0000            0.1729 &  13.1347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CLK (net)                                    8   0.0739 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1108   1.0000   0.0000   0.0051 &  13.1398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0521   1.0000            0.0719 &  13.2117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0521   1.0000  -0.0000   0.0002 &  13.2119 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2119
  clock uncertainty                                                                                                                                               -0.1000    13.1119
  clock gating setup time                                                                                                                        1.0000           -0.0628    13.0491
  data required time                                                                                                                                                         13.0491
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0491
  data arrival time                                                                                                                                                          -3.1537
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8954


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1090 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0010   0.0109   1.0000   0.0010   0.0090 &   1.0090 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1967   1.0000            0.1857 &   1.1947 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0745 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0048   0.1984   1.0000   0.0048   0.0231 &   1.2178 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6998 &   1.9176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0514 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.1679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.3617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.5638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0087 &   2.5725 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0417   1.0000            0.1415 &   2.7140 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0417   1.0000   0.0000   0.0002 &   2.7142 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3930   1.0000            0.3041 &   3.0184 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.0915 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0237   0.3934   1.0000   0.0217   0.0299 &   3.0483 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0369   1.0000            0.0926 &   3.1409 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0369   1.0000   0.0000   0.0001 &   3.1410 r
  data arrival time                                                                                                                                                           3.1410

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0010 &  12.9615 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1025   1.0000            0.1704 &  13.1319 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0682 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0055   0.1029   1.0000  -0.0065  -0.0020 &  13.1299 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0503   1.0000            0.0690 &  13.1989 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0503   1.0000   0.0000   0.0002 &  13.1991 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1991
  clock uncertainty                                                                                                                                               -0.1000    13.0991
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0365
  data required time                                                                                                                                                         13.0365
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0365
  data arrival time                                                                                                                                                          -3.1410
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8955


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1090 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0010   0.0109   1.0000   0.0010   0.0090 &   1.0090 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1967   1.0000            0.1857 &   1.1947 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0745 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0048   0.1984   1.0000   0.0048   0.0231 &   1.2178 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6998 &   1.9176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0514 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.1679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.3617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.5638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0087 &   2.5725 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0417   1.0000            0.1415 &   2.7140 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0417   1.0000   0.0000   0.0002 &   2.7142 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3930   1.0000            0.3041 &   3.0184 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.0915 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0237   0.3934   1.0000   0.0217   0.0306 &   3.0490 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0373   1.0000            0.0930 &   3.1420 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0373   1.0000   0.0000   0.0001 &   3.1421 r
  data arrival time                                                                                                                                                           3.1421

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0010 &  12.9615 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1025   1.0000            0.1704 &  13.1319 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0682 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0055   0.1029   1.0000  -0.0065  -0.0015 &  13.1305 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0519   1.0000            0.0706 &  13.2011 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.CLK_B (net)                                  1   0.0052 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0520   1.0000   0.0000   0.0002 &  13.2013 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2013
  clock uncertainty                                                                                                                                               -0.1000    13.1013
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0386
  data required time                                                                                                                                                         13.0386
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0386
  data arrival time                                                                                                                                                          -3.1421
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8965


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6110 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/D (sky130_fd_sc_hd__and4_2)                                         0.0062   0.1083   1.0000   0.0058   0.0081 &   2.6191 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/X (sky130_fd_sc_hd__and4_2)                                                  0.0335   1.0000            0.1317 &   2.7508 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0 (net)                                             1   0.0031 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0335   1.0000   0.0000   0.0002 &   2.7510 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3468   1.0000            0.2645 &   3.0154 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0 (net)                                  16   0.0801 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3482   1.0000   0.0000   0.0193 &   3.0348 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0355   1.0000            0.0925 &   3.1272 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0020 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0355   1.0000   0.0000   0.0001 &   3.1273 r
  data arrival time                                                                                                                                                           3.1273

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0014 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0830   1.0000            0.1557 &  13.1176 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CLK (net)                                    8   0.0532 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0833   1.0000   0.0000   0.0035 &  13.1211 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0502   1.0000            0.0657 &  13.1868 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.CLK_B (net)                                  1   0.0056 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0502   1.0000   0.0000   0.0002 &  13.1870 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1870
  clock uncertainty                                                                                                                                               -0.1000    13.0870
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0246
  data required time                                                                                                                                                         13.0246
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0246
  data arrival time                                                                                                                                                          -3.1273
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8973


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6110 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0070 &   2.6180 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/X (sky130_fd_sc_hd__and4bb_2)                                                0.0324   1.0000            0.1309 &   2.7489 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0 (net)                                             1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0324   1.0000   0.0000   0.0001 &   2.7490 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3772   1.0000            0.2787 &   3.0277 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0 (net)                                  16   0.0865 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0031   0.3784   1.0000   0.0030   0.0108 &   3.0384 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0391   1.0000            0.0954 &   3.1339 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0015   0.0391   1.0000   0.0015   0.0017 &   3.1355 r
  data arrival time                                                                                                                                                           3.1355

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9617 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0969   1.0000            0.1660 &  13.1277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CLK (net)                                    8   0.0637 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0060   0.0977   1.0000  -0.0015   0.0033 &  13.1309 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0481   1.0000            0.0660 &  13.1970 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CLK_B (net)                                  1   0.0046 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0481   1.0000   0.0000   0.0001 &  13.1970 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1970
  clock uncertainty                                                                                                                                               -0.1000    13.0970
  clock gating setup time                                                                                                                        1.0000           -0.0628    13.0343
  data required time                                                                                                                                                         13.0343
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0343
  data arrival time                                                                                                                                                          -3.1355
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8988


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6110 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/D (sky130_fd_sc_hd__and4_2)                                         0.0062   0.1083   1.0000   0.0058   0.0081 &   2.6191 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/X (sky130_fd_sc_hd__and4_2)                                                  0.0335   1.0000            0.1317 &   2.7508 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0 (net)                                             1   0.0031 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0335   1.0000   0.0000   0.0002 &   2.7510 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3468   1.0000            0.2645 &   3.0154 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0 (net)                                  16   0.0801 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3471   1.0000   0.0000   0.0026 &   3.0180 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0398   1.0000            0.0969 &   3.1149 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0028 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0015   0.0398   1.0000   0.0015   0.0016 &   3.1165 r
  data arrival time                                                                                                                                                           3.1165

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0014 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0830   1.0000            0.1557 &  13.1176 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CLK (net)                                    8   0.0532 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0833   1.0000   0.0000   0.0032 &  13.1208 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0445   1.0000            0.0606 &  13.1814 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CLK_B (net)                                  1   0.0045 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0445   1.0000   0.0000   0.0001 &  13.1815 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1815
  clock uncertainty                                                                                                                                               -0.1000    13.0815
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0188
  data required time                                                                                                                                                         13.0188
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0188
  data arrival time                                                                                                                                                          -3.1165
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9022


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1090 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0010   0.0109   1.0000   0.0010   0.0090 &   1.0090 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1967   1.0000            0.1857 &   1.1947 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0745 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0048   0.1984   1.0000   0.0048   0.0231 &   1.2178 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6998 &   1.9176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0514 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.1679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.3617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.5638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0074 &   2.5712 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/X (sky130_fd_sc_hd__and4bb_2)                                                0.0322   1.0000            0.1307 &   2.7019 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0 (net)                                             1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0322   1.0000   0.0000   0.0001 &   2.7020 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4153   1.0000            0.3158 &   3.0178 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0 (net)                                  16   0.0969 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0157   0.4157   1.0000   0.0141   0.0239 &   3.0417 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0408   1.0000            0.0961 &   3.1378 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0027 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0408   1.0000   0.0000   0.0001 &   3.1379 r
  data arrival time                                                                                                                                                           3.1379

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0014 &  12.9619 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1047   1.0000            0.1671 &  13.1290 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CLK (net)                                    8   0.0687 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0038   0.1050   1.0000  -0.0008   0.0031 &  13.1321 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0537   1.0000            0.0727 &  13.2048 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.CLK_B (net)                                  1   0.0055 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0537   1.0000   0.0000   0.0002 &  13.2050 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2050
  clock uncertainty                                                                                                                                               -0.1000    13.1050
  clock gating setup time                                                                                                                        1.0000           -0.0631    13.0419
  data required time                                                                                                                                                         13.0419
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0419
  data arrival time                                                                                                                                                          -3.1379
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9039


  Startpoint: BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Endpoint: BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.OUTREG_BYTE[1].Do_FF[4]
               (rising edge-triggered flip-flop clocked by CLK)
  Last common pin: BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/X
  Path Group: CLK
  Path Type: max

  Point                                                                                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK' (rise edge)                                                                                                                                                     12.5000    12.5000
  clock source latency                                                                                                                                                        0.0000    12.5000
  CLK (in)                                                                                                                                         0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                                  4   0.0793 
  BANK128[0].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                             0.0000   0.0051   1.0000   0.0000   0.0028 &  12.5028 f
  BANK128[0].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                                      0.0993   1.0000            0.1373 &  12.6401 f
  BANK128[0].RAM128.BLOCK[0].RAM32.CLK (net)                                                                                 8   0.0640 
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                              0.0000   0.1019   1.0000   0.0000   0.0157 &  12.6558 f
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                       0.1066   1.0000            0.1809 &  12.8367 f
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.X (net)                                                                           10   0.0692 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                0.0000   0.1110   1.0000   0.0000   0.0200 &  12.8567 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                         0.0586   1.0000            0.1323 &  12.9890 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.CLKBUF.X (net)                                                              8   0.0197 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                           0.0000   0.0587   1.0000   0.0000   0.0009 &  12.9899 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                                    0.1124   1.0000            0.1740 &  13.1639 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                               8   0.0761 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                            0.0000   0.1132   1.0000   0.0000   0.0087 &  13.1725 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                                     0.0564   1.0000            0.0767 &  13.2492 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.CLK_B (net)                                             1   0.0057 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                           0.0000   0.0564   1.0000   0.0000   0.0002 &  13.2494 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG/GCLK (sky130_fd_sc_hd__dlclkp_1)                                   0.6535   1.0000            0.4898 &  13.7392 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.GCLK (net)                                             16   0.0844 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)               0.0641   0.6545   1.0000   0.0641   0.0836 &  13.8228 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/Q (sky130_fd_sc_hd__dlxtp_1)                           0.2147   1.0000            0.3521 &  14.1749 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[4] (net)                                         2   0.0288 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[4].OBUF0/A (sky130_fd_sc_hd__ebufn_4)                            0.0103   0.2148   1.0000   0.0101   0.0142 &  14.1891 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[4].OBUF0/Z (sky130_fd_sc_hd__ebufn_4)                                     1.8114   1.0000            1.2558 &  15.4449 r
  BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[12].Z (net)                                                             2   0.3537 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.OUTREG_BYTE[1].Do_FF[4]/D (sky130_fd_sc_hd__dfxtp_1)                                           0.0000   1.8694   1.0000   0.0000   0.1753 &  15.6202 r
  data arrival time                                                                                                                                                                     15.6202

  clock CLK (rise edge)                                                                                                                                                      25.0000    25.0000
  clock source latency                                                                                                                                                        0.0000    25.0000
  CLK (in)                                                                                                                                         0.0000                     0.0000 &  25.0000 r
  CLK (net)                                                                                                                  4   0.0799 
  BANK128[0].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                             0.0000   0.0052   1.0000   0.0000   0.0029 &  25.0029 r
  BANK128[0].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                                      0.1640   1.0000            0.1570 &  25.1599 r
  BANK128[0].RAM128.BLOCK[0].RAM32.CLK (net)                                                                                 8   0.0651 
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                              0.0000   0.1656   1.0000   0.0000   0.0172 &  25.1771 r
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                       0.1782   1.0000            0.2036 &  25.3807 r
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.X (net)                                                                           10   0.0705 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Root_CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                                      0.0000   0.1786   1.0000   0.0000   0.0021 &  25.3827 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Root_CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                                               0.0588   1.0000            0.1405 &  25.5232 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.CLK_buf (net)                                                                     4   0.0207 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Do_CLKBUF[1]/A (sky130_fd_sc_hd__clkbuf_4)                                                     0.0000   0.0588   1.0000   0.0000   0.0009 &  25.5241 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Do_CLKBUF[1]/X (sky130_fd_sc_hd__clkbuf_4)                                                              0.0629   1.0000            0.1158 &  25.6399 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.CLKBUF[1] (net)                                                                   8   0.0226 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.OUTREG_BYTE[1].Do_FF[4]/CLK (sky130_fd_sc_hd__dfxtp_1)                                         0.0000   0.0630   1.0000   0.0000   0.0013 &  25.6412 r
  clock reconvergence pessimism                                                                                                                                               0.0000    25.6412
  clock uncertainty                                                                                                                                                          -0.1000    25.5412
  library setup time                                                                                                                                        1.0000           -0.0155    25.5257
  data required time                                                                                                                                                                    25.5257
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                                    25.5257
  data arrival time                                                                                                                                                                    -15.6202
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                            9.9054


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6110 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/D (sky130_fd_sc_hd__and4_2)                                         0.0062   0.1083   1.0000   0.0058   0.0081 &   2.6191 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/X (sky130_fd_sc_hd__and4_2)                                                  0.0335   1.0000            0.1317 &   2.7508 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0 (net)                                             1   0.0031 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0335   1.0000   0.0000   0.0002 &   2.7510 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3468   1.0000            0.2645 &   3.0154 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0 (net)                                  16   0.0801 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3471   1.0000   0.0000   0.0036 &   3.0190 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0370   1.0000            0.0942 &   3.1132 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0023 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0370   1.0000   0.0000   0.0001 &   3.1133 r
  data arrival time                                                                                                                                                           3.1133

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0014 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0830   1.0000            0.1557 &  13.1176 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CLK (net)                                    8   0.0532 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0833   1.0000   0.0000   0.0034 &  13.1210 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0445   1.0000            0.0606 &  13.1816 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.CLK_B (net)                                  1   0.0045 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0445   1.0000   0.0000   0.0001 &  13.1817 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1817
  clock uncertainty                                                                                                                                               -0.1000    13.0817
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0193
  data required time                                                                                                                                                         13.0193
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0193
  data arrival time                                                                                                                                                          -3.1133
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9060


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1090 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0010   0.0109   1.0000   0.0010   0.0090 &   1.0090 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1967   1.0000            0.1857 &   1.1947 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0745 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0048   0.1984   1.0000   0.0048   0.0231 &   1.2178 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6998 &   1.9176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0514 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.1679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.3617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.5638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0074 &   2.5712 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/X (sky130_fd_sc_hd__and4bb_2)                                                0.0322   1.0000            0.1307 &   2.7019 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0 (net)                                             1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0322   1.0000   0.0000   0.0001 &   2.7020 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4153   1.0000            0.3158 &   3.0178 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0 (net)                                  16   0.0969 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0157   0.4157   1.0000   0.0141   0.0253 &   3.0431 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0375   1.0000            0.0926 &   3.1357 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0375   1.0000   0.0000   0.0001 &   3.1358 r
  data arrival time                                                                                                                                                           3.1358

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0014 &  12.9619 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1047   1.0000            0.1671 &  13.1290 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CLK (net)                                    8   0.0687 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0038   0.1049   1.0000  -0.0008   0.0036 &  13.1326 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0529   1.0000            0.0719 &  13.2044 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.CLK_B (net)                                  1   0.0053 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0529   1.0000   0.0000   0.0002 &  13.2046 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2046
  clock uncertainty                                                                                                                                               -0.1000    13.1046
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0419
  data required time                                                                                                                                                         13.0419
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0419
  data arrival time                                                                                                                                                          -3.1358
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9061


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1090 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0010   0.0109   1.0000   0.0010   0.0090 &   1.0090 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1967   1.0000            0.1857 &   1.1947 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0745 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0048   0.1984   1.0000   0.0048   0.0231 &   1.2178 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6998 &   1.9176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0514 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.1679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.3617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.5638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0074 &   2.5712 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/X (sky130_fd_sc_hd__and4bb_2)                                                0.0322   1.0000            0.1307 &   2.7019 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0 (net)                                             1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0322   1.0000   0.0000   0.0001 &   2.7020 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4153   1.0000            0.3158 &   3.0178 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0 (net)                                  16   0.0969 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0156   0.4156   1.0000   0.0140   0.0222 &   3.0400 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0428   1.0000            0.0983 &   3.1383 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0030 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0428   1.0000   0.0000   0.0001 &   3.1385 r
  data arrival time                                                                                                                                                           3.1385

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0014 &  12.9619 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1047   1.0000            0.1671 &  13.1290 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CLK (net)                                    8   0.0687 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0039   0.1056   1.0000  -0.0008   0.0102 &  13.1392 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0512   1.0000            0.0702 &  13.2094 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0512   1.0000   0.0000   0.0002 &  13.2096 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2096
  clock uncertainty                                                                                                                                               -0.1000    13.1096
  clock gating setup time                                                                                                                        1.0000           -0.0633    13.0463
  data required time                                                                                                                                                         13.0463
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0463
  data arrival time                                                                                                                                                          -3.1385
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9078


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.4089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.6110 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0070 &   2.6180 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/X (sky130_fd_sc_hd__and4bb_2)                                                0.0324   1.0000            0.1309 &   2.7489 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0 (net)                                             1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0324   1.0000   0.0000   0.0001 &   2.7490 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3772   1.0000            0.2787 &   3.0277 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0 (net)                                  16   0.0865 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0031   0.3780   1.0000   0.0030   0.0093 &   3.0369 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0371   1.0000            0.0933 &   3.1303 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0371   1.0000   0.0000   0.0001 &   3.1304 r
  data arrival time                                                                                                                                                           3.1304

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9617 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0969   1.0000            0.1660 &  13.1277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CLK (net)                                    8   0.0637 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0060   0.0973   1.0000  -0.0015   0.0039 &  13.1316 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0524   1.0000            0.0702 &  13.2019 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.CLK_B (net)                                  1   0.0055 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0524   1.0000   0.0000   0.0002 &  13.2021 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2021
  clock uncertainty                                                                                                                                               -0.1000    13.1021
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0394
  data required time                                                                                                                                                         13.0394
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0394
  data arrival time                                                                                                                                                          -3.1304
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9090


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1090 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0010   0.0109   1.0000   0.0010   0.0090 &   1.0090 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1967   1.0000            0.1857 &   1.1947 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0745 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0048   0.1984   1.0000   0.0048   0.0231 &   1.2178 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6998 &   1.9176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0514 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.1679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.3617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.5638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0074 &   2.5712 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/X (sky130_fd_sc_hd__and4bb_2)                                                0.0322   1.0000            0.1307 &   2.7019 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0 (net)                                             1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0322   1.0000   0.0000   0.0001 &   2.7020 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4153   1.0000            0.3158 &   3.0178 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0 (net)                                  16   0.0969 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0156   0.4156   1.0000   0.0140   0.0200 &   3.0378 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0382   1.0000            0.0934 &   3.1312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0382   1.0000   0.0000   0.0001 &   3.1313 r
  data arrival time                                                                                                                                                           3.1313

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0014 &  12.9619 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1047   1.0000            0.1671 &  13.1290 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CLK (net)                                    8   0.0687 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0039   0.1057   1.0000  -0.0008   0.0083 &  13.1373 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0506   1.0000            0.0696 &  13.2069 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0506   1.0000   0.0000   0.0002 &  13.2071 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2071
  clock uncertainty                                                                                                                                               -0.1000    13.1070
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0443
  data required time                                                                                                                                                         13.0443
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0443
  data arrival time                                                                                                                                                          -3.1313
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9130


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1090 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0010   0.0109   1.0000   0.0010   0.0090 &   1.0090 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1967   1.0000            0.1857 &   1.1947 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0745 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0048   0.1984   1.0000   0.0048   0.0231 &   1.2178 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6998 &   1.9176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0514 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.1679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.3617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.5638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0088 &   2.5726 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/X (sky130_fd_sc_hd__and4b_2)                                                 0.0325   1.0000            0.1313 &   2.7039 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0 (net)                                             1   0.0027 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0325   1.0000   0.0000   0.0001 &   2.7040 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3838   1.0000            0.2909 &   2.9949 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0 (net)                                  16   0.0893 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0184   0.3846   1.0000   0.0184   0.0350 &   3.0299 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0386   1.0000            0.0947 &   3.1247 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0024 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0386   1.0000   0.0000   0.0001 &   3.1248 r
  data arrival time                                                                                                                                                           3.1248

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0012 &  12.9617 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1060   1.0000            0.1708 &  13.1325 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                    8   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0039   0.1067   1.0000  -0.0008   0.0076 &  13.1401 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0518   1.0000            0.0710 &  13.2111 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.CLK_B (net)                                  1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0518   1.0000  -0.0000   0.0002 &  13.2113 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2113
  clock uncertainty                                                                                                                                               -0.1000    13.1113
  clock gating setup time                                                                                                                        1.0000           -0.0628    13.0485
  data required time                                                                                                                                                         13.0485
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0485
  data arrival time                                                                                                                                                          -3.1248
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9237


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1090 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0010   0.0109   1.0000   0.0010   0.0090 &   1.0090 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1967   1.0000            0.1857 &   1.1947 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0745 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0048   0.1984   1.0000   0.0048   0.0231 &   1.2178 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6998 &   1.9176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0514 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.1679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.3617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.5638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0088 &   2.5726 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/X (sky130_fd_sc_hd__and4b_2)                                                 0.0325   1.0000            0.1313 &   2.7039 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0 (net)                                             1   0.0027 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0325   1.0000   0.0000   0.0001 &   2.7040 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3838   1.0000            0.2909 &   2.9949 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0 (net)                                  16   0.0893 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0184   0.3846   1.0000   0.0184   0.0322 &   3.0271 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0378   1.0000            0.0938 &   3.1210 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0023 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0378   1.0000   0.0000   0.0001 &   3.1211 r
  data arrival time                                                                                                                                                           3.1211

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0012 &  12.9617 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1060   1.0000            0.1708 &  13.1325 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                    8   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0039   0.1068   1.0000  -0.0008   0.0067 &  13.1392 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0500   1.0000            0.0691 &  13.2083 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.CLK_B (net)                                  1   0.0046 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0500   1.0000   0.0000   0.0001 &  13.2083 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2083
  clock uncertainty                                                                                                                                               -0.1000    13.1083
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0457
  data required time                                                                                                                                                         13.0457
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0457
  data arrival time                                                                                                                                                          -3.1211
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9246


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1090 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0010   0.0109   1.0000   0.0010   0.0090 &   1.0090 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1967   1.0000            0.1857 &   1.1947 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0745 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0048   0.1984   1.0000   0.0048   0.0231 &   1.2178 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6998 &   1.9176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0514 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.1679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.3617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.5638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0088 &   2.5726 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/X (sky130_fd_sc_hd__and4b_2)                                                 0.0325   1.0000            0.1313 &   2.7039 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0 (net)                                             1   0.0027 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0325   1.0000   0.0000   0.0001 &   2.7040 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3838   1.0000            0.2909 &   2.9949 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0 (net)                                  16   0.0893 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0181   0.3840   1.0000   0.0181   0.0216 &   3.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0369   1.0000            0.0929 &   3.1095 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0369   1.0000   0.0000   0.0001 &   3.1095 r
  data arrival time                                                                                                                                                           3.1095

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0012 &  12.9617 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1060   1.0000            0.1708 &  13.1325 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                    8   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0038   0.1064   1.0000  -0.0008   0.0043 &  13.1368 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0498   1.0000            0.0689 &  13.2058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.CLK_B (net)                                  1   0.0046 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0498   1.0000   0.0000   0.0001 &  13.2059 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2059
  clock uncertainty                                                                                                                                               -0.1000    13.1059
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0433
  data required time                                                                                                                                                         13.0433
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0433
  data arrival time                                                                                                                                                          -3.1095
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9338


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1090 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0010   0.0109   1.0000   0.0010   0.0090 &   1.0090 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1967   1.0000            0.1857 &   1.1947 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0745 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0048   0.1984   1.0000   0.0048   0.0231 &   1.2178 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6998 &   1.9176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0514 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.1679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.3617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.5638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/D (sky130_fd_sc_hd__and4b_2)                                        0.0062   0.1082   1.0000   0.0058   0.0088 &   2.5726 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/X (sky130_fd_sc_hd__and4b_2)                                                 0.0325   1.0000            0.1313 &   2.7039 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0 (net)                                             1   0.0027 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0325   1.0000   0.0000   0.0001 &   2.7040 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3838   1.0000            0.2909 &   2.9949 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0 (net)                                  16   0.0893 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0181   0.3840   1.0000   0.0181   0.0205 &   3.0154 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0371   1.0000            0.0931 &   3.1085 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0371   1.0000   0.0000   0.0001 &   3.1087 r
  data arrival time                                                                                                                                                           3.1087

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0012 &  12.9617 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1060   1.0000            0.1708 &  13.1325 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                    8   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0038   0.1064   1.0000  -0.0008   0.0035 &  13.1360 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0513   1.0000            0.0705 &  13.2065 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0514   1.0000   0.0000   0.0002 &  13.2067 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2067
  clock uncertainty                                                                                                                                               -0.1000    13.1067
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0441
  data required time                                                                                                                                                         13.0441
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0441
  data arrival time                                                                                                                                                          -3.1087
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9354


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1090 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0010   0.0109   1.0000   0.0010   0.0090 &   1.0090 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1967   1.0000            0.1857 &   1.1947 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0745 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0048   0.1984   1.0000   0.0048   0.0231 &   1.2178 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6998 &   1.9176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0514 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.1679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.3617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.5638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0070 &   2.5708 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/X (sky130_fd_sc_hd__and4bb_2)                                                0.0324   1.0000            0.1309 &   2.7017 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0 (net)                                             1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0324   1.0000   0.0000   0.0001 &   2.7017 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3772   1.0000            0.2787 &   2.9804 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0 (net)                                  16   0.0865 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0031   0.3794   1.0000   0.0030   0.0271 &   3.0075 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0363   1.0000            0.0924 &   3.0999 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0020 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0363   1.0000   0.0000   0.0001 &   3.1000 r
  data arrival time                                                                                                                                                           3.1000

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9617 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0969   1.0000            0.1660 &  13.1277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CLK (net)                                    8   0.0637 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0060   0.0976   1.0000  -0.0015   0.0031 &  13.1308 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0490   1.0000            0.0670 &  13.1977 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0490   1.0000   0.0000   0.0002 &  13.1979 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1979
  clock uncertainty                                                                                                                                               -0.1000    13.0979
  clock gating setup time                                                                                                                        1.0000           -0.0625    13.0355
  data required time                                                                                                                                                         13.0355
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0355
  data arrival time                                                                                                                                                          -3.1000
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9354


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1090 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0010   0.0109   1.0000   0.0010   0.0090 &   1.0090 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1967   1.0000            0.1857 &   1.1947 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0745 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0048   0.1984   1.0000   0.0048   0.0231 &   1.2178 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6998 &   1.9176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0514 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.1679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.3617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.5638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0070 &   2.5708 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/X (sky130_fd_sc_hd__and4bb_2)                                                0.0324   1.0000            0.1309 &   2.7017 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0 (net)                                             1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0324   1.0000   0.0000   0.0001 &   2.7017 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3772   1.0000            0.2787 &   2.9804 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0 (net)                                  16   0.0865 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0031   0.3794   1.0000   0.0030   0.0277 &   3.0081 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0388   1.0000            0.0951 &   3.1032 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0388   1.0000   0.0000   0.0001 &   3.1033 r
  data arrival time                                                                                                                                                           3.1033

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9617 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0969   1.0000            0.1660 &  13.1277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CLK (net)                                    8   0.0637 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0060   0.0973   1.0000  -0.0015   0.0039 &  13.1316 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0523   1.0000            0.0701 &  13.2016 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.CLK_B (net)                                  1   0.0055 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0523   1.0000   0.0000   0.0002 &  13.2019 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2019
  clock uncertainty                                                                                                                                               -0.1000    13.1019
  clock gating setup time                                                                                                                        1.0000           -0.0629    13.0390
  data required time                                                                                                                                                         13.0390
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0390
  data arrival time                                                                                                                                                          -3.1033
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9357


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1090 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0010   0.0109   1.0000   0.0010   0.0090 &   1.0090 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1967   1.0000            0.1857 &   1.1947 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0745 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0048   0.1984   1.0000   0.0048   0.0231 &   1.2178 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6998 &   1.9176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0514 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.1679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.3617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.5638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/D (sky130_fd_sc_hd__and4_2)                                         0.0062   0.1083   1.0000   0.0058   0.0081 &   2.5719 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/X (sky130_fd_sc_hd__and4_2)                                                  0.0335   1.0000            0.1317 &   2.7035 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0 (net)                                             1   0.0031 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0335   1.0000   0.0000   0.0002 &   2.7037 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3468   1.0000            0.2645 &   2.9681 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0 (net)                                  16   0.0801 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3481   1.0000   0.0000   0.0205 &   2.9886 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0364   1.0000            0.0935 &   3.0821 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0364   1.0000   0.0000   0.0001 &   3.0822 r
  data arrival time                                                                                                                                                           3.0822

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0014 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0830   1.0000            0.1557 &  13.1176 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CLK (net)                                    8   0.0532 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0833   1.0000   0.0000   0.0039 &  13.1214 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0466   1.0000            0.0625 &  13.1840 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.CLK_B (net)                                  1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0466   1.0000   0.0000   0.0002 &  13.1841 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1841
  clock uncertainty                                                                                                                                               -0.1000    13.0841
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0217
  data required time                                                                                                                                                         13.0217
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0217
  data arrival time                                                                                                                                                          -3.0822
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9396


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1090 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0010   0.0109   1.0000   0.0010   0.0090 &   1.0090 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1967   1.0000            0.1857 &   1.1947 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0745 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0048   0.1984   1.0000   0.0048   0.0231 &   1.2178 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6998 &   1.9176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0514 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.1679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.3617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.5638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/D (sky130_fd_sc_hd__and4_2)                                         0.0062   0.1083   1.0000   0.0058   0.0081 &   2.5719 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/X (sky130_fd_sc_hd__and4_2)                                                  0.0335   1.0000            0.1317 &   2.7035 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0 (net)                                             1   0.0031 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0335   1.0000   0.0000   0.0002 &   2.7037 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3468   1.0000            0.2645 &   2.9681 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0 (net)                                  16   0.0801 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3482   1.0000   0.0000   0.0193 &   2.9875 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0355   1.0000            0.0925 &   3.0800 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0020 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0355   1.0000   0.0000   0.0001 &   3.0800 r
  data arrival time                                                                                                                                                           3.0800

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0014 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0830   1.0000            0.1557 &  13.1176 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CLK (net)                                    8   0.0532 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0833   1.0000   0.0000   0.0035 &  13.1211 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0502   1.0000            0.0657 &  13.1868 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.CLK_B (net)                                  1   0.0056 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0502   1.0000   0.0000   0.0002 &  13.1870 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1870
  clock uncertainty                                                                                                                                               -0.1000    13.0870
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0246
  data required time                                                                                                                                                         13.0246
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0246
  data arrival time                                                                                                                                                          -3.0800
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9446


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3900 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0024   0.1100   1.0000   0.0024   0.0051 &   2.5250 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1399   1.0000            0.1360 &   2.6610 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0035 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0119   0.1399   1.0000   0.0111   0.0113 &   2.6722 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3765   1.0000            0.3040 &   2.9762 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.0865 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3783   1.0000   0.0000   0.0236 &   2.9998 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0363   1.0000            0.0925 &   3.0923 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0020 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0363   1.0000   0.0000   0.0001 &   3.0924 r
  data arrival time                                                                                                                                                           3.0924

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0008 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0979   1.0000            0.1648 &  13.1253 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0654 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0035   0.0979   1.0000  -0.0007   0.0087 &  13.1341 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0480   1.0000            0.0660 &  13.2000 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.CLK_B (net)                                  1   0.0046 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0480   1.0000   0.0000   0.0001 &  13.2001 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2001
  clock uncertainty                                                                                                                                               -0.1000    13.1001
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0376
  data required time                                                                                                                                                         13.0376
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0376
  data arrival time                                                                                                                                                          -3.0924
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9452


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1090 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0010   0.0109   1.0000   0.0010   0.0090 &   1.0090 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1967   1.0000            0.1857 &   1.1947 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0745 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0048   0.1984   1.0000   0.0048   0.0231 &   1.2178 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6998 &   1.9176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0514 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.1679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.3617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.5638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0070 &   2.5708 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/X (sky130_fd_sc_hd__and4bb_2)                                                0.0324   1.0000            0.1309 &   2.7017 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0 (net)                                             1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0324   1.0000   0.0000   0.0001 &   2.7017 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3772   1.0000            0.2787 &   2.9804 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0 (net)                                  16   0.0865 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0031   0.3784   1.0000   0.0030   0.0108 &   2.9912 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0391   1.0000            0.0954 &   3.0866 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0015   0.0391   1.0000   0.0015   0.0017 &   3.0882 r
  data arrival time                                                                                                                                                           3.0882

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9617 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0969   1.0000            0.1660 &  13.1277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CLK (net)                                    8   0.0637 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0060   0.0977   1.0000  -0.0015   0.0033 &  13.1309 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0481   1.0000            0.0660 &  13.1970 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CLK_B (net)                                  1   0.0046 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0481   1.0000   0.0000   0.0001 &  13.1970 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1970
  clock uncertainty                                                                                                                                               -0.1000    13.0970
  clock gating setup time                                                                                                                        1.0000           -0.0628    13.0343
  data required time                                                                                                                                                         13.0343
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0343
  data arrival time                                                                                                                                                          -3.0882
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9460


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3900 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0024   0.1100   1.0000   0.0024   0.0051 &   2.5250 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1399   1.0000            0.1360 &   2.6610 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0035 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0119   0.1399   1.0000   0.0111   0.0113 &   2.6722 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3765   1.0000            0.3040 &   2.9762 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.0865 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3784   1.0000   0.0000   0.0228 &   2.9990 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0379   1.0000            0.0942 &   3.0932 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0023 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0006   0.0379   1.0000   0.0006   0.0007 &   3.0939 r
  data arrival time                                                                                                                                                           3.0939

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0008 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0979   1.0000            0.1648 &  13.1253 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0654 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0035   0.0979   1.0000  -0.0007   0.0096 &  13.1349 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0498   1.0000            0.0678 &  13.2027 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.CLK_B (net)                                  1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0498   1.0000  -0.0000   0.0002 &  13.2029 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2029
  clock uncertainty                                                                                                                                               -0.1000    13.1029
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0402
  data required time                                                                                                                                                         13.0402
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0402
  data arrival time                                                                                                                                                          -3.0939
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9463


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1090 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0010   0.0109   1.0000   0.0010   0.0090 &   1.0090 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1967   1.0000            0.1857 &   1.1947 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0745 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0048   0.1984   1.0000   0.0048   0.0231 &   1.2178 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6998 &   1.9176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0514 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.1679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.3617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.5638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/D (sky130_fd_sc_hd__and4_2)                                         0.0062   0.1083   1.0000   0.0058   0.0081 &   2.5719 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/X (sky130_fd_sc_hd__and4_2)                                                  0.0335   1.0000            0.1317 &   2.7035 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0 (net)                                             1   0.0031 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0335   1.0000   0.0000   0.0002 &   2.7037 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3468   1.0000            0.2645 &   2.9681 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0 (net)                                  16   0.0801 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3471   1.0000   0.0000   0.0026 &   2.9707 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0398   1.0000            0.0969 &   3.0677 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0028 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0015   0.0398   1.0000   0.0015   0.0016 &   3.0693 r
  data arrival time                                                                                                                                                           3.0693

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0014 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0830   1.0000            0.1557 &  13.1176 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CLK (net)                                    8   0.0532 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0833   1.0000   0.0000   0.0032 &  13.1208 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0445   1.0000            0.0606 &  13.1814 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CLK_B (net)                                  1   0.0045 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0445   1.0000   0.0000   0.0001 &  13.1815 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1815
  clock uncertainty                                                                                                                                               -0.1000    13.0815
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0188
  data required time                                                                                                                                                         13.0188
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0188
  data arrival time                                                                                                                                                          -3.0693
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9495


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3900 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND5/D (sky130_fd_sc_hd__and4b_2)                                        0.0024   0.1100   1.0000   0.0024   0.0050 &   2.5249 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND5/X (sky130_fd_sc_hd__and4b_2)                                                 0.0611   1.0000            0.1604 &   2.6852 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0 (net)                                             1   0.0105 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0611   1.0000   0.0000   0.0008 &   2.6860 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3544   1.0000            0.2769 &   2.9629 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0 (net)                                  16   0.0817 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3556   1.0000   0.0000   0.0175 &   2.9805 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0396   1.0000            0.0966 &   3.0770 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0027 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0010   0.0396   1.0000   0.0010   0.0012 &   3.0782 r
  data arrival time                                                                                                                                                           3.0782

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0006 &  12.9603 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0934   1.0000            0.1636 &  13.1239 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.CLK (net)                                    8   0.0616 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0033   0.0938   1.0000  -0.0007   0.0044 &  13.1283 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0470   1.0000            0.0645 &  13.1928 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.CLK_B (net)                                  1   0.0046 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0470   1.0000   0.0000   0.0001 &  13.1928 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1928
  clock uncertainty                                                                                                                                               -0.1000    13.0928
  clock gating setup time                                                                                                                        1.0000           -0.0628    13.0301
  data required time                                                                                                                                                         13.0301
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0301
  data arrival time                                                                                                                                                          -3.0782
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9519


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1090 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0010   0.0109   1.0000   0.0010   0.0090 &   1.0090 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1967   1.0000            0.1857 &   1.1947 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0745 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0048   0.1984   1.0000   0.0048   0.0231 &   1.2178 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6998 &   1.9176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0514 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.1679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.3617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.5638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/D (sky130_fd_sc_hd__and4_2)                                         0.0062   0.1083   1.0000   0.0058   0.0081 &   2.5719 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/X (sky130_fd_sc_hd__and4_2)                                                  0.0335   1.0000            0.1317 &   2.7035 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0 (net)                                             1   0.0031 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0335   1.0000   0.0000   0.0002 &   2.7037 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3468   1.0000            0.2645 &   2.9681 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0 (net)                                  16   0.0801 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3471   1.0000   0.0000   0.0036 &   2.9718 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0370   1.0000            0.0942 &   3.0659 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0023 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0370   1.0000   0.0000   0.0001 &   3.0660 r
  data arrival time                                                                                                                                                           3.0660

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0624   1.0000   0.0000   0.0014 &  12.9618 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0830   1.0000            0.1557 &  13.1176 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CLK (net)                                    8   0.0532 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0833   1.0000   0.0000   0.0034 &  13.1210 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0445   1.0000            0.0606 &  13.1816 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.CLK_B (net)                                  1   0.0045 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0445   1.0000   0.0000   0.0001 &  13.1817 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1817
  clock uncertainty                                                                                                                                               -0.1000    13.0817
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0193
  data required time                                                                                                                                                         13.0193
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0193
  data arrival time                                                                                                                                                          -3.0660
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9533


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3900 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0024   0.1100   1.0000   0.0024   0.0051 &   2.5250 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1399   1.0000            0.1360 &   2.6610 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0035 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0119   0.1399   1.0000   0.0111   0.0113 &   2.6722 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3765   1.0000            0.3040 &   2.9762 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.0865 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3771   1.0000   0.0000   0.0038 &   2.9801 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0409   1.0000            0.0973 &   3.0774 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0028 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0409   1.0000   0.0000   0.0001 &   3.0775 r
  data arrival time                                                                                                                                                           3.0775

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0008 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0979   1.0000            0.1648 &  13.1253 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0654 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0033   0.0979   1.0000  -0.0007   0.0017 &  13.1270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0493   1.0000            0.0673 &  13.1943 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0493   1.0000   0.0000   0.0002 &  13.1945 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1945
  clock uncertainty                                                                                                                                               -0.1000    13.0945
  clock gating setup time                                                                                                                        1.0000           -0.0630    13.0315
  data required time                                                                                                                                                         13.0315
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0315
  data arrival time                                                                                                                                                          -3.0775
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9540


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3900 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND1/D (sky130_fd_sc_hd__and4bb_2)                                       0.0024   0.1101   1.0000   0.0024   0.0043 &   2.5242 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND1/X (sky130_fd_sc_hd__and4bb_2)                                                0.0385   1.0000            0.1379 &   2.6621 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0 (net)                                             1   0.0040 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0002   0.0385   1.0000   0.0002   0.0004 &   2.6625 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4254   1.0000            0.3139 &   2.9765 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0 (net)                                  16   0.0984 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.4271   1.0000   0.0000   0.0252 &   3.0016 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0374   1.0000            0.0921 &   3.0937 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0020 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0374   1.0000   0.0000   0.0001 &   3.0938 r
  data arrival time                                                                                                                                                           3.0938

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0008 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1108   1.0000            0.1735 &  13.1340 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.CLK (net)                                    8   0.0747 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1115   1.0000   0.0000   0.0058 &  13.1398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0525   1.0000            0.0723 &  13.2122 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.CLK_B (net)                                  1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0525   1.0000   0.0000   0.0002 &  13.2124 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2124
  clock uncertainty                                                                                                                                               -0.1000    13.1124
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0496
  data required time                                                                                                                                                         13.0496
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0496
  data arrival time                                                                                                                                                          -3.0938
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9558


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1090 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0010   0.0109   1.0000   0.0010   0.0090 &   1.0090 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1967   1.0000            0.1857 &   1.1947 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0745 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0048   0.1984   1.0000   0.0048   0.0231 &   1.2178 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6998 &   1.9176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0514 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.1679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0640   1.0000   0.0000   0.0003 &   2.1682 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.2100   1.0000            0.1934 &   2.3617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0147 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0575   0.2100   1.0000   0.0549   0.0560 &   2.4176 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1081   1.0000            0.1461 &   2.5638 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0235 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/D (sky130_fd_sc_hd__and4bb_2)                                       0.0062   0.1082   1.0000   0.0058   0.0070 &   2.5708 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/X (sky130_fd_sc_hd__and4bb_2)                                                0.0324   1.0000            0.1309 &   2.7017 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0 (net)                                             1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0324   1.0000   0.0000   0.0001 &   2.7017 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3772   1.0000            0.2787 &   2.9804 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0 (net)                                  16   0.0865 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0031   0.3780   1.0000   0.0030   0.0093 &   2.9897 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0371   1.0000            0.0933 &   3.0830 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0371   1.0000   0.0000   0.0001 &   3.0831 r
  data arrival time                                                                                                                                                           3.0831

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0622   1.0000            0.1334 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0623   1.0000   0.0000   0.0013 &  12.9617 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0969   1.0000            0.1660 &  13.1277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CLK (net)                                    8   0.0637 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0060   0.0973   1.0000  -0.0015   0.0039 &  13.1316 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0524   1.0000            0.0702 &  13.2019 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.CLK_B (net)                                  1   0.0055 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0524   1.0000   0.0000   0.0002 &  13.2021 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2021
  clock uncertainty                                                                                                                                               -0.1000    13.1021
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0394
  data required time                                                                                                                                                         13.0394
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0394
  data arrival time                                                                                                                                                          -3.0831
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9563


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3900 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND5/D (sky130_fd_sc_hd__and4b_2)                                        0.0024   0.1100   1.0000   0.0024   0.0050 &   2.5249 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND5/X (sky130_fd_sc_hd__and4b_2)                                                 0.0611   1.0000            0.1604 &   2.6852 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0 (net)                                             1   0.0105 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0611   1.0000   0.0000   0.0008 &   2.6860 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3544   1.0000            0.2769 &   2.9629 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0 (net)                                  16   0.0817 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3554   1.0000   0.0000   0.0097 &   2.9727 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0444   1.0000            0.1015 &   3.0742 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0035 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0006   0.0444   1.0000   0.0006   0.0007 &   3.0749 r
  data arrival time                                                                                                                                                           3.0749

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0006 &  12.9603 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0934   1.0000            0.1636 &  13.1239 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.CLK (net)                                    8   0.0616 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0032   0.0935   1.0000  -0.0006   0.0022 &  13.1261 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0512   1.0000            0.0684 &  13.1945 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.CLK_B (net)                                  1   0.0055 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0512   1.0000   0.0000   0.0002 &  13.1947 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1947
  clock uncertainty                                                                                                                                               -0.1000    13.0947
  clock gating setup time                                                                                                                        1.0000           -0.0635    13.0312
  data required time                                                                                                                                                         13.0312
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0312
  data arrival time                                                                                                                                                          -3.0749
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9563


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3900 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0024   0.1100   1.0000   0.0024   0.0051 &   2.5250 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1399   1.0000            0.1360 &   2.6610 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0035 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0119   0.1399   1.0000   0.0111   0.0113 &   2.6722 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3765   1.0000            0.3040 &   2.9762 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.0865 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3772   1.0000   0.0000   0.0073 &   2.9835 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0370   1.0000            0.0932 &   3.0767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0004   0.0370   1.0000   0.0004   0.0004 &   3.0771 r
  data arrival time                                                                                                                                                           3.0771

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0008 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0979   1.0000            0.1648 &  13.1253 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0654 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0034   0.0979   1.0000  -0.0007   0.0042 &  13.1295 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0503   1.0000            0.0683 &  13.1978 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.CLK_B (net)                                  1   0.0051 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0503   1.0000   0.0000   0.0002 &  13.1979 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1979
  clock uncertainty                                                                                                                                               -0.1000    13.0979
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0354
  data required time                                                                                                                                                         13.0354
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0354
  data arrival time                                                                                                                                                          -3.0771
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9582


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3900 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND1/D (sky130_fd_sc_hd__and4bb_2)                                       0.0024   0.1101   1.0000   0.0024   0.0043 &   2.5242 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND1/X (sky130_fd_sc_hd__and4bb_2)                                                0.0385   1.0000            0.1379 &   2.6621 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0 (net)                                             1   0.0040 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0002   0.0385   1.0000   0.0002   0.0004 &   2.6625 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4254   1.0000            0.3139 &   2.9765 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0 (net)                                  16   0.0984 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.4271   1.0000   0.0000   0.0226 &   2.9991 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0377   1.0000            0.0925 &   3.0915 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0377   1.0000   0.0000   0.0001 &   3.0916 r
  data arrival time                                                                                                                                                           3.0916

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0008 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1108   1.0000            0.1735 &  13.1340 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.CLK (net)                                    8   0.0747 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1115   1.0000   0.0000   0.0065 &  13.1405 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0521   1.0000            0.0719 &  13.2124 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0521   1.0000   0.0000   0.0002 &  13.2126 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2126
  clock uncertainty                                                                                                                                               -0.1000    13.1126
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0499
  data required time                                                                                                                                                         13.0499
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0499
  data arrival time                                                                                                                                                          -3.0916
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9583


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3610 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3743 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5041 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0024   0.1100   1.0000   0.0024   0.0051 &   2.5093 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1399   1.0000            0.1360 &   2.6453 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0035 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0119   0.1399   1.0000   0.0111   0.0113 &   2.6565 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3765   1.0000            0.3040 &   2.9605 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.0865 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3783   1.0000   0.0000   0.0236 &   2.9841 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0363   1.0000            0.0925 &   3.0766 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0020 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0363   1.0000   0.0000   0.0001 &   3.0767 r
  data arrival time                                                                                                                                                           3.0767

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0008 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0979   1.0000            0.1648 &  13.1253 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0654 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0035   0.0979   1.0000  -0.0007   0.0087 &  13.1341 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0480   1.0000            0.0660 &  13.2000 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.CLK_B (net)                                  1   0.0046 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0480   1.0000   0.0000   0.0001 &  13.2001 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2001
  clock uncertainty                                                                                                                                               -0.1000    13.1001
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0376
  data required time                                                                                                                                                         13.0376
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0376
  data arrival time                                                                                                                                                          -3.0767
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9609


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3900 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND6/D (sky130_fd_sc_hd__and4b_2)                                        0.0024   0.1102   1.0000   0.0024   0.0048 &   2.5247 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND6/X (sky130_fd_sc_hd__and4b_2)                                                 0.0362   1.0000            0.1359 &   2.6605 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0 (net)                                             1   0.0036 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0362   1.0000   0.0000   0.0002 &   2.6607 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4073   1.0000            0.3037 &   2.9644 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0 (net)                                  16   0.0944 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0087   0.4086   1.0000   0.0087   0.0286 &   2.9930 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0382   1.0000            0.0936 &   3.0866 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0382   1.0000   0.0000   0.0001 &   3.0867 r
  data arrival time                                                                                                                                                           3.0867

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0008 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1091   1.0000            0.1698 &  13.1304 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                    8   0.0722 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0040   0.1100   1.0000  -0.0008   0.0093 &  13.1396 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0520   1.0000            0.0717 &  13.2113 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0520   1.0000  -0.0000   0.0002 &  13.2115 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2115
  clock uncertainty                                                                                                                                               -0.1000    13.1115
  clock gating setup time                                                                                                                        1.0000           -0.0628    13.0487
  data required time                                                                                                                                                         13.0487
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0487
  data arrival time                                                                                                                                                          -3.0867
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9620


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3610 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3743 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5041 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0024   0.1100   1.0000   0.0024   0.0051 &   2.5093 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1399   1.0000            0.1360 &   2.6453 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0035 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0119   0.1399   1.0000   0.0111   0.0113 &   2.6565 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3765   1.0000            0.3040 &   2.9605 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.0865 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3784   1.0000   0.0000   0.0228 &   2.9833 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0379   1.0000            0.0942 &   3.0775 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0023 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0006   0.0379   1.0000   0.0006   0.0007 &   3.0782 r
  data arrival time                                                                                                                                                           3.0782

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0008 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0979   1.0000            0.1648 &  13.1253 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0654 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0035   0.0979   1.0000  -0.0007   0.0096 &  13.1349 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0498   1.0000            0.0678 &  13.2027 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.CLK_B (net)                                  1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0498   1.0000  -0.0000   0.0002 &  13.2029 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2029
  clock uncertainty                                                                                                                                               -0.1000    13.1029
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0402
  data required time                                                                                                                                                         13.0402
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0402
  data arrival time                                                                                                                                                          -3.0782
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9620


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3900 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND5/D (sky130_fd_sc_hd__and4b_2)                                        0.0024   0.1100   1.0000   0.0024   0.0050 &   2.5249 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND5/X (sky130_fd_sc_hd__and4b_2)                                                 0.0611   1.0000            0.1604 &   2.6852 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0 (net)                                             1   0.0105 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0611   1.0000   0.0000   0.0008 &   2.6860 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3544   1.0000            0.2769 &   2.9629 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0 (net)                                  16   0.0817 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3556   1.0000   0.0000   0.0163 &   2.9793 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0356   1.0000            0.0924 &   3.0716 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0020 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0356   1.0000   0.0000   0.0001 &   3.0717 r
  data arrival time                                                                                                                                                           3.0717

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0006 &  12.9603 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0934   1.0000            0.1636 &  13.1239 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.CLK (net)                                    8   0.0616 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0033   0.0937   1.0000  -0.0007   0.0049 &  13.1287 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0506   1.0000            0.0679 &  13.1966 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.CLK_B (net)                                  1   0.0053 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0506   1.0000   0.0000   0.0002 &  13.1968 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1968
  clock uncertainty                                                                                                                                               -0.1000    13.0968
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0344
  data required time                                                                                                                                                         13.0344
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0344
  data arrival time                                                                                                                                                          -3.0717
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9627


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3900 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND6/D (sky130_fd_sc_hd__and4b_2)                                        0.0024   0.1102   1.0000   0.0024   0.0048 &   2.5247 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND6/X (sky130_fd_sc_hd__and4b_2)                                                 0.0362   1.0000            0.1359 &   2.6605 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0 (net)                                             1   0.0036 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0362   1.0000   0.0000   0.0002 &   2.6607 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4073   1.0000            0.3037 &   2.9644 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0 (net)                                  16   0.0944 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0087   0.4085   1.0000   0.0087   0.0302 &   2.9946 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0372   1.0000            0.0925 &   3.0871 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0372   1.0000   0.0000   0.0001 &   3.0872 r
  data arrival time                                                                                                                                                           3.0872

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0008 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1091   1.0000            0.1698 &  13.1304 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                    8   0.0722 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0040   0.1100   1.0000  -0.0008   0.0099 &  13.1403 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0534   1.0000            0.0731 &  13.2134 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.CLK_B (net)                                  1   0.0052 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0534   1.0000   0.0000   0.0001 &  13.2135 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2135
  clock uncertainty                                                                                                                                               -0.1000    13.1135
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0508
  data required time                                                                                                                                                         13.0508
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0508
  data arrival time                                                                                                                                                          -3.0872
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9636


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3900 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0024   0.1100   1.0000   0.0024   0.0040 &   2.5239 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0383   1.0000            0.1381 &   2.6620 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0041 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0008   0.0383   1.0000   0.0008   0.0010 &   2.6630 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3688   1.0000            0.2788 &   2.9418 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.0851 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0082   0.3702   1.0000   0.0082   0.0284 &   2.9702 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0365   1.0000            0.0929 &   3.0631 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0365   1.0000   0.0000   0.0001 &   3.0632 r
  data arrival time                                                                                                                                                           3.0632

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0006 &  12.9603 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0947   1.0000            0.1626 &  13.1229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0639 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0035   0.0952   1.0000  -0.0026   0.0011 &  13.1240 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0486   1.0000            0.0662 &  13.1903 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0486   1.0000   0.0000   0.0002 &  13.1904 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1904
  clock uncertainty                                                                                                                                               -0.1000    13.0904
  clock gating setup time                                                                                                                        1.0000           -0.0625    13.0280
  data required time                                                                                                                                                         13.0280
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0280
  data arrival time                                                                                                                                                          -3.0632
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9647


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3900 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0024   0.1100   1.0000   0.0024   0.0040 &   2.5239 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0383   1.0000            0.1381 &   2.6620 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0041 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0008   0.0383   1.0000   0.0008   0.0010 &   2.6630 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3688   1.0000            0.2788 &   2.9418 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.0851 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0082   0.3702   1.0000   0.0082   0.0267 &   2.9686 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0367   1.0000            0.0931 &   3.0617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0367   1.0000   0.0000   0.0001 &   3.0618 r
  data arrival time                                                                                                                                                           3.0618

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0006 &  12.9603 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0947   1.0000            0.1626 &  13.1229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0639 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0035   0.0952   1.0000  -0.0026   0.0012 &  13.1241 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0485   1.0000            0.0661 &  13.1902 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0485   1.0000   0.0000   0.0002 &  13.1904 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1904
  clock uncertainty                                                                                                                                               -0.1000    13.0904
  clock gating setup time                                                                                                                        1.0000           -0.0625    13.0279
  data required time                                                                                                                                                         13.0279
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0279
  data arrival time                                                                                                                                                          -3.0618
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9661


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3610 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3743 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5041 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND5/D (sky130_fd_sc_hd__and4b_2)                                        0.0024   0.1100   1.0000   0.0024   0.0050 &   2.5092 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND5/X (sky130_fd_sc_hd__and4b_2)                                                 0.0611   1.0000            0.1604 &   2.6695 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0 (net)                                             1   0.0105 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0611   1.0000   0.0000   0.0008 &   2.6703 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3544   1.0000            0.2769 &   2.9472 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0 (net)                                  16   0.0817 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3556   1.0000   0.0000   0.0175 &   2.9647 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0396   1.0000            0.0966 &   3.0613 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0027 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0010   0.0396   1.0000   0.0010   0.0012 &   3.0625 r
  data arrival time                                                                                                                                                           3.0625

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0006 &  12.9603 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0934   1.0000            0.1636 &  13.1239 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.CLK (net)                                    8   0.0616 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0033   0.0938   1.0000  -0.0007   0.0044 &  13.1283 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0470   1.0000            0.0645 &  13.1928 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.CLK_B (net)                                  1   0.0046 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0470   1.0000   0.0000   0.0001 &  13.1928 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1928
  clock uncertainty                                                                                                                                               -0.1000    13.0928
  clock gating setup time                                                                                                                        1.0000           -0.0628    13.0301
  data required time                                                                                                                                                         13.0301
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0301
  data arrival time                                                                                                                                                          -3.0625
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9676


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3610 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3743 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5041 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0024   0.1100   1.0000   0.0024   0.0051 &   2.5093 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1399   1.0000            0.1360 &   2.6453 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0035 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0119   0.1399   1.0000   0.0111   0.0113 &   2.6565 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3765   1.0000            0.3040 &   2.9605 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.0865 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3771   1.0000   0.0000   0.0038 &   2.9643 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0409   1.0000            0.0973 &   3.0617 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0028 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0409   1.0000   0.0000   0.0001 &   3.0618 r
  data arrival time                                                                                                                                                           3.0618

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0008 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0979   1.0000            0.1648 &  13.1253 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0654 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0033   0.0979   1.0000  -0.0007   0.0017 &  13.1270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0493   1.0000            0.0673 &  13.1943 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0493   1.0000   0.0000   0.0002 &  13.1945 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1945
  clock uncertainty                                                                                                                                               -0.1000    13.0945
  clock gating setup time                                                                                                                        1.0000           -0.0630    13.0315
  data required time                                                                                                                                                         13.0315
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0315
  data arrival time                                                                                                                                                          -3.0618
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9697


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3900 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND5/D (sky130_fd_sc_hd__and4b_2)                                        0.0024   0.1100   1.0000   0.0024   0.0050 &   2.5249 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND5/X (sky130_fd_sc_hd__and4b_2)                                                 0.0611   1.0000            0.1604 &   2.6852 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0 (net)                                             1   0.0105 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0611   1.0000   0.0000   0.0008 &   2.6860 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3544   1.0000            0.2769 &   2.9629 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0 (net)                                  16   0.0817 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3550   1.0000   0.0000   0.0068 &   2.9697 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0369   1.0000            0.0938 &   3.0635 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0369   1.0000   0.0000   0.0001 &   3.0635 r
  data arrival time                                                                                                                                                           3.0635

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0006 &  12.9603 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0934   1.0000            0.1636 &  13.1239 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.CLK (net)                                    8   0.0616 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0032   0.0936   1.0000  -0.0006   0.0015 &  13.1254 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0541   1.0000            0.0712 &  13.1965 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.CLK_B (net)                                  1   0.0060 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0541   1.0000  -0.0000   0.0002 &  13.1968 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1968
  clock uncertainty                                                                                                                                               -0.1000    13.0968
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0341
  data required time                                                                                                                                                         13.0341
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0341
  data arrival time                                                                                                                                                          -3.0635
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9705


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3610 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3743 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5041 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND1/D (sky130_fd_sc_hd__and4bb_2)                                       0.0024   0.1101   1.0000   0.0024   0.0043 &   2.5085 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND1/X (sky130_fd_sc_hd__and4bb_2)                                                0.0385   1.0000            0.1379 &   2.6464 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0 (net)                                             1   0.0040 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0002   0.0385   1.0000   0.0002   0.0004 &   2.6468 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4254   1.0000            0.3139 &   2.9607 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0 (net)                                  16   0.0984 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.4271   1.0000   0.0000   0.0252 &   2.9859 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0374   1.0000            0.0921 &   3.0780 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0020 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0374   1.0000   0.0000   0.0001 &   3.0781 r
  data arrival time                                                                                                                                                           3.0781

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0008 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1108   1.0000            0.1735 &  13.1340 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.CLK (net)                                    8   0.0747 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1115   1.0000   0.0000   0.0058 &  13.1398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0525   1.0000            0.0723 &  13.2122 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.CLK_B (net)                                  1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0525   1.0000   0.0000   0.0002 &  13.2124 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2124
  clock uncertainty                                                                                                                                               -0.1000    13.1124
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0496
  data required time                                                                                                                                                         13.0496
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0496
  data arrival time                                                                                                                                                          -3.0781
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9715


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3610 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3743 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5041 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND5/D (sky130_fd_sc_hd__and4b_2)                                        0.0024   0.1100   1.0000   0.0024   0.0050 &   2.5092 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND5/X (sky130_fd_sc_hd__and4b_2)                                                 0.0611   1.0000            0.1604 &   2.6695 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0 (net)                                             1   0.0105 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0611   1.0000   0.0000   0.0008 &   2.6703 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3544   1.0000            0.2769 &   2.9472 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0 (net)                                  16   0.0817 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3554   1.0000   0.0000   0.0097 &   2.9570 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0444   1.0000            0.1015 &   3.0585 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0035 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0006   0.0444   1.0000   0.0006   0.0007 &   3.0592 r
  data arrival time                                                                                                                                                           3.0592

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0006 &  12.9603 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0934   1.0000            0.1636 &  13.1239 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.CLK (net)                                    8   0.0616 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0032   0.0935   1.0000  -0.0006   0.0022 &  13.1261 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0512   1.0000            0.0684 &  13.1945 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.CLK_B (net)                                  1   0.0055 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0512   1.0000   0.0000   0.0002 &  13.1947 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1947
  clock uncertainty                                                                                                                                               -0.1000    13.0947
  clock gating setup time                                                                                                                        1.0000           -0.0635    13.0312
  data required time                                                                                                                                                         13.0312
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0312
  data arrival time                                                                                                                                                          -3.0592
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9720


  Startpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.Do0_REG.OUTREG_BYTE[3].Do_FF[5]
               (rising edge-triggered flip-flop clocked by CLK)
  Last common pin: BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X
  Path Group: CLK
  Path Type: max

  Point                                                                                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK' (rise edge)                                                                                                                                                     12.5000    12.5000
  clock source latency                                                                                                                                                        0.0000    12.5000
  CLK (in)                                                                                                                                         0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                                  4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                             0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                                      0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                                 8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                              0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                       0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                           10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                0.0000   0.1107   1.0000   0.0000   0.0169 &  12.8270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                         0.0622   1.0000            0.1346 &  12.9616 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                              8   0.0211 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                           0.0000   0.0623   1.0000   0.0000   0.0012 &  12.9628 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                                    0.1060   1.0000            0.1709 &  13.1337 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                               8   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                            0.0000   0.1067   1.0000   0.0000   0.0084 &  13.1421 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                                     0.0518   1.0000            0.0710 &  13.2131 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.CLK_B (net)                                             1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                           0.0000   0.0518   1.0000  -0.0000   0.0002 &  13.2132 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CG/GCLK (sky130_fd_sc_hd__dlclkp_1)                                   0.6304   1.0000            0.4814 &  13.6947 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.GCLK (net)                                             16   0.0815 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)               0.0000   0.6309   1.0000   0.0000   0.0118 &  13.7065 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/Q (sky130_fd_sc_hd__dlxtp_1)                           0.2686   1.0000            0.3897 &  14.0961 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.Q_WIRE[5] (net)                                         2   0.0365 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[5].OBUF0/A (sky130_fd_sc_hd__ebufn_4)                            0.0111   0.2691   1.0000   0.0100   0.0132 &  14.1093 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[5].OBUF0/Z (sky130_fd_sc_hd__ebufn_4)                                     1.6856   1.0000            1.1804 &  15.2897 r
  BANK128[1].RAM128.BLOCK[0].RAM32.BYTE[3].FLOATBUF0[29].Z (net)                                                             2   0.3292 
  BANK128[1].RAM128.BLOCK[0].RAM32.Do0_REG.OUTREG_BYTE[3].Do_FF[5]/D (sky130_fd_sc_hd__dfxtp_1)                                           0.0073   1.7402   1.0000   0.0666   0.2349 &  15.5247 r
  data arrival time                                                                                                                                                                     15.5247

  clock CLK (rise edge)                                                                                                                                                      25.0000    25.0000
  clock source latency                                                                                                                                                        0.0000    25.0000
  CLK (in)                                                                                                                                         0.0000                     0.0000 &  25.0000 r
  CLK (net)                                                                                                                  4   0.0799 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                             0.0000   0.0052   1.0000   0.0000   0.0031 &  25.0031 r
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                                      0.1246   1.0000            0.1372 &  25.1403 r
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                                 8   0.0493 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                              0.0000   0.1256   1.0000   0.0000   0.0087 &  25.1491 r
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                       0.1804   1.0000            0.2021 &  25.3512 r
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                           10   0.0725 
  BANK128[1].RAM128.BLOCK[0].RAM32.Do0_REG.Root_CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                                      0.0000   0.1804   1.0000   0.0000   0.0032 &  25.3544 r
  BANK128[1].RAM128.BLOCK[0].RAM32.Do0_REG.Root_CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                                               0.0628   1.0000            0.1437 &  25.4981 r
  BANK128[1].RAM128.BLOCK[0].RAM32.Do0_REG.CLK_buf (net)                                                                     4   0.0226 
  BANK128[1].RAM128.BLOCK[0].RAM32.Do0_REG.Do_CLKBUF[3]/A (sky130_fd_sc_hd__clkbuf_4)                                                     0.0000   0.0628   1.0000   0.0000   0.0009 &  25.4989 r
  BANK128[1].RAM128.BLOCK[0].RAM32.Do0_REG.Do_CLKBUF[3]/X (sky130_fd_sc_hd__clkbuf_4)                                                              0.0643   1.0000            0.1175 &  25.6164 r
  BANK128[1].RAM128.BLOCK[0].RAM32.Do0_REG.CLKBUF[3] (net)                                                                   8   0.0231 
  BANK128[1].RAM128.BLOCK[0].RAM32.Do0_REG.OUTREG_BYTE[3].Do_FF[5]/CLK (sky130_fd_sc_hd__dfxtp_1)                                         0.0000   0.0644   1.0000   0.0000   0.0010 &  25.6175 r
  clock reconvergence pessimism                                                                                                                                               0.0000    25.6175
  clock uncertainty                                                                                                                                                          -0.1000    25.5175
  library setup time                                                                                                                                        1.0000           -0.0207    25.4968
  data required time                                                                                                                                                                    25.4968
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                                    25.4968
  data arrival time                                                                                                                                                                    -15.5247
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                            9.9721


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND1/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND1/X (sky130_fd_sc_hd__and3b_2)                                                               0.0352   1.0000            0.1125 &   2.3437 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN (net)                                                    1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0003   0.0352   1.0000   0.0003   0.0005 &   2.3442 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.0881   1.0000            0.1063 &   2.4506 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN_buf (net)                                                8   0.0193 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0039   0.0882   1.0000   0.0039   0.0050 &   2.4555 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0366   1.0000            0.1334 &   2.5889 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0037 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0366   1.0000   0.0000   0.0002 &   2.5891 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4828   1.0000            0.3599 &   2.9490 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.1128 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0382   0.4834   1.0000   0.0354   0.0503 &   2.9993 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0440   1.0000            0.0978 &   3.0971 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0030 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0440   1.0000   0.0000   0.0001 &   3.0972 r
  data arrival time                                                                                                                                                           3.0972

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0164 &  12.8265 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0589   1.0000            0.1313 &  12.9578 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.X (net)                                                   8   0.0199 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0591   1.0000   0.0000   0.0006 &  12.9584 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1331   1.0000            0.1892 &  13.1477 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0921 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0010   0.1335   1.0000  -0.0005   0.0045 &  13.1522 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0589   1.0000            0.0813 &  13.2335 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.CLK_B (net)                                  1   0.0054 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0589   1.0000   0.0000   0.0002 &  13.2337 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2337
  clock uncertainty                                                                                                                                               -0.1000    13.1337
  clock gating setup time                                                                                                                        1.0000           -0.0637    13.0700
  data required time                                                                                                                                                         13.0700
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0700
  data arrival time                                                                                                                                                          -3.0972
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9728


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3900 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND1/D (sky130_fd_sc_hd__and4bb_2)                                       0.0024   0.1101   1.0000   0.0024   0.0043 &   2.5242 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND1/X (sky130_fd_sc_hd__and4bb_2)                                                0.0385   1.0000            0.1379 &   2.6621 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0 (net)                                             1   0.0040 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0002   0.0385   1.0000   0.0002   0.0004 &   2.6625 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4254   1.0000            0.3139 &   2.9765 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0 (net)                                  16   0.0984 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.4262   1.0000   0.0000   0.0065 &   2.9829 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0385   1.0000            0.0934 &   3.0763 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0385   1.0000   0.0000   0.0001 &   3.0764 r
  data arrival time                                                                                                                                                           3.0764

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0008 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1108   1.0000            0.1735 &  13.1340 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.CLK (net)                                    8   0.0747 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1115   1.0000   0.0000   0.0069 &  13.1409 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0520   1.0000            0.0718 &  13.2127 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0520   1.0000   0.0000   0.0002 &  13.2129 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2129
  clock uncertainty                                                                                                                                               -0.1000    13.1129
  clock gating setup time                                                                                                                        1.0000           -0.0628    13.0501
  data required time                                                                                                                                                         13.0501
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0501
  data arrival time                                                                                                                                                          -3.0764
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9737


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3900 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND6/D (sky130_fd_sc_hd__and4b_2)                                        0.0024   0.1102   1.0000   0.0024   0.0048 &   2.5247 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND6/X (sky130_fd_sc_hd__and4b_2)                                                 0.0362   1.0000            0.1359 &   2.6605 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0 (net)                                             1   0.0036 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0362   1.0000   0.0000   0.0002 &   2.6607 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4073   1.0000            0.3037 &   2.9644 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0 (net)                                  16   0.0944 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0085   0.4081   1.0000   0.0085   0.0168 &   2.9812 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0395   1.0000            0.0949 &   3.0761 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0395   1.0000   0.0000   0.0001 &   3.0763 r
  data arrival time                                                                                                                                                           3.0763

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0008 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1091   1.0000            0.1698 &  13.1304 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                    8   0.0722 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0039   0.1096   1.0000  -0.0008   0.0053 &  13.1357 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0574   1.0000            0.0772 &  13.2128 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.CLK_B (net)                                  1   0.0061 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0574   1.0000   0.0000   0.0002 &  13.2131 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2131
  clock uncertainty                                                                                                                                               -0.1000    13.1131
  clock gating setup time                                                                                                                        1.0000           -0.0631    13.0500
  data required time                                                                                                                                                         13.0500
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0500
  data arrival time                                                                                                                                                          -3.0763
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9737


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3610 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3743 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5041 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0024   0.1100   1.0000   0.0024   0.0051 &   2.5093 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1399   1.0000            0.1360 &   2.6453 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0035 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0119   0.1399   1.0000   0.0111   0.0113 &   2.6565 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3765   1.0000            0.3040 &   2.9605 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.0865 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3772   1.0000   0.0000   0.0073 &   2.9678 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0370   1.0000            0.0932 &   3.0610 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0004   0.0370   1.0000   0.0004   0.0004 &   3.0614 r
  data arrival time                                                                                                                                                           3.0614

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0008 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0979   1.0000            0.1648 &  13.1253 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0654 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0034   0.0979   1.0000  -0.0007   0.0042 &  13.1295 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0503   1.0000            0.0683 &  13.1978 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.CLK_B (net)                                  1   0.0051 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0503   1.0000   0.0000   0.0002 &  13.1979 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1979
  clock uncertainty                                                                                                                                               -0.1000    13.0979
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0354
  data required time                                                                                                                                                         13.0354
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0354
  data arrival time                                                                                                                                                          -3.0614
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9739


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3610 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3743 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5041 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND1/D (sky130_fd_sc_hd__and4bb_2)                                       0.0024   0.1101   1.0000   0.0024   0.0043 &   2.5085 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND1/X (sky130_fd_sc_hd__and4bb_2)                                                0.0385   1.0000            0.1379 &   2.6464 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0 (net)                                             1   0.0040 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0002   0.0385   1.0000   0.0002   0.0004 &   2.6468 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4254   1.0000            0.3139 &   2.9607 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0 (net)                                  16   0.0984 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.4271   1.0000   0.0000   0.0226 &   2.9833 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0377   1.0000            0.0925 &   3.0758 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0377   1.0000   0.0000   0.0001 &   3.0759 r
  data arrival time                                                                                                                                                           3.0759

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0008 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1108   1.0000            0.1735 &  13.1340 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.CLK (net)                                    8   0.0747 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1115   1.0000   0.0000   0.0065 &  13.1405 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0521   1.0000            0.0719 &  13.2124 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0521   1.0000   0.0000   0.0002 &  13.2126 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2126
  clock uncertainty                                                                                                                                               -0.1000    13.1126
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0499
  data required time                                                                                                                                                         13.0499
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0499
  data arrival time                                                                                                                                                          -3.0759
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9740


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND1/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND1/X (sky130_fd_sc_hd__and3b_2)                                                               0.0352   1.0000            0.1125 &   2.3437 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN (net)                                                    1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0003   0.0352   1.0000   0.0003   0.0005 &   2.3442 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.0881   1.0000            0.1063 &   2.4506 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN_buf (net)                                                8   0.0193 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0039   0.0882   1.0000   0.0039   0.0050 &   2.4555 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0366   1.0000            0.1334 &   2.5889 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0037 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0366   1.0000   0.0000   0.0002 &   2.5891 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4828   1.0000            0.3599 &   2.9490 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.1128 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0382   0.4834   1.0000   0.0354   0.0496 &   2.9986 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0396   1.0000            0.0928 &   3.0914 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0396   1.0000   0.0000   0.0001 &   3.0915 r
  data arrival time                                                                                                                                                           3.0915

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0164 &  12.8265 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0589   1.0000            0.1313 &  12.9578 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.X (net)                                                   8   0.0199 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0591   1.0000   0.0000   0.0006 &  12.9584 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1331   1.0000            0.1892 &  13.1477 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0921 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0010   0.1336   1.0000  -0.0005   0.0037 &  13.1514 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0560   1.0000            0.0782 &  13.2295 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0560   1.0000   0.0000   0.0002 &  13.2297 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2297
  clock uncertainty                                                                                                                                               -0.1000    13.1297
  clock gating setup time                                                                                                                        1.0000           -0.0631    13.0666
  data required time                                                                                                                                                         13.0666
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0666
  data arrival time                                                                                                                                                          -3.0915
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9751


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3900 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND1/D (sky130_fd_sc_hd__and4bb_2)                                       0.0024   0.1101   1.0000   0.0024   0.0043 &   2.5242 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND1/X (sky130_fd_sc_hd__and4bb_2)                                                0.0385   1.0000            0.1379 &   2.6621 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0 (net)                                             1   0.0040 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0002   0.0385   1.0000   0.0002   0.0004 &   2.6625 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4254   1.0000            0.3139 &   2.9765 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0 (net)                                  16   0.0984 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.4259   1.0000   0.0000   0.0056 &   2.9820 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0377   1.0000            0.0925 &   3.0746 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0377   1.0000   0.0000   0.0001 &   3.0747 r
  data arrival time                                                                                                                                                           3.0747

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0008 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1108   1.0000            0.1735 &  13.1340 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.CLK (net)                                    8   0.0747 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1115   1.0000   0.0000   0.0057 &  13.1397 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0544   1.0000            0.0743 &  13.2141 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.CLK_B (net)                                  1   0.0054 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0544   1.0000   0.0000   0.0002 &  13.2143 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2143
  clock uncertainty                                                                                                                                               -0.1000    13.1143
  clock gating setup time                                                                                                                        1.0000           -0.0628    13.0514
  data required time                                                                                                                                                         13.0514
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0514
  data arrival time                                                                                                                                                          -3.0747
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9768


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3610 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3743 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5041 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND6/D (sky130_fd_sc_hd__and4b_2)                                        0.0024   0.1102   1.0000   0.0024   0.0048 &   2.5089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND6/X (sky130_fd_sc_hd__and4b_2)                                                 0.0362   1.0000            0.1359 &   2.6448 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0 (net)                                             1   0.0036 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0362   1.0000   0.0000   0.0002 &   2.6450 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4073   1.0000            0.3037 &   2.9487 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0 (net)                                  16   0.0944 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0087   0.4086   1.0000   0.0087   0.0286 &   2.9773 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0382   1.0000            0.0936 &   3.0709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0382   1.0000   0.0000   0.0001 &   3.0710 r
  data arrival time                                                                                                                                                           3.0710

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0008 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1091   1.0000            0.1698 &  13.1304 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                    8   0.0722 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0040   0.1100   1.0000  -0.0008   0.0093 &  13.1396 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0520   1.0000            0.0717 &  13.2113 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0520   1.0000  -0.0000   0.0002 &  13.2115 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2115
  clock uncertainty                                                                                                                                               -0.1000    13.1115
  clock gating setup time                                                                                                                        1.0000           -0.0628    13.0487
  data required time                                                                                                                                                         13.0487
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0487
  data arrival time                                                                                                                                                          -3.0710
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9777


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3900 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND6/D (sky130_fd_sc_hd__and4b_2)                                        0.0024   0.1102   1.0000   0.0024   0.0048 &   2.5247 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND6/X (sky130_fd_sc_hd__and4b_2)                                                 0.0362   1.0000            0.1359 &   2.6605 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0 (net)                                             1   0.0036 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0362   1.0000   0.0000   0.0002 &   2.6607 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4073   1.0000            0.3037 &   2.9644 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0 (net)                                  16   0.0944 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0085   0.4077   1.0000   0.0085   0.0134 &   2.9778 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0382   1.0000            0.0936 &   3.0714 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0382   1.0000   0.0000   0.0001 &   3.0715 r
  data arrival time                                                                                                                                                           3.0715

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0008 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1091   1.0000            0.1698 &  13.1304 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                    8   0.0722 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0039   0.1096   1.0000  -0.0008   0.0056 &  13.1359 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0567   1.0000            0.0765 &  13.2124 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.CLK_B (net)                                  1   0.0059 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0567   1.0000   0.0000   0.0002 &  13.2126 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2126
  clock uncertainty                                                                                                                                               -0.1000    13.1126
  clock gating setup time                                                                                                                        1.0000           -0.0629    13.0497
  data required time                                                                                                                                                         13.0497
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0497
  data arrival time                                                                                                                                                          -3.0715
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9781


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3610 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3743 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5041 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND5/D (sky130_fd_sc_hd__and4b_2)                                        0.0024   0.1100   1.0000   0.0024   0.0050 &   2.5092 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND5/X (sky130_fd_sc_hd__and4b_2)                                                 0.0611   1.0000            0.1604 &   2.6695 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0 (net)                                             1   0.0105 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0611   1.0000   0.0000   0.0008 &   2.6703 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3544   1.0000            0.2769 &   2.9472 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0 (net)                                  16   0.0817 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3556   1.0000   0.0000   0.0163 &   2.9635 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0356   1.0000            0.0924 &   3.0559 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0020 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0356   1.0000   0.0000   0.0001 &   3.0560 r
  data arrival time                                                                                                                                                           3.0560

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0006 &  12.9603 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0934   1.0000            0.1636 &  13.1239 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.CLK (net)                                    8   0.0616 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0033   0.0937   1.0000  -0.0007   0.0049 &  13.1287 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0506   1.0000            0.0679 &  13.1966 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.CLK_B (net)                                  1   0.0053 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0506   1.0000   0.0000   0.0002 &  13.1968 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1968
  clock uncertainty                                                                                                                                               -0.1000    13.0968
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0344
  data required time                                                                                                                                                         13.0344
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0344
  data arrival time                                                                                                                                                          -3.0560
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9784


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3610 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3743 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5041 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND6/D (sky130_fd_sc_hd__and4b_2)                                        0.0024   0.1102   1.0000   0.0024   0.0048 &   2.5089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND6/X (sky130_fd_sc_hd__and4b_2)                                                 0.0362   1.0000            0.1359 &   2.6448 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0 (net)                                             1   0.0036 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0362   1.0000   0.0000   0.0002 &   2.6450 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4073   1.0000            0.3037 &   2.9487 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0 (net)                                  16   0.0944 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0087   0.4085   1.0000   0.0087   0.0302 &   2.9789 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0372   1.0000            0.0925 &   3.0714 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0372   1.0000   0.0000   0.0001 &   3.0714 r
  data arrival time                                                                                                                                                           3.0714

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0008 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1091   1.0000            0.1698 &  13.1304 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                    8   0.0722 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0040   0.1100   1.0000  -0.0008   0.0099 &  13.1403 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0534   1.0000            0.0731 &  13.2134 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.CLK_B (net)                                  1   0.0052 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0534   1.0000   0.0000   0.0001 &  13.2135 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2135
  clock uncertainty                                                                                                                                               -0.1000    13.1135
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0508
  data required time                                                                                                                                                         13.0508
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0508
  data arrival time                                                                                                                                                          -3.0714
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9793


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3610 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3743 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5041 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0024   0.1100   1.0000   0.0024   0.0040 &   2.5082 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0383   1.0000            0.1381 &   2.6463 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0041 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0008   0.0383   1.0000   0.0008   0.0010 &   2.6473 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3688   1.0000            0.2788 &   2.9261 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.0851 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0082   0.3702   1.0000   0.0082   0.0284 &   2.9545 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0365   1.0000            0.0929 &   3.0474 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0365   1.0000   0.0000   0.0001 &   3.0475 r
  data arrival time                                                                                                                                                           3.0475

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0006 &  12.9603 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0947   1.0000            0.1626 &  13.1229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0639 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0035   0.0952   1.0000  -0.0026   0.0011 &  13.1240 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0486   1.0000            0.0662 &  13.1903 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0486   1.0000   0.0000   0.0002 &  13.1904 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1904
  clock uncertainty                                                                                                                                               -0.1000    13.0904
  clock gating setup time                                                                                                                        1.0000           -0.0625    13.0280
  data required time                                                                                                                                                         13.0280
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0280
  data arrival time                                                                                                                                                          -3.0475
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9805


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3610 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3743 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5041 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0024   0.1100   1.0000   0.0024   0.0040 &   2.5082 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0383   1.0000            0.1381 &   2.6463 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0041 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0008   0.0383   1.0000   0.0008   0.0010 &   2.6473 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3688   1.0000            0.2788 &   2.9261 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.0851 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0082   0.3702   1.0000   0.0082   0.0267 &   2.9528 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0367   1.0000            0.0931 &   3.0460 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0367   1.0000   0.0000   0.0001 &   3.0461 r
  data arrival time                                                                                                                                                           3.0461

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0006 &  12.9603 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0947   1.0000            0.1626 &  13.1229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0639 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0035   0.0952   1.0000  -0.0026   0.0012 &  13.1241 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0485   1.0000            0.0661 &  13.1902 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0485   1.0000   0.0000   0.0002 &  13.1904 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1904
  clock uncertainty                                                                                                                                               -0.1000    13.0904
  clock gating setup time                                                                                                                        1.0000           -0.0625    13.0279
  data required time                                                                                                                                                         13.0279
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0279
  data arrival time                                                                                                                                                          -3.0461
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9818


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3900 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0024   0.1100   1.0000   0.0024   0.0040 &   2.5239 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0383   1.0000            0.1381 &   2.6620 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0041 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0008   0.0383   1.0000   0.0008   0.0010 &   2.6630 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3688   1.0000            0.2788 &   2.9418 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.0851 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0081   0.3693   1.0000   0.0081   0.0123 &   2.9541 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0381   1.0000            0.0946 &   3.0487 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0024 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0381   1.0000   0.0000   0.0001 &   3.0488 r
  data arrival time                                                                                                                                                           3.0488

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0006 &  12.9603 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0947   1.0000            0.1626 &  13.1229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0639 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0036   0.0954   1.0000  -0.0028   0.0045 &  13.1274 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0485   1.0000            0.0661 &  13.1935 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0485   1.0000   0.0000   0.0002 &  13.1937 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1937
  clock uncertainty                                                                                                                                               -0.1000    13.0937
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0311
  data required time                                                                                                                                                         13.0311
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0311
  data arrival time                                                                                                                                                          -3.0488
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9822


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND1/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND1/X (sky130_fd_sc_hd__and3b_2)                                                               0.0352   1.0000            0.1125 &   2.3437 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN (net)                                                    1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0003   0.0352   1.0000   0.0003   0.0005 &   2.3442 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.0881   1.0000            0.1063 &   2.4506 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN_buf (net)                                                8   0.0193 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0039   0.0881   1.0000   0.0039   0.0045 &   2.4551 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1311   1.0000            0.1249 &   2.5800 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0029 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0045   0.1311   1.0000   0.0045   0.0046 &   2.5846 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4627   1.0000            0.3668 &   2.9515 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.1073 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0158   0.4633   1.0000   0.0158   0.0292 &   2.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0387   1.0000            0.0925 &   3.0731 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0387   1.0000   0.0000   0.0001 &   3.0732 r
  data arrival time                                                                                                                                                           3.0732

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0164 &  12.8265 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0589   1.0000            0.1313 &  12.9578 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.X (net)                                                   8   0.0199 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0589   1.0000   0.0000   0.0010 &  12.9588 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1327   1.0000            0.1797 &  13.1385 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0877 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1332   1.0000   0.0000   0.0028 &  13.1413 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0559   1.0000            0.0780 &  13.2193 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0559   1.0000   0.0000   0.0002 &  13.2195 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2195
  clock uncertainty                                                                                                                                               -0.1000    13.1195
  clock gating setup time                                                                                                                        1.0000           -0.0630    13.0565
  data required time                                                                                                                                                         13.0565
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0565
  data arrival time                                                                                                                                                          -3.0732
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9833


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3900 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND2/D (sky130_fd_sc_hd__and4bb_2)                                       0.0024   0.1103   1.0000   0.0024   0.0049 &   2.5247 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND2/X (sky130_fd_sc_hd__and4bb_2)                                                0.0385   1.0000            0.1380 &   2.6627 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0 (net)                                             1   0.0040 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0011   0.0385   1.0000   0.0011   0.0013 &   2.6640 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3455   1.0000            0.2661 &   2.9301 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0 (net)                                  16   0.0798 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0077   0.3465   1.0000   0.0077   0.0243 &   2.9544 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0390   1.0000            0.0962 &   3.0506 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0390   1.0000   0.0000   0.0001 &   3.0507 r
  data arrival time                                                                                                                                                           3.0507

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0009 &  12.9606 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0935   1.0000            0.1644 &  13.1249 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.CLK (net)                                    8   0.0621 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0937   1.0000   0.0000   0.0038 &  13.1287 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0507   1.0000            0.0679 &  13.1967 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.CLK_B (net)                                  1   0.0053 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0507   1.0000   0.0000   0.0002 &  13.1969 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1969
  clock uncertainty                                                                                                                                               -0.1000    13.0969
  clock gating setup time                                                                                                                        1.0000           -0.0628    13.0340
  data required time                                                                                                                                                         13.0340
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0340
  data arrival time                                                                                                                                                          -3.0507
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9833


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND1/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND1/X (sky130_fd_sc_hd__and3b_2)                                                               0.0352   1.0000            0.1125 &   2.3437 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN (net)                                                    1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0003   0.0352   1.0000   0.0003   0.0005 &   2.3442 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.0881   1.0000            0.1063 &   2.4506 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN_buf (net)                                                8   0.0193 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0039   0.0882   1.0000   0.0039   0.0050 &   2.4555 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0366   1.0000            0.1334 &   2.5889 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0037 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0366   1.0000   0.0000   0.0002 &   2.5891 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4828   1.0000            0.3599 &   2.9490 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.1128 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0379   0.4831   1.0000   0.0351   0.0422 &   2.9912 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0412   1.0000            0.0946 &   3.0858 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0412   1.0000   0.0000   0.0001 &   3.0859 r
  data arrival time                                                                                                                                                           3.0859

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0164 &  12.8265 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0589   1.0000            0.1313 &  12.9578 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.X (net)                                                   8   0.0199 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0591   1.0000   0.0000   0.0006 &  12.9584 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1331   1.0000            0.1892 &  13.1477 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0921 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0010   0.1338   1.0000  -0.0005   0.0083 &  13.1560 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0551   1.0000            0.0770 &  13.2330 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.CLK_B (net)                                  1   0.0046 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0551   1.0000   0.0000   0.0001 &  13.2331 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2331
  clock uncertainty                                                                                                                                               -0.1000    13.1331
  clock gating setup time                                                                                                                        1.0000           -0.0632    13.0699
  data required time                                                                                                                                                         13.0699
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0699
  data arrival time                                                                                                                                                          -3.0859
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9840


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND1/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND1/X (sky130_fd_sc_hd__and3b_2)                                                               0.0352   1.0000            0.1125 &   2.3437 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN (net)                                                    1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0003   0.0352   1.0000   0.0003   0.0005 &   2.3442 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.0881   1.0000            0.1063 &   2.4506 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN_buf (net)                                                8   0.0193 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0039   0.0882   1.0000   0.0039   0.0050 &   2.4555 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0366   1.0000            0.1334 &   2.5889 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0037 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0366   1.0000   0.0000   0.0002 &   2.5891 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4828   1.0000            0.3599 &   2.9490 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.1128 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0379   0.4831   1.0000   0.0351   0.0413 &   2.9903 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0388   1.0000            0.0920 &   3.0823 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0388   1.0000   0.0000   0.0001 &   3.0824 r
  data arrival time                                                                                                                                                           3.0824

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0164 &  12.8265 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0589   1.0000            0.1313 &  12.9578 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.X (net)                                                   8   0.0199 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0591   1.0000   0.0000   0.0006 &  12.9584 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1331   1.0000            0.1892 &  13.1477 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0921 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0010   0.1338   1.0000  -0.0005   0.0068 &  13.1545 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0550   1.0000            0.0770 &  13.2314 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.CLK_B (net)                                  1   0.0046 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0550   1.0000   0.0000   0.0001 &  13.2315 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2315
  clock uncertainty                                                                                                                                               -0.1000    13.1315
  clock gating setup time                                                                                                                        1.0000           -0.0630    13.0686
  data required time                                                                                                                                                         13.0686
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0686
  data arrival time                                                                                                                                                          -3.0824
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9861


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3610 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3743 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5041 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND5/D (sky130_fd_sc_hd__and4b_2)                                        0.0024   0.1100   1.0000   0.0024   0.0050 &   2.5092 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND5/X (sky130_fd_sc_hd__and4b_2)                                                 0.0611   1.0000            0.1604 &   2.6695 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0 (net)                                             1   0.0105 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0611   1.0000   0.0000   0.0008 &   2.6703 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3544   1.0000            0.2769 &   2.9472 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.SEL0 (net)                                  16   0.0817 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3550   1.0000   0.0000   0.0068 &   2.9540 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0369   1.0000            0.0938 &   3.0478 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0369   1.0000   0.0000   0.0001 &   3.0478 r
  data arrival time                                                                                                                                                           3.0478

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0006 &  12.9603 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0934   1.0000            0.1636 &  13.1239 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.CLK (net)                                    8   0.0616 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0032   0.0936   1.0000  -0.0006   0.0015 &  13.1254 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0541   1.0000            0.0712 &  13.1965 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.CLK_B (net)                                  1   0.0060 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0541   1.0000  -0.0000   0.0002 &  13.1968 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1968
  clock uncertainty                                                                                                                                               -0.1000    13.0968
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0341
  data required time                                                                                                                                                         13.0341
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0341
  data arrival time                                                                                                                                                          -3.0478
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9862


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3900 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND2/D (sky130_fd_sc_hd__and4bb_2)                                       0.0024   0.1103   1.0000   0.0024   0.0049 &   2.5247 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND2/X (sky130_fd_sc_hd__and4bb_2)                                                0.0385   1.0000            0.1380 &   2.6627 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0 (net)                                             1   0.0040 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0011   0.0385   1.0000   0.0011   0.0013 &   2.6640 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3455   1.0000            0.2661 &   2.9301 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0 (net)                                  16   0.0798 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0077   0.3465   1.0000   0.0077   0.0223 &   2.9524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0367   1.0000            0.0938 &   3.0462 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0367   1.0000   0.0000   0.0001 &   3.0463 r
  data arrival time                                                                                                                                                           3.0463

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0009 &  12.9606 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0935   1.0000            0.1644 &  13.1249 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.CLK (net)                                    8   0.0621 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0937   1.0000   0.0000   0.0041 &  13.1290 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0486   1.0000            0.0659 &  13.1950 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0486   1.0000   0.0000   0.0002 &  13.1951 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1951
  clock uncertainty                                                                                                                                               -0.1000    13.0951
  clock gating setup time                                                                                                                        1.0000           -0.0625    13.0326
  data required time                                                                                                                                                         13.0326
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0326
  data arrival time                                                                                                                                                          -3.0463
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9863


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3900 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0024   0.1100   1.0000   0.0024   0.0040 &   2.5239 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0383   1.0000            0.1381 &   2.6620 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0041 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0008   0.0383   1.0000   0.0008   0.0010 &   2.6630 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3688   1.0000            0.2788 &   2.9418 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.0851 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0081   0.3697   1.0000   0.0081   0.0153 &   2.9571 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0359   1.0000            0.0923 &   3.0494 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0020 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0359   1.0000   0.0000   0.0001 &   3.0495 r
  data arrival time                                                                                                                                                           3.0495

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0006 &  12.9603 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0947   1.0000            0.1626 &  13.1229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0639 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0036   0.0954   1.0000  -0.0027   0.0040 &  13.1269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0544   1.0000            0.0718 &  13.1986 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.CLK_B (net)                                  1   0.0060 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0544   1.0000   0.0000   0.0002 &  13.1988 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1988
  clock uncertainty                                                                                                                                               -0.1000    13.0988
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0363
  data required time                                                                                                                                                         13.0363
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0363
  data arrival time                                                                                                                                                          -3.0495
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9867


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND1/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND1/X (sky130_fd_sc_hd__and3b_2)                                                               0.0352   1.0000            0.1125 &   2.3280 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN (net)                                                    1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0003   0.0352   1.0000   0.0003   0.0005 &   2.3285 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.0881   1.0000            0.1063 &   2.4349 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN_buf (net)                                                8   0.0193 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0039   0.0882   1.0000   0.0039   0.0050 &   2.4398 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0366   1.0000            0.1334 &   2.5732 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0037 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0366   1.0000   0.0000   0.0002 &   2.5734 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4828   1.0000            0.3599 &   2.9333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.1128 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0382   0.4834   1.0000   0.0354   0.0503 &   2.9836 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0440   1.0000            0.0978 &   3.0814 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0030 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0440   1.0000   0.0000   0.0001 &   3.0815 r
  data arrival time                                                                                                                                                           3.0815

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0164 &  12.8265 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0589   1.0000            0.1313 &  12.9578 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.X (net)                                                   8   0.0199 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0591   1.0000   0.0000   0.0006 &  12.9584 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1331   1.0000            0.1892 &  13.1477 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0921 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0010   0.1335   1.0000  -0.0005   0.0045 &  13.1522 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0589   1.0000            0.0813 &  13.2335 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.CLK_B (net)                                  1   0.0054 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0589   1.0000   0.0000   0.0002 &  13.2337 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2337
  clock uncertainty                                                                                                                                               -0.1000    13.1337
  clock gating setup time                                                                                                                        1.0000           -0.0637    13.0700
  data required time                                                                                                                                                         13.0700
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0700
  data arrival time                                                                                                                                                          -3.0815
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9885


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3610 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3743 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5041 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND1/D (sky130_fd_sc_hd__and4bb_2)                                       0.0024   0.1101   1.0000   0.0024   0.0043 &   2.5085 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND1/X (sky130_fd_sc_hd__and4bb_2)                                                0.0385   1.0000            0.1379 &   2.6464 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0 (net)                                             1   0.0040 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0002   0.0385   1.0000   0.0002   0.0004 &   2.6468 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4254   1.0000            0.3139 &   2.9607 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0 (net)                                  16   0.0984 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.4262   1.0000   0.0000   0.0065 &   2.9672 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0385   1.0000            0.0934 &   3.0606 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0385   1.0000   0.0000   0.0001 &   3.0606 r
  data arrival time                                                                                                                                                           3.0606

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0008 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1108   1.0000            0.1735 &  13.1340 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.CLK (net)                                    8   0.0747 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1115   1.0000   0.0000   0.0069 &  13.1409 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0520   1.0000            0.0718 &  13.2127 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0520   1.0000   0.0000   0.0002 &  13.2129 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2129
  clock uncertainty                                                                                                                                               -0.1000    13.1129
  clock gating setup time                                                                                                                        1.0000           -0.0628    13.0501
  data required time                                                                                                                                                         13.0501
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0501
  data arrival time                                                                                                                                                          -3.0606
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9894


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3610 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3743 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5041 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND6/D (sky130_fd_sc_hd__and4b_2)                                        0.0024   0.1102   1.0000   0.0024   0.0048 &   2.5089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND6/X (sky130_fd_sc_hd__and4b_2)                                                 0.0362   1.0000            0.1359 &   2.6448 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0 (net)                                             1   0.0036 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0362   1.0000   0.0000   0.0002 &   2.6450 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4073   1.0000            0.3037 &   2.9487 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0 (net)                                  16   0.0944 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0085   0.4081   1.0000   0.0085   0.0168 &   2.9655 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0395   1.0000            0.0949 &   3.0604 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0395   1.0000   0.0000   0.0001 &   3.0606 r
  data arrival time                                                                                                                                                           3.0606

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0008 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1091   1.0000            0.1698 &  13.1304 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                    8   0.0722 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0039   0.1096   1.0000  -0.0008   0.0053 &  13.1357 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0574   1.0000            0.0772 &  13.2128 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.CLK_B (net)                                  1   0.0061 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0574   1.0000   0.0000   0.0002 &  13.2131 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2131
  clock uncertainty                                                                                                                                               -0.1000    13.1131
  clock gating setup time                                                                                                                        1.0000           -0.0631    13.0500
  data required time                                                                                                                                                         13.0500
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0500
  data arrival time                                                                                                                                                          -3.0606
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9894


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND1/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND1/X (sky130_fd_sc_hd__and3b_2)                                                               0.0352   1.0000            0.1125 &   2.3437 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN (net)                                                    1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0003   0.0352   1.0000   0.0003   0.0005 &   2.3442 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.0881   1.0000            0.1063 &   2.4506 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN_buf (net)                                                8   0.0193 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0039   0.0881   1.0000   0.0039   0.0045 &   2.4551 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1311   1.0000            0.1249 &   2.5800 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0029 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0045   0.1311   1.0000   0.0045   0.0046 &   2.5846 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4627   1.0000            0.3668 &   2.9515 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.1073 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0158   0.4633   1.0000   0.0158   0.0281 &   2.9795 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0388   1.0000            0.0926 &   3.0722 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0388   1.0000   0.0000   0.0001 &   3.0723 r
  data arrival time                                                                                                                                                           3.0723

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0164 &  12.8265 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0589   1.0000            0.1313 &  12.9578 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.X (net)                                                   8   0.0199 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0589   1.0000   0.0000   0.0010 &  12.9588 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1327   1.0000            0.1797 &  13.1385 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0877 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1335   1.0000   0.0000   0.0056 &  13.1441 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0581   1.0000            0.0805 &  13.2246 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.CLK_B (net)                                  1   0.0053 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0581   1.0000   0.0000   0.0002 &  13.2248 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2248
  clock uncertainty                                                                                                                                               -0.1000    13.1248
  clock gating setup time                                                                                                                        1.0000           -0.0631    13.0618
  data required time                                                                                                                                                         13.0618
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0618
  data arrival time                                                                                                                                                          -3.0723
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9895


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3900 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND7/D (sky130_fd_sc_hd__and4_2)                                         0.0024   0.1100   1.0000   0.0024   0.0051 &   2.5250 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND7/X (sky130_fd_sc_hd__and4_2)                                                  0.0330   1.0000            0.1314 &   2.6564 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.SEL0 (net)                                             1   0.0030 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0330   1.0000   0.0000   0.0001 &   2.6565 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3626   1.0000            0.2744 &   2.9309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.SEL0 (net)                                  16   0.0838 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3638   1.0000   0.0000   0.0163 &   2.9472 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0396   1.0000            0.0963 &   3.0436 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0027 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0396   1.0000   0.0000   0.0001 &   3.0437 r
  data arrival time                                                                                                                                                           3.0437

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0609   1.0000   0.0000   0.0009 &  12.9606 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0916   1.0000            0.1616 &  13.1222 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.CLK (net)                                    8   0.0596 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0058   0.0921   1.0000  -0.0014   0.0040 &  13.1262 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0535   1.0000            0.0704 &  13.1965 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.CLK_B (net)                                  1   0.0060 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0535   1.0000   0.0000   0.0002 &  13.1968 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1968
  clock uncertainty                                                                                                                                               -0.1000    13.0968
  clock gating setup time                                                                                                                        1.0000           -0.0630    13.0338
  data required time                                                                                                                                                         13.0338
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0338
  data arrival time                                                                                                                                                          -3.0437
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9901


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3900 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND2/D (sky130_fd_sc_hd__and4bb_2)                                       0.0024   0.1103   1.0000   0.0024   0.0049 &   2.5247 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND2/X (sky130_fd_sc_hd__and4bb_2)                                                0.0385   1.0000            0.1380 &   2.6627 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0 (net)                                             1   0.0040 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0011   0.0385   1.0000   0.0011   0.0013 &   2.6640 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3455   1.0000            0.2661 &   2.9301 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0 (net)                                  16   0.0798 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0076   0.3459   1.0000   0.0076   0.0117 &   2.9418 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0398   1.0000            0.0970 &   3.0388 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0028 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0019   0.0398   1.0000   0.0019   0.0020 &   3.0408 r
  data arrival time                                                                                                                                                           3.0408

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0009 &  12.9606 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0935   1.0000            0.1644 &  13.1249 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.CLK (net)                                    8   0.0621 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0937   1.0000   0.0000   0.0027 &  13.1276 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0489   1.0000            0.0662 &  13.1939 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.CLK_B (net)                                  1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0489   1.0000   0.0000   0.0002 &  13.1941 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1941
  clock uncertainty                                                                                                                                               -0.1000    13.0941
  clock gating setup time                                                                                                                        1.0000           -0.0629    13.0312
  data required time                                                                                                                                                         13.0312
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0312
  data arrival time                                                                                                                                                          -3.0408
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9904


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3900 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND7/D (sky130_fd_sc_hd__and4_2)                                         0.0024   0.1100   1.0000   0.0024   0.0051 &   2.5250 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND7/X (sky130_fd_sc_hd__and4_2)                                                  0.0330   1.0000            0.1314 &   2.6564 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.SEL0 (net)                                             1   0.0030 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0330   1.0000   0.0000   0.0001 &   2.6565 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3626   1.0000            0.2744 &   2.9309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.SEL0 (net)                                  16   0.0838 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3637   1.0000   0.0000   0.0171 &   2.9480 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0363   1.0000            0.0929 &   3.0409 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0363   1.0000   0.0000   0.0001 &   3.0410 r
  data arrival time                                                                                                                                                           3.0410

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0609   1.0000   0.0000   0.0009 &  12.9606 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0916   1.0000            0.1616 &  13.1222 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.CLK (net)                                    8   0.0596 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0058   0.0921   1.0000  -0.0014   0.0048 &  13.1270 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0498   1.0000            0.0668 &  13.1938 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.CLK_B (net)                                  1   0.0052 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0498   1.0000   0.0000   0.0002 &  13.1940 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1940
  clock uncertainty                                                                                                                                               -0.1000    13.0940
  clock gating setup time                                                                                                                        1.0000           -0.0625    13.0315
  data required time                                                                                                                                                         13.0315
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0315
  data arrival time                                                                                                                                                          -3.0410
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9905


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND1/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND1/X (sky130_fd_sc_hd__and3b_2)                                                               0.0352   1.0000            0.1125 &   2.3280 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN (net)                                                    1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0003   0.0352   1.0000   0.0003   0.0005 &   2.3285 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.0881   1.0000            0.1063 &   2.4349 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN_buf (net)                                                8   0.0193 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0039   0.0882   1.0000   0.0039   0.0050 &   2.4398 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0366   1.0000            0.1334 &   2.5732 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0037 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0366   1.0000   0.0000   0.0002 &   2.5734 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4828   1.0000            0.3599 &   2.9333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.1128 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0382   0.4834   1.0000   0.0354   0.0496 &   2.9829 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0396   1.0000            0.0928 &   3.0757 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0396   1.0000   0.0000   0.0001 &   3.0758 r
  data arrival time                                                                                                                                                           3.0758

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0164 &  12.8265 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0589   1.0000            0.1313 &  12.9578 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.X (net)                                                   8   0.0199 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0591   1.0000   0.0000   0.0006 &  12.9584 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1331   1.0000            0.1892 &  13.1477 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0921 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0010   0.1336   1.0000  -0.0005   0.0037 &  13.1514 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0560   1.0000            0.0782 &  13.2295 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0560   1.0000   0.0000   0.0002 &  13.2297 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2297
  clock uncertainty                                                                                                                                               -0.1000    13.1297
  clock gating setup time                                                                                                                        1.0000           -0.0631    13.0666
  data required time                                                                                                                                                         13.0666
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0666
  data arrival time                                                                                                                                                          -3.0758
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9908


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3610 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3743 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5041 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND1/D (sky130_fd_sc_hd__and4bb_2)                                       0.0024   0.1101   1.0000   0.0024   0.0043 &   2.5085 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND1/X (sky130_fd_sc_hd__and4bb_2)                                                0.0385   1.0000            0.1379 &   2.6464 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0 (net)                                             1   0.0040 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0002   0.0385   1.0000   0.0002   0.0004 &   2.6468 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4254   1.0000            0.3139 &   2.9607 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.SEL0 (net)                                  16   0.0984 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.4259   1.0000   0.0000   0.0056 &   2.9663 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0377   1.0000            0.0925 &   3.0589 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0377   1.0000   0.0000   0.0001 &   3.0590 r
  data arrival time                                                                                                                                                           3.0590

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0008 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1108   1.0000            0.1735 &  13.1340 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.CLK (net)                                    8   0.0747 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1115   1.0000   0.0000   0.0057 &  13.1397 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0544   1.0000            0.0743 &  13.2141 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.CLK_B (net)                                  1   0.0054 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0544   1.0000   0.0000   0.0002 &  13.2143 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2143
  clock uncertainty                                                                                                                                               -0.1000    13.1143
  clock gating setup time                                                                                                                        1.0000           -0.0628    13.0514
  data required time                                                                                                                                                         13.0514
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0514
  data arrival time                                                                                                                                                          -3.0590
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9925


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3900 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND2/D (sky130_fd_sc_hd__and4bb_2)                                       0.0024   0.1103   1.0000   0.0024   0.0049 &   2.5247 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND2/X (sky130_fd_sc_hd__and4bb_2)                                                0.0385   1.0000            0.1380 &   2.6627 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0 (net)                                             1   0.0040 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0011   0.0385   1.0000   0.0011   0.0013 &   2.6640 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3455   1.0000            0.2661 &   2.9301 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0 (net)                                  16   0.0798 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0077   0.3463   1.0000   0.0077   0.0159 &   2.9460 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0348   1.0000            0.0919 &   3.0379 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0019 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0348   1.0000   0.0000   0.0001 &   3.0380 r
  data arrival time                                                                                                                                                           3.0380

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0009 &  12.9606 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0935   1.0000            0.1644 &  13.1249 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.CLK (net)                                    8   0.0621 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0937   1.0000   0.0000   0.0033 &  13.1282 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0476   1.0000            0.0650 &  13.1933 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.CLK_B (net)                                  1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0476   1.0000  -0.0000   0.0001 &  13.1933 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1933
  clock uncertainty                                                                                                                                               -0.1000    13.0933
  clock gating setup time                                                                                                                        1.0000           -0.0623    13.0311
  data required time                                                                                                                                                         13.0311
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0311
  data arrival time                                                                                                                                                          -3.0380
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9931


  Startpoint: BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Endpoint: BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.OUTREG_BYTE[1].Do_FF[5]
               (rising edge-triggered flip-flop clocked by CLK)
  Last common pin: BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/X
  Path Group: CLK
  Path Type: max

  Point                                                                                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK' (rise edge)                                                                                                                                                     12.5000    12.5000
  clock source latency                                                                                                                                                        0.0000    12.5000
  CLK (in)                                                                                                                                         0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                                  4   0.0793 
  BANK128[0].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                             0.0000   0.0051   1.0000   0.0000   0.0028 &  12.5028 f
  BANK128[0].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                                      0.0993   1.0000            0.1373 &  12.6401 f
  BANK128[0].RAM128.BLOCK[0].RAM32.CLK (net)                                                                                 8   0.0640 
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                              0.0000   0.1019   1.0000   0.0000   0.0157 &  12.6558 f
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                       0.1066   1.0000            0.1809 &  12.8367 f
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.X (net)                                                                           10   0.0692 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                0.0000   0.1110   1.0000   0.0000   0.0200 &  12.8567 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                         0.0586   1.0000            0.1323 &  12.9890 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.CLKBUF.X (net)                                                              8   0.0197 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                           0.0000   0.0587   1.0000   0.0000   0.0009 &  12.9899 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                                    0.1124   1.0000            0.1740 &  13.1639 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                               8   0.0761 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                            0.0000   0.1132   1.0000   0.0000   0.0087 &  13.1725 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                                     0.0564   1.0000            0.0767 &  13.2492 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.CLK_B (net)                                             1   0.0057 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                           0.0000   0.0564   1.0000   0.0000   0.0002 &  13.2494 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG/GCLK (sky130_fd_sc_hd__dlclkp_1)                                   0.6535   1.0000            0.4898 &  13.7392 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.GCLK (net)                                             16   0.0844 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)               0.0641   0.6544   1.0000   0.0641   0.0769 &  13.8161 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/Q (sky130_fd_sc_hd__dlxtp_1)                           0.1957   1.0000            0.3394 &  14.1556 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[5] (net)                                         2   0.0261 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].OBUF0/A (sky130_fd_sc_hd__ebufn_4)                            0.0122   0.1958   1.0000   0.0117   0.0156 &  14.1711 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].OBUF0/Z (sky130_fd_sc_hd__ebufn_4)                                     1.7339   1.0000            1.1883 &  15.3594 r
  BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[13].Z (net)                                                             2   0.3368 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.OUTREG_BYTE[1].Do_FF[5]/D (sky130_fd_sc_hd__dfxtp_1)                                           0.0000   1.7769   1.0000   0.0000   0.1690 &  15.5285 r
  data arrival time                                                                                                                                                                     15.5285

  clock CLK (rise edge)                                                                                                                                                      25.0000    25.0000
  clock source latency                                                                                                                                                        0.0000    25.0000
  CLK (in)                                                                                                                                         0.0000                     0.0000 &  25.0000 r
  CLK (net)                                                                                                                  4   0.0799 
  BANK128[0].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                             0.0000   0.0052   1.0000   0.0000   0.0029 &  25.0029 r
  BANK128[0].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                                      0.1640   1.0000            0.1570 &  25.1599 r
  BANK128[0].RAM128.BLOCK[0].RAM32.CLK (net)                                                                                 8   0.0651 
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                              0.0000   0.1656   1.0000   0.0000   0.0172 &  25.1771 r
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                       0.1782   1.0000            0.2036 &  25.3807 r
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.X (net)                                                                           10   0.0705 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Root_CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                                      0.0000   0.1786   1.0000   0.0000   0.0021 &  25.3827 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Root_CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                                               0.0588   1.0000            0.1405 &  25.5232 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.CLK_buf (net)                                                                     4   0.0207 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Do_CLKBUF[1]/A (sky130_fd_sc_hd__clkbuf_4)                                                     0.0000   0.0588   1.0000   0.0000   0.0009 &  25.5241 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Do_CLKBUF[1]/X (sky130_fd_sc_hd__clkbuf_4)                                                              0.0629   1.0000            0.1158 &  25.6399 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.CLKBUF[1] (net)                                                                   8   0.0226 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.OUTREG_BYTE[1].Do_FF[5]/CLK (sky130_fd_sc_hd__dfxtp_1)                                         0.0000   0.0630   1.0000   0.0000   0.0013 &  25.6412 r
  clock reconvergence pessimism                                                                                                                                               0.0000    25.6412
  clock uncertainty                                                                                                                                                          -0.1000    25.5412
  library setup time                                                                                                                                        1.0000           -0.0196    25.5217
  data required time                                                                                                                                                                    25.5217
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                                    25.5217
  data arrival time                                                                                                                                                                    -15.5285
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                            9.9932


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3900 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND7/D (sky130_fd_sc_hd__and4_2)                                         0.0024   0.1100   1.0000   0.0024   0.0051 &   2.5250 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND7/X (sky130_fd_sc_hd__and4_2)                                                  0.0330   1.0000            0.1314 &   2.6564 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.SEL0 (net)                                             1   0.0030 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0330   1.0000   0.0000   0.0001 &   2.6565 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3626   1.0000            0.2744 &   2.9309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.SEL0 (net)                                  16   0.0838 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3633   1.0000   0.0000   0.0059 &   2.9368 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0381   1.0000            0.0948 &   3.0316 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0024 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0381   1.0000   0.0000   0.0001 &   3.0318 r
  data arrival time                                                                                                                                                           3.0318

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0609   1.0000   0.0000   0.0009 &  12.9606 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0916   1.0000            0.1616 &  13.1222 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.CLK (net)                                    8   0.0596 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0057   0.0919   1.0000  -0.0014   0.0011 &  13.1233 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0476   1.0000            0.0647 &  13.1881 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0476   1.0000   0.0000   0.0001 &  13.1881 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1881
  clock uncertainty                                                                                                                                               -0.1000    13.0881
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0255
  data required time                                                                                                                                                         13.0255
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0255
  data arrival time                                                                                                                                                          -3.0318
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9938


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3610 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3743 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5041 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND6/D (sky130_fd_sc_hd__and4b_2)                                        0.0024   0.1102   1.0000   0.0024   0.0048 &   2.5089 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND6/X (sky130_fd_sc_hd__and4b_2)                                                 0.0362   1.0000            0.1359 &   2.6448 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0 (net)                                             1   0.0036 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0362   1.0000   0.0000   0.0002 &   2.6450 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4073   1.0000            0.3037 &   2.9487 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.SEL0 (net)                                  16   0.0944 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0085   0.4077   1.0000   0.0085   0.0134 &   2.9621 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0382   1.0000            0.0936 &   3.0557 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0382   1.0000   0.0000   0.0001 &   3.0558 r
  data arrival time                                                                                                                                                           3.0558

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0008 &  12.9605 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1091   1.0000            0.1698 &  13.1304 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                    8   0.0722 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0039   0.1096   1.0000  -0.0008   0.0056 &  13.1359 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0567   1.0000            0.0765 &  13.2124 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.CLK_B (net)                                  1   0.0059 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0567   1.0000   0.0000   0.0002 &  13.2126 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2126
  clock uncertainty                                                                                                                                               -0.1000    13.1126
  clock gating setup time                                                                                                                        1.0000           -0.0629    13.0497
  data required time                                                                                                                                                         13.0497
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0497
  data arrival time                                                                                                                                                          -3.0558
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9938


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3900 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND4/D (sky130_fd_sc_hd__and4bb_2)                                       0.0024   0.1101   1.0000   0.0024   0.0044 &   2.5242 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND4/X (sky130_fd_sc_hd__and4bb_2)                                                0.0620   1.0000            0.1602 &   2.6844 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0 (net)                                             1   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0005   0.0620   1.0000   0.0005   0.0010 &   2.6853 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.2727   1.0000            0.2319 &   2.9173 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0 (net)                                  16   0.0629 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0001   0.2730   1.0000   0.0001   0.0083 &   2.9256 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0357   1.0000            0.0942 &   3.0198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0023 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0357   1.0000   0.0000   0.0001 &   3.0199 r
  data arrival time                                                                                                                                                           3.0199

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0609   1.0000   0.0000   0.0006 &  12.9603 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0781   1.0000            0.1504 &  13.1107 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                    8   0.0489 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0784   1.0000   0.0000   0.0038 &  13.1145 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0482   1.0000            0.0631 &  13.1776 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.CLK_B (net)                                  1   0.0054 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0482   1.0000   0.0000   0.0002 &  13.1778 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1778
  clock uncertainty                                                                                                                                               -0.1000    13.0778
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0154
  data required time                                                                                                                                                         13.0154
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0154
  data arrival time                                                                                                                                                          -3.0199
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9955


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3900 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND4/D (sky130_fd_sc_hd__and4bb_2)                                       0.0024   0.1101   1.0000   0.0024   0.0044 &   2.5242 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND4/X (sky130_fd_sc_hd__and4bb_2)                                                0.0620   1.0000            0.1602 &   2.6844 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0 (net)                                             1   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0005   0.0620   1.0000   0.0005   0.0010 &   2.6853 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.2727   1.0000            0.2319 &   2.9173 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0 (net)                                  16   0.0629 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0001   0.2730   1.0000   0.0001   0.0069 &   2.9242 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0343   1.0000            0.0928 &   3.0170 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0343   1.0000   0.0000   0.0001 &   3.0171 r
  data arrival time                                                                                                                                                           3.0171

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0609   1.0000   0.0000   0.0006 &  12.9603 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0781   1.0000            0.1504 &  13.1107 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                    8   0.0489 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0784   1.0000   0.0000   0.0047 &  13.1154 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0441   1.0000            0.0595 &  13.1749 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.CLK_B (net)                                  1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0441   1.0000   0.0000   0.0001 &  13.1750 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1750
  clock uncertainty                                                                                                                                               -0.1000    13.0750
  clock gating setup time                                                                                                                        1.0000           -0.0621    13.0129
  data required time                                                                                                                                                         13.0129
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0129
  data arrival time                                                                                                                                                          -3.0171
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9958


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3900 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND4/D (sky130_fd_sc_hd__and4bb_2)                                       0.0024   0.1101   1.0000   0.0024   0.0044 &   2.5242 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND4/X (sky130_fd_sc_hd__and4bb_2)                                                0.0620   1.0000            0.1602 &   2.6844 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0 (net)                                             1   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0005   0.0620   1.0000   0.0005   0.0010 &   2.6853 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.2727   1.0000            0.2319 &   2.9173 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0 (net)                                  16   0.0629 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0001   0.2728   1.0000   0.0001   0.0026 &   2.9198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0366   1.0000            0.0951 &   3.0149 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0366   1.0000   0.0000   0.0001 &   3.0151 r
  data arrival time                                                                                                                                                           3.0151

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0609   1.0000   0.0000   0.0006 &  12.9603 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0781   1.0000            0.1504 &  13.1107 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                    8   0.0489 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0783   1.0000   0.0000   0.0021 &  13.1128 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0453   1.0000            0.0605 &  13.1733 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0453   1.0000   0.0000   0.0002 &  13.1735 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1735
  clock uncertainty                                                                                                                                               -0.1000    13.0735
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0111
  data required time                                                                                                                                                         13.0111
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0111
  data arrival time                                                                                                                                                          -3.0151
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9961


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3610 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3743 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5041 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0024   0.1100   1.0000   0.0024   0.0040 &   2.5082 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0383   1.0000            0.1381 &   2.6463 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0041 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0008   0.0383   1.0000   0.0008   0.0010 &   2.6473 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3688   1.0000            0.2788 &   2.9261 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.0851 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0081   0.3693   1.0000   0.0081   0.0123 &   2.9384 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0381   1.0000            0.0946 &   3.0330 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0024 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0381   1.0000   0.0000   0.0001 &   3.0331 r
  data arrival time                                                                                                                                                           3.0331

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0006 &  12.9603 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0947   1.0000            0.1626 &  13.1229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0639 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0036   0.0954   1.0000  -0.0028   0.0045 &  13.1274 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0485   1.0000            0.0661 &  13.1935 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0485   1.0000   0.0000   0.0002 &  13.1937 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1937
  clock uncertainty                                                                                                                                               -0.1000    13.0937
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0311
  data required time                                                                                                                                                         13.0311
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0311
  data arrival time                                                                                                                                                          -3.0331
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9979


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3900 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5198 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND4/D (sky130_fd_sc_hd__and4bb_2)                                       0.0024   0.1101   1.0000   0.0024   0.0044 &   2.5242 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND4/X (sky130_fd_sc_hd__and4bb_2)                                                0.0620   1.0000            0.1602 &   2.6844 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0 (net)                                             1   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0005   0.0620   1.0000   0.0005   0.0010 &   2.6853 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.2727   1.0000            0.2319 &   2.9173 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.SEL0 (net)                                  16   0.0629 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0001   0.2729   1.0000   0.0001   0.0033 &   2.9206 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0343   1.0000            0.0928 &   3.0134 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0343   1.0000   0.0000   0.0001 &   3.0135 r
  data arrival time                                                                                                                                                           3.0135

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0609   1.0000   0.0000   0.0006 &  12.9603 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0781   1.0000            0.1504 &  13.1107 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                    8   0.0489 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0783   1.0000   0.0000   0.0026 &  13.1133 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0458   1.0000            0.0610 &  13.1743 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.CLK_B (net)                                  1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0458   1.0000   0.0000   0.0002 &  13.1745 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1745
  clock uncertainty                                                                                                                                               -0.1000    13.0745
  clock gating setup time                                                                                                                        1.0000           -0.0621    13.0123
  data required time                                                                                                                                                         13.0123
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0123
  data arrival time                                                                                                                                                          -3.0135
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9988


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND1/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND1/X (sky130_fd_sc_hd__and3b_2)                                                               0.0352   1.0000            0.1125 &   2.3280 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN (net)                                                    1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0003   0.0352   1.0000   0.0003   0.0005 &   2.3285 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.0881   1.0000            0.1063 &   2.4349 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN_buf (net)                                                8   0.0193 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0039   0.0881   1.0000   0.0039   0.0045 &   2.4394 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1311   1.0000            0.1249 &   2.5643 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0029 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0045   0.1311   1.0000   0.0045   0.0046 &   2.5689 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4627   1.0000            0.3668 &   2.9358 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.1073 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0158   0.4633   1.0000   0.0158   0.0292 &   2.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0387   1.0000            0.0925 &   3.0574 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0387   1.0000   0.0000   0.0001 &   3.0575 r
  data arrival time                                                                                                                                                           3.0575

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0164 &  12.8265 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0589   1.0000            0.1313 &  12.9578 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.X (net)                                                   8   0.0199 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0589   1.0000   0.0000   0.0010 &  12.9588 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1327   1.0000            0.1797 &  13.1385 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0877 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1332   1.0000   0.0000   0.0028 &  13.1413 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0559   1.0000            0.0780 &  13.2193 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0559   1.0000   0.0000   0.0002 &  13.2195 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2195
  clock uncertainty                                                                                                                                               -0.1000    13.1195
  clock gating setup time                                                                                                                        1.0000           -0.0630    13.0565
  data required time                                                                                                                                                         13.0565
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0565
  data arrival time                                                                                                                                                          -3.0575
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9990


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND2/X (sky130_fd_sc_hd__and3b_2)                                                               0.0766   1.0000            0.1455 &   2.3610 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN (net)                                                    1   0.0161 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0106   0.0768   1.0000   0.0106   0.0133 &   2.3743 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1099   1.0000            0.1299 &   2.5041 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.EN_buf (net)                                                8   0.0242 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND2/D (sky130_fd_sc_hd__and4bb_2)                                       0.0024   0.1103   1.0000   0.0024   0.0049 &   2.5090 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.DEC0.AND2/X (sky130_fd_sc_hd__and4bb_2)                                                0.0385   1.0000            0.1380 &   2.6470 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0 (net)                                             1   0.0040 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0011   0.0385   1.0000   0.0011   0.0013 &   2.6483 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3455   1.0000            0.2661 &   2.9144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.SEL0 (net)                                  16   0.0798 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0077   0.3465   1.0000   0.0077   0.0243 &   2.9387 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0390   1.0000            0.0962 &   3.0349 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0390   1.0000   0.0000   0.0001 &   3.0350 r
  data arrival time                                                                                                                                                           3.0350

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0168 &  12.8269 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0607   1.0000            0.1328 &  12.9597 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.CLKBUF.X (net)                                                   8   0.0207 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0608   1.0000   0.0000   0.0009 &  12.9606 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0935   1.0000            0.1644 &  13.1249 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.CLK (net)                                    8   0.0621 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0937   1.0000   0.0000   0.0038 &  13.1287 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0507   1.0000            0.0679 &  13.1967 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.CLK_B (net)                                  1   0.0053 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0507   1.0000   0.0000   0.0002 &  13.1969 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1969
  clock uncertainty                                                                                                                                               -0.1000    13.0969
  clock gating setup time                                                                                                                        1.0000           -0.0628    13.0340
  data required time                                                                                                                                                         13.0340
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0340
  data arrival time                                                                                                                                                          -3.0350
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9990


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1085 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0008   0.0416   1.0000   0.0008   0.0287 &   1.0287 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.2206   1.0000            0.2123 &   1.2409 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0833 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0051   0.2229   1.0000   0.0051   0.0271 &   1.2681 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6968 &   1.9649 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.0987 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2152 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND1/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2155 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND1/X (sky130_fd_sc_hd__and3b_2)                                                               0.0352   1.0000            0.1125 &   2.3280 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN (net)                                                    1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0003   0.0352   1.0000   0.0003   0.0005 &   2.3285 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.0881   1.0000            0.1063 &   2.4349 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN_buf (net)                                                8   0.0193 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0039   0.0882   1.0000   0.0039   0.0050 &   2.4398 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0366   1.0000            0.1334 &   2.5732 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0037 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0366   1.0000   0.0000   0.0002 &   2.5734 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4828   1.0000            0.3599 &   2.9333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.1128 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0379   0.4831   1.0000   0.0351   0.0422 &   2.9755 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0412   1.0000            0.0946 &   3.0701 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0412   1.0000   0.0000   0.0001 &   3.0702 r
  data arrival time                                                                                                                                                           3.0702

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0164 &  12.8265 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0589   1.0000            0.1313 &  12.9578 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.X (net)                                                   8   0.0199 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0591   1.0000   0.0000   0.0006 &  12.9584 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1331   1.0000            0.1892 &  13.1477 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0921 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0010   0.1338   1.0000  -0.0005   0.0083 &  13.1560 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0551   1.0000            0.0770 &  13.2330 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.CLK_B (net)                                  1   0.0046 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0551   1.0000   0.0000   0.0001 &  13.2331 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.2331
  clock uncertainty                                                                                                                                               -0.1000    13.1331
  clock gating setup time                                                                                                                        1.0000           -0.0632    13.0699
  data required time                                                                                                                                                         13.0699
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0699
  data arrival time                                                                                                                                                          -3.0702
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9997


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0955 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0433   1.0000   0.0000   0.0286 &   1.0286 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0294   1.0000            0.0840 &   1.1127 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0036 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0294   1.0000   0.0000   0.0002 &   1.1128 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.2242   1.0000            0.1856 &   1.2984 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0509 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0119   0.2250   1.0000   0.0115   0.0228 &   1.3212 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.8353   1.0000            0.6594 &   1.9806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0714 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1426   0.8365   1.0000   0.1276   0.1338 &   2.1144 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0640   1.0000            0.1165 &   2.2309 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0099 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND1/C (sky130_fd_sc_hd__and3b_2)                                                      0.0000   0.0640   1.0000   0.0000   0.0003 &   2.2312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND1/X (sky130_fd_sc_hd__and3b_2)                                                               0.0352   1.0000            0.1125 &   2.3437 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN (net)                                                    1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0003   0.0352   1.0000   0.0003   0.0005 &   2.3442 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.0881   1.0000            0.1063 &   2.4506 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.EN_buf (net)                                                8   0.0193 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.AND7/D (sky130_fd_sc_hd__and4_2)                                         0.0039   0.0882   1.0000   0.0039   0.0049 &   2.4554 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.DEC0.AND7/X (sky130_fd_sc_hd__and4_2)                                                  0.0350   1.0000            0.1307 &   2.5861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.SEL0 (net)                                             1   0.0035 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0350   1.0000   0.0000   0.0002 &   2.5862 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3824   1.0000            0.2889 &   2.8751 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.SEL0 (net)                                  16   0.0887 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0280   0.3835   1.0000   0.0273   0.0449 &   2.9200 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0418   1.0000            0.0981 &   3.0181 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0030 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0418   1.0000   0.0000   0.0001 &   3.0182 r
  data arrival time                                                                                                                                                           3.0182

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0793 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0052   1.0000   0.0000   0.0030 &  12.5030 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0799   1.0000            0.1230 &  12.6260 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0482 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0809   1.0000   0.0000   0.0087 &  12.6347 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1078   1.0000            0.1754 &  12.8101 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0711 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1078   1.0000   0.0000   0.0164 &  12.8265 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0589   1.0000            0.1313 &  12.9578 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.CLKBUF.X (net)                                                   8   0.0199 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0589   1.0000   0.0000   0.0006 &  12.9584 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0882   1.0000            0.1579 &  13.1163 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.CLK (net)                                    8   0.0569 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0884   1.0000   0.0000   0.0021 &  13.1184 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0457   1.0000            0.0625 &  13.1809 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.CLK_B (net)                                  1   0.0046 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0457   1.0000   0.0000   0.0001 &  13.1809 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1809
  clock uncertainty                                                                                                                                               -0.1000    13.0809
  clock gating setup time                                                                                                                        1.0000           -0.0630    13.0179
  data required time                                                                                                                                                         13.0179
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0179
  data arrival time                                                                                                                                                          -3.0182
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9997


1
