{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 23 17:21:20 2010 " "Info: Processing started: Tue Mar 23 17:21:20 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off q2c -c q2c " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off q2c -c q2c" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q2c.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file q2c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 q2c-struct " "Info: Found design unit 1: q2c-struct" {  } { { "q2c.vhdl" "" { Text "C:/Documents and Settings/ra082941/Desktop/Lab 02 - q2/q2c/q2c.vhdl" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 q2c " "Info: Found entity 1: q2c" {  } { { "q2c.vhdl" "" { Text "C:/Documents and Settings/ra082941/Desktop/Lab 02 - q2/q2c/q2c.vhdl" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_7seg.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file conv_7seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 conv_7seg " "Info: Found entity 1: conv_7seg" {  } { { "conv_7seg.bdf" "" { Schematic "C:/Documents and Settings/ra082941/Desktop/Lab 02 - q2/q2c/conv_7seg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":=\";  expecting \"(\", or \"'\", or \".\" q2a.vhdl(29) " "Error (10500): VHDL syntax error at q2a.vhdl(29) near text \":=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "q2a.vhdl" "" { Text "C:/Documents and Settings/ra082941/Desktop/Lab 02 - q2/q2c/q2a.vhdl" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"and\";  expecting \"<=\" q2a.vhdl(29) " "Error (10500): VHDL syntax error at q2a.vhdl(29) near text \"and\";  expecting \"<=\"" {  } { { "q2a.vhdl" "" { Text "C:/Documents and Settings/ra082941/Desktop/Lab 02 - q2/q2c/q2a.vhdl" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":=\";  expecting \"(\", or \"'\", or \".\" q2a.vhdl(30) " "Error (10500): VHDL syntax error at q2a.vhdl(30) near text \":=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "q2a.vhdl" "" { Text "C:/Documents and Settings/ra082941/Desktop/Lab 02 - q2/q2c/q2a.vhdl" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"or\";  expecting \"<=\" q2a.vhdl(30) " "Error (10500): VHDL syntax error at q2a.vhdl(30) near text \"or\";  expecting \"<=\"" {  } { { "q2a.vhdl" "" { Text "C:/Documents and Settings/ra082941/Desktop/Lab 02 - q2/q2c/q2a.vhdl" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"and\";  expecting \"<=\" q2a.vhdl(30) " "Error (10500): VHDL syntax error at q2a.vhdl(30) near text \"and\";  expecting \"<=\"" {  } { { "q2a.vhdl" "" { Text "C:/Documents and Settings/ra082941/Desktop/Lab 02 - q2/q2c/q2a.vhdl" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":=\";  expecting \"(\", or \"'\", or \".\" q2a.vhdl(31) " "Error (10500): VHDL syntax error at q2a.vhdl(31) near text \":=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "q2a.vhdl" "" { Text "C:/Documents and Settings/ra082941/Desktop/Lab 02 - q2/q2c/q2a.vhdl" 31 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"or\";  expecting \"<=\" q2a.vhdl(31) " "Error (10500): VHDL syntax error at q2a.vhdl(31) near text \"or\";  expecting \"<=\"" {  } { { "q2a.vhdl" "" { Text "C:/Documents and Settings/ra082941/Desktop/Lab 02 - q2/q2c/q2a.vhdl" 31 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"and\";  expecting \"<=\" q2a.vhdl(31) " "Error (10500): VHDL syntax error at q2a.vhdl(31) near text \"and\";  expecting \"<=\"" {  } { { "q2a.vhdl" "" { Text "C:/Documents and Settings/ra082941/Desktop/Lab 02 - q2/q2c/q2a.vhdl" 31 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":=\";  expecting \"(\", or \"'\", or \".\" q2a.vhdl(32) " "Error (10500): VHDL syntax error at q2a.vhdl(32) near text \":=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "q2a.vhdl" "" { Text "C:/Documents and Settings/ra082941/Desktop/Lab 02 - q2/q2c/q2a.vhdl" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"or\";  expecting \"<=\" q2a.vhdl(32) " "Error (10500): VHDL syntax error at q2a.vhdl(32) near text \"or\";  expecting \"<=\"" {  } { { "q2a.vhdl" "" { Text "C:/Documents and Settings/ra082941/Desktop/Lab 02 - q2/q2c/q2a.vhdl" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"and\";  expecting \"<=\" q2a.vhdl(32) " "Error (10500): VHDL syntax error at q2a.vhdl(32) near text \"and\";  expecting \"<=\"" {  } { { "q2a.vhdl" "" { Text "C:/Documents and Settings/ra082941/Desktop/Lab 02 - q2/q2c/q2a.vhdl" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q2a.vhdl 0 0 " "Info: Found 0 design units, including 0 entities, in source file q2a.vhdl" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file somador.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-LogicFunction " "Info: Found design unit 1: somador-LogicFunction" {  } { { "somador.vhdl" "" { Text "C:/Documents and Settings/ra082941/Desktop/Lab 02 - q2/q2c/somador.vhdl" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Info: Found entity 1: somador" {  } { { "somador.vhdl" "" { Text "C:/Documents and Settings/ra082941/Desktop/Lab 02 - q2/q2c/somador.vhdl" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 11 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Error: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 23 17:21:21 2010 " "Error: Processing ended: Tue Mar 23 17:21:21 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 13 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
