[2021-09-09 09:49:17,264]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-09-09 09:49:17,265]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:49:17,551]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; ".

Peak memory: 14442496 bytes

[2021-09-09 09:49:17,552]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:49:17,713]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34623488 bytes

[2021-09-09 09:49:17,714]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-09 09:49:17,714]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:49:17,745]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :16
score:100
	Report mapping result:
		klut_size()     :32
		klut.num_gates():16
		max delay       :4
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 6557696 bytes

[2021-09-09 09:49:17,746]mapper_test.py:220:[INFO]: area: 16 level: 4
[2021-09-09 11:42:53,135]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-09-09 11:42:53,136]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:42:53,408]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; ".

Peak memory: 14299136 bytes

[2021-09-09 11:42:53,409]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:42:53,531]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34086912 bytes

[2021-09-09 11:42:53,532]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-09 11:42:53,533]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:42:55,300]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :42
		klut.num_gates():26
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 14348288 bytes

[2021-09-09 11:42:55,301]mapper_test.py:220:[INFO]: area: 26 level: 3
[2021-09-09 13:13:36,406]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-09-09 13:13:36,406]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:13:36,692]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; ".

Peak memory: 14004224 bytes

[2021-09-09 13:13:36,693]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:13:36,823]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34619392 bytes

[2021-09-09 13:13:36,824]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-09 13:13:36,824]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:13:38,617]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :42
		klut.num_gates():26
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 14143488 bytes

[2021-09-09 13:13:38,618]mapper_test.py:220:[INFO]: area: 26 level: 3
[2021-09-09 15:00:13,062]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-09-09 15:00:13,062]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:00:13,062]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:00:13,226]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34508800 bytes

[2021-09-09 15:00:13,227]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-09 15:00:13,227]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:00:15,174]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 14389248 bytes

[2021-09-09 15:00:15,175]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-09 15:29:16,630]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-09-09 15:29:16,630]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:29:16,630]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:29:16,796]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34426880 bytes

[2021-09-09 15:29:16,797]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-09 15:29:16,797]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:29:18,741]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 14307328 bytes

[2021-09-09 15:29:18,742]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-09 16:07:18,806]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-09-09 16:07:18,806]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:07:18,806]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:07:18,973]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34234368 bytes

[2021-09-09 16:07:18,974]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-09 16:07:18,974]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:07:20,924]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 14204928 bytes

[2021-09-09 16:07:20,925]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-09 16:42:00,435]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-09-09 16:42:00,435]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:42:00,435]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:42:00,602]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34381824 bytes

[2021-09-09 16:42:00,603]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-09 16:42:00,603]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:42:02,551]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 14135296 bytes

[2021-09-09 16:42:02,552]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-09 17:18:27,937]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-09-09 17:18:27,937]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:18:27,937]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:18:28,105]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34222080 bytes

[2021-09-09 17:18:28,106]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-09 17:18:28,106]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:18:30,045]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 14221312 bytes

[2021-09-09 17:18:30,045]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-13 23:24:49,931]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-09-13 23:24:49,931]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:24:49,932]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:24:50,081]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 33984512 bytes

[2021-09-13 23:24:50,082]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-13 23:24:50,082]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:24:51,804]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 11665408 bytes

[2021-09-13 23:24:51,805]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-13 23:41:11,592]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-09-13 23:41:11,592]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:41:11,592]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:41:11,762]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34127872 bytes

[2021-09-13 23:41:11,763]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-13 23:41:11,763]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:41:11,790]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :36
		klut.num_gates():20
		max delay       :4
		max area        :20
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 6295552 bytes

[2021-09-13 23:41:11,791]mapper_test.py:220:[INFO]: area: 20 level: 4
[2021-09-14 08:54:06,544]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-09-14 08:54:06,544]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:54:06,544]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:54:06,714]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34148352 bytes

[2021-09-14 08:54:06,715]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-14 08:54:06,716]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:54:08,417]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 14241792 bytes

[2021-09-14 08:54:08,418]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-14 09:20:08,953]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-09-14 09:20:08,953]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:20:08,953]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:20:09,094]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34140160 bytes

[2021-09-14 09:20:09,095]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-14 09:20:09,096]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:20:09,114]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :36
		klut.num_gates():20
		max delay       :4
		max area        :20
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 6336512 bytes

[2021-09-14 09:20:09,115]mapper_test.py:220:[INFO]: area: 20 level: 4
[2021-09-15 15:28:33,761]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-09-15 15:28:33,762]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:28:33,762]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:28:33,921]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34115584 bytes

[2021-09-15 15:28:33,922]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-15 15:28:33,922]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:28:35,528]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 13709312 bytes

[2021-09-15 15:28:35,529]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-15 15:53:39,202]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-09-15 15:53:39,202]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:39,202]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:53:39,362]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34050048 bytes

[2021-09-15 15:53:39,363]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-15 15:53:39,364]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:53:39,390]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :36
		klut.num_gates():20
		max delay       :4
		max area        :20
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 6201344 bytes

[2021-09-15 15:53:39,391]mapper_test.py:220:[INFO]: area: 20 level: 4
[2021-09-18 13:59:09,949]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-09-18 13:59:09,950]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:59:09,950]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:59:10,116]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 33955840 bytes

[2021-09-18 13:59:10,117]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-18 13:59:10,118]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:59:11,756]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 11763712 bytes

[2021-09-18 13:59:11,757]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-18 16:23:50,363]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-09-18 16:23:50,363]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:23:50,364]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:23:50,543]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 33943552 bytes

[2021-09-18 16:23:50,544]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-18 16:23:50,544]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:23:52,127]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 11956224 bytes

[2021-09-18 16:23:52,128]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-22 08:56:06,872]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-09-22 08:56:06,873]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:56:06,873]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:56:06,991]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34181120 bytes

[2021-09-22 08:56:06,992]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-22 08:56:06,992]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:56:07,829]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	Report mapping result:
		klut_size()     :36
		klut.num_gates():20
		max delay       :4
		max area        :20
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 11108352 bytes

[2021-09-22 08:56:07,830]mapper_test.py:220:[INFO]: area: 20 level: 4
[2021-09-22 11:22:33,002]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-09-22 11:22:33,003]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:22:33,003]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:22:33,119]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34029568 bytes

[2021-09-22 11:22:33,120]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-22 11:22:33,120]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:22:34,750]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 12062720 bytes

[2021-09-22 11:22:34,751]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-23 16:41:09,428]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-09-23 16:41:09,429]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:41:09,429]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:41:09,595]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34115584 bytes

[2021-09-23 16:41:09,596]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-23 16:41:09,596]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:41:11,213]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
balancing!
	current map manager:
		current min nodes:48
		current min depth:7
rewriting!
	current map manager:
		current min nodes:48
		current min depth:7
balancing!
	current map manager:
		current min nodes:48
		current min depth:7
rewriting!
	current map manager:
		current min nodes:48
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 11390976 bytes

[2021-09-23 16:41:11,214]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-23 17:04:33,521]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-09-23 17:04:33,522]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:04:33,522]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:04:33,683]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34226176 bytes

[2021-09-23 17:04:33,684]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-23 17:04:33,684]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:04:35,304]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
balancing!
	current map manager:
		current min nodes:48
		current min depth:7
rewriting!
	current map manager:
		current min nodes:48
		current min depth:7
balancing!
	current map manager:
		current min nodes:48
		current min depth:7
rewriting!
	current map manager:
		current min nodes:48
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 11968512 bytes

[2021-09-23 17:04:35,304]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-23 18:05:48,061]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-09-23 18:05:48,062]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:05:48,062]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:05:48,172]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34095104 bytes

[2021-09-23 18:05:48,173]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-23 18:05:48,173]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:05:49,785]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
balancing!
	current map manager:
		current min nodes:48
		current min depth:7
rewriting!
	current map manager:
		current min nodes:48
		current min depth:7
balancing!
	current map manager:
		current min nodes:48
		current min depth:7
rewriting!
	current map manager:
		current min nodes:48
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 11390976 bytes

[2021-09-23 18:05:49,786]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-27 16:33:00,429]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-09-27 16:33:00,429]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:33:00,430]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:33:00,601]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34013184 bytes

[2021-09-27 16:33:00,603]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-27 16:33:00,603]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:33:02,230]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
balancing!
	current map manager:
		current min nodes:48
		current min depth:7
rewriting!
	current map manager:
		current min nodes:48
		current min depth:7
balancing!
	current map manager:
		current min nodes:48
		current min depth:7
rewriting!
	current map manager:
		current min nodes:48
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 12029952 bytes

[2021-09-27 16:33:02,230]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-27 17:39:48,397]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-09-27 17:39:48,397]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:39:48,398]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:39:48,563]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 33898496 bytes

[2021-09-27 17:39:48,564]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-27 17:39:48,564]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:39:50,237]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
balancing!
	current map manager:
		current min nodes:48
		current min depth:7
rewriting!
	current map manager:
		current min nodes:48
		current min depth:7
balancing!
	current map manager:
		current min nodes:48
		current min depth:7
rewriting!
	current map manager:
		current min nodes:48
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 11984896 bytes

[2021-09-27 17:39:50,238]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-28 02:06:03,200]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-09-28 02:06:03,201]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:06:03,201]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:06:03,370]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 33988608 bytes

[2021-09-28 02:06:03,371]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-28 02:06:03,371]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:06:04,958]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 12115968 bytes

[2021-09-28 02:06:04,958]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-28 16:45:41,616]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-09-28 16:45:41,617]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:45:41,617]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:45:41,769]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34213888 bytes

[2021-09-28 16:45:41,770]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-28 16:45:41,771]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:45:43,365]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 12009472 bytes

[2021-09-28 16:45:43,365]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-09-28 17:24:41,592]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-09-28 17:24:41,592]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:24:41,593]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:24:41,759]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34369536 bytes

[2021-09-28 17:24:41,760]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-28 17:24:41,760]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:24:43,324]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 12304384 bytes

[2021-09-28 17:24:43,325]mapper_test.py:220:[INFO]: area: 27 level: 3
[2021-10-09 10:40:16,209]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-10-09 10:40:16,210]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:40:16,210]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:40:16,402]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34263040 bytes

[2021-10-09 10:40:16,403]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-09 10:40:16,403]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:40:16,437]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 6524928 bytes

[2021-10-09 10:40:16,437]mapper_test.py:224:[INFO]: area: 27 level: 3
[2021-10-09 11:22:52,985]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-10-09 11:22:52,985]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:22:52,986]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:22:53,147]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34164736 bytes

[2021-10-09 11:22:53,148]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-09 11:22:53,149]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:22:53,176]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 6705152 bytes

[2021-10-09 11:22:53,177]mapper_test.py:224:[INFO]: area: 27 level: 3
[2021-10-09 16:30:41,159]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-10-09 16:30:41,159]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:30:41,160]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:30:41,320]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34041856 bytes

[2021-10-09 16:30:41,321]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-09 16:30:41,321]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:30:42,152]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
	current map manager:
		current min nodes:48
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :36
		klut.num_gates():20
		max delay       :4
		max area        :20
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 11116544 bytes

[2021-10-09 16:30:42,153]mapper_test.py:224:[INFO]: area: 20 level: 4
[2021-10-09 16:47:50,544]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-10-09 16:47:50,545]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:47:50,545]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:47:50,719]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 33959936 bytes

[2021-10-09 16:47:50,720]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-09 16:47:50,721]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:47:51,591]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
	current map manager:
		current min nodes:48
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :36
		klut.num_gates():20
		max delay       :4
		max area        :20
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 11276288 bytes

[2021-10-09 16:47:51,592]mapper_test.py:224:[INFO]: area: 20 level: 4
[2021-10-12 10:55:44,829]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-10-12 10:55:44,830]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:55:44,830]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:55:44,991]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34095104 bytes

[2021-10-12 10:55:44,992]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-12 10:55:44,993]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:55:46,704]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 10981376 bytes

[2021-10-12 10:55:46,704]mapper_test.py:224:[INFO]: area: 27 level: 3
[2021-10-12 11:16:58,737]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-10-12 11:16:58,738]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:16:58,738]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:16:58,906]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34025472 bytes

[2021-10-12 11:16:58,907]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-12 11:16:58,907]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:16:58,937]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 6422528 bytes

[2021-10-12 11:16:58,938]mapper_test.py:224:[INFO]: area: 27 level: 3
[2021-10-12 13:31:12,643]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-10-12 13:31:12,643]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:31:12,643]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:31:12,805]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34316288 bytes

[2021-10-12 13:31:12,806]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-12 13:31:12,806]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:31:14,581]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 11124736 bytes

[2021-10-12 13:31:14,581]mapper_test.py:224:[INFO]: area: 27 level: 3
[2021-10-12 15:01:52,782]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-10-12 15:01:52,782]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:01:52,782]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:01:52,942]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34054144 bytes

[2021-10-12 15:01:52,943]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-12 15:01:52,944]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:01:54,591]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 11186176 bytes

[2021-10-12 15:01:54,592]mapper_test.py:224:[INFO]: area: 27 level: 3
[2021-10-12 18:46:41,844]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-10-12 18:46:41,845]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:46:41,845]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:46:42,011]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34119680 bytes

[2021-10-12 18:46:42,013]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-12 18:46:42,013]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:46:43,693]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 11300864 bytes

[2021-10-12 18:46:43,693]mapper_test.py:224:[INFO]: area: 27 level: 3
[2021-10-18 11:40:09,075]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-10-18 11:40:09,076]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:40:09,077]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:40:09,193]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 33775616 bytes

[2021-10-18 11:40:09,194]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-18 11:40:09,194]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:40:10,908]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 11292672 bytes

[2021-10-18 11:40:10,909]mapper_test.py:224:[INFO]: area: 27 level: 3
[2021-10-18 12:03:23,263]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-10-18 12:03:23,263]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:23,264]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:23,381]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34328576 bytes

[2021-10-18 12:03:23,382]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-18 12:03:23,383]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:23,409]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :36
		klut.num_gates():20
		max delay       :4
		max area        :20
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 5857280 bytes

[2021-10-18 12:03:23,410]mapper_test.py:224:[INFO]: area: 20 level: 4
[2021-10-19 14:11:20,508]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-10-19 14:11:20,509]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:20,509]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:20,622]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34013184 bytes

[2021-10-19 14:11:20,623]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-19 14:11:20,623]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:20,652]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :36
		klut.num_gates():20
		max delay       :4
		max area        :20
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 5963776 bytes

[2021-10-19 14:11:20,652]mapper_test.py:224:[INFO]: area: 20 level: 4
[2021-10-22 13:31:06,882]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-10-22 13:31:06,883]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:31:06,883]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:31:06,998]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34279424 bytes

[2021-10-22 13:31:06,999]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-22 13:31:07,000]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:31:07,072]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :36
		klut.num_gates():20
		max delay       :4
		max area        :20
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 8826880 bytes

[2021-10-22 13:31:07,073]mapper_test.py:224:[INFO]: area: 20 level: 4
[2021-10-22 13:51:59,998]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-10-22 13:51:59,998]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:51:59,998]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:52:00,112]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34230272 bytes

[2021-10-22 13:52:00,113]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-22 13:52:00,113]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:52:00,159]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :36
		klut.num_gates():20
		max delay       :4
		max area        :20
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 8695808 bytes

[2021-10-22 13:52:00,159]mapper_test.py:224:[INFO]: area: 20 level: 4
[2021-10-22 14:01:41,443]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-10-22 14:01:41,443]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:41,443]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:01:41,559]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 33988608 bytes

[2021-10-22 14:01:41,560]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-22 14:01:41,560]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:01:41,579]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :36
		klut.num_gates():20
		max delay       :4
		max area        :20
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 6066176 bytes

[2021-10-22 14:01:41,580]mapper_test.py:224:[INFO]: area: 20 level: 4
[2021-10-22 14:05:02,173]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-10-22 14:05:02,174]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:02,174]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:02,293]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34410496 bytes

[2021-10-22 14:05:02,294]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-22 14:05:02,295]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:02,313]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :36
		klut.num_gates():20
		max delay       :4
		max area        :20
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 6107136 bytes

[2021-10-22 14:05:02,314]mapper_test.py:224:[INFO]: area: 20 level: 4
[2021-10-23 13:29:55,535]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-10-23 13:29:55,536]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:29:55,536]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:29:55,650]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34226176 bytes

[2021-10-23 13:29:55,651]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-23 13:29:55,651]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:29:57,341]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :41
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 11382784 bytes

[2021-10-23 13:29:57,342]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-24 17:41:24,238]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-10-24 17:41:24,239]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:41:24,239]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:41:24,351]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34144256 bytes

[2021-10-24 17:41:24,352]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-24 17:41:24,352]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:41:25,984]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :41
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 11354112 bytes

[2021-10-24 17:41:25,985]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-24 18:01:51,713]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-10-24 18:01:51,714]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:01:51,714]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:01:51,882]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34062336 bytes

[2021-10-24 18:01:51,883]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-24 18:01:51,883]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:01:53,512]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
	current map manager:
		current min nodes:48
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 11321344 bytes

[2021-10-24 18:01:53,513]mapper_test.py:224:[INFO]: area: 27 level: 3
[2021-10-26 10:25:01,284]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-10-26 10:25:01,285]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:01,285]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:01,443]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34058240 bytes

[2021-10-26 10:25:01,444]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-26 10:25:01,445]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:01,473]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	current map manager:
		current min nodes:48
		current min depth:8
	Report mapping result:
		klut_size()     :33
		klut.num_gates():17
		max delay       :4
		max area        :20
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 6008832 bytes

[2021-10-26 10:25:01,474]mapper_test.py:224:[INFO]: area: 17 level: 4
[2021-10-26 10:59:36,093]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-10-26 10:59:36,094]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:59:36,094]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:59:36,266]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34140160 bytes

[2021-10-26 10:59:36,267]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-26 10:59:36,267]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:59:37,925]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	Report mapping result:
		klut_size()     :38
		klut.num_gates():22
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :6
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 11145216 bytes

[2021-10-26 10:59:37,925]mapper_test.py:224:[INFO]: area: 22 level: 3
[2021-10-26 11:20:43,523]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-10-26 11:20:43,523]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:20:43,523]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:20:43,694]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 33992704 bytes

[2021-10-26 11:20:43,695]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-26 11:20:43,695]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:20:45,407]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	Report mapping result:
		klut_size()     :38
		klut.num_gates():22
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 11096064 bytes

[2021-10-26 11:20:45,408]mapper_test.py:224:[INFO]: area: 22 level: 3
[2021-10-26 12:18:49,085]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-10-26 12:18:49,085]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:18:49,086]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:18:49,229]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34193408 bytes

[2021-10-26 12:18:49,230]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-26 12:18:49,230]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:18:50,858]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 11067392 bytes

[2021-10-26 12:18:50,858]mapper_test.py:224:[INFO]: area: 27 level: 3
[2021-10-26 14:12:34,499]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-10-26 14:12:34,499]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:34,500]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:34,614]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 33902592 bytes

[2021-10-26 14:12:34,615]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-26 14:12:34,615]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:34,644]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	Report mapping result:
		klut_size()     :33
		klut.num_gates():17
		max delay       :4
		max area        :20
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 5922816 bytes

[2021-10-26 14:12:34,644]mapper_test.py:224:[INFO]: area: 17 level: 4
[2021-10-29 16:09:39,350]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-10-29 16:09:39,351]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:39,352]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:39,466]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 33992704 bytes

[2021-10-29 16:09:39,468]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-29 16:09:39,468]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:39,486]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	Report mapping result:
		klut_size()     :38
		klut.num_gates():22
		max delay       :4
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :12
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
Peak memory: 5963776 bytes

[2021-10-29 16:09:39,486]mapper_test.py:224:[INFO]: area: 22 level: 4
[2021-11-03 09:51:07,384]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-11-03 09:51:07,384]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:07,384]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:07,600]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34152448 bytes

[2021-11-03 09:51:07,664]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-03 09:51:07,664]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:07,688]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	Report mapping result:
		klut_size()     :38
		klut.num_gates():22
		max delay       :4
		max area        :20
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :12
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig_output.v
	Peak memory: 5689344 bytes

[2021-11-03 09:51:07,689]mapper_test.py:226:[INFO]: area: 22 level: 4
[2021-11-03 10:03:14,820]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-11-03 10:03:14,821]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:03:14,821]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:03:14,980]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34099200 bytes

[2021-11-03 10:03:14,981]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-03 10:03:14,982]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:03:15,007]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	Report mapping result:
		klut_size()     :39
		klut.num_gates():23
		max delay       :4
		max area        :20
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :11
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig_output.v
	Peak memory: 5722112 bytes

[2021-11-03 10:03:15,007]mapper_test.py:226:[INFO]: area: 23 level: 4
[2021-11-03 13:43:14,063]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-11-03 13:43:14,064]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:43:14,064]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:43:14,225]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34119680 bytes

[2021-11-03 13:43:14,226]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-03 13:43:14,226]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:43:14,251]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	Report mapping result:
		klut_size()     :39
		klut.num_gates():23
		max delay       :4
		max area        :20
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :11
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig_output.v
	Peak memory: 5709824 bytes

[2021-11-03 13:43:14,251]mapper_test.py:226:[INFO]: area: 23 level: 4
[2021-11-03 13:49:30,057]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-11-03 13:49:30,058]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:30,058]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:30,225]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34189312 bytes

[2021-11-03 13:49:30,226]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-03 13:49:30,227]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:30,246]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	Report mapping result:
		klut_size()     :39
		klut.num_gates():23
		max delay       :4
		max area        :20
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :11
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig_output.v
	Peak memory: 5877760 bytes

[2021-11-03 13:49:30,247]mapper_test.py:226:[INFO]: area: 23 level: 4
[2021-11-04 15:56:22,626]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-11-04 15:56:22,627]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:22,627]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:22,791]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34107392 bytes

[2021-11-04 15:56:22,792]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-04 15:56:22,793]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:22,819]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	Report mapping result:
		klut_size()     :32
		klut.num_gates():16
		max delay       :4
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig_output.v
	Peak memory: 5779456 bytes

[2021-11-04 15:56:22,820]mapper_test.py:226:[INFO]: area: 16 level: 4
[2021-11-16 12:27:42,079]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-11-16 12:27:42,083]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:42,083]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:42,200]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34131968 bytes

[2021-11-16 12:27:42,201]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-16 12:27:42,201]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:42,228]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
Mapping time: 0.000973 secs
	Report mapping result:
		klut_size()     :32
		klut.num_gates():16
		max delay       :4
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
	Peak memory: 5980160 bytes

[2021-11-16 12:27:42,229]mapper_test.py:228:[INFO]: area: 16 level: 4
[2021-11-16 14:16:38,079]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-11-16 14:16:38,079]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:38,080]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:38,244]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34013184 bytes

[2021-11-16 14:16:38,245]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-16 14:16:38,246]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:38,271]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
Mapping time: 0.00098 secs
	Report mapping result:
		klut_size()     :32
		klut.num_gates():16
		max delay       :4
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
	Peak memory: 5894144 bytes

[2021-11-16 14:16:38,271]mapper_test.py:228:[INFO]: area: 16 level: 4
[2021-11-16 14:22:58,061]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-11-16 14:22:58,062]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:58,062]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:58,179]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34131968 bytes

[2021-11-16 14:22:58,180]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-16 14:22:58,180]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:58,208]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
Mapping time: 0.000971 secs
	Report mapping result:
		klut_size()     :32
		klut.num_gates():16
		max delay       :4
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
	Peak memory: 5738496 bytes

[2021-11-16 14:22:58,209]mapper_test.py:228:[INFO]: area: 16 level: 4
[2021-11-17 16:35:37,960]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-11-17 16:35:37,961]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:37,961]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:38,129]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34078720 bytes

[2021-11-17 16:35:38,130]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-17 16:35:38,130]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:38,157]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
Mapping time: 0.001028 secs
	Report mapping result:
		klut_size()     :32
		klut.num_gates():16
		max delay       :4
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
	Peak memory: 5775360 bytes

[2021-11-17 16:35:38,158]mapper_test.py:228:[INFO]: area: 16 level: 4
[2021-11-18 10:18:08,220]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-11-18 10:18:08,220]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:08,220]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:08,338]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 33906688 bytes

[2021-11-18 10:18:08,339]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-18 10:18:08,340]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:08,370]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
Mapping time: 0.002615 secs
	Report mapping result:
		klut_size()     :32
		klut.num_gates():16
		max delay       :4
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
	Peak memory: 5914624 bytes

[2021-11-18 10:18:08,370]mapper_test.py:228:[INFO]: area: 16 level: 4
[2021-11-23 16:10:58,921]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-11-23 16:10:58,923]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:10:58,923]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:10:59,062]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34160640 bytes

[2021-11-23 16:10:59,063]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-23 16:10:59,064]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:10:59,088]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
Mapping time: 0.00213 secs
	Report mapping result:
		klut_size()     :33
		klut.num_gates():17
		max delay       :4
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
	Peak memory: 5730304 bytes

[2021-11-23 16:10:59,088]mapper_test.py:228:[INFO]: area: 17 level: 4
[2021-11-23 16:41:56,955]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-11-23 16:41:56,955]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:41:56,956]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:41:57,073]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34091008 bytes

[2021-11-23 16:41:57,074]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-23 16:41:57,074]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:41:57,103]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
Mapping time: 0.002679 secs
	Report mapping result:
		klut_size()     :33
		klut.num_gates():17
		max delay       :4
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
	Peak memory: 5832704 bytes

[2021-11-23 16:41:57,103]mapper_test.py:228:[INFO]: area: 17 level: 4
[2021-11-24 11:38:27,509]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-11-24 11:38:27,509]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:27,509]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:27,625]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34258944 bytes

[2021-11-24 11:38:27,627]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-24 11:38:27,627]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:27,654]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
Mapping time: 8.4e-05 secs
	Report mapping result:
		klut_size()     :36
		klut.num_gates():20
		max delay       :4
		max area        :20
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :6
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
	Peak memory: 5963776 bytes

[2021-11-24 11:38:27,655]mapper_test.py:228:[INFO]: area: 20 level: 4
[2021-11-24 12:01:41,915]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-11-24 12:01:41,915]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:41,915]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:42,079]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34107392 bytes

[2021-11-24 12:01:42,080]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-24 12:01:42,080]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:42,104]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
Mapping time: 5.1e-05 secs
	Report mapping result:
		klut_size()     :36
		klut.num_gates():20
		max delay       :4
		max area        :20
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :6
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
	Peak memory: 5828608 bytes

[2021-11-24 12:01:42,104]mapper_test.py:228:[INFO]: area: 20 level: 4
[2021-11-24 12:05:19,058]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-11-24 12:05:19,058]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:19,059]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:19,171]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 33923072 bytes

[2021-11-24 12:05:19,172]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-24 12:05:19,173]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:19,195]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
Mapping time: 0.000665 secs
	Report mapping result:
		klut_size()     :32
		klut.num_gates():16
		max delay       :4
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
	Peak memory: 5746688 bytes

[2021-11-24 12:05:19,196]mapper_test.py:228:[INFO]: area: 16 level: 4
[2021-11-24 12:11:02,780]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-11-24 12:11:02,780]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:02,780]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:02,895]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 33980416 bytes

[2021-11-24 12:11:02,896]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-24 12:11:02,897]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:02,912]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00030 secs
	Report mapping result:
		klut_size()     :31
		klut.num_gates():15
		max delay       :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
	Peak memory: 5414912 bytes

[2021-11-24 12:11:02,913]mapper_test.py:228:[INFO]: area: 15 level: 5
[2021-11-24 12:57:17,554]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-11-24 12:57:17,555]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:17,556]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:17,720]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34029568 bytes

[2021-11-24 12:57:17,721]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-24 12:57:17,721]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:17,745]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
Mapping time: 0.000643 secs
	Report mapping result:
		klut_size()     :32
		klut.num_gates():16
		max delay       :4
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
	Peak memory: 5791744 bytes

[2021-11-24 12:57:17,745]mapper_test.py:228:[INFO]: area: 16 level: 4
[2021-11-24 13:06:52,549]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-11-24 13:06:52,549]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:06:52,550]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:06:52,719]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34226176 bytes

[2021-11-24 13:06:52,720]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-24 13:06:52,720]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:06:54,366]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
Mapping time: 0.000666 secs
Mapping time: 0.00082 secs
	Report mapping result:
		klut_size()     :32
		klut.num_gates():16
		max delay       :4
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
	Peak memory: 10969088 bytes

[2021-11-24 13:06:54,366]mapper_test.py:228:[INFO]: area: 16 level: 4
[2021-11-24 13:30:05,092]mapper_test.py:79:[INFO]: run case "CM162_comb"
[2021-11-24 13:30:05,093]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:30:05,093]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:30:05,252]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      33.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      20.0.  Edge =       58.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       54.  Cut =      162.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =      162.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       52.  Cut =       98.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       49.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       48.  Cut =       97.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34312192 bytes

[2021-11-24 13:30:05,253]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-24 13:30:05,253]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:30:06,893]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
Mapping time: 4.9e-05 secs
Mapping time: 5.8e-05 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():27
		max delay       :3
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v
	Peak memory: 11141120 bytes

[2021-11-24 13:30:06,894]mapper_test.py:228:[INFO]: area: 27 level: 3
