$date
    Sat Apr 30 02:31:45 2011
$end
$version
    MyHDL 0.6
$end
$timescale
    1ns
$end

$scope module testBench $end
$var reg 32 ! I1 $end
$var reg 32 " I0 $end
$var reg 1 # S $end
$var reg 32 $ O $end
$scope module mux_inst $end
$var reg 32 " a $end
$var reg 1 # s $end
$var reg 32 ! b $end
$var reg 32 $ o $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
b00000000000000000000000010011111 !
b00000000000000000000000000001010 "
b0 #
b00000000000000000000000000000000 $
$end
b1 #
b00000000000000000000000001010000 "
b00000000000000000000000001100000 !
b00000000000000000000000000001010 $
b00000000000000000000000001100000 $
#5
b0 #
b00000000000000000000000010110001 "
b00000000000000000000000001000000 !
b00000000000000000000000010110001 $
#10
b00000000000000000000000000010000 "
b00000000000000000000000011000110 !
b00000000000000000000000000010000 $
#15
b00000000000000000000000010011010 "
b00000000000000000000000001011100 !
b00000000000000000000000010011010 $
#20
b1 #
b00000000000000000000000011000000 "
b00000000000000000000000000101101 !
b00000000000000000000000000101101 $
