<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3761" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3761{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3761{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3761{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3761{left:70px;bottom:720px;letter-spacing:-0.09px;}
#t5_3761{left:156px;bottom:720px;letter-spacing:-0.1px;}
#t6_3761{left:70px;bottom:696px;letter-spacing:-0.13px;word-spacing:-0.9px;}
#t7_3761{left:225px;bottom:703px;}
#t8_3761{left:240px;bottom:696px;letter-spacing:-0.15px;word-spacing:-0.92px;}
#t9_3761{left:70px;bottom:679px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#ta_3761{left:120px;bottom:686px;}
#tb_3761{left:135px;bottom:679px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tc_3761{left:461px;bottom:686px;}
#td_3761{left:476px;bottom:679px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_3761{left:70px;bottom:662px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tf_3761{left:70px;bottom:638px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#tg_3761{left:70px;bottom:621px;letter-spacing:-0.15px;word-spacing:-0.91px;}
#th_3761{left:70px;bottom:604px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ti_3761{left:70px;bottom:587px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tj_3761{left:70px;bottom:561px;}
#tk_3761{left:96px;bottom:564px;letter-spacing:-0.19px;}
#tl_3761{left:149px;bottom:564px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tm_3761{left:96px;bottom:548px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#tn_3761{left:96px;bottom:531px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#to_3761{left:70px;bottom:504px;}
#tp_3761{left:96px;bottom:508px;letter-spacing:-0.19px;}
#tq_3761{left:169px;bottom:508px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_3761{left:96px;bottom:491px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_3761{left:96px;bottom:474px;letter-spacing:-0.16px;}
#tt_3761{left:70px;bottom:450px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tu_3761{left:70px;bottom:433px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tv_3761{left:70px;bottom:416px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tw_3761{left:70px;bottom:392px;letter-spacing:-0.16px;word-spacing:-0.55px;}
#tx_3761{left:235px;bottom:1086px;letter-spacing:0.13px;word-spacing:0.01px;}
#ty_3761{left:330px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#tz_3761{left:75px;bottom:1063px;letter-spacing:-0.15px;}
#t10_3761{left:156px;bottom:1063px;letter-spacing:-0.17px;word-spacing:0.08px;}
#t11_3761{left:373px;bottom:1063px;letter-spacing:-0.12px;}
#t12_3761{left:439px;bottom:1063px;letter-spacing:-0.12px;}
#t13_3761{left:75px;bottom:1039px;letter-spacing:-0.16px;}
#t14_3761{left:157px;bottom:1039px;letter-spacing:-0.15px;}
#t15_3761{left:373px;bottom:1039px;letter-spacing:-0.12px;}
#t16_3761{left:439px;bottom:1039px;letter-spacing:-0.11px;}
#t17_3761{left:75px;bottom:1014px;letter-spacing:-0.11px;}
#t18_3761{left:75px;bottom:998px;letter-spacing:-0.1px;}
#t19_3761{left:156px;bottom:1014px;letter-spacing:-0.15px;}
#t1a_3761{left:373px;bottom:1014px;letter-spacing:-0.12px;}
#t1b_3761{left:439px;bottom:1014px;letter-spacing:-0.11px;}
#t1c_3761{left:156px;bottom:990px;letter-spacing:-0.14px;}
#t1d_3761{left:373px;bottom:990px;letter-spacing:-0.12px;}
#t1e_3761{left:439px;bottom:990px;letter-spacing:-0.11px;}
#t1f_3761{left:156px;bottom:965px;letter-spacing:-0.15px;}
#t1g_3761{left:373px;bottom:965px;letter-spacing:-0.12px;}
#t1h_3761{left:439px;bottom:965px;letter-spacing:-0.11px;}
#t1i_3761{left:156px;bottom:941px;letter-spacing:-0.15px;}
#t1j_3761{left:373px;bottom:941px;letter-spacing:-0.12px;}
#t1k_3761{left:439px;bottom:941px;letter-spacing:-0.12px;}
#t1l_3761{left:156px;bottom:917px;letter-spacing:-0.15px;}
#t1m_3761{left:373px;bottom:917px;letter-spacing:-0.12px;}
#t1n_3761{left:439px;bottom:917px;letter-spacing:-0.11px;}
#t1o_3761{left:156px;bottom:892px;letter-spacing:-0.15px;}
#t1p_3761{left:373px;bottom:892px;letter-spacing:-0.12px;}
#t1q_3761{left:439px;bottom:892px;letter-spacing:-0.12px;}
#t1r_3761{left:156px;bottom:868px;letter-spacing:-0.14px;}
#t1s_3761{left:373px;bottom:868px;letter-spacing:-0.12px;}
#t1t_3761{left:439px;bottom:868px;letter-spacing:-0.13px;}
#t1u_3761{left:156px;bottom:843px;letter-spacing:-0.15px;}
#t1v_3761{left:373px;bottom:843px;letter-spacing:-0.12px;}
#t1w_3761{left:439px;bottom:843px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1x_3761{left:156px;bottom:819px;letter-spacing:-0.15px;}
#t1y_3761{left:373px;bottom:819px;letter-spacing:-0.12px;}
#t1z_3761{left:439px;bottom:819px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t20_3761{left:156px;bottom:794px;letter-spacing:-0.15px;}
#t21_3761{left:373px;bottom:794px;letter-spacing:-0.13px;}
#t22_3761{left:439px;bottom:794px;letter-spacing:-0.12px;}
#t23_3761{left:156px;bottom:770px;letter-spacing:-0.13px;}
#t24_3761{left:373px;bottom:770px;letter-spacing:-0.12px;}
#t25_3761{left:439px;bottom:770px;letter-spacing:-0.14px;}

.s1_3761{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3761{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3761{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3761{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3761{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3761{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3761{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s8_3761{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3761{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sa_3761{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3761" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3761Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3761" style="-webkit-user-select: none;"><object width="935" height="1210" data="3761/3761.svg" type="image/svg+xml" id="pdf3761" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3761" class="t s1_3761">Vol. 3B </span><span id="t2_3761" class="t s1_3761">20-53 </span>
<span id="t3_3761" class="t s2_3761">PERFORMANCE MONITORING </span>
<span id="t4_3761" class="t s3_3761">20.3.6.5 </span><span id="t5_3761" class="t s3_3761">Performance Monitoring and Intel® TSX </span>
<span id="t6_3761" class="t s4_3761">Chapter 16 of the Intel </span>
<span id="t7_3761" class="t s5_3761">® </span>
<span id="t8_3761" class="t s4_3761">64 and IA-32 Architectures Software Developer’s Manual, Volume 1, describes the details </span>
<span id="t9_3761" class="t s4_3761">of Intel </span>
<span id="ta_3761" class="t s5_3761">® </span>
<span id="tb_3761" class="t s4_3761">Transactional Synchronization Extensions (Intel </span>
<span id="tc_3761" class="t s5_3761">® </span>
<span id="td_3761" class="t s4_3761">TSX). This section describes performance monitoring </span>
<span id="te_3761" class="t s4_3761">support for Intel TSX. </span>
<span id="tf_3761" class="t s4_3761">If a processor supports Intel TSX, the core PMU enhances its IA32_PERFEVTSELx MSR with two additional bit fields </span>
<span id="tg_3761" class="t s4_3761">for event filtering. Support for Intel TSX is indicated by either (a) CPUID.(EAX=7, ECX=0):RTM[bit 11]=1, or (b) if </span>
<span id="th_3761" class="t s4_3761">CPUID.07H.EBX.HLE [bit 4] = 1. The TSX-enhanced layout of IA32_PERFEVTSELx is shown in Figure 20-34. The </span>
<span id="ti_3761" class="t s4_3761">two additional bit fields are: </span>
<span id="tj_3761" class="t s6_3761">• </span><span id="tk_3761" class="t s7_3761">IN_TX </span><span id="tl_3761" class="t s4_3761">(bit 32): When set, the counter will only include counts that occurred inside a transactional region, </span>
<span id="tm_3761" class="t s4_3761">regardless of whether that region was aborted or committed. This bit may only be set if the processor supports </span>
<span id="tn_3761" class="t s4_3761">HLE or RTM. </span>
<span id="to_3761" class="t s6_3761">• </span><span id="tp_3761" class="t s7_3761">IN_TXCP </span><span id="tq_3761" class="t s4_3761">(bit 33): When set, the counter will not include counts that occurred inside of an aborted transac- </span>
<span id="tr_3761" class="t s4_3761">tional region. This bit may only be set if the processor supports HLE or RTM. This bit may only be set for </span>
<span id="ts_3761" class="t s4_3761">IA32_PERFEVTSEL2. </span>
<span id="tt_3761" class="t s4_3761">When the IA32_PERFEVTSELx MSR is programmed with both IN_TX=0 and IN_TXCP=0 on a processor that </span>
<span id="tu_3761" class="t s4_3761">supports Intel TSX, the result in a counter may include detectable conditions associated with a transaction code </span>
<span id="tv_3761" class="t s4_3761">region for its aborted execution (if any) and completed execution. </span>
<span id="tw_3761" class="t s4_3761">In the initial implementation, software may need to take pre-caution when using the IN_TXCP bit. See Table 2-29. </span>
<span id="tx_3761" class="t s8_3761">Table 20-30. </span><span id="ty_3761" class="t s8_3761">MSR_OFFCORE_RSP_x Supplier Info Field Definition </span>
<span id="tz_3761" class="t s9_3761">Subtype </span><span id="t10_3761" class="t s9_3761">Bit Name </span><span id="t11_3761" class="t s9_3761">Offset </span><span id="t12_3761" class="t s9_3761">Description </span>
<span id="t13_3761" class="t sa_3761">Common </span><span id="t14_3761" class="t sa_3761">Any </span><span id="t15_3761" class="t sa_3761">16 </span><span id="t16_3761" class="t sa_3761">Catch all value for any response types. </span>
<span id="t17_3761" class="t sa_3761">Supplier </span>
<span id="t18_3761" class="t sa_3761">Info </span>
<span id="t19_3761" class="t sa_3761">NO_SUPP </span><span id="t1a_3761" class="t sa_3761">17 </span><span id="t1b_3761" class="t sa_3761">No Supplier Information available. </span>
<span id="t1c_3761" class="t sa_3761">L3_HITM </span><span id="t1d_3761" class="t sa_3761">18 </span><span id="t1e_3761" class="t sa_3761">M-state initial lookup stat in L3. </span>
<span id="t1f_3761" class="t sa_3761">L3_HITE </span><span id="t1g_3761" class="t sa_3761">19 </span><span id="t1h_3761" class="t sa_3761">E-state </span>
<span id="t1i_3761" class="t sa_3761">L3_HITS </span><span id="t1j_3761" class="t sa_3761">20 </span><span id="t1k_3761" class="t sa_3761">S-state </span>
<span id="t1l_3761" class="t sa_3761">L3_HITF </span><span id="t1m_3761" class="t sa_3761">21 </span><span id="t1n_3761" class="t sa_3761">F-state </span>
<span id="t1o_3761" class="t sa_3761">LOCAL </span><span id="t1p_3761" class="t sa_3761">22 </span><span id="t1q_3761" class="t sa_3761">Local DRAM Controller. </span>
<span id="t1r_3761" class="t sa_3761">Reserved </span><span id="t1s_3761" class="t sa_3761">26:23 </span><span id="t1t_3761" class="t sa_3761">Reserved </span>
<span id="t1u_3761" class="t sa_3761">L3_MISS_REMOTE_HOP0 </span><span id="t1v_3761" class="t sa_3761">27 </span><span id="t1w_3761" class="t sa_3761">Hop 0 Remote supplier. </span>
<span id="t1x_3761" class="t sa_3761">L3_MISS_REMOTE_HOP1 </span><span id="t1y_3761" class="t sa_3761">28 </span><span id="t1z_3761" class="t sa_3761">Hop 1 Remote supplier. </span>
<span id="t20_3761" class="t sa_3761">L3_MISS_REMOTE_HOP2P </span><span id="t21_3761" class="t sa_3761">29 </span><span id="t22_3761" class="t sa_3761">Hop 2 or more Remote supplier. </span>
<span id="t23_3761" class="t sa_3761">Reserved </span><span id="t24_3761" class="t sa_3761">30 </span><span id="t25_3761" class="t sa_3761">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
