{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd " "Source file: /home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1556848207413 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1556848207413 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd " "Source file: /home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1556848207444 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1556848207444 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd " "Source file: /home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1556848207475 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1556848207475 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556848208184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556848208186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  2 22:50:08 2019 " "Processing started: Thu May  2 22:50:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556848208186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848208186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848208186 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556848208482 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556848208482 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../tests/TesteDisplay.vhd " "Can't analyze file -- file ../tests/TesteDisplay.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1556848217975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL-rtl " "Found design unit 1: PLL-rtl" {  } { { "../src/rtl/Dispositivos/PLL/PLL.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218310 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "../src/rtl/Dispositivos/PLL/PLL.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL/PLL_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL/PLL_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "../src/rtl/Dispositivos/PLL/PLL/PLL_0002.v" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo16x4096-SYN " "Found design unit 1: fifo16x4096-SYN" {  } { { "../src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218312 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO16x4096 " "Found entity 1: FIFO16x4096" {  } { { "../src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Screen-logic " "Found design unit 1: Screen-logic" {  } { { "../src/rtl/Dispositivos/Screen/Screen.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218312 ""} { "Info" "ISGN_ENTITY_NAME" "1 Screen " "Found entity 1: Screen" {  } { { "../src/rtl/Dispositivos/Screen/Screen.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/Screen/ILI9341.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/Screen/ILI9341.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ILI9341-rtl " "Found design unit 1: ILI9341-rtl" {  } { { "../src/rtl/Dispositivos/Screen/ILI9341.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/Screen/ILI9341.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218313 ""} { "Info" "ISGN_ENTITY_NAME" "1 ILI9341 " "Found entity 1: ILI9341" {  } { { "../src/rtl/Dispositivos/Screen/ILI9341.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/Screen/ILI9341.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom32k-SYN " "Found design unit 1: rom32k-SYN" {  } { { "../src/rtl/Dispositivos/ROM/ROM32K.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218314 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM32K " "Found entity 1: ROM32K" {  } { { "../src/rtl/Dispositivos/ROM/ROM32K.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram16k-SYN " "Found design unit 1: ram16k-SYN" {  } { { "../src/rtl/Dispositivos/RAM/RAM16K.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218315 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM16K " "Found entity 1: RAM16K" {  } { { "../src/rtl/Dispositivos/RAM/RAM16K.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/MemoryIO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/MemoryIO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryIO-logic " "Found design unit 1: MemoryIO-logic" {  } { { "../src/rtl/MemoryIO.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/MemoryIO.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218315 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryIO " "Found entity 1: MemoryIO" {  } { { "../src/rtl/MemoryIO.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/MemoryIO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/CPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arch " "Found design unit 1: CPU-arch" {  } { { "../src/rtl/CPU.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/CPU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218316 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../src/rtl/CPU.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/CPU.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/ControlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/ControlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-arch " "Found design unit 1: ControlUnit-arch" {  } { { "../src/rtl/ControlUnit.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/ControlUnit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218316 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../src/rtl/ControlUnit.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/ControlUnit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Computador-logic " "Found design unit 1: Computador-logic" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218317 ""} { "Info" "ISGN_ENTITY_NAME" "1 Computador " "Found entity 1: Computador" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register64-arch " "Found design unit 1: Register64-arch" {  } { { "../../E-LogicaSequencial/src/rtl/Register64.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218318 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register64 " "Found entity 1: Register64" {  } { { "../../E-LogicaSequencial/src/rtl/Register64.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register32-arch " "Found design unit 1: Register32-arch" {  } { { "../../E-LogicaSequencial/src/rtl/Register32.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218318 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register32 " "Found entity 1: Register32" {  } { { "../../E-LogicaSequencial/src/rtl/Register32.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register16-arch " "Found design unit 1: Register16-arch" {  } { { "../../E-LogicaSequencial/src/rtl/Register16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218319 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register16 " "Found entity 1: Register16" {  } { { "../../E-LogicaSequencial/src/rtl/Register16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register8-arch " "Found design unit 1: Register8-arch" {  } { { "../../E-LogicaSequencial/src/rtl/Register8.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218320 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register8 " "Found entity 1: Register8" {  } { { "../../E-LogicaSequencial/src/rtl/Register8.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram512-arch " "Found design unit 1: Ram512-arch" {  } { { "../../E-LogicaSequencial/src/rtl/Ram512.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218321 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram512 " "Found entity 1: Ram512" {  } { { "../../E-LogicaSequencial/src/rtl/Ram512.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram64-arch " "Found design unit 1: Ram64-arch" {  } { { "../../E-LogicaSequencial/src/rtl/Ram64.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218321 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram64 " "Found entity 1: Ram64" {  } { { "../../E-LogicaSequencial/src/rtl/Ram64.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram8-arch " "Found design unit 1: ram8-arch" {  } { { "../../E-LogicaSequencial/src/rtl/Ram8.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218322 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram8 " "Found entity 1: Ram8" {  } { { "../../E-LogicaSequencial/src/rtl/Ram8.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram4k-arch " "Found design unit 1: Ram4k-arch" {  } { { "../../E-LogicaSequencial/src/rtl/Ram4K.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218323 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram4K " "Found entity 1: Ram4K" {  } { { "../../E-LogicaSequencial/src/rtl/Ram4K.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-arch " "Found design unit 1: PC-arch" {  } { { "../../E-LogicaSequencial/src/rtl/PC.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/PC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218324 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../../E-LogicaSequencial/src/rtl/PC.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-arch " "Found design unit 1: FlipFlopD-arch" {  } { { "../../E-LogicaSequencial/src/rtl/FlipFlopD.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218324 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "../../E-LogicaSequencial/src/rtl/FlipFlopD.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryDigit-rtl " "Found design unit 1: BinaryDigit-rtl" {  } { { "../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218325 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryDigit " "Found entity 1: BinaryDigit" {  } { { "../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zerador16-rtl " "Found design unit 1: zerador16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218326 ""} { "Info" "ISGN_ENTITY_NAME" "1 zerador16 " "Found entity 1: zerador16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor16-rtl " "Found design unit 1: inversor16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218326 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor16 " "Found entity 1: inversor16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Inc16-rtl " "Found design unit 1: Inc16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218327 ""} { "Info" "ISGN_ENTITY_NAME" "1 Inc16 " "Found entity 1: Inc16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder-rtl " "Found design unit 1: HalfAdder-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218328 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-rtl " "Found design unit 1: FullAdder-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218329 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador16-rtl " "Found design unit 1: comparador16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218329 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador16 " "Found entity 1: comparador16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Found design unit 1: alu-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218330 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add16-rtl " "Found design unit 1: Add16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218331 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add16 " "Found entity 1: Add16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or16-arch " "Found design unit 1: Or16-arch" {  } { { "../../C-LogicaCombinacional/src/rtl/Or16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218331 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or16 " "Found entity 1: Or16" {  } { { "../../C-LogicaCombinacional/src/rtl/Or16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or8Way-arch " "Found design unit 1: Or8Way-arch" {  } { { "../../C-LogicaCombinacional/src/rtl/Or8Way.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218332 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or8Way " "Found entity 1: Or8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Or8Way.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Not16-arch " "Found design unit 1: Not16-arch" {  } { { "../../C-LogicaCombinacional/src/rtl/Not16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218333 ""} { "Info" "ISGN_ENTITY_NAME" "1 Not16 " "Found entity 1: Not16" {  } { { "../../C-LogicaCombinacional/src/rtl/Not16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nor8Way-arch " "Found design unit 1: Nor8Way-arch" {  } { { "../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218333 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nor8Way " "Found entity 1: Nor8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_z01-rtl " "Found design unit 1: nand_z01-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Nand.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218334 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_z01 " "Found entity 1: nand_z01" {  } { { "../../C-LogicaCombinacional/src/rtl/Nand.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16-arch " "Found design unit 1: Mux16-arch" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218334 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16 " "Found entity 1: Mux16" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8Way16-arch " "Found design unit 1: Mux8Way16-arch" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218335 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8Way16 " "Found entity 1: Mux8Way16" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8Way-arch " "Found design unit 1: Mux8Way-arch" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218335 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8Way " "Found entity 1: Mux8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4Way16-arch " "Found design unit 1: Mux4Way16-arch" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218336 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4Way16 " "Found entity 1: Mux4Way16" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4Way-arch " "Found design unit 1: Mux4Way-arch" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218336 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4Way " "Found entity 1: Mux4Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2Way-arch " "Found design unit 1: Mux2Way-arch" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218337 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2Way " "Found entity 1: Mux2Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218337 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../C-LogicaCombinacional/src/rtl/DMux8Way16.vhd " "Can't analyze file -- file ../../C-LogicaCombinacional/src/rtl/DMux8Way16.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1556848218338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux8Way-arch " "Found design unit 1: DMux8Way-arch" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218338 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux8Way " "Found entity 1: DMux8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux4Way-rtl " "Found design unit 1: DMux4Way-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218338 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux4Way " "Found entity 1: DMux4Way" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux2Way-rtl " "Found design unit 1: DMux2Way-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218339 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux2Way " "Found entity 1: DMux2Way" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BarrelShifter16-rtl " "Found design unit 1: BarrelShifter16-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218339 ""} { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter16 " "Found entity 1: BarrelShifter16" {  } { { "../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218339 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd " "Can't analyze file -- file ../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1556848218340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And16-arch " "Found design unit 1: And16-arch" {  } { { "../../C-LogicaCombinacional/src/rtl/And16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218340 ""} { "Info" "ISGN_ENTITY_NAME" "1 And16 " "Found entity 1: And16" {  } { { "../../C-LogicaCombinacional/src/rtl/And16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218340 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Computador " "Elaborating entity \"Computador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556848218404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:\\PLL_RTL:PLL_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:\\PLL_RTL:PLL_inst\"" {  } { { "../src/rtl/Computador.vhd" "\\PLL_RTL:PLL_inst" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848218414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_0002 PLL:\\PLL_RTL:PLL_inst\|PLL_0002:pll_inst " "Elaborating entity \"PLL_0002\" for hierarchy \"PLL:\\PLL_RTL:PLL_inst\|PLL_0002:pll_inst\"" {  } { { "../src/rtl/Dispositivos/PLL/PLL.vhd" "pll_inst" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848218416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL:\\PLL_RTL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL:\\PLL_RTL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "../src/rtl/Dispositivos/PLL/PLL/PLL_0002.v" "altera_pll_i" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL/PLL_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848218434 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556848218452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:\\PLL_RTL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL:\\PLL_RTL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "../src/rtl/Dispositivos/PLL/PLL/PLL_0002.v" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL/PLL_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848218459 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:\\PLL_RTL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL:\\PLL_RTL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 1.000000 MHz " "Parameter \"output_clock_frequency1\" = \"1.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218459 ""}  } { { "../src/rtl/Dispositivos/PLL/PLL/PLL_0002.v" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL/PLL_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556848218459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:MAIN_CPU " "Elaborating entity \"CPU\" for hierarchy \"CPU:MAIN_CPU\"" {  } { { "../src/rtl/Computador.vhd" "MAIN_CPU" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848218461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register16 CPU:MAIN_CPU\|Register16:S_register " "Elaborating entity \"Register16\" for hierarchy \"CPU:MAIN_CPU\|Register16:S_register\"" {  } { { "../src/rtl/CPU.vhd" "S_register" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/CPU.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848218469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register8 CPU:MAIN_CPU\|Register16:S_register\|Register8:Register1 " "Elaborating entity \"Register8\" for hierarchy \"CPU:MAIN_CPU\|Register16:S_register\|Register8:Register1\"" {  } { { "../../E-LogicaSequencial/src/rtl/Register16.vhd" "Register1" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848218472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryDigit CPU:MAIN_CPU\|Register16:S_register\|Register8:Register1\|BinaryDigit:out1 " "Elaborating entity \"BinaryDigit\" for hierarchy \"CPU:MAIN_CPU\|Register16:S_register\|Register8:Register1\|BinaryDigit:out1\"" {  } { { "../../E-LogicaSequencial/src/rtl/Register8.vhd" "out1" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848218474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2Way CPU:MAIN_CPU\|Register16:S_register\|Register8:Register1\|BinaryDigit:out1\|Mux2Way:mux " "Elaborating entity \"Mux2Way\" for hierarchy \"CPU:MAIN_CPU\|Register16:S_register\|Register8:Register1\|BinaryDigit:out1\|Mux2Way:mux\"" {  } { { "../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd" "mux" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848218476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlopD CPU:MAIN_CPU\|Register16:S_register\|Register8:Register1\|BinaryDigit:out1\|FlipFlopD:ffd " "Elaborating entity \"FlipFlopD\" for hierarchy \"CPU:MAIN_CPU\|Register16:S_register\|Register8:Register1\|BinaryDigit:out1\|FlipFlopD:ffd\"" {  } { { "../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd" "ffd" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848218478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16 CPU:MAIN_CPU\|Mux16:muxALUI " "Elaborating entity \"Mux16\" for hierarchy \"CPU:MAIN_CPU\|Mux16:muxALUI\"" {  } { { "../src/rtl/CPU.vhd" "muxALUI" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/CPU.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848218524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:MAIN_CPU\|ALU:ALUu " "Elaborating entity \"ALU\" for hierarchy \"CPU:MAIN_CPU\|ALU:ALUu\"" {  } { { "../src/rtl/CPU.vhd" "ALUu" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/CPU.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848218552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zerador16 CPU:MAIN_CPU\|ALU:ALUu\|zerador16:zerax " "Elaborating entity \"zerador16\" for hierarchy \"CPU:MAIN_CPU\|ALU:ALUu\|zerador16:zerax\"" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" "zerax" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848218559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor16 CPU:MAIN_CPU\|ALU:ALUu\|inversor16:invex " "Elaborating entity \"inversor16\" for hierarchy \"CPU:MAIN_CPU\|ALU:ALUu\|inversor16:invex\"" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" "invex" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848218562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add16 CPU:MAIN_CPU\|ALU:ALUu\|Add16:add " "Elaborating entity \"Add16\" for hierarchy \"CPU:MAIN_CPU\|ALU:ALUu\|Add16:add\"" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" "add" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848218564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder CPU:MAIN_CPU\|ALU:ALUu\|Add16:add\|FullAdder:adder0 " "Elaborating entity \"FullAdder\" for hierarchy \"CPU:MAIN_CPU\|ALU:ALUu\|Add16:add\|FullAdder:adder0\"" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" "adder0" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848218568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And16 CPU:MAIN_CPU\|ALU:ALUu\|And16:Aand " "Elaborating entity \"And16\" for hierarchy \"CPU:MAIN_CPU\|ALU:ALUu\|And16:Aand\"" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" "Aand" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848218576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador16 CPU:MAIN_CPU\|ALU:ALUu\|comparador16:comparator " "Elaborating entity \"comparador16\" for hierarchy \"CPU:MAIN_CPU\|ALU:ALUu\|comparador16:comparator\"" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" "comparator" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848218579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:MAIN_CPU\|PC:ProgramCounter " "Elaborating entity \"PC\" for hierarchy \"CPU:MAIN_CPU\|PC:ProgramCounter\"" {  } { { "../src/rtl/CPU.vhd" "ProgramCounter" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/CPU.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848218581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inc16 CPU:MAIN_CPU\|PC:ProgramCounter\|Inc16:inc " "Elaborating entity \"Inc16\" for hierarchy \"CPU:MAIN_CPU\|PC:ProgramCounter\|Inc16:inc\"" {  } { { "../../E-LogicaSequencial/src/rtl/PC.vhd" "inc" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/PC.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848218586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit CPU:MAIN_CPU\|ControlUnit:ControlUnitz " "Elaborating entity \"ControlUnit\" for hierarchy \"CPU:MAIN_CPU\|ControlUnit:ControlUnitz\"" {  } { { "../src/rtl/CPU.vhd" "ControlUnitz" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/CPU.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848218629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM32K ROM32K:ROM " "Elaborating entity \"ROM32K\" for hierarchy \"ROM32K:ROM\"" {  } { { "../src/rtl/Computador.vhd" "ROM" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848218631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM32K:ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM32K:ROM\|altsyncram:altsyncram_component\"" {  } { { "../src/rtl/Dispositivos/ROM/ROM32K.vhd" "altsyncram_component" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848218669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM32K:ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM32K:ROM\|altsyncram:altsyncram_component\"" {  } { { "../src/rtl/Dispositivos/ROM/ROM32K.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848218678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM32K:ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM32K:ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tmpROM.mif " "Parameter \"init_file\" = \"tmpROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16385 " "Parameter \"numwords_a\" = \"16385\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848218678 ""}  } { { "../src/rtl/Dispositivos/ROM/ROM32K.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556848218678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3i34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3i34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3i34 " "Found entity 1: altsyncram_3i34" {  } { { "db/altsyncram_3i34.tdf" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/altsyncram_3i34.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3i34 ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_3i34:auto_generated " "Elaborating entity \"altsyncram_3i34\" for hierarchy \"ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_3i34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848218711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3943.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3943.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3943 " "Found entity 1: altsyncram_3943" {  } { { "db/altsyncram_3943.tdf" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/altsyncram_3943.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3943 ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_3i34:auto_generated\|altsyncram_3943:altsyncram1 " "Elaborating entity \"altsyncram_3943\" for hierarchy \"ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_3i34:auto_generated\|altsyncram_3943:altsyncram1\"" {  } { { "db/altsyncram_3i34.tdf" "altsyncram1" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/altsyncram_3i34.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848218760 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_PADDING_MSB_HEAD" "tmpROM.mif 0 " "Width of data items in \"tmpROM.mif\" is smaller than the memory width. Padding data items with 0 on MSB to fit in memory. " {  } { { "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/tmpROM.mif" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/tmpROM.mif" 13 -1 0 } }  } 0 113016 "Width of data items in \"%1!s!\" is smaller than the memory width. Padding data items with %2!s! on MSB to fit in memory. " 0 0 "Analysis & Synthesis" 0 -1 1556848218766 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16385 16 /home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/tmpROM.mif " "Memory depth (16385) in the design file differs from memory depth (16) in the Memory Initialization File \"/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/tmpROM.mif\" -- setting initial value for remaining addresses to 0" {  } { { "../src/rtl/Dispositivos/ROM/ROM32K.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd" 59 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1556848218766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_3i34:auto_generated\|altsyncram_3943:altsyncram1\|decode_7la:decode4 " "Elaborating entity \"decode_7la\" for hierarchy \"ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_3i34:auto_generated\|altsyncram_3943:altsyncram1\|decode_7la:decode4\"" {  } { { "db/altsyncram_3943.tdf" "decode4" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/altsyncram_3943.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848218832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_3i34:auto_generated\|altsyncram_3943:altsyncram1\|decode_01a:rden_decode_a " "Elaborating entity \"decode_01a\" for hierarchy \"ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_3i34:auto_generated\|altsyncram_3943:altsyncram1\|decode_01a:rden_decode_a\"" {  } { { "db/altsyncram_3943.tdf" "rden_decode_a" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/altsyncram_3943.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848218864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8hb " "Found entity 1: mux_8hb" {  } { { "db/mux_8hb.tdf" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/mux_8hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848218895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848218895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8hb ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_3i34:auto_generated\|altsyncram_3943:altsyncram1\|mux_8hb:mux6 " "Elaborating entity \"mux_8hb\" for hierarchy \"ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_3i34:auto_generated\|altsyncram_3943:altsyncram1\|mux_8hb:mux6\"" {  } { { "db/altsyncram_3943.tdf" "mux6" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/altsyncram_3943.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848218895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_3i34:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_3i34:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_3i34.tdf" "mgl_prim2" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/altsyncram_3i34.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848219050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_3i34:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_3i34:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_3i34.tdf" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/altsyncram_3i34.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848219061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_3i34:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_3i34:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000000000 " "Parameter \"CVALUE\" = \"000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928768 " "Parameter \"NODE_NAME\" = \"1380928768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 16385 " "Parameter \"NUMWORDS\" = \"16385\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 18 " "Parameter \"WIDTH_WORD\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 15 " "Parameter \"WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219062 ""}  } { { "db/altsyncram_3i34.tdf" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/altsyncram_3i34.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556848219062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_3i34:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_3i34:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848219213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_3i34:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_3i34:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848219367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_3i34:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_3i34:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "/home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848219511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryIO MemoryIO:MEMORY_MAPED " "Elaborating entity \"MemoryIO\" for hierarchy \"MemoryIO:MEMORY_MAPED\"" {  } { { "../src/rtl/Computador.vhd" "MEMORY_MAPED" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848219566 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LCD_ON MemoryIO.vhd(25) " "VHDL Signal Declaration warning at MemoryIO.vhd(25): used explicit default value for signal \"LCD_ON\" because signal was never assigned a value" {  } { { "../src/rtl/MemoryIO.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/MemoryIO.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1556848219567 "|Computador|MemoryIO:MEMORY_MAPED"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dmuxOut_3 MemoryIO.vhd(96) " "Verilog HDL or VHDL warning at MemoryIO.vhd(96): object \"dmuxOut_3\" assigned a value but never read" {  } { { "../src/rtl/MemoryIO.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/MemoryIO.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556848219567 "|Computador|MemoryIO:MEMORY_MAPED"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMux4Way MemoryIO:MEMORY_MAPED\|DMux4Way:dmux " "Elaborating entity \"DMux4Way\" for hierarchy \"MemoryIO:MEMORY_MAPED\|DMux4Way:dmux\"" {  } { { "../src/rtl/MemoryIO.vhd" "dmux" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/MemoryIO.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848219572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM16K MemoryIO:MEMORY_MAPED\|RAM16K:ram " "Elaborating entity \"RAM16K\" for hierarchy \"MemoryIO:MEMORY_MAPED\|RAM16K:ram\"" {  } { { "../src/rtl/MemoryIO.vhd" "ram" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/MemoryIO.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848219574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoryIO:MEMORY_MAPED\|RAM16K:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemoryIO:MEMORY_MAPED\|RAM16K:ram\|altsyncram:altsyncram_component\"" {  } { { "../src/rtl/Dispositivos/RAM/RAM16K.vhd" "altsyncram_component" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848219581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryIO:MEMORY_MAPED\|RAM16K:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemoryIO:MEMORY_MAPED\|RAM16K:ram\|altsyncram:altsyncram_component\"" {  } { { "../src/rtl/Dispositivos/RAM/RAM16K.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848219588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryIO:MEMORY_MAPED\|RAM16K:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemoryIO:MEMORY_MAPED\|RAM16K:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tmpRAM.mif " "Parameter \"init_file\" = \"tmpRAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848219589 ""}  } { { "../src/rtl/Dispositivos/RAM/RAM16K.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556848219589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fn14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fn14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fn14 " "Found entity 1: altsyncram_fn14" {  } { { "db/altsyncram_fn14.tdf" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/altsyncram_fn14.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848219626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848219626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fn14 MemoryIO:MEMORY_MAPED\|RAM16K:ram\|altsyncram:altsyncram_component\|altsyncram_fn14:auto_generated " "Elaborating entity \"altsyncram_fn14\" for hierarchy \"MemoryIO:MEMORY_MAPED\|RAM16K:ram\|altsyncram:altsyncram_component\|altsyncram_fn14:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848219626 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/tmpRAM.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/tmpRAM.mif -- setting all initial values to 0" {  } { { "../src/rtl/Dispositivos/RAM/RAM16K.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd" 62 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1556848219630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848219680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848219680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la MemoryIO:MEMORY_MAPED\|RAM16K:ram\|altsyncram:altsyncram_component\|altsyncram_fn14:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"MemoryIO:MEMORY_MAPED\|RAM16K:ram\|altsyncram:altsyncram_component\|altsyncram_fn14:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_fn14.tdf" "decode3" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/altsyncram_fn14.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848219681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/decode_u0a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848219711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848219711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a MemoryIO:MEMORY_MAPED\|RAM16K:ram\|altsyncram:altsyncram_component\|altsyncram_fn14:auto_generated\|decode_u0a:rden_decode " "Elaborating entity \"decode_u0a\" for hierarchy \"MemoryIO:MEMORY_MAPED\|RAM16K:ram\|altsyncram:altsyncram_component\|altsyncram_fn14:auto_generated\|decode_u0a:rden_decode\"" {  } { { "db/altsyncram_fn14.tdf" "rden_decode" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/altsyncram_fn14.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848219712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4hb " "Found entity 1: mux_4hb" {  } { { "db/mux_4hb.tdf" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/mux_4hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848219747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848219747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4hb MemoryIO:MEMORY_MAPED\|RAM16K:ram\|altsyncram:altsyncram_component\|altsyncram_fn14:auto_generated\|mux_4hb:mux2 " "Elaborating entity \"mux_4hb\" for hierarchy \"MemoryIO:MEMORY_MAPED\|RAM16K:ram\|altsyncram:altsyncram_component\|altsyncram_fn14:auto_generated\|mux_4hb:mux2\"" {  } { { "db/altsyncram_fn14.tdf" "mux2" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/altsyncram_fn14.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848219747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Screen MemoryIO:MEMORY_MAPED\|Screen:scr " "Elaborating entity \"Screen\" for hierarchy \"MemoryIO:MEMORY_MAPED\|Screen:scr\"" {  } { { "../src/rtl/MemoryIO.vhd" "scr" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/MemoryIO.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848219753 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_wfull Screen.vhd(88) " "Verilog HDL or VHDL warning at Screen.vhd(88): object \"fifo_wfull\" assigned a value but never read" {  } { { "../src/rtl/Dispositivos/Screen/Screen.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556848219754 "|Computador|MemoryIO:MEMORY_MAPED|Screen:scr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ILI9341 MemoryIO:MEMORY_MAPED\|Screen:scr\|ILI9341:LCD " "Elaborating entity \"ILI9341\" for hierarchy \"MemoryIO:MEMORY_MAPED\|Screen:scr\|ILI9341:LCD\"" {  } { { "../src/rtl/Dispositivos/Screen/Screen.vhd" "LCD" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848219770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO16x4096 MemoryIO:MEMORY_MAPED\|Screen:scr\|FIFO16x4096:FIFO16x4096_inst " "Elaborating entity \"FIFO16x4096\" for hierarchy \"MemoryIO:MEMORY_MAPED\|Screen:scr\|FIFO16x4096:FIFO16x4096_inst\"" {  } { { "../src/rtl/Dispositivos/Screen/Screen.vhd" "FIFO16x4096_inst" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848219809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo MemoryIO:MEMORY_MAPED\|Screen:scr\|FIFO16x4096:FIFO16x4096_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"MemoryIO:MEMORY_MAPED\|Screen:scr\|FIFO16x4096:FIFO16x4096_inst\|dcfifo:dcfifo_component\"" {  } { { "../src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd" "dcfifo_component" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848220018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryIO:MEMORY_MAPED\|Screen:scr\|FIFO16x4096:FIFO16x4096_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"MemoryIO:MEMORY_MAPED\|Screen:scr\|FIFO16x4096:FIFO16x4096_inst\|dcfifo:dcfifo_component\"" {  } { { "../src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848220024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryIO:MEMORY_MAPED\|Screen:scr\|FIFO16x4096:FIFO16x4096_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"MemoryIO:MEMORY_MAPED\|Screen:scr\|FIFO16x4096:FIFO16x4096_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848220024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848220024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848220024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848220024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848220024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848220024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848220024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848220024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848220024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848220024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848220024 ""}  } { { "../src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556848220024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_qol1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_qol1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_qol1 " "Found entity 1: dcfifo_qol1" {  } { { "db/dcfifo_qol1.tdf" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/dcfifo_qol1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848220058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848220058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_qol1 MemoryIO:MEMORY_MAPED\|Screen:scr\|FIFO16x4096:FIFO16x4096_inst\|dcfifo:dcfifo_component\|dcfifo_qol1:auto_generated " "Elaborating entity \"dcfifo_qol1\" for hierarchy \"MemoryIO:MEMORY_MAPED\|Screen:scr\|FIFO16x4096:FIFO16x4096_inst\|dcfifo:dcfifo_component\|dcfifo_qol1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848220058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_oh6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_oh6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_oh6 " "Found entity 1: a_graycounter_oh6" {  } { { "db/a_graycounter_oh6.tdf" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/a_graycounter_oh6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848220090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848220090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_oh6 MemoryIO:MEMORY_MAPED\|Screen:scr\|FIFO16x4096:FIFO16x4096_inst\|dcfifo:dcfifo_component\|dcfifo_qol1:auto_generated\|a_graycounter_oh6:rdptr_g1p " "Elaborating entity \"a_graycounter_oh6\" for hierarchy \"MemoryIO:MEMORY_MAPED\|Screen:scr\|FIFO16x4096:FIFO16x4096_inst\|dcfifo:dcfifo_component\|dcfifo_qol1:auto_generated\|a_graycounter_oh6:rdptr_g1p\"" {  } { { "db/dcfifo_qol1.tdf" "rdptr_g1p" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/dcfifo_qol1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848220091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_kvb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_kvb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_kvb " "Found entity 1: a_graycounter_kvb" {  } { { "db/a_graycounter_kvb.tdf" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/a_graycounter_kvb.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848220123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848220123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_kvb MemoryIO:MEMORY_MAPED\|Screen:scr\|FIFO16x4096:FIFO16x4096_inst\|dcfifo:dcfifo_component\|dcfifo_qol1:auto_generated\|a_graycounter_kvb:wrptr_g1p " "Elaborating entity \"a_graycounter_kvb\" for hierarchy \"MemoryIO:MEMORY_MAPED\|Screen:scr\|FIFO16x4096:FIFO16x4096_inst\|dcfifo:dcfifo_component\|dcfifo_qol1:auto_generated\|a_graycounter_kvb:wrptr_g1p\"" {  } { { "db/dcfifo_qol1.tdf" "wrptr_g1p" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/dcfifo_qol1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848220124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4la1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4la1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4la1 " "Found entity 1: altsyncram_4la1" {  } { { "db/altsyncram_4la1.tdf" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/altsyncram_4la1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848220164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848220164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4la1 MemoryIO:MEMORY_MAPED\|Screen:scr\|FIFO16x4096:FIFO16x4096_inst\|dcfifo:dcfifo_component\|dcfifo_qol1:auto_generated\|altsyncram_4la1:fifo_ram " "Elaborating entity \"altsyncram_4la1\" for hierarchy \"MemoryIO:MEMORY_MAPED\|Screen:scr\|FIFO16x4096:FIFO16x4096_inst\|dcfifo:dcfifo_component\|dcfifo_qol1:auto_generated\|altsyncram_4la1:fifo_ram\"" {  } { { "db/dcfifo_qol1.tdf" "fifo_ram" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/dcfifo_qol1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848220164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sal " "Found entity 1: alt_synch_pipe_sal" {  } { { "db/alt_synch_pipe_sal.tdf" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/alt_synch_pipe_sal.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848220183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848220183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sal MemoryIO:MEMORY_MAPED\|Screen:scr\|FIFO16x4096:FIFO16x4096_inst\|dcfifo:dcfifo_component\|dcfifo_qol1:auto_generated\|alt_synch_pipe_sal:rs_dgwp " "Elaborating entity \"alt_synch_pipe_sal\" for hierarchy \"MemoryIO:MEMORY_MAPED\|Screen:scr\|FIFO16x4096:FIFO16x4096_inst\|dcfifo:dcfifo_component\|dcfifo_qol1:auto_generated\|alt_synch_pipe_sal:rs_dgwp\"" {  } { { "db/dcfifo_qol1.tdf" "rs_dgwp" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/dcfifo_qol1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848220183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_d09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_d09 " "Found entity 1: dffpipe_d09" {  } { { "db/dffpipe_d09.tdf" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/dffpipe_d09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848220188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848220188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_d09 MemoryIO:MEMORY_MAPED\|Screen:scr\|FIFO16x4096:FIFO16x4096_inst\|dcfifo:dcfifo_component\|dcfifo_qol1:auto_generated\|alt_synch_pipe_sal:rs_dgwp\|dffpipe_d09:dffpipe12 " "Elaborating entity \"dffpipe_d09\" for hierarchy \"MemoryIO:MEMORY_MAPED\|Screen:scr\|FIFO16x4096:FIFO16x4096_inst\|dcfifo:dcfifo_component\|dcfifo_qol1:auto_generated\|alt_synch_pipe_sal:rs_dgwp\|dffpipe_d09:dffpipe12\"" {  } { { "db/alt_synch_pipe_sal.tdf" "dffpipe12" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/alt_synch_pipe_sal.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848220188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tal " "Found entity 1: alt_synch_pipe_tal" {  } { { "db/alt_synch_pipe_tal.tdf" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/alt_synch_pipe_tal.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848220193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848220193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tal MemoryIO:MEMORY_MAPED\|Screen:scr\|FIFO16x4096:FIFO16x4096_inst\|dcfifo:dcfifo_component\|dcfifo_qol1:auto_generated\|alt_synch_pipe_tal:ws_dgrp " "Elaborating entity \"alt_synch_pipe_tal\" for hierarchy \"MemoryIO:MEMORY_MAPED\|Screen:scr\|FIFO16x4096:FIFO16x4096_inst\|dcfifo:dcfifo_component\|dcfifo_qol1:auto_generated\|alt_synch_pipe_tal:ws_dgrp\"" {  } { { "db/dcfifo_qol1.tdf" "ws_dgrp" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/dcfifo_qol1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848220194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_e09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_e09 " "Found entity 1: dffpipe_e09" {  } { { "db/dffpipe_e09.tdf" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/dffpipe_e09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848220198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848220198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_e09 MemoryIO:MEMORY_MAPED\|Screen:scr\|FIFO16x4096:FIFO16x4096_inst\|dcfifo:dcfifo_component\|dcfifo_qol1:auto_generated\|alt_synch_pipe_tal:ws_dgrp\|dffpipe_e09:dffpipe15 " "Elaborating entity \"dffpipe_e09\" for hierarchy \"MemoryIO:MEMORY_MAPED\|Screen:scr\|FIFO16x4096:FIFO16x4096_inst\|dcfifo:dcfifo_component\|dcfifo_qol1:auto_generated\|alt_synch_pipe_tal:ws_dgrp\|dffpipe_e09:dffpipe15\"" {  } { { "db/alt_synch_pipe_tal.tdf" "dffpipe15" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/alt_synch_pipe_tal.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848220198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c06 " "Found entity 1: cmpr_c06" {  } { { "db/cmpr_c06.tdf" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/cmpr_c06.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848220231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848220231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c06 MemoryIO:MEMORY_MAPED\|Screen:scr\|FIFO16x4096:FIFO16x4096_inst\|dcfifo:dcfifo_component\|dcfifo_qol1:auto_generated\|cmpr_c06:rdempty_eq_comp " "Elaborating entity \"cmpr_c06\" for hierarchy \"MemoryIO:MEMORY_MAPED\|Screen:scr\|FIFO16x4096:FIFO16x4096_inst\|dcfifo:dcfifo_component\|dcfifo_qol1:auto_generated\|cmpr_c06:rdempty_eq_comp\"" {  } { { "db/dcfifo_qol1.tdf" "rdempty_eq_comp" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/dcfifo_qol1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848220231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4Way16 MemoryIO:MEMORY_MAPED\|Mux4Way16:mux " "Elaborating entity \"Mux4Way16\" for hierarchy \"MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\"" {  } { { "../src/rtl/MemoryIO.vhd" "mux" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/MemoryIO.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848220262 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] Mux4Way16.vhd(16) " "Inferred latch for \"q\[0\]\" at Mux4Way16.vhd(16)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848220263 "|Computador|MemoryIO:MEMORY_MAPED|Mux4Way16:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] Mux4Way16.vhd(16) " "Inferred latch for \"q\[1\]\" at Mux4Way16.vhd(16)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848220263 "|Computador|MemoryIO:MEMORY_MAPED|Mux4Way16:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] Mux4Way16.vhd(16) " "Inferred latch for \"q\[2\]\" at Mux4Way16.vhd(16)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848220263 "|Computador|MemoryIO:MEMORY_MAPED|Mux4Way16:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] Mux4Way16.vhd(16) " "Inferred latch for \"q\[3\]\" at Mux4Way16.vhd(16)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848220263 "|Computador|MemoryIO:MEMORY_MAPED|Mux4Way16:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] Mux4Way16.vhd(16) " "Inferred latch for \"q\[4\]\" at Mux4Way16.vhd(16)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848220263 "|Computador|MemoryIO:MEMORY_MAPED|Mux4Way16:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] Mux4Way16.vhd(16) " "Inferred latch for \"q\[5\]\" at Mux4Way16.vhd(16)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848220263 "|Computador|MemoryIO:MEMORY_MAPED|Mux4Way16:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] Mux4Way16.vhd(16) " "Inferred latch for \"q\[6\]\" at Mux4Way16.vhd(16)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848220263 "|Computador|MemoryIO:MEMORY_MAPED|Mux4Way16:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] Mux4Way16.vhd(16) " "Inferred latch for \"q\[7\]\" at Mux4Way16.vhd(16)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848220263 "|Computador|MemoryIO:MEMORY_MAPED|Mux4Way16:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] Mux4Way16.vhd(16) " "Inferred latch for \"q\[8\]\" at Mux4Way16.vhd(16)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848220263 "|Computador|MemoryIO:MEMORY_MAPED|Mux4Way16:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] Mux4Way16.vhd(16) " "Inferred latch for \"q\[9\]\" at Mux4Way16.vhd(16)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848220263 "|Computador|MemoryIO:MEMORY_MAPED|Mux4Way16:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] Mux4Way16.vhd(16) " "Inferred latch for \"q\[10\]\" at Mux4Way16.vhd(16)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848220263 "|Computador|MemoryIO:MEMORY_MAPED|Mux4Way16:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] Mux4Way16.vhd(16) " "Inferred latch for \"q\[11\]\" at Mux4Way16.vhd(16)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848220263 "|Computador|MemoryIO:MEMORY_MAPED|Mux4Way16:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] Mux4Way16.vhd(16) " "Inferred latch for \"q\[12\]\" at Mux4Way16.vhd(16)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848220263 "|Computador|MemoryIO:MEMORY_MAPED|Mux4Way16:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] Mux4Way16.vhd(16) " "Inferred latch for \"q\[13\]\" at Mux4Way16.vhd(16)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848220263 "|Computador|MemoryIO:MEMORY_MAPED|Mux4Way16:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] Mux4Way16.vhd(16) " "Inferred latch for \"q\[14\]\" at Mux4Way16.vhd(16)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848220264 "|Computador|MemoryIO:MEMORY_MAPED|Mux4Way16:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] Mux4Way16.vhd(16) " "Inferred latch for \"q\[15\]\" at Mux4Way16.vhd(16)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848220264 "|Computador|MemoryIO:MEMORY_MAPED|Mux4Way16:mux"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1556848220579 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.05.02.22:50:24 Progress: Loading sld81ef7864/alt_sld_fab_wrapper_hw.tcl " "2019.05.02.22:50:24 Progress: Loading sld81ef7864/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848224661 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848226880 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848227029 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848228053 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848228232 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848228421 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848228627 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848228630 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848228631 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1556848233720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld81ef7864/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld81ef7864/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld81ef7864/alt_sld_fab.v" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/ip/sld81ef7864/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848233985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848233985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848234092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848234092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848234093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848234093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848234187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848234187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848234300 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848234300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848234300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848234394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848234394 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryIO:MEMORY_MAPED\|Screen:scr\|FIFO16x4096:FIFO16x4096_inst\|dcfifo:dcfifo_component\|dcfifo_qol1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[0\] " "Synthesized away node \"MemoryIO:MEMORY_MAPED\|Screen:scr\|FIFO16x4096:FIFO16x4096_inst\|dcfifo:dcfifo_component\|dcfifo_qol1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/altsyncram_4la1.tdf" 40 2 0 } } { "db/dcfifo_qol1.tdf" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/dcfifo_qol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd" 97 0 0 } } { "../src/rtl/Dispositivos/Screen/Screen.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd" 118 0 0 } } { "../src/rtl/MemoryIO.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/MemoryIO.vhd" 115 0 0 } } { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556848235376 "|Computador|MemoryIO:MEMORY_MAPED|Screen:scr|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryIO:MEMORY_MAPED\|Screen:scr\|FIFO16x4096:FIFO16x4096_inst\|dcfifo:dcfifo_component\|dcfifo_qol1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[1\] " "Synthesized away node \"MemoryIO:MEMORY_MAPED\|Screen:scr\|FIFO16x4096:FIFO16x4096_inst\|dcfifo:dcfifo_component\|dcfifo_qol1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/altsyncram_4la1.tdf" 72 2 0 } } { "db/dcfifo_qol1.tdf" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/dcfifo_qol1.tdf" 50 2 0 } } { "dcfifo.tdf" "" { Text "/home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd" 97 0 0 } } { "../src/rtl/Dispositivos/Screen/Screen.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd" 118 0 0 } } { "../src/rtl/MemoryIO.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/MemoryIO.vhd" 115 0 0 } } { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556848235376 "|Computador|MemoryIO:MEMORY_MAPED|Screen:scr|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1556848235376 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1556848235376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\|q\[0\] " "LATCH primitive \"MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\|q\[0\]\" is permanently enabled" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556848235716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\|q\[1\] " "LATCH primitive \"MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\|q\[1\]\" is permanently enabled" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556848235716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\|q\[2\] " "LATCH primitive \"MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\|q\[2\]\" is permanently enabled" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556848235716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\|q\[3\] " "LATCH primitive \"MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\|q\[3\]\" is permanently enabled" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556848235716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\|q\[4\] " "LATCH primitive \"MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\|q\[4\]\" is permanently enabled" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556848235716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\|q\[5\] " "LATCH primitive \"MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\|q\[5\]\" is permanently enabled" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556848235716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\|q\[6\] " "LATCH primitive \"MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\|q\[6\]\" is permanently enabled" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556848235716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\|q\[7\] " "LATCH primitive \"MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\|q\[7\]\" is permanently enabled" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556848235716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\|q\[8\] " "LATCH primitive \"MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\|q\[8\]\" is permanently enabled" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556848235716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\|q\[9\] " "LATCH primitive \"MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\|q\[9\]\" is permanently enabled" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556848235716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\|q\[10\] " "LATCH primitive \"MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\|q\[10\]\" is permanently enabled" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556848235716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\|q\[11\] " "LATCH primitive \"MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\|q\[11\]\" is permanently enabled" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556848235716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\|q\[12\] " "LATCH primitive \"MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\|q\[12\]\" is permanently enabled" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556848235716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\|q\[13\] " "LATCH primitive \"MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\|q\[13\]\" is permanently enabled" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556848235716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\|q\[14\] " "LATCH primitive \"MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\|q\[14\]\" is permanently enabled" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556848235716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\|q\[15\] " "LATCH primitive \"MemoryIO:MEMORY_MAPED\|Mux4Way16:mux\|q\[15\]\" is permanently enabled" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556848235716 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MemoryIO:MEMORY_MAPED\|Screen:scr\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MemoryIO:MEMORY_MAPED\|Screen:scr\|Div0\"" {  } { { "../src/rtl/Dispositivos/Screen/Screen.vhd" "Div0" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd" 193 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556848235986 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MemoryIO:MEMORY_MAPED\|Screen:scr\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MemoryIO:MEMORY_MAPED\|Screen:scr\|Mod0\"" {  } { { "../src/rtl/Dispositivos/Screen/Screen.vhd" "Mod0" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd" 192 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556848235986 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1556848235986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryIO:MEMORY_MAPED\|Screen:scr\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"MemoryIO:MEMORY_MAPED\|Screen:scr\|lpm_divide:Div0\"" {  } { { "../src/rtl/Dispositivos/Screen/Screen.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd" 193 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848236015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryIO:MEMORY_MAPED\|Screen:scr\|lpm_divide:Div0 " "Instantiated megafunction \"MemoryIO:MEMORY_MAPED\|Screen:scr\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848236015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848236015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848236015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848236015 ""}  } { { "../src/rtl/Dispositivos/Screen/Screen.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd" 193 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556848236015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jbm " "Found entity 1: lpm_divide_jbm" {  } { { "db/lpm_divide_jbm.tdf" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/lpm_divide_jbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848236046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848236046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848236050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848236050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/alt_u_div_ove.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848236060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848236060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryIO:MEMORY_MAPED\|Screen:scr\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"MemoryIO:MEMORY_MAPED\|Screen:scr\|lpm_divide:Mod0\"" {  } { { "../src/rtl/Dispositivos/Screen/Screen.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd" 192 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848236080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryIO:MEMORY_MAPED\|Screen:scr\|lpm_divide:Mod0 " "Instantiated megafunction \"MemoryIO:MEMORY_MAPED\|Screen:scr\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848236080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848236080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848236080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556848236080 ""}  } { { "../src/rtl/Dispositivos/Screen/Screen.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd" 192 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556848236080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/lpm_divide_65m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848236109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848236109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848236114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848236114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556848236127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848236127 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1556848236433 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[0\]\" and its non-tri-state driver." {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1556848236443 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[1\]\" and its non-tri-state driver." {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1556848236443 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[2\]\" and its non-tri-state driver." {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1556848236443 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[3\]\" and its non-tri-state driver." {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1556848236443 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[4\]\" and its non-tri-state driver." {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1556848236443 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[5\]\" and its non-tri-state driver." {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1556848236443 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[6\]\" and its non-tri-state driver." {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1556848236443 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[7\]\" and its non-tri-state driver." {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1556848236443 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[8\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[8\]\" and its non-tri-state driver." {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1556848236443 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[9\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[9\]\" and its non-tri-state driver." {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1556848236443 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[10\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[10\]\" and its non-tri-state driver." {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1556848236443 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[11\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[11\]\" and its non-tri-state driver." {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1556848236443 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[12\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[12\]\" and its non-tri-state driver." {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1556848236443 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[13\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[13\]\" and its non-tri-state driver." {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1556848236443 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[14\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[14\]\" and its non-tri-state driver." {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1556848236443 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[15\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[15\]\" and its non-tri-state driver." {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1556848236443 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1556848236443 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_D\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_D\[0\]\" is moved to its source" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1556848236446 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_D\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_D\[1\]\" is moved to its source" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1556848236446 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_D\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_D\[2\]\" is moved to its source" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1556848236446 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_D\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_D\[3\]\" is moved to its source" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1556848236446 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_D\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_D\[4\]\" is moved to its source" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1556848236446 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_D\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_D\[5\]\" is moved to its source" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1556848236446 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_D\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_D\[6\]\" is moved to its source" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1556848236446 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_D\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_D\[7\]\" is moved to its source" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1556848236446 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_D\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_D\[8\]\" is moved to its source" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1556848236446 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_D\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_D\[9\]\" is moved to its source" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1556848236446 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_D\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_D\[10\]\" is moved to its source" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1556848236446 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_D\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_D\[11\]\" is moved to its source" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1556848236446 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_D\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_D\[12\]\" is moved to its source" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1556848236446 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_D\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_D\[13\]\" is moved to its source" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1556848236446 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_D\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_D\[14\]\" is moved to its source" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1556848236446 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_D\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_D\[15\]\" is moved to its source" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1556848236446 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1556848236446 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[0\]~synth " "Node \"LCD_D\[0\]~synth\"" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556848237520 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[1\]~synth " "Node \"LCD_D\[1\]~synth\"" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556848237520 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[2\]~synth " "Node \"LCD_D\[2\]~synth\"" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556848237520 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[3\]~synth " "Node \"LCD_D\[3\]~synth\"" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556848237520 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[4\]~synth " "Node \"LCD_D\[4\]~synth\"" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556848237520 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[5\]~synth " "Node \"LCD_D\[5\]~synth\"" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556848237520 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[6\]~synth " "Node \"LCD_D\[6\]~synth\"" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556848237520 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[7\]~synth " "Node \"LCD_D\[7\]~synth\"" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556848237520 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[8\]~synth " "Node \"LCD_D\[8\]~synth\"" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556848237520 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[9\]~synth " "Node \"LCD_D\[9\]~synth\"" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556848237520 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[10\]~synth " "Node \"LCD_D\[10\]~synth\"" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556848237520 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[11\]~synth " "Node \"LCD_D\[11\]~synth\"" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556848237520 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[12\]~synth " "Node \"LCD_D\[12\]~synth\"" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556848237520 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[13\]~synth " "Node \"LCD_D\[13\]~synth\"" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556848237520 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[14\]~synth " "Node \"LCD_D\[14\]~synth\"" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556848237520 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[15\]~synth " "Node \"LCD_D\[15\]~synth\"" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556848237520 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556848237520 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RD_N VCC " "Pin \"LCD_RD_N\" is stuck at VCC" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556848237520 "|Computador|LCD_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556848237520 "|Computador|LCD_ON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556848237520 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848237635 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556848239393 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "15 0 2 0 0 " "Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556848240753 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556848240753 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1441 " "Implemented 1441 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556848240934 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556848240934 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1556848240934 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1274 " "Implemented 1274 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556848240934 ""} { "Info" "ICUT_CUT_TM_RAMS" "116 " "Implemented 116 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1556848240934 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1556848240934 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556848240934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1144 " "Peak virtual memory: 1144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556848240956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  2 22:50:40 2019 " "Processing ended: Thu May  2 22:50:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556848240956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556848240956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556848240956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556848240956 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1556848241657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556848241659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  2 22:50:41 2019 " "Processing started: Thu May  2 22:50:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556848241659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1556848241659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_CV_Default -c DE0_CV_Default " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_CV_Default -c DE0_CV_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1556848241659 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1556848241689 ""}
{ "Info" "0" "" "Project  = DE0_CV_Default" {  } {  } 0 0 "Project  = DE0_CV_Default" 0 0 "Fitter" 0 0 1556848241689 ""}
{ "Info" "0" "" "Revision = DE0_CV_Default" {  } {  } 0 0 "Revision = DE0_CV_Default" 0 0 "Fitter" 0 0 1556848241690 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1556848241830 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1556848241830 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_CV_Default 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"DE0_CV_Default\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1556848241842 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556848241878 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556848241878 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1556848242182 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1556848242200 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1556848242338 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1556848242339 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1556848242400 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1556848246549 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL:\\PLL_RTL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 362 global CLKCTRL_G2 " "PLL:\\PLL_RTL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 362 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1556848246643 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL:\\PLL_RTL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 172 global CLKCTRL_G6 " "PLL:\\PLL_RTL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 172 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1556848246643 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1556848246643 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556848246644 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_qol1 " "Entity dcfifo_qol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556848247669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556848247669 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556848247669 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556848247669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556848247669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556848247669 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556848247669 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1556848247669 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_CV_Default.sdc " "Reading SDC File: 'DE0_CV_Default.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1556848247679 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE0_CV_Default.sdc 5 CLOCK2_50 port " "Ignored filter at DE0_CV_Default.sdc(5): CLOCK2_50 could not be matched with a port" {  } { { "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556848247679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE0_CV_Default.sdc 5 Argument <targets> is an empty collection " "Ignored create_clock at DE0_CV_Default.sdc(5): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556848247680 ""}  } { { "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556848247680 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE0_CV_Default.sdc 6 CLOCK3_50 port " "Ignored filter at DE0_CV_Default.sdc(6): CLOCK3_50 could not be matched with a port" {  } { { "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556848247680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE0_CV_Default.sdc 6 Argument <targets> is an empty collection " "Ignored create_clock at DE0_CV_Default.sdc(6): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556848247680 ""}  } { { "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556848247680 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE0_CV_Default.sdc 8 CLOCK4_50 port " "Ignored filter at DE0_CV_Default.sdc(8): CLOCK4_50 could not be matched with a port" {  } { { "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556848247680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE0_CV_Default.sdc 8 Argument <targets> is an empty collection " "Ignored create_clock at DE0_CV_Default.sdc(8): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556848247680 ""}  } { { "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556848247680 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1556848247681 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1556848247681 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 300 -duty_cycle 50.00 -name \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 300 -duty_cycle 50.00 -name \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1556848247681 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1556848247681 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1556848247681 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556848247688 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556848247688 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556848247688 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556848247688 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1556848247688 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1556848247696 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1556848247697 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556848247697 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556848247697 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556848247697 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556848247697 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "1000.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556848247697 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556848247697 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556848247697 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1556848247697 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1556848247758 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556848247760 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556848247765 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1556848247769 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1556848247769 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1556848247771 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1556848247947 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1556848247949 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1556848247949 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1556848248031 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1556848248323 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1556848248502 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1556848248505 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1556848248623 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1556848248624 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1556848248807 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1556848248810 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1556848248928 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1556848249494 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1556848249566 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1556848249572 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1556848249572 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1556848249573 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1556848249766 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1556848249768 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1556848249768 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[0\] " "Node \"SD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[1\] " "Node \"SD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[2\] " "Node \"SD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[3\] " "Node \"SD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556848249852 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1556848249852 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556848249853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1556848252277 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1556848252681 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556848256822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1556848262856 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1556848266644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556848266644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1556848268001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X11_Y11 X21_Y22 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22" {  } { { "loc" "" { Generic "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22"} { { 12 { 0 ""} 11 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1556848276293 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1556848276293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556848284161 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.58 " "Total time spent on timing analysis during the Fitter is 4.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1556848286258 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556848286315 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556848288176 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556848288177 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556848289965 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556848294458 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1556848294647 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[0\] a permanently enabled " "Pin LCD_D\[0\] has a permanently enabled output enable" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/borg/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { LCD_D[0] } } } { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_D\[0\]" } } } } { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556848294656 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[1\] a permanently enabled " "Pin LCD_D\[1\] has a permanently enabled output enable" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/borg/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { LCD_D[1] } } } { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_D\[1\]" } } } } { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556848294656 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[2\] a permanently enabled " "Pin LCD_D\[2\] has a permanently enabled output enable" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/borg/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { LCD_D[2] } } } { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_D\[2\]" } } } } { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556848294656 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[3\] a permanently enabled " "Pin LCD_D\[3\] has a permanently enabled output enable" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/borg/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { LCD_D[3] } } } { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_D\[3\]" } } } } { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556848294656 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[4\] a permanently enabled " "Pin LCD_D\[4\] has a permanently enabled output enable" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/borg/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { LCD_D[4] } } } { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_D\[4\]" } } } } { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556848294656 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[5\] a permanently enabled " "Pin LCD_D\[5\] has a permanently enabled output enable" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/borg/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { LCD_D[5] } } } { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_D\[5\]" } } } } { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556848294656 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[6\] a permanently enabled " "Pin LCD_D\[6\] has a permanently enabled output enable" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/borg/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { LCD_D[6] } } } { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_D\[6\]" } } } } { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556848294656 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[7\] a permanently enabled " "Pin LCD_D\[7\] has a permanently enabled output enable" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/borg/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { LCD_D[7] } } } { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_D\[7\]" } } } } { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556848294656 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[8\] a permanently enabled " "Pin LCD_D\[8\] has a permanently enabled output enable" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/borg/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { LCD_D[8] } } } { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_D\[8\]" } } } } { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556848294656 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[9\] a permanently enabled " "Pin LCD_D\[9\] has a permanently enabled output enable" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/borg/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { LCD_D[9] } } } { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_D\[9\]" } } } } { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556848294656 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[10\] a permanently enabled " "Pin LCD_D\[10\] has a permanently enabled output enable" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/borg/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { LCD_D[10] } } } { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_D\[10\]" } } } } { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556848294656 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[11\] a permanently enabled " "Pin LCD_D\[11\] has a permanently enabled output enable" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/borg/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { LCD_D[11] } } } { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_D\[11\]" } } } } { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556848294656 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[12\] a permanently enabled " "Pin LCD_D\[12\] has a permanently enabled output enable" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/borg/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { LCD_D[12] } } } { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_D\[12\]" } } } } { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556848294656 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[13\] a permanently enabled " "Pin LCD_D\[13\] has a permanently enabled output enable" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/borg/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { LCD_D[13] } } } { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_D\[13\]" } } } } { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556848294656 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[14\] a permanently enabled " "Pin LCD_D\[14\] has a permanently enabled output enable" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/borg/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { LCD_D[14] } } } { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_D\[14\]" } } } } { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556848294656 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[15\] a permanently enabled " "Pin LCD_D\[15\] has a permanently enabled output enable" {  } { { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/borg/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { LCD_D[15] } } } { "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_D\[15\]" } } } } { "../src/rtl/Computador.vhd" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/src/rtl/Computador.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556848294656 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1556848294656 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.fit.smsg " "Generated suppressed messages file /home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1556848294783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 72 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2037 " "Peak virtual memory: 2037 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556848295596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  2 22:51:35 2019 " "Processing ended: Thu May  2 22:51:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556848295596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556848295596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556848295596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556848295596 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1556848296405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556848296407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  2 22:51:36 2019 " "Processing started: Thu May  2 22:51:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556848296407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1556848296407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0_CV_Default -c DE0_CV_Default " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0_CV_Default -c DE0_CV_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1556848296407 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1556848297029 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1556848300436 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "977 " "Peak virtual memory: 977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556848301655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  2 22:51:41 2019 " "Processing ended: Thu May  2 22:51:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556848301655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556848301655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556848301655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1556848301655 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1556848301774 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1556848302351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556848302353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  2 22:51:42 2019 " "Processing started: Thu May  2 22:51:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556848302353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848302353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0_CV_Default -c DE0_CV_Default " "Command: quartus_sta DE0_CV_Default -c DE0_CV_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848302353 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1556848302385 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848302910 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848302910 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848302954 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848302955 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_qol1 " "Entity dcfifo_qol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556848303407 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556848303407 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556848303407 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556848303407 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556848303407 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556848303407 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556848303407 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848303407 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_CV_Default.sdc " "Reading SDC File: 'DE0_CV_Default.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848303427 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE0_CV_Default.sdc 5 CLOCK2_50 port " "Ignored filter at DE0_CV_Default.sdc(5): CLOCK2_50 could not be matched with a port" {  } { { "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848303427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE0_CV_Default.sdc 5 Argument <targets> is an empty collection " "Ignored create_clock at DE0_CV_Default.sdc(5): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556848303428 ""}  } { { "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848303428 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE0_CV_Default.sdc 6 CLOCK3_50 port " "Ignored filter at DE0_CV_Default.sdc(6): CLOCK3_50 could not be matched with a port" {  } { { "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848303428 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE0_CV_Default.sdc 6 Argument <targets> is an empty collection " "Ignored create_clock at DE0_CV_Default.sdc(6): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556848303428 ""}  } { { "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848303428 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE0_CV_Default.sdc 8 CLOCK4_50 port " "Ignored filter at DE0_CV_Default.sdc(8): CLOCK4_50 could not be matched with a port" {  } { { "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848303428 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE0_CV_Default.sdc 8 Argument <targets> is an empty collection " "Ignored create_clock at DE0_CV_Default.sdc(8): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556848303428 ""}  } { { "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" "" { Text "/home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Quartus/DE0_CV_Default.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848303428 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1556848303429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1556848303429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 300 -duty_cycle 50.00 -name \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 300 -duty_cycle 50.00 -name \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{\\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1556848303429 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848303429 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848303429 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556848303443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556848303443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556848303443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556848303443 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848303443 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848303487 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1556848303489 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1556848303495 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1556848303628 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848303628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.287 " "Worst-case setup slack is -13.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848303629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848303629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.287            -242.063 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -13.287            -242.063 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848303629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.106              -0.724 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.106              -0.724 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848303629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.088               0.000 altera_reserved_tck  " "   11.088               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848303629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848303629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848303651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848303651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.323               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848303651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.331               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848303651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.622               0.000 altera_reserved_tck  " "    0.622               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848303651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848303651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.110 " "Worst-case recovery slack is 30.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848303654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848303654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.110               0.000 altera_reserved_tck  " "   30.110               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848303654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848303654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.920 " "Worst-case removal slack is 0.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848303655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848303655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.920               0.000 altera_reserved_tck  " "    0.920               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848303655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848303655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848303658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848303658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848303658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.630               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.630               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848303658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.731               0.000 CLOCK_50  " "    9.731               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848303658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.142               0.000 altera_reserved_tck  " "   15.142               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848303658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  498.615               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  498.615               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848303658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848303658 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848303659 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848303697 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848303697 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 26 " "Number of Synchronizer Chains Found: 26" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848303697 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848303697 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848303697 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.623 ns " "Worst Case Available Settling Time: 12.623 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848303697 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848303697 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848303697 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848303697 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848303697 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848303697 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848303697 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1556848303699 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848303736 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848309195 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556848309364 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556848309364 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556848309364 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556848309364 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848309364 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848309403 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1556848309471 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848309471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.733 " "Worst-case setup slack is -14.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848309471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848309471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.733            -271.076 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -14.733            -271.076 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848309471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.098               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848309471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.240               0.000 altera_reserved_tck  " "   11.240               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848309471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848309471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848309491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848309491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.305               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848309491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.319               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848309491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.619               0.000 altera_reserved_tck  " "    0.619               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848309491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848309491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.158 " "Worst-case recovery slack is 30.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848309493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848309493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.158               0.000 altera_reserved_tck  " "   30.158               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848309493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848309493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.858 " "Worst-case removal slack is 0.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848309494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848309494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.858               0.000 altera_reserved_tck  " "    0.858               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848309494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848309494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848309497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848309497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848309497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.575               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.575               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848309497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.741               0.000 CLOCK_50  " "    9.741               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848309497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.113               0.000 altera_reserved_tck  " "   15.113               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848309497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  498.555               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  498.555               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848309497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848309497 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848309497 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848309535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848309535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 26 " "Number of Synchronizer Chains Found: 26" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848309535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848309535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848309535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.707 ns " "Worst Case Available Settling Time: 12.707 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848309535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848309535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848309535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848309535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848309535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848309535 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848309535 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1556848309537 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848309692 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848315397 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556848315563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556848315563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556848315563 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556848315563 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848315563 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848315603 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1556848315626 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848315626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.891 " "Worst-case setup slack is -0.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848315627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848315627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.891              -9.122 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.891              -9.122 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848315627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.453               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.453               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848315627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.079               0.000 altera_reserved_tck  " "   14.079               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848315627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848315627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.166 " "Worst-case hold slack is 0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848315649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848315649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.166               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848315649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.170               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848315649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 altera_reserved_tck  " "    0.225               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848315649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848315649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.540 " "Worst-case recovery slack is 31.540" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848315652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848315652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.540               0.000 altera_reserved_tck  " "   31.540               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848315652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848315652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.359 " "Worst-case removal slack is 0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848315654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848315654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 altera_reserved_tck  " "    0.359               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848315654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848315654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848315656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848315656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848315656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.894               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.894               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848315656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK_50  " "    9.336               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848315656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.000               0.000 altera_reserved_tck  " "   15.000               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848315656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  498.880               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  498.880               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848315656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848315656 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848315656 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848315692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848315692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 26 " "Number of Synchronizer Chains Found: 26" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848315692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848315692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848315692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.925 ns " "Worst Case Available Settling Time: 15.925 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848315692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848315692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848315692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848315692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848315692 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848315692 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848315692 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1556848315695 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556848315929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556848315929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556848315929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556848315929 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848315929 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848315968 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1556848315988 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848315988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.406 " "Worst-case setup slack is -0.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848315988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848315988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.406              -3.312 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.406              -3.312 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848315988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.968               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.968               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848315988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.346               0.000 altera_reserved_tck  " "   14.346               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848315988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848315988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848316008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848316008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.152               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848316008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.158               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848316008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 altera_reserved_tck  " "    0.208               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848316008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848316008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.673 " "Worst-case recovery slack is 31.673" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848316010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848316010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.673               0.000 altera_reserved_tck  " "   31.673               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848316010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848316010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.321 " "Worst-case removal slack is 0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848316012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848316012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 altera_reserved_tck  " "    0.321               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848316012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848316012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848316015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848316015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848316015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.895               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.895               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848316015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK_50  " "    9.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848316015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.040               0.000 altera_reserved_tck  " "   15.040               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848316015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  498.883               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  498.883               0.000 \\PLL_RTL:PLL_inst\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556848316015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848316015 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848316015 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848316054 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848316054 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 26 " "Number of Synchronizer Chains Found: 26" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848316054 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848316054 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848316054 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.336 ns " "Worst Case Available Settling Time: 16.336 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848316054 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848316054 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848316054 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848316054 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848316054 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556848316054 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848316054 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848317439 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848317445 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 15 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1199 " "Peak virtual memory: 1199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556848317489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  2 22:51:57 2019 " "Processing ended: Thu May  2 22:51:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556848317489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556848317489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556848317489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848317489 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556848318087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556848318088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  2 22:51:57 2019 " "Processing started: Thu May  2 22:51:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556848318088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1556848318088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp DE0_CV_Default -c DE0_CV_Default --netlist_type=sgate " "Command: quartus_npp DE0_CV_Default -c DE0_CV_Default --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1556848318089 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1556848318172 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "810 " "Peak virtual memory: 810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556848318311 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  2 22:51:58 2019 " "Processing ended: Thu May  2 22:51:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556848318311 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556848318311 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556848318311 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1556848318311 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1556848319285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556848319286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  2 22:51:59 2019 " "Processing started: Thu May  2 22:51:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556848319286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1556848319286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp DE0_CV_Default -c DE0_CV_Default --netlist_type=atom_map " "Command: quartus_npp DE0_CV_Default -c DE0_CV_Default --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1556848319286 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1556848319371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "896 " "Peak virtual memory: 896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556848319559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  2 22:51:59 2019 " "Processing ended: Thu May  2 22:51:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556848319559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556848319559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556848319559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1556848319559 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1556848320062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556848320063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  2 22:51:59 2019 " "Processing started: Thu May  2 22:51:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556848320063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1556848320063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp DE0_CV_Default -c DE0_CV_Default --netlist_type=atom_fit " "Command: quartus_npp DE0_CV_Default -c DE0_CV_Default --netlist_type=atom_fit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1556848320063 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1556848320550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "908 " "Peak virtual memory: 908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556848320753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  2 22:52:00 2019 " "Processing ended: Thu May  2 22:52:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556848320753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556848320753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556848320753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1556848320753 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 158 s " "Quartus Prime Full Compilation was successful. 0 errors, 158 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1556848320840 ""}
