// Seed: 270383739
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output logic [7:0] id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [7:0] id_7;
  assign id_7[1'h0]   = id_1;
  assign id_5[1'b0+1] = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  inout logic [7:0] id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_2,
      id_4,
      id_7,
      id_4
  );
  input wire id_1;
  logic id_10;
  wire  id_11;
  wire  id_12;
  assign id_7[-1'b0] = 1'b0;
endmodule
