<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>TRCSEQEVR&lt;n></title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">TRCSEQEVR&lt;n>, Trace Sequencer State Transition Control Register &lt;n>, n = 0 - 2</h1><p>The TRCSEQEVR&lt;n> characteristics are:</p><h2>Purpose</h2>
        <p>Moves the Sequencer state:</p>

      
        <ul>
<li>Backwards, from state n+1 to state n when a programmed resource event occurs.
</li><li>Forwards, from state n to state n+1 when a programmed resource event occurs.
</li></ul>
      <h2>Configuration</h2><p>AArch64 System register TRCSEQEVR&lt;n> bits [31:0] are architecturally mapped to External register <a href="ext-trcseqevrn.html">TRCSEQEVR&lt;n>[31:0]</a>.</p><p>This register is present only when FEAT_ETE is implemented, System register access to the trace unit registers is implemented<ins>,</ins> and TRCIDR5.NUMSEQSTATE != 0b000. Otherwise, direct accesses to TRCSEQEVR&lt;n> are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
        <p>TRCSEQEVR&lt;n> is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_16">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="16"><a href="#fieldset_0-63_16">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_15">B_TYPE</a></td><td class="lr" colspan="2"><a href="#fieldset_0-14_13">RES0</a></td><td class="lr" colspan="5"><a href="#fieldset_0-12_8">B_SEL</a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_7">F_TYPE</a></td><td class="lr" colspan="2"><a href="#fieldset_0-6_5">RES0</a></td><td class="lr" colspan="5"><a href="#fieldset_0-4_0">F_SEL</a></td></tr></tbody></table><h4 id="fieldset_0-63_16">Bits [63:16]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-15_15">B_TYPE, bit [15]</h4><div class="field"><p><ins>Backward</ins><del>Chooses</del> <ins>field. Selects an event that causes </ins>the <ins>Sequencer</ins><del>type</del> <ins>to</ins><del>of</del> <ins>move</ins><del>Resource</del> <ins>from state n+1 to state n. For example,  if TRCSEQEVR2.B.SEL ==</ins><del>Selector.</del> <span class="hexnumber"><ins>0x14</ins></span><ins> then when event </ins><span class="hexnumber"><ins>0x14</ins></span><ins> occurs, the Sequencer moves from state 3 to state 2.</ins></p>
<p><ins>Chooses the type of Resource Selector.</ins></p><p><del>Backward field. Defines whether the backward resource event is a single Resource Selector or a Resource Selector pair. When the resource event occurs then the Sequencer state moves from state n+1 to state n. For example, if TRCSEQEVR2.B.SEL == </del><span class="hexnumber"><del>0x14</del></span><del> then when event </del><span class="hexnumber"><del>0x14</del></span><del> occurs, the Sequencer moves from state 3 to state 2.</del></p><table class="valuetable"><tr><th>B_TYPE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>A single Resource Selector.</p>
<p>TRCSEQEVR&lt;n>.B.SEL[4:0] selects the single Resource Selector, from 0-31, used to activate the resource event.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>A Boolean-combined pair of Resource Selectors.</p>
<p>TRCSEQEVR&lt;n>.B.SEL[3:0] selects the Resource Selector pair, from 0-15, that has a Boolean function that is applied to it whose output is used to activate the resource event. TRCSEQEVR&lt;n>.B.SEL[4] is <span class="arm-defined-word">RES0</span>.</p></td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Trace unit reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-14_13">Bits [14:13]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-12_8">B_SEL, bits [12:8]</h4><div class="field"><p><ins>Backward</ins><del>Defines</del> <ins>field.</ins><del>the</del> <ins>Selects</ins><del>selected</del> <ins>an</ins><del>Resource</del> <ins>event</ins><del>Selector</del> <ins>that</ins><del>or</del> <ins>causes</ins><del>pair</del> <ins>the</ins><del>of</del> <ins>Sequencer</ins><del>Resource</del> <ins>to</ins><del>Selectors.</del> <ins>move</ins><del>TRCSEQEVR&lt;n>.B.TYPE</del> <ins>from</ins><del>controls</del> <ins>state</ins><del>whether</del> <del>TRCSEQEVR&lt;</del>n<ins>+1</ins><del>>.B.SEL</del> <ins>to</ins><del>is</del> <ins>state</ins><del>the</del> <ins>n.</ins><del>index</del> <ins>For</ins><del>of</del> <ins>example</ins><del>a single Resource Selector</del>,<ins>  if</ins> <ins>TRCSEQEVR2.B.SEL</ins><del>or</del> <ins>==</ins><del>the index of a pair of Resource Selectors.</del> <span class="hexnumber"><ins>0x14</ins></span><ins> then when event </ins><span class="hexnumber"><ins>0x14</ins></span><ins> occurs, the Sequencer moves from state 3 to state 2.</ins></p>
<p><ins>Defines</ins><del>Backward</del> <ins>the</ins><del>field.</del> <ins>selected</ins><del>Selects</del> <ins>Resource Selector or pair of Resource Selectors. TRCSEQEVR&lt;n>.B.TYPE controls whether TRCSEQEVR&lt;n>.B.SEL is </ins>the <ins>index of a </ins>single Resource Selector<ins>,</ins> or <ins>the</ins><del>Resource</del> <ins>index</ins><del>Selector</del> <ins>of a pair of Resource Selectors.</ins><del>pair.</del></p><p>If an unimplemented Resource Selector is selected using this field, the behavior of the resource event is <span class="arm-defined-word">UNPREDICTABLE</span>, and the resource event might fire or might not fire when the resources are not in the Paused state.</p><ins>
</ins><p><ins>If an unimplemented Resource Selector is selected using this field, the value returned on a direct read of this field is </ins><span class="arm-defined-word"><ins>UNKNOWN</ins></span><ins>.</ins></p>
<p>Selecting Resource Selector pair 0 using this field is <span class="arm-defined-word">UNPREDICTABLE</span>, and the resource event might fire or might not fire when the resources are not in the Paused state.</p><p>The reset behavior of this field is:</p><ul><li>On a Trace unit reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-7_7">F_TYPE, bit [7]</h4><div class="field"><p><ins>Forward</ins><del>Chooses</del> <ins>field. Selects an event that causes </ins>the <ins>Sequencer</ins><del>type</del> <ins>to</ins><del>of</del> <ins>move</ins><del>Resource</del> <ins>from state n to state n+1. For example,  if TRCSEQEVR1.F.SEL ==</ins><del>Selector.</del> <span class="hexnumber"><ins>0x12</ins></span><ins> then when event </ins><span class="hexnumber"><ins>0x12</ins></span><ins> occurs, the Sequencer moves from state 1 to state 2.</ins></p>
<p><ins>Chooses the type of Resource Selector.</ins></p><p><del>Backward field. Defines whether the forward resource event is a single Resource Selector or a Resource Selector pair. When the resource event occurs then the Sequencer state moves from state n to state n+1. For example,  if TRCSEQEVR1.F.SEL == </del><span class="hexnumber"><del>0x12</del></span><del> then when event </del><span class="hexnumber"><del>0x12</del></span><del> occurs, the Sequencer moves from state 1 to state 2.</del></p><table class="valuetable"><tr><th>F_TYPE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>A single Resource Selector.</p>
<p>TRCSEQEVR&lt;n>.F.SEL[4:0] selects the single Resource Selector, from 0-31, used to activate the resource event.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>A Boolean-combined pair of Resource Selectors.</p>
<p>TRCSEQEVR&lt;n>.F.SEL[3:0] selects the Resource Selector pair, from 0-15, that has a Boolean function that is applied to it whose output is used to activate the resource event. TRCSEQEVR&lt;n>.F.SEL[4] is <span class="arm-defined-word">RES0</span>.</p></td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Trace unit reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-6_5">Bits [6:5]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-4_0">F_SEL, bits [4:0]</h4><div class="field"><p><ins>Forward</ins><del>Defines</del> <ins>field.</ins><del>the</del> <ins>Selects</ins><del>selected</del> <ins>an</ins><del>Resource</del> <ins>event</ins><del>Selector</del> <ins>that</ins><del>or</del> <ins>causes</ins><del>pair</del> <ins>the</ins><del>of</del> <ins>Sequencer</ins><del>Resource</del> <ins>to</ins><del>Selectors.</del> <ins>move</ins><del>TRCSEQEVR&lt;n>.F.TYPE</del> <ins>from</ins><del>controls</del> <ins>state</ins><del>whether</del> <del>TRCSEQEVR&lt;</del>n<del>>.F.SEL</del> <ins>to</ins><del>is</del> <ins>state</ins><del>the</del> <ins>n+1.</ins><del>index</del> <ins>For</ins><del>of</del> <ins>example</ins><del>a single Resource Selector</del>,<ins>  if</ins> <ins>TRCSEQEVR1.F.SEL</ins><del>or</del> <ins>==</ins><del>the index of a pair of Resource Selectors.</del> <span class="hexnumber"><ins>0x12</ins></span><ins> then when event </ins><span class="hexnumber"><ins>0x12</ins></span><ins> occurs, the Sequencer moves from state 1 to state 2.</ins></p>
<p><ins>Defines</ins><del>Forward</del> <ins>the</ins><del>field.</del> <ins>selected</ins><del>Selects</del> <ins>Resource Selector or pair of Resource Selectors. TRCSEQEVR&lt;n>.F.TYPE controls whether TRCSEQEVR&lt;n>.F.SEL is </ins>the <ins>index of a </ins>single Resource Selector<ins>,</ins> or <ins>the</ins><del>Resource</del> <ins>index</ins><del>Selector</del> <ins>of a pair of Resource Selectors.</ins><del>pair.</del></p><p>If an unimplemented Resource Selector is selected using this field, the behavior of the resource event is <span class="arm-defined-word">UNPREDICTABLE</span>, and the resource event might fire or might not fire when the resources are not in the Paused state.</p><ins>
</ins><p><ins>If an unimplemented Resource Selector is selected using this field, the value returned on a direct read of this field is </ins><span class="arm-defined-word"><ins>UNKNOWN</ins></span><ins>.</ins></p>
<p>Selecting Resource Selector pair 0 using this field is <span class="arm-defined-word">UNPREDICTABLE</span>, and the resource event might fire or might not fire when the resources are not in the Paused state.</p><p>The reset behavior of this field is:</p><ul><li>On a Trace unit reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><div class="access_mechanisms"><h2>Accessing TRCSEQEVR&lt;n></h2>
        <p>Must be programmed if <a href="AArch64-trcrsctlrn.html">TRCRSCTLR&lt;a></a>.GROUP == <span class="binarynumber">0b0010</span> and <a href="AArch64-trcrsctlrn.html">TRCRSCTLR&lt;a></a>.SEQUENCER != <span class="binarynumber">0b0000</span>.</p>

      
        <p>Writes are <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> if the trace unit is not in the Idle state.</p>
      <p>Accesses to this register use the following encodings in the System register encoding space:</p><div><h4 class="assembler">MRS &lt;Xt>, TRCSEQEVR&lt;m>
      ; Where m = 0-2</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b10</td><td>0b001</td><td>0b0000</td><td>0b00:m[1:0]</td><td>0b100</td></tr></table><p class="pseudocode">
integer m = UInt(CRm&lt;1:0>);

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() &amp;&amp; CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_FGT) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HDFGRTR_EL2.TRC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; CPTR_EL3.TTA == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif IsFeatureImplemented(FEAT_TRBE_EXT) &amp;&amp; OSLSR_EL1.OSLK == '0' &amp;&amp; HaltingAllowed() &amp;&amp; EDSCR2.TTA == '1' then
        Halt(DebugHalt_SoftwareAccess);
    else
        X[t, 64] = TRCSEQEVR[m];
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; CPTR_EL3.TTA == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif IsFeatureImplemented(FEAT_TRBE_EXT) &amp;&amp; OSLSR_EL1.OSLK == '0' &amp;&amp; HaltingAllowed() &amp;&amp; EDSCR2.TTA == '1' then
        Halt(DebugHalt_SoftwareAccess);
    else
        X[t, 64] = TRCSEQEVR[m];
elsif PSTATE.EL == EL3 then
    if CPTR_EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    elsif IsFeatureImplemented(FEAT_TRBE_EXT) &amp;&amp; OSLSR_EL1.OSLK == '0' &amp;&amp; HaltingAllowed() &amp;&amp; EDSCR2.TTA == '1' then
        Halt(DebugHalt_SoftwareAccess);
    else
        X[t, 64] = TRCSEQEVR[m];
                </p><div><h4 class="assembler">MSR TRCSEQEVR&lt;m>, &lt;Xt>
      ; Where m = 0-2</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b10</td><td>0b001</td><td>0b0000</td><td>0b00:m[1:0]</td><td>0b100</td></tr></table><p class="pseudocode">
integer m = UInt(CRm&lt;1:0>);

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() &amp;&amp; CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_FGT) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HDFGWTR_EL2.TRC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; CPTR_EL3.TTA == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif IsFeatureImplemented(FEAT_TRBE_EXT) &amp;&amp; OSLSR_EL1.OSLK == '0' &amp;&amp; HaltingAllowed() &amp;&amp; EDSCR2.TTA == '1' then
        Halt(DebugHalt_SoftwareAccess);
    else
        TRCSEQEVR[m] = X[t, 64];
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; CPTR_EL3.TTA == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif IsFeatureImplemented(FEAT_TRBE_EXT) &amp;&amp; OSLSR_EL1.OSLK == '0' &amp;&amp; HaltingAllowed() &amp;&amp; EDSCR2.TTA == '1' then
        Halt(DebugHalt_SoftwareAccess);
    else
        TRCSEQEVR[m] = X[t, 64];
elsif PSTATE.EL == EL3 then
    if CPTR_EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    elsif IsFeatureImplemented(FEAT_TRBE_EXT) &amp;&amp; OSLSR_EL1.OSLK == '0' &amp;&amp; HaltingAllowed() &amp;&amp; EDSCR2.TTA == '1' then
        Halt(DebugHalt_SoftwareAccess);
    else
        TRCSEQEVR[m] = X[t, 64];
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>15</ins><del>06</del>/12/2024 <ins>22</ins><del>16</del>:<ins>27</ins><del>05</del>; <ins>5e0a212688c6bd7aee92394b6f5e491b4d0fee1d</ins><del>705e65f5d1d586aaea4a048797ba2e3b67d33633</del></p><p class="copyconf">Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body>
</html>
