

Implementation tool: Xilinx Vivado v.2018.2
Project:             vivado_hls_float_div
Solution:            div4
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 03 16:55:21 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:           24
LUT:             78
FF:               0
DSP:              3
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    15.000
CP achieved post-synthesis:    8.908
CP achieved post-implementation:    NA
No Sequential Path
