// Seed: 669439804
module module_0 (
    input  tri1 id_0,
    output tri  id_1
);
  reg id_3;
  ;
  assign id_3 = id_0;
  always @(negedge id_3) id_3 = 1 ? -1 : 1'd0 >>> 1;
  wire module_0;
  assign module_1.id_6 = 0;
  tri [-1 : 1  !=  1] id_4;
  tri id_5;
  assign id_5 = -1 >= id_3;
  assign id_4 = id_4++;
  assign id_1 = 1'b0;
  localparam id_6 = 1;
  logic id_7;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    input tri1 id_2,
    input uwire id_3,
    input tri id_4,
    input supply1 id_5,
    input supply1 id_6
    , id_12,
    output wand id_7,
    input uwire id_8,
    output tri1 id_9,
    input supply0 id_10
);
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_7
  );
endmodule
