
Regler 2.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00003bb8  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80005c00  80005c00  00006000  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000118  80005e00  80005e00  00006200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000004  00000004  80005f18  00006404  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000190  00000008  80005f1c  00006408  2**2
                  ALLOC
  7 .comment      00000030  00000000  00000000  00006408  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000960  00000000  00000000  00006438  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 000015cd  00000000  00000000  00006d98  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00012288  00000000  00000000  00008365  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000022c8  00000000  00000000  0001a5ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000aa55  00000000  00000000  0001c8b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00001be8  00000000  00000000  0002730c  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000468a  00000000  00000000  00028ef4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00002f57  00000000  00000000  0002d57e  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macinfo 00f29c78  00000000  00000000  000304d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .stack        00001000  00003000  00003000  00000400  2**0
                  ALLOC
 18 .debug_ranges 000008f8  00000000  00000000  00f5a150  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:

  .global _trampoline
  .type _trampoline, @function
_trampoline:
  // Jump to program start.
  rjmp    program_start
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002000:	fe cf c8 c0 	sub	pc,pc,-14144

Disassembly of section .text:

80002004 <flashcdw_set_wait_state>:
80002004:	eb cd 40 80 	pushm	r7,lr
	return (AVR32_FLASHCDW.fcr & AVR32_FLASHCDW_FCR_FWS_MASK) >> AVR32_FLASHCDW_FCR_FWS_OFFSET;
}


void flashcdw_set_wait_state(unsigned int wait_state)
{
80002008:	1a 97       	mov	r7,sp
8000200a:	20 2d       	sub	sp,8
8000200c:	ef 4c ff f8 	st.w	r7[-8],r12
	u_avr32_flashcdw_fcr_t u_avr32_flashcdw_fcr = {AVR32_FLASHCDW.fcr};
80002010:	fe 68 14 00 	mov	r8,-125952
80002014:	70 08       	ld.w	r8,r8[0x0]
80002016:	30 09       	mov	r9,0
80002018:	ef 49 ff fc 	st.w	r7[-4],r9
8000201c:	ef 48 ff fc 	st.w	r7[-4],r8
	u_avr32_flashcdw_fcr.FCR.fws = wait_state;
80002020:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002024:	5c 58       	castu.b	r8
80002026:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000202a:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
8000202e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002032:	f1 d9 d0 c1 	bfins	r8,r9,0x6,0x1
80002036:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_FLASHCDW.fcr = u_avr32_flashcdw_fcr.fcr;
8000203a:	fe 68 14 00 	mov	r8,-125952
8000203e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002042:	91 09       	st.w	r8[0x0],r9
}
80002044:	2f ed       	sub	sp,-8
80002046:	e3 cd 80 80 	ldm	sp++,r7,pc
8000204a:	d7 03       	nop

8000204c <flashcdw_set_flash_waitstate_and_readmode>:


void flashcdw_set_flash_waitstate_and_readmode(unsigned long cpu_f_hz)
{
8000204c:	eb cd 40 80 	pushm	r7,lr
80002050:	1a 97       	mov	r7,sp
80002052:	20 1d       	sub	sp,4
80002054:	ef 4c ff fc 	st.w	r7[-4],r12
	if (cpu_f_hz > AVR32_FLASHCDW_FWS_0_MAX_FREQ) { // > 15MHz
80002058:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000205c:	e0 69 e1 c0 	mov	r9,57792
80002060:	ea 19 00 e4 	orh	r9,0xe4
80002064:	12 38       	cp.w	r8,r9
80002066:	e0 88 00 1b 	brls	8000209c <flashcdw_set_flash_waitstate_and_readmode+0x50>
		if (cpu_f_hz <= AVR32_FLASHCDW_FWS_1_MAX_FREQ) { // <= 30MHz
8000206a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000206e:	e0 69 c3 80 	mov	r9,50048
80002072:	ea 19 01 c9 	orh	r9,0x1c9
80002076:	12 38       	cp.w	r8,r9
80002078:	e0 8b 00 0a 	brhi	8000208c <flashcdw_set_flash_waitstate_and_readmode+0x40>
			// Set a wait-state, disable the high-speed read mode.
			flashcdw_set_wait_state(1);
8000207c:	30 1c       	mov	r12,1
8000207e:	f0 1f 00 0d 	mcall	800020b0 <flashcdw_set_flash_waitstate_and_readmode+0x64>
			flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSDIS, -1);
80002082:	3f fb       	mov	r11,-1
80002084:	31 1c       	mov	r12,17
80002086:	f0 1f 00 0c 	mcall	800020b4 <flashcdw_set_flash_waitstate_and_readmode+0x68>
8000208a:	c1 08       	rjmp	800020aa <flashcdw_set_flash_waitstate_and_readmode+0x5e>
		} else {
			// Set a wait-state, enable the high-speed read mode.
			flashcdw_set_wait_state(1);
8000208c:	30 1c       	mov	r12,1
8000208e:	f0 1f 00 09 	mcall	800020b0 <flashcdw_set_flash_waitstate_and_readmode+0x64>
			flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSEN, -1);
80002092:	3f fb       	mov	r11,-1
80002094:	31 0c       	mov	r12,16
80002096:	f0 1f 00 08 	mcall	800020b4 <flashcdw_set_flash_waitstate_and_readmode+0x68>
8000209a:	c0 88       	rjmp	800020aa <flashcdw_set_flash_waitstate_and_readmode+0x5e>
		}
	} else { // <= 15MHz
		// No wait-state, disable the high-speed read mode
		flashcdw_set_wait_state(0);
8000209c:	30 0c       	mov	r12,0
8000209e:	f0 1f 00 05 	mcall	800020b0 <flashcdw_set_flash_waitstate_and_readmode+0x64>
		flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSDIS, -1);
800020a2:	3f fb       	mov	r11,-1
800020a4:	31 1c       	mov	r12,17
800020a6:	f0 1f 00 04 	mcall	800020b4 <flashcdw_set_flash_waitstate_and_readmode+0x68>
	}
}
800020aa:	2f fd       	sub	sp,-4
800020ac:	e3 cd 80 80 	ldm	sp++,r7,pc
800020b0:	80 00       	ld.sh	r0,r0[0x0]
800020b2:	20 04       	sub	r4,0
800020b4:	80 00       	ld.sh	r0,r0[0x0]
800020b6:	21 04       	sub	r4,16

800020b8 <flashcdw_is_ready>:
 */
//! @{


bool flashcdw_is_ready(void)
{
800020b8:	eb cd 40 80 	pushm	r7,lr
800020bc:	1a 97       	mov	r7,sp
	return ((AVR32_FLASHCDW.fsr & AVR32_FLASHCDW_FSR_FRDY_MASK) != 0);
800020be:	fe 68 14 00 	mov	r8,-125952
800020c2:	70 28       	ld.w	r8,r8[0x8]
800020c4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800020c8:	5c 58       	castu.b	r8
}
800020ca:	10 9c       	mov	r12,r8
800020cc:	e3 cd 80 80 	ldm	sp++,r7,pc

800020d0 <flashcdw_default_wait_until_ready>:


void flashcdw_default_wait_until_ready(void)
{
800020d0:	eb cd 40 80 	pushm	r7,lr
800020d4:	1a 97       	mov	r7,sp
	while (!flashcdw_is_ready());
800020d6:	f0 1f 00 05 	mcall	800020e8 <flashcdw_default_wait_until_ready+0x18>
800020da:	18 98       	mov	r8,r12
800020dc:	ec 18 00 01 	eorl	r8,0x1
800020e0:	5c 58       	castu.b	r8
800020e2:	cf a1       	brne	800020d6 <flashcdw_default_wait_until_ready+0x6>
}
800020e4:	e3 cd 80 80 	ldm	sp++,r7,pc
800020e8:	80 00       	ld.sh	r0,r0[0x0]
800020ea:	20 b8       	sub	r8,11

800020ec <flashcdw_get_error_status>:
 *          Flash Status Register (FSR). This function is therefore not part of
 *          the driver's API which instead presents \ref flashcdw_is_lock_error
 *          and \ref flashcdw_is_programming_error.
 */
static unsigned int flashcdw_get_error_status(void)
{
800020ec:	eb cd 40 80 	pushm	r7,lr
800020f0:	1a 97       	mov	r7,sp
	return AVR32_FLASHCDW.fsr & (AVR32_FLASHCDW_FSR_LOCKE_MASK |
800020f2:	fe 68 14 00 	mov	r8,-125952
800020f6:	70 28       	ld.w	r8,r8[0x8]
800020f8:	e2 18 00 0c 	andl	r8,0xc,COH
			AVR32_FLASHCDW_FSR_PROGE_MASK);
}
800020fc:	10 9c       	mov	r12,r8
800020fe:	e3 cd 80 80 	ldm	sp++,r7,pc
80002102:	d7 03       	nop

80002104 <flashcdw_issue_command>:
	return (AVR32_FLASHCDW.fcmd & AVR32_FLASHCDW_FCMD_PAGEN_MASK) >> AVR32_FLASHCDW_FCMD_PAGEN_OFFSET;
}


void flashcdw_issue_command(unsigned int command, int page_number)
{
80002104:	eb cd 40 80 	pushm	r7,lr
80002108:	1a 97       	mov	r7,sp
8000210a:	20 3d       	sub	sp,12
8000210c:	ef 4c ff f8 	st.w	r7[-8],r12
80002110:	ef 4b ff f4 	st.w	r7[-12],r11
	u_avr32_flashcdw_fcmd_t u_avr32_flashcdw_fcmd;

	flashcdw_wait_until_ready();
80002114:	49 b8       	lddpc	r8,80002180 <flashcdw_issue_command+0x7c>
80002116:	70 08       	ld.w	r8,r8[0x0]
80002118:	5d 18       	icall	r8
	u_avr32_flashcdw_fcmd.fcmd = AVR32_FLASHCDW.fcmd;
8000211a:	fe 68 14 00 	mov	r8,-125952
8000211e:	70 18       	ld.w	r8,r8[0x4]
80002120:	ef 48 ff fc 	st.w	r7[-4],r8
	u_avr32_flashcdw_fcmd.FCMD.cmd = command;
80002124:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002128:	5c 58       	castu.b	r8
8000212a:	f1 d8 c0 06 	bfextu	r8,r8,0x0,0x6
8000212e:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
80002132:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002136:	f1 d9 d0 06 	bfins	r8,r9,0x0,0x6
8000213a:	ef 48 ff fc 	st.w	r7[-4],r8
	if (page_number >= 0) {
8000213e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002142:	58 08       	cp.w	r8,0
80002144:	c0 b5       	brlt	8000215a <flashcdw_issue_command+0x56>
		u_avr32_flashcdw_fcmd.FCMD.pagen = page_number;
80002146:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000214a:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
8000214e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002152:	f1 d9 d1 10 	bfins	r8,r9,0x8,0x10
80002156:	ef 48 ff fc 	st.w	r7[-4],r8
	}
	u_avr32_flashcdw_fcmd.FCMD.key = AVR32_FLASHCDW_FCMD_KEY_KEY;
8000215a:	3a 58       	mov	r8,-91
8000215c:	ef 68 ff fc 	st.b	r7[-4],r8
	AVR32_FLASHCDW.fcmd = u_avr32_flashcdw_fcmd.fcmd;
80002160:	fe 68 14 00 	mov	r8,-125952
80002164:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002168:	91 19       	st.w	r8[0x4],r9
	flashcdw_error_status = flashcdw_get_error_status();
8000216a:	f0 1f 00 07 	mcall	80002184 <flashcdw_issue_command+0x80>
8000216e:	18 99       	mov	r9,r12
80002170:	48 68       	lddpc	r8,80002188 <flashcdw_issue_command+0x84>
80002172:	91 09       	st.w	r8[0x0],r9
	flashcdw_wait_until_ready();
80002174:	48 38       	lddpc	r8,80002180 <flashcdw_issue_command+0x7c>
80002176:	70 08       	ld.w	r8,r8[0x0]
80002178:	5d 18       	icall	r8
}
8000217a:	2f dd       	sub	sp,-12
8000217c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002180:	00 00       	add	r0,r0
80002182:	00 04       	add	r4,r0
80002184:	80 00       	ld.sh	r0,r0[0x0]
80002186:	20 ec       	sub	r12,14
80002188:	00 00       	add	r0,r0
8000218a:	00 08       	add	r8,r0

8000218c <flashcdw_clear_page_buffer>:
 */
//! @{


void flashcdw_clear_page_buffer(void)
{
8000218c:	eb cd 40 80 	pushm	r7,lr
80002190:	1a 97       	mov	r7,sp
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_CPB, -1);
80002192:	3f fb       	mov	r11,-1
80002194:	30 3c       	mov	r12,3
80002196:	f0 1f 00 03 	mcall	800021a0 <flashcdw_clear_page_buffer+0x14>
}
8000219a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000219e:	00 00       	add	r0,r0
800021a0:	80 00       	ld.sh	r0,r0[0x0]
800021a2:	21 04       	sub	r4,16

800021a4 <flashcdw_is_page_erased>:


bool flashcdw_is_page_erased(void)
{
800021a4:	eb cd 40 80 	pushm	r7,lr
800021a8:	1a 97       	mov	r7,sp
	return ((AVR32_FLASHCDW.fsr & AVR32_FLASHCDW_FSR_QPRR_MASK) != 0);
800021aa:	fe 68 14 00 	mov	r8,-125952
800021ae:	70 28       	ld.w	r8,r8[0x8]
800021b0:	e2 18 00 20 	andl	r8,0x20,COH
800021b4:	5f 18       	srne	r8
800021b6:	5c 58       	castu.b	r8
}
800021b8:	10 9c       	mov	r12,r8
800021ba:	e3 cd 80 80 	ldm	sp++,r7,pc
800021be:	d7 03       	nop

800021c0 <flashcdw_quick_page_read>:


bool flashcdw_quick_page_read(int page_number)
{
800021c0:	eb cd 40 80 	pushm	r7,lr
800021c4:	1a 97       	mov	r7,sp
800021c6:	20 1d       	sub	sp,4
800021c8:	ef 4c ff fc 	st.w	r7[-4],r12
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_QPR, page_number);
800021cc:	ee fb ff fc 	ld.w	r11,r7[-4]
800021d0:	30 cc       	mov	r12,12
800021d2:	f0 1f 00 05 	mcall	800021e4 <flashcdw_quick_page_read+0x24>
	return flashcdw_is_page_erased();
800021d6:	f0 1f 00 05 	mcall	800021e8 <flashcdw_quick_page_read+0x28>
800021da:	18 98       	mov	r8,r12
}
800021dc:	10 9c       	mov	r12,r8
800021de:	2f fd       	sub	sp,-4
800021e0:	e3 cd 80 80 	ldm	sp++,r7,pc
800021e4:	80 00       	ld.sh	r0,r0[0x0]
800021e6:	21 04       	sub	r4,16
800021e8:	80 00       	ld.sh	r0,r0[0x0]
800021ea:	21 a4       	sub	r4,26

800021ec <flashcdw_erase_page>:


bool flashcdw_erase_page(int page_number, bool check)
{
800021ec:	eb cd 40 80 	pushm	r7,lr
800021f0:	1a 97       	mov	r7,sp
800021f2:	20 4d       	sub	sp,16
800021f4:	ef 4c ff f4 	st.w	r7[-12],r12
800021f8:	16 98       	mov	r8,r11
800021fa:	ef 68 ff f0 	st.b	r7[-16],r8
	bool page_erased = true;
800021fe:	30 18       	mov	r8,1
80002200:	ef 68 ff fb 	st.b	r7[-5],r8

	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_EP, page_number);
80002204:	ee fb ff f4 	ld.w	r11,r7[-12]
80002208:	30 2c       	mov	r12,2
8000220a:	f0 1f 00 10 	mcall	80002248 <flashcdw_erase_page+0x5c>

	if (check) {
8000220e:	ef 39 ff f0 	ld.ub	r9,r7[-16]
80002212:	30 08       	mov	r8,0
80002214:	f0 09 18 00 	cp.b	r9,r8
80002218:	c1 20       	breq	8000223c <flashcdw_erase_page+0x50>
		unsigned int error_status = flashcdw_error_status;
8000221a:	48 d8       	lddpc	r8,8000224c <flashcdw_erase_page+0x60>
8000221c:	70 08       	ld.w	r8,r8[0x0]
8000221e:	ef 48 ff fc 	st.w	r7[-4],r8
		page_erased = flashcdw_quick_page_read(-1);
80002222:	3f fc       	mov	r12,-1
80002224:	f0 1f 00 0b 	mcall	80002250 <flashcdw_erase_page+0x64>
80002228:	18 98       	mov	r8,r12
8000222a:	ef 68 ff fb 	st.b	r7[-5],r8
		flashcdw_error_status |= error_status;
8000222e:	48 88       	lddpc	r8,8000224c <flashcdw_erase_page+0x60>
80002230:	70 09       	ld.w	r9,r8[0x0]
80002232:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002236:	10 49       	or	r9,r8
80002238:	48 58       	lddpc	r8,8000224c <flashcdw_erase_page+0x60>
8000223a:	91 09       	st.w	r8[0x0],r9
	}
	return page_erased;
8000223c:	ef 38 ff fb 	ld.ub	r8,r7[-5]
}
80002240:	10 9c       	mov	r12,r8
80002242:	2f cd       	sub	sp,-16
80002244:	e3 cd 80 80 	ldm	sp++,r7,pc
80002248:	80 00       	ld.sh	r0,r0[0x0]
8000224a:	21 04       	sub	r4,16
8000224c:	00 00       	add	r0,r0
8000224e:	00 08       	add	r8,r0
80002250:	80 00       	ld.sh	r0,r0[0x0]
80002252:	21 c0       	sub	r0,28

80002254 <flashcdw_write_page>:
	return all_pages_erased;
}


void flashcdw_write_page(int page_number)
{
80002254:	eb cd 40 80 	pushm	r7,lr
80002258:	1a 97       	mov	r7,sp
8000225a:	20 1d       	sub	sp,4
8000225c:	ef 4c ff fc 	st.w	r7[-4],r12
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_WP, page_number);
80002260:	ee fb ff fc 	ld.w	r11,r7[-4]
80002264:	30 1c       	mov	r12,1
80002266:	f0 1f 00 03 	mcall	80002270 <flashcdw_write_page+0x1c>
}
8000226a:	2f fd       	sub	sp,-4
8000226c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002270:	80 00       	ld.sh	r0,r0[0x0]
80002272:	21 04       	sub	r4,16

80002274 <flashcdw_quick_user_page_read>:


bool flashcdw_quick_user_page_read(void)
{
80002274:	eb cd 40 80 	pushm	r7,lr
80002278:	1a 97       	mov	r7,sp
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_QPRUP, -1);
8000227a:	3f fb       	mov	r11,-1
8000227c:	30 fc       	mov	r12,15
8000227e:	f0 1f 00 05 	mcall	80002290 <flashcdw_quick_user_page_read+0x1c>
	return flashcdw_is_page_erased();
80002282:	f0 1f 00 05 	mcall	80002294 <flashcdw_quick_user_page_read+0x20>
80002286:	18 98       	mov	r8,r12
}
80002288:	10 9c       	mov	r12,r8
8000228a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000228e:	00 00       	add	r0,r0
80002290:	80 00       	ld.sh	r0,r0[0x0]
80002292:	21 04       	sub	r4,16
80002294:	80 00       	ld.sh	r0,r0[0x0]
80002296:	21 a4       	sub	r4,26

80002298 <flashcdw_erase_user_page>:


bool flashcdw_erase_user_page(bool check)
{
80002298:	eb cd 40 80 	pushm	r7,lr
8000229c:	1a 97       	mov	r7,sp
8000229e:	20 1d       	sub	sp,4
800022a0:	18 98       	mov	r8,r12
800022a2:	ef 68 ff fc 	st.b	r7[-4],r8
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_EUP, -1);
800022a6:	3f fb       	mov	r11,-1
800022a8:	30 ec       	mov	r12,14
800022aa:	f0 1f 00 09 	mcall	800022cc <flashcdw_erase_user_page+0x34>
	return (check) ? flashcdw_quick_user_page_read() : true;
800022ae:	ef 39 ff fc 	ld.ub	r9,r7[-4]
800022b2:	30 08       	mov	r8,0
800022b4:	f0 09 18 00 	cp.b	r9,r8
800022b8:	c0 50       	breq	800022c2 <flashcdw_erase_user_page+0x2a>
800022ba:	f0 1f 00 06 	mcall	800022d0 <flashcdw_erase_user_page+0x38>
800022be:	18 98       	mov	r8,r12
800022c0:	c0 28       	rjmp	800022c4 <flashcdw_erase_user_page+0x2c>
800022c2:	30 18       	mov	r8,1
}
800022c4:	10 9c       	mov	r12,r8
800022c6:	2f fd       	sub	sp,-4
800022c8:	e3 cd 80 80 	ldm	sp++,r7,pc
800022cc:	80 00       	ld.sh	r0,r0[0x0]
800022ce:	21 04       	sub	r4,16
800022d0:	80 00       	ld.sh	r0,r0[0x0]
800022d2:	22 74       	sub	r4,39

800022d4 <flashcdw_write_user_page>:


void flashcdw_write_user_page(void)
{
800022d4:	eb cd 40 80 	pushm	r7,lr
800022d8:	1a 97       	mov	r7,sp
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_WUP, -1);
800022da:	3f fb       	mov	r11,-1
800022dc:	30 dc       	mov	r12,13
800022de:	f0 1f 00 03 	mcall	800022e8 <flashcdw_write_user_page+0x14>
}
800022e2:	e3 cd 80 80 	ldm	sp++,r7,pc
800022e6:	00 00       	add	r0,r0
800022e8:	80 00       	ld.sh	r0,r0[0x0]
800022ea:	21 04       	sub	r4,16

800022ec <flashcdw_memcpy>:
	return dst;
}


volatile void *flashcdw_memcpy(volatile void *dst, const void *src, size_t nbytes, bool erase)
{
800022ec:	eb cd 40 80 	pushm	r7,lr
800022f0:	1a 97       	mov	r7,sp
800022f2:	20 bd       	sub	sp,44
800022f4:	ef 4c ff e0 	st.w	r7[-32],r12
800022f8:	ef 4b ff dc 	st.w	r7[-36],r11
800022fc:	ef 4a ff d8 	st.w	r7[-40],r10
80002300:	12 98       	mov	r8,r9
80002302:	ef 68 ff d4 	st.b	r7[-44],r8
	uint16_t page_pos;
	Union64 flash_dword;
	uint8_t i;
	bool b_user_page;
	unsigned int error_status = 0;
80002306:	30 08       	mov	r8,0
80002308:	ef 48 ff f0 	st.w	r7[-16],r8
	uint8_t* flash_add;
	uint8_t* dest_add=(uint8_t*)dst;
8000230c:	ee f8 ff e0 	ld.w	r8,r7[-32]
80002310:	ef 48 ff f8 	st.w	r7[-8],r8
	const uint8_t* src_buf=(const uint8_t*)src;
80002314:	ee f8 ff dc 	ld.w	r8,r7[-36]
80002318:	ef 48 ff fc 	st.w	r7[-4],r8
	Assert( (((uint8_t *)dst >= AVR32_FLASH)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASH + flashcdw_get_flash_size())))
			|| (((uint8_t *)dst >= AVR32_FLASHCDW_USER_PAGE)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASHCDW_USER_PAGE + AVR32_FLASHCDW_USER_PAGE_SIZE))) );

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHCDW_USER_PAGE;
8000231c:	ee f8 ff e0 	ld.w	r8,r7[-32]
80002320:	e0 69 ff ff 	mov	r9,65535
80002324:	ea 19 80 7f 	orh	r9,0x807f
80002328:	12 38       	cp.w	r8,r9
8000232a:	5f b8       	srhi	r8
8000232c:	ef 68 ff ef 	st.b	r7[-17],r8

	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add%AVR32_FLASHCDW_PAGE_SIZE));
80002330:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002334:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002338:	f1 d8 c0 08 	bfextu	r8,r8,0x0,0x8
8000233c:	f2 08 01 08 	sub	r8,r9,r8
80002340:	ef 48 ff f4 	st.w	r7[-12],r8

	while ( nbytes ) {
80002344:	c9 18       	rjmp	80002466 <flashcdw_memcpy+0x17a>
		// Clear the page buffer in order to prepare data for a flash page write.
		flashcdw_clear_page_buffer();
80002346:	f0 1f 00 50 	mcall	80002484 <flashcdw_memcpy+0x198>
		error_status |= flashcdw_error_status;
8000234a:	4d 08       	lddpc	r8,80002488 <flashcdw_memcpy+0x19c>
8000234c:	70 08       	ld.w	r8,r8[0x0]
8000234e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002352:	f3 e8 10 08 	or	r8,r9,r8
80002356:	ef 48 ff f0 	st.w	r7[-16],r8

		// Loop in the page
		for (page_pos = 0; page_pos < AVR32_FLASHCDW_PAGE_SIZE; page_pos += sizeof(uint64_t)) {
8000235a:	30 08       	mov	r8,0
8000235c:	ef 58 ff ec 	st.h	r7[-20],r8
80002360:	c4 b8       	rjmp	800023f6 <flashcdw_memcpy+0x10a>
			// Read the flash double-word buffer
			flash_dword.u64 = *(volatile uint64_t*)flash_add;
80002362:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002366:	f0 e8 00 00 	ld.d	r8,r8[0]
8000236a:	ee e9 ff e4 	st.d	r7[-28],r8

			// Update double-word if necessary
			for (i = 0; i < sizeof(uint64_t); i++) {
8000236e:	30 08       	mov	r8,0
80002370:	ef 68 ff ee 	st.b	r7[-18],r8
80002374:	c2 d8       	rjmp	800023ce <flashcdw_memcpy+0xe2>
				if ( nbytes && (flash_add == dest_add)) {
80002376:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000237a:	58 08       	cp.w	r8,0
8000237c:	c1 f0       	breq	800023ba <flashcdw_memcpy+0xce>
8000237e:	ee f9 ff f4 	ld.w	r9,r7[-12]
80002382:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002386:	10 39       	cp.w	r9,r8
80002388:	c1 91       	brne	800023ba <flashcdw_memcpy+0xce>
					// Update page with data source
					flash_dword.u8[i] = *src_buf++;
8000238a:	ef 39 ff ee 	ld.ub	r9,r7[-18]
8000238e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002392:	11 88       	ld.ub	r8,r8[0x0]
80002394:	ee 09 00 09 	add	r9,r7,r9
80002398:	f3 68 ff e4 	st.b	r9[-28],r8
8000239c:	ee f8 ff fc 	ld.w	r8,r7[-4]
800023a0:	2f f8       	sub	r8,-1
800023a2:	ef 48 ff fc 	st.w	r7[-4],r8
					dest_add++;
800023a6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800023aa:	2f f8       	sub	r8,-1
800023ac:	ef 48 ff f8 	st.w	r7[-8],r8
					nbytes--;
800023b0:	ee f8 ff d8 	ld.w	r8,r7[-40]
800023b4:	20 18       	sub	r8,1
800023b6:	ef 48 ff d8 	st.w	r7[-40],r8
				}
				flash_add++;
800023ba:	ee f8 ff f4 	ld.w	r8,r7[-12]
800023be:	2f f8       	sub	r8,-1
800023c0:	ef 48 ff f4 	st.w	r7[-12],r8
		for (page_pos = 0; page_pos < AVR32_FLASHCDW_PAGE_SIZE; page_pos += sizeof(uint64_t)) {
			// Read the flash double-word buffer
			flash_dword.u64 = *(volatile uint64_t*)flash_add;

			// Update double-word if necessary
			for (i = 0; i < sizeof(uint64_t); i++) {
800023c4:	ef 38 ff ee 	ld.ub	r8,r7[-18]
800023c8:	2f f8       	sub	r8,-1
800023ca:	ef 68 ff ee 	st.b	r7[-18],r8
800023ce:	ef 39 ff ee 	ld.ub	r9,r7[-18]
800023d2:	30 78       	mov	r8,7
800023d4:	f0 09 18 00 	cp.b	r9,r8
800023d8:	fe 98 ff cf 	brls	80002376 <flashcdw_memcpy+0x8a>
				}
				flash_add++;
			}

			// Write the flash double-word buffer to the page buffer.
			*(volatile uint64_t*)((uint32_t)flash_add - sizeof(uint64_t))= flash_dword.u64;
800023dc:	ee f8 ff f4 	ld.w	r8,r7[-12]
800023e0:	20 88       	sub	r8,8
800023e2:	10 9a       	mov	r10,r8
800023e4:	ee e8 ff e4 	ld.d	r8,r7[-28]
800023e8:	f4 e9 00 00 	st.d	r10[0],r8
		// Clear the page buffer in order to prepare data for a flash page write.
		flashcdw_clear_page_buffer();
		error_status |= flashcdw_error_status;

		// Loop in the page
		for (page_pos = 0; page_pos < AVR32_FLASHCDW_PAGE_SIZE; page_pos += sizeof(uint64_t)) {
800023ec:	ef 08 ff ec 	ld.sh	r8,r7[-20]
800023f0:	2f 88       	sub	r8,-8
800023f2:	ef 58 ff ec 	st.h	r7[-20],r8
800023f6:	ef 09 ff ec 	ld.sh	r9,r7[-20]
800023fa:	e0 68 00 ff 	mov	r8,255
800023fe:	f0 09 19 00 	cp.h	r9,r8
80002402:	fe 98 ff b0 	brls	80002362 <flashcdw_memcpy+0x76>
			// Write the flash double-word buffer to the page buffer.
			*(volatile uint64_t*)((uint32_t)flash_add - sizeof(uint64_t))= flash_dword.u64;
		}

		// Erase the current page if requested and write it from the page buffer.
		if (erase) {
80002406:	ef 39 ff d4 	ld.ub	r9,r7[-44]
8000240a:	30 08       	mov	r8,0
8000240c:	f0 09 18 00 	cp.b	r9,r8
80002410:	c1 70       	breq	8000243e <flashcdw_memcpy+0x152>
			(b_user_page)? flashcdw_erase_user_page(false) : flashcdw_erase_page(-1, false);
80002412:	ef 39 ff ef 	ld.ub	r9,r7[-17]
80002416:	30 08       	mov	r8,0
80002418:	f0 09 18 00 	cp.b	r9,r8
8000241c:	c0 50       	breq	80002426 <flashcdw_memcpy+0x13a>
8000241e:	30 0c       	mov	r12,0
80002420:	f0 1f 00 1b 	mcall	8000248c <flashcdw_memcpy+0x1a0>
80002424:	c0 58       	rjmp	8000242e <flashcdw_memcpy+0x142>
80002426:	30 0b       	mov	r11,0
80002428:	3f fc       	mov	r12,-1
8000242a:	f0 1f 00 1a 	mcall	80002490 <flashcdw_memcpy+0x1a4>
			error_status |= flashcdw_error_status;
8000242e:	49 78       	lddpc	r8,80002488 <flashcdw_memcpy+0x19c>
80002430:	70 08       	ld.w	r8,r8[0x0]
80002432:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002436:	f3 e8 10 08 	or	r8,r9,r8
8000243a:	ef 48 ff f0 	st.w	r7[-16],r8
		}

		// Write the page
		(b_user_page)? flashcdw_write_user_page() : flashcdw_write_page(-1);
8000243e:	ef 39 ff ef 	ld.ub	r9,r7[-17]
80002442:	30 08       	mov	r8,0
80002444:	f0 09 18 00 	cp.b	r9,r8
80002448:	c0 40       	breq	80002450 <flashcdw_memcpy+0x164>
8000244a:	f0 1f 00 13 	mcall	80002494 <flashcdw_memcpy+0x1a8>
8000244e:	c0 48       	rjmp	80002456 <flashcdw_memcpy+0x16a>
80002450:	3f fc       	mov	r12,-1
80002452:	f0 1f 00 12 	mcall	80002498 <flashcdw_memcpy+0x1ac>
		error_status |= flashcdw_error_status;
80002456:	48 d8       	lddpc	r8,80002488 <flashcdw_memcpy+0x19c>
80002458:	70 08       	ld.w	r8,r8[0x0]
8000245a:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000245e:	f3 e8 10 08 	or	r8,r9,r8
80002462:	ef 48 ff f0 	st.w	r7[-16],r8

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHCDW_USER_PAGE;

	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add%AVR32_FLASHCDW_PAGE_SIZE));

	while ( nbytes ) {
80002466:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000246a:	58 08       	cp.w	r8,0
8000246c:	fe 91 ff 6d 	brne	80002346 <flashcdw_memcpy+0x5a>
		// Write the page
		(b_user_page)? flashcdw_write_user_page() : flashcdw_write_page(-1);
		error_status |= flashcdw_error_status;
	}
	// Update the FLASHC error status.
	flashcdw_error_status = error_status;
80002470:	48 68       	lddpc	r8,80002488 <flashcdw_memcpy+0x19c>
80002472:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002476:	91 09       	st.w	r8[0x0],r9

	// Return the initial destination pointer as the standard memcpy function does.
	return dst;
80002478:	ee f8 ff e0 	ld.w	r8,r7[-32]
}
8000247c:	10 9c       	mov	r12,r8
8000247e:	2f 5d       	sub	sp,-44
80002480:	e3 cd 80 80 	ldm	sp++,r7,pc
80002484:	80 00       	ld.sh	r0,r0[0x0]
80002486:	21 8c       	sub	r12,24
80002488:	00 00       	add	r0,r0
8000248a:	00 08       	add	r8,r0
8000248c:	80 00       	ld.sh	r0,r0[0x0]
8000248e:	22 98       	sub	r8,41
80002490:	80 00       	ld.sh	r0,r0[0x0]
80002492:	21 ec       	sub	r12,30
80002494:	80 00       	ld.sh	r0,r0[0x0]
80002496:	22 d4       	sub	r4,45
80002498:	80 00       	ld.sh	r0,r0[0x0]
8000249a:	22 54       	sub	r4,37

8000249c <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
8000249c:	eb cd 40 80 	pushm	r7,lr
800024a0:	1a 97       	mov	r7,sp
800024a2:	20 4d       	sub	sp,16
800024a4:	ef 4c ff f4 	st.w	r7[-12],r12
800024a8:	ef 4b ff f0 	st.w	r7[-16],r11
	uint32_t status = GPIO_SUCCESS;
800024ac:	30 08       	mov	r8,0
800024ae:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t i;

	for (i = 0; i < size; i++) {
800024b2:	30 08       	mov	r8,0
800024b4:	ef 48 ff fc 	st.w	r7[-4],r8
800024b8:	c1 c8       	rjmp	800024f0 <gpio_enable_module+0x54>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
800024ba:	ee f8 ff f4 	ld.w	r8,r7[-12]
800024be:	70 19       	ld.w	r9,r8[0x4]
800024c0:	ee f8 ff f4 	ld.w	r8,r7[-12]
800024c4:	70 08       	ld.w	r8,r8[0x0]
800024c6:	12 9b       	mov	r11,r9
800024c8:	10 9c       	mov	r12,r8
800024ca:	f0 1f 00 10 	mcall	80002508 <gpio_enable_module+0x6c>
800024ce:	18 98       	mov	r8,r12
800024d0:	ee f9 ff f8 	ld.w	r9,r7[-8]
800024d4:	f3 e8 10 08 	or	r8,r9,r8
800024d8:	ef 48 ff f8 	st.w	r7[-8],r8
		gpiomap++;
800024dc:	ee f8 ff f4 	ld.w	r8,r7[-12]
800024e0:	2f 88       	sub	r8,-8
800024e2:	ef 48 ff f4 	st.w	r7[-12],r8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800024e6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800024ea:	2f f8       	sub	r8,-1
800024ec:	ef 48 ff fc 	st.w	r7[-4],r8
800024f0:	ee f9 ff fc 	ld.w	r9,r7[-4]
800024f4:	ee f8 ff f0 	ld.w	r8,r7[-16]
800024f8:	10 39       	cp.w	r9,r8
800024fa:	ce 03       	brcs	800024ba <gpio_enable_module+0x1e>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
800024fc:	ee f8 ff f8 	ld.w	r8,r7[-8]
}
80002500:	10 9c       	mov	r12,r8
80002502:	2f cd       	sub	sp,-16
80002504:	e3 cd 80 80 	ldm	sp++,r7,pc
80002508:	80 00       	ld.sh	r0,r0[0x0]
8000250a:	25 0c       	sub	r12,80

8000250c <gpio_enable_module_pin>:
 * \param function The pin function.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
8000250c:	eb cd 40 80 	pushm	r7,lr
80002510:	1a 97       	mov	r7,sp
80002512:	20 3d       	sub	sp,12
80002514:	ef 4c ff f8 	st.w	r7[-8],r12
80002518:	ef 4b ff f4 	st.w	r7[-12],r11
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000251c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002520:	a5 98       	lsr	r8,0x5
80002522:	a9 78       	lsl	r8,0x9
80002524:	e0 28 d8 00 	sub	r8,55296
80002528:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Enable the correct function. */
	switch (function) {
8000252c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002530:	58 78       	cp.w	r8,7
80002532:	e0 8b 01 16 	brhi	8000275e <gpio_enable_module_pin+0x252>
80002536:	fe f9 02 4e 	ld.w	r9,pc[590]
8000253a:	f2 08 03 2f 	ld.w	pc,r9[r8<<0x2]
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000253e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002542:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002546:	30 19       	mov	r9,1
80002548:	f2 08 09 48 	lsl	r8,r9,r8
8000254c:	10 99       	mov	r9,r8
8000254e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002552:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002554:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002558:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000255c:	30 19       	mov	r9,1
8000255e:	f2 08 09 48 	lsl	r8,r9,r8
80002562:	10 99       	mov	r9,r8
80002564:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002568:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
8000256a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000256e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002572:	30 19       	mov	r9,1
80002574:	f2 08 09 48 	lsl	r8,r9,r8
80002578:	10 99       	mov	r9,r8
8000257a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000257e:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002580:	cf 18       	rjmp	80002762 <gpio_enable_module_pin+0x256>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002582:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002586:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000258a:	30 19       	mov	r9,1
8000258c:	f2 08 09 48 	lsl	r8,r9,r8
80002590:	10 99       	mov	r9,r8
80002592:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002596:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002598:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000259c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800025a0:	30 19       	mov	r9,1
800025a2:	f2 08 09 48 	lsl	r8,r9,r8
800025a6:	10 99       	mov	r9,r8
800025a8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800025ac:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
800025ae:	ee f8 ff f8 	ld.w	r8,r7[-8]
800025b2:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800025b6:	30 19       	mov	r9,1
800025b8:	f2 08 09 48 	lsl	r8,r9,r8
800025bc:	10 99       	mov	r9,r8
800025be:	ee f8 ff fc 	ld.w	r8,r7[-4]
800025c2:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
800025c4:	cc f8       	rjmp	80002762 <gpio_enable_module_pin+0x256>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800025c6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800025ca:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800025ce:	30 19       	mov	r9,1
800025d0:	f2 08 09 48 	lsl	r8,r9,r8
800025d4:	10 99       	mov	r9,r8
800025d6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800025da:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800025dc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800025e0:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800025e4:	30 19       	mov	r9,1
800025e6:	f2 08 09 48 	lsl	r8,r9,r8
800025ea:	10 99       	mov	r9,r8
800025ec:	ee f8 ff fc 	ld.w	r8,r7[-4]
800025f0:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
800025f2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800025f6:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800025fa:	30 19       	mov	r9,1
800025fc:	f2 08 09 48 	lsl	r8,r9,r8
80002600:	10 99       	mov	r9,r8
80002602:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002606:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002608:	ca d8       	rjmp	80002762 <gpio_enable_module_pin+0x256>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000260a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000260e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002612:	30 19       	mov	r9,1
80002614:	f2 08 09 48 	lsl	r8,r9,r8
80002618:	10 99       	mov	r9,r8
8000261a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000261e:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002620:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002624:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002628:	30 19       	mov	r9,1
8000262a:	f2 08 09 48 	lsl	r8,r9,r8
8000262e:	10 99       	mov	r9,r8
80002630:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002634:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002636:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000263a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000263e:	30 19       	mov	r9,1
80002640:	f2 08 09 48 	lsl	r8,r9,r8
80002644:	10 99       	mov	r9,r8
80002646:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000264a:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
8000264c:	c8 b8       	rjmp	80002762 <gpio_enable_module_pin+0x256>

#if (AVR32_GPIO_H_VERSION >= 210)
	case 4: /* E function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000264e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002652:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002656:	30 19       	mov	r9,1
80002658:	f2 08 09 48 	lsl	r8,r9,r8
8000265c:	10 99       	mov	r9,r8
8000265e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002662:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002664:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002668:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000266c:	30 19       	mov	r9,1
8000266e:	f2 08 09 48 	lsl	r8,r9,r8
80002672:	10 99       	mov	r9,r8
80002674:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002678:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000267a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000267e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002682:	30 19       	mov	r9,1
80002684:	f2 08 09 48 	lsl	r8,r9,r8
80002688:	10 99       	mov	r9,r8
8000268a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000268e:	91 d9       	st.w	r8[0x34],r9
		break;
80002690:	c6 98       	rjmp	80002762 <gpio_enable_module_pin+0x256>

	case 5: /* F function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002692:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002696:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000269a:	30 19       	mov	r9,1
8000269c:	f2 08 09 48 	lsl	r8,r9,r8
800026a0:	10 99       	mov	r9,r8
800026a2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800026a6:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800026a8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800026ac:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800026b0:	30 19       	mov	r9,1
800026b2:	f2 08 09 48 	lsl	r8,r9,r8
800026b6:	10 99       	mov	r9,r8
800026b8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800026bc:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
800026be:	ee f8 ff f8 	ld.w	r8,r7[-8]
800026c2:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800026c6:	30 19       	mov	r9,1
800026c8:	f2 08 09 48 	lsl	r8,r9,r8
800026cc:	10 99       	mov	r9,r8
800026ce:	ee f8 ff fc 	ld.w	r8,r7[-4]
800026d2:	91 d9       	st.w	r8[0x34],r9
		break;
800026d4:	c4 78       	rjmp	80002762 <gpio_enable_module_pin+0x256>

	case 6: /* G function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800026d6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800026da:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800026de:	30 19       	mov	r9,1
800026e0:	f2 08 09 48 	lsl	r8,r9,r8
800026e4:	10 99       	mov	r9,r8
800026e6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800026ea:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800026ec:	ee f8 ff f8 	ld.w	r8,r7[-8]
800026f0:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800026f4:	30 19       	mov	r9,1
800026f6:	f2 08 09 48 	lsl	r8,r9,r8
800026fa:	10 99       	mov	r9,r8
800026fc:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002700:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002702:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002706:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000270a:	30 19       	mov	r9,1
8000270c:	f2 08 09 48 	lsl	r8,r9,r8
80002710:	10 99       	mov	r9,r8
80002712:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002716:	91 d9       	st.w	r8[0x34],r9
		break;
80002718:	c2 58       	rjmp	80002762 <gpio_enable_module_pin+0x256>

	case 7: /* H function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000271a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000271e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002722:	30 19       	mov	r9,1
80002724:	f2 08 09 48 	lsl	r8,r9,r8
80002728:	10 99       	mov	r9,r8
8000272a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000272e:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002730:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002734:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002738:	30 19       	mov	r9,1
8000273a:	f2 08 09 48 	lsl	r8,r9,r8
8000273e:	10 99       	mov	r9,r8
80002740:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002744:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002746:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000274a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000274e:	30 19       	mov	r9,1
80002750:	f2 08 09 48 	lsl	r8,r9,r8
80002754:	10 99       	mov	r9,r8
80002756:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000275a:	91 d9       	st.w	r8[0x34],r9
		break;
8000275c:	c0 38       	rjmp	80002762 <gpio_enable_module_pin+0x256>
#endif

	default:
		return GPIO_INVALID_ARGUMENT;
8000275e:	30 18       	mov	r8,1
80002760:	c0 d8       	rjmp	8000277a <gpio_enable_module_pin+0x26e>
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
80002762:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002766:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000276a:	30 19       	mov	r9,1
8000276c:	f2 08 09 48 	lsl	r8,r9,r8
80002770:	10 99       	mov	r9,r8
80002772:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002776:	91 29       	st.w	r8[0x8],r9

	return GPIO_SUCCESS;
80002778:	30 08       	mov	r8,0
}
8000277a:	10 9c       	mov	r12,r8
8000277c:	2f dd       	sub	sp,-12
8000277e:	e3 cd 80 80 	ldm	sp++,r7,pc
80002782:	00 00       	add	r0,r0
80002784:	80 00       	ld.sh	r0,r0[0x0]
80002786:	5e 00       	reteq	r0

80002788 <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
80002788:	eb cd 40 80 	pushm	r7,lr
8000278c:	1a 97       	mov	r7,sp
8000278e:	20 1d       	sub	sp,4
80002790:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80002794:	ee fb ff fc 	ld.w	r11,r7[-4]
80002798:	30 1c       	mov	r12,1
8000279a:	f0 1f 00 03 	mcall	800027a4 <sysclk_enable_hsb_module+0x1c>
}
8000279e:	2f fd       	sub	sp,-4
800027a0:	e3 cd 80 80 	ldm	sp++,r7,pc
800027a4:	80 00       	ld.sh	r0,r0[0x0]
800027a6:	4c 38       	lddpc	r8,800028b0 <sysclk_enable_peripheral_clock+0xc8>

800027a8 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
800027a8:	eb cd 40 80 	pushm	r7,lr
800027ac:	1a 97       	mov	r7,sp
800027ae:	20 1d       	sub	sp,4
800027b0:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
800027b4:	ee fb ff fc 	ld.w	r11,r7[-4]
800027b8:	30 2c       	mov	r12,2
800027ba:	f0 1f 00 03 	mcall	800027c4 <sysclk_enable_pba_module+0x1c>
}
800027be:	2f fd       	sub	sp,-4
800027c0:	e3 cd 80 80 	ldm	sp++,r7,pc
800027c4:	80 00       	ld.sh	r0,r0[0x0]
800027c6:	4c 38       	lddpc	r8,800028d0 <sysclk_enable_peripheral_clock+0xe8>

800027c8 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
800027c8:	eb cd 40 80 	pushm	r7,lr
800027cc:	1a 97       	mov	r7,sp
800027ce:	20 1d       	sub	sp,4
800027d0:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
800027d4:	ee fb ff fc 	ld.w	r11,r7[-4]
800027d8:	30 3c       	mov	r12,3
800027da:	f0 1f 00 03 	mcall	800027e4 <sysclk_enable_pbb_module+0x1c>
}
800027de:	2f fd       	sub	sp,-4
800027e0:	e3 cd 80 80 	ldm	sp++,r7,pc
800027e4:	80 00       	ld.sh	r0,r0[0x0]
800027e6:	4c 38       	lddpc	r8,800028f0 <sysclk_enable_peripheral_clock+0x108>

800027e8 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
800027e8:	eb cd 40 80 	pushm	r7,lr
800027ec:	1a 97       	mov	r7,sp
800027ee:	20 1d       	sub	sp,4
800027f0:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
800027f4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800027f8:	fe 58 38 00 	cp.w	r8,-51200
800027fc:	e0 80 00 8a 	breq	80002910 <sysclk_enable_peripheral_clock+0x128>
80002800:	e0 8b 00 33 	brhi	80002866 <sysclk_enable_peripheral_clock+0x7e>
80002804:	fe 58 14 00 	cp.w	r8,-60416
80002808:	c6 80       	breq	800028d8 <sysclk_enable_peripheral_clock+0xf0>
8000280a:	e0 8b 00 18 	brhi	8000283a <sysclk_enable_peripheral_clock+0x52>
8000280e:	fe 48 14 00 	cp.w	r8,-125952
80002812:	e0 80 00 be 	breq	8000298e <sysclk_enable_peripheral_clock+0x1a6>
80002816:	e0 8b 00 0b 	brhi	8000282c <sysclk_enable_peripheral_clock+0x44>
8000281a:	fe 48 00 00 	cp.w	r8,-131072
8000281e:	e0 80 00 ad 	breq	80002978 <sysclk_enable_peripheral_clock+0x190>
80002822:	fe 48 10 00 	cp.w	r8,-126976
80002826:	e0 80 00 b0 	breq	80002986 <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
8000282a:	cb 98       	rjmp	8000299c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000282c:	fe 58 00 00 	cp.w	r8,-65536
80002830:	c4 90       	breq	800028c2 <sysclk_enable_peripheral_clock+0xda>
80002832:	fe 58 10 00 	cp.w	r8,-61440
80002836:	c4 d0       	breq	800028d0 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002838:	cb 28       	rjmp	8000299c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000283a:	fe 58 20 00 	cp.w	r8,-57344
8000283e:	c5 90       	breq	800028f0 <sysclk_enable_peripheral_clock+0x108>
80002840:	e0 8b 00 09 	brhi	80002852 <sysclk_enable_peripheral_clock+0x6a>
80002844:	fe 58 18 00 	cp.w	r8,-59392
80002848:	c4 c0       	breq	800028e0 <sysclk_enable_peripheral_clock+0xf8>
8000284a:	fe 58 1c 00 	cp.w	r8,-58368
8000284e:	c4 d0       	breq	800028e8 <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002850:	ca 68       	rjmp	8000299c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002852:	fe 58 30 00 	cp.w	r8,-53248
80002856:	c5 50       	breq	80002900 <sysclk_enable_peripheral_clock+0x118>
80002858:	fe 58 34 00 	cp.w	r8,-52224
8000285c:	c5 60       	breq	80002908 <sysclk_enable_peripheral_clock+0x120>
8000285e:	fe 58 28 00 	cp.w	r8,-55296
80002862:	c4 b0       	breq	800028f8 <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002864:	c9 c8       	rjmp	8000299c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002866:	fe 58 50 00 	cp.w	r8,-45056
8000286a:	c6 b0       	breq	80002940 <sysclk_enable_peripheral_clock+0x158>
8000286c:	e0 8b 00 15 	brhi	80002896 <sysclk_enable_peripheral_clock+0xae>
80002870:	fe 58 44 00 	cp.w	r8,-48128
80002874:	c5 a0       	breq	80002928 <sysclk_enable_peripheral_clock+0x140>
80002876:	e0 8b 00 09 	brhi	80002888 <sysclk_enable_peripheral_clock+0xa0>
8000287a:	fe 58 3c 00 	cp.w	r8,-50176
8000287e:	c4 d0       	breq	80002918 <sysclk_enable_peripheral_clock+0x130>
80002880:	fe 58 40 00 	cp.w	r8,-49152
80002884:	c4 e0       	breq	80002920 <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002886:	c8 b8       	rjmp	8000299c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002888:	fe 58 48 00 	cp.w	r8,-47104
8000288c:	c5 20       	breq	80002930 <sysclk_enable_peripheral_clock+0x148>
8000288e:	fe 58 4c 00 	cp.w	r8,-46080
80002892:	c5 30       	breq	80002938 <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002894:	c8 48       	rjmp	8000299c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002896:	fe 58 5c 00 	cp.w	r8,-41984
8000289a:	c5 f0       	breq	80002958 <sysclk_enable_peripheral_clock+0x170>
8000289c:	e0 8b 00 09 	brhi	800028ae <sysclk_enable_peripheral_clock+0xc6>
800028a0:	fe 58 54 00 	cp.w	r8,-44032
800028a4:	c5 20       	breq	80002948 <sysclk_enable_peripheral_clock+0x160>
800028a6:	fe 58 58 00 	cp.w	r8,-43008
800028aa:	c5 30       	breq	80002950 <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800028ac:	c7 88       	rjmp	8000299c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800028ae:	fe 58 64 00 	cp.w	r8,-39936
800028b2:	c5 b0       	breq	80002968 <sysclk_enable_peripheral_clock+0x180>
800028b4:	fe 58 68 00 	cp.w	r8,-38912
800028b8:	c5 c0       	breq	80002970 <sysclk_enable_peripheral_clock+0x188>
800028ba:	fe 58 60 00 	cp.w	r8,-40960
800028be:	c5 10       	breq	80002960 <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800028c0:	c6 e8       	rjmp	8000299c <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
800028c2:	30 4c       	mov	r12,4
800028c4:	f0 1f 00 38 	mcall	800029a4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
800028c8:	30 0c       	mov	r12,0
800028ca:	f0 1f 00 38 	mcall	800029a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800028ce:	c6 78       	rjmp	8000299c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
800028d0:	30 1c       	mov	r12,1
800028d2:	f0 1f 00 36 	mcall	800029a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800028d6:	c6 38       	rjmp	8000299c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
800028d8:	30 2c       	mov	r12,2
800028da:	f0 1f 00 34 	mcall	800029a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800028de:	c5 f8       	rjmp	8000299c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
800028e0:	30 3c       	mov	r12,3
800028e2:	f0 1f 00 32 	mcall	800029a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800028e6:	c5 b8       	rjmp	8000299c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
800028e8:	30 4c       	mov	r12,4
800028ea:	f0 1f 00 30 	mcall	800029a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800028ee:	c5 78       	rjmp	8000299c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
800028f0:	30 5c       	mov	r12,5
800028f2:	f0 1f 00 2e 	mcall	800029a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800028f6:	c5 38       	rjmp	8000299c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
800028f8:	30 6c       	mov	r12,6
800028fa:	f0 1f 00 2c 	mcall	800029a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800028fe:	c4 f8       	rjmp	8000299c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
80002900:	30 7c       	mov	r12,7
80002902:	f0 1f 00 2a 	mcall	800029a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002906:	c4 b8       	rjmp	8000299c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
80002908:	30 8c       	mov	r12,8
8000290a:	f0 1f 00 28 	mcall	800029a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000290e:	c4 78       	rjmp	8000299c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
80002910:	30 9c       	mov	r12,9
80002912:	f0 1f 00 26 	mcall	800029a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002916:	c4 38       	rjmp	8000299c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
80002918:	30 ac       	mov	r12,10
8000291a:	f0 1f 00 24 	mcall	800029a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000291e:	c3 f8       	rjmp	8000299c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
80002920:	30 bc       	mov	r12,11
80002922:	f0 1f 00 22 	mcall	800029a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002926:	c3 b8       	rjmp	8000299c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
80002928:	30 cc       	mov	r12,12
8000292a:	f0 1f 00 20 	mcall	800029a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000292e:	c3 78       	rjmp	8000299c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80002930:	30 dc       	mov	r12,13
80002932:	f0 1f 00 1e 	mcall	800029a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002936:	c3 38       	rjmp	8000299c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
80002938:	30 ec       	mov	r12,14
8000293a:	f0 1f 00 1c 	mcall	800029a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000293e:	c2 f8       	rjmp	8000299c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80002940:	30 fc       	mov	r12,15
80002942:	f0 1f 00 1a 	mcall	800029a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002946:	c2 b8       	rjmp	8000299c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
80002948:	31 0c       	mov	r12,16
8000294a:	f0 1f 00 18 	mcall	800029a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000294e:	c2 78       	rjmp	8000299c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
80002950:	31 1c       	mov	r12,17
80002952:	f0 1f 00 16 	mcall	800029a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002956:	c2 38       	rjmp	8000299c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
80002958:	31 2c       	mov	r12,18
8000295a:	f0 1f 00 14 	mcall	800029a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000295e:	c1 f8       	rjmp	8000299c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
80002960:	31 3c       	mov	r12,19
80002962:	f0 1f 00 12 	mcall	800029a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002966:	c1 b8       	rjmp	8000299c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
80002968:	31 4c       	mov	r12,20
8000296a:	f0 1f 00 10 	mcall	800029a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000296e:	c1 78       	rjmp	8000299c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
80002970:	31 5c       	mov	r12,21
80002972:	f0 1f 00 0e 	mcall	800029a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002976:	c1 38       	rjmp	8000299c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
80002978:	30 3c       	mov	r12,3
8000297a:	f0 1f 00 0b 	mcall	800029a4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
8000297e:	30 0c       	mov	r12,0
80002980:	f0 1f 00 0b 	mcall	800029ac <sysclk_enable_peripheral_clock+0x1c4>
		break;
80002984:	c0 c8       	rjmp	8000299c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
80002986:	30 1c       	mov	r12,1
80002988:	f0 1f 00 09 	mcall	800029ac <sysclk_enable_peripheral_clock+0x1c4>
		break;
8000298c:	c0 88       	rjmp	8000299c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
8000298e:	30 0c       	mov	r12,0
80002990:	f0 1f 00 05 	mcall	800029a4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
80002994:	30 2c       	mov	r12,2
80002996:	f0 1f 00 06 	mcall	800029ac <sysclk_enable_peripheral_clock+0x1c4>
		break;
8000299a:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
8000299c:	2f fd       	sub	sp,-4
8000299e:	e3 cd 80 80 	ldm	sp++,r7,pc
800029a2:	00 00       	add	r0,r0
800029a4:	80 00       	ld.sh	r0,r0[0x0]
800029a6:	27 88       	sub	r8,120
800029a8:	80 00       	ld.sh	r0,r0[0x0]
800029aa:	27 a8       	sub	r8,122
800029ac:	80 00       	ld.sh	r0,r0[0x0]
800029ae:	27 c8       	sub	r8,124

800029b0 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
800029b0:	eb cd 40 80 	pushm	r7,lr
800029b4:	1a 97       	mov	r7,sp
800029b6:	20 cd       	sub	sp,48
800029b8:	ef 4c ff d4 	st.w	r7[-44],r12
800029bc:	ef 4b ff d0 	st.w	r7[-48],r11
800029c0:	ee f8 ff d4 	ld.w	r8,r7[-44]
800029c4:	ef 48 ff dc 	st.w	r7[-36],r8
800029c8:	ee f8 ff d0 	ld.w	r8,r7[-48]
800029cc:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
800029d0:	ee f8 ff d8 	ld.w	r8,r7[-40]
800029d4:	58 18       	cp.w	r8,1
800029d6:	c2 11       	brne	80002a18 <ioport_set_pin_dir+0x68>
800029d8:	ee f8 ff dc 	ld.w	r8,r7[-36]
800029dc:	ef 48 ff e0 	st.w	r7[-32],r8
800029e0:	ee f8 ff e0 	ld.w	r8,r7[-32]
800029e4:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800029e8:	ee f8 ff e4 	ld.w	r8,r7[-28]
800029ec:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800029ee:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800029f2:	ee f8 ff e8 	ld.w	r8,r7[-24]
800029f6:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800029f8:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
800029fc:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002a00:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80002a04:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002a08:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80002a0c:	30 1a       	mov	r10,1
80002a0e:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80002a12:	f1 49 00 44 	st.w	r8[68],r9
80002a16:	c2 48       	rjmp	80002a5e <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
80002a18:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002a1c:	58 08       	cp.w	r8,0
80002a1e:	c2 01       	brne	80002a5e <ioport_set_pin_dir+0xae>
80002a20:	ee f8 ff dc 	ld.w	r8,r7[-36]
80002a24:	ef 48 ff f0 	st.w	r7[-16],r8
80002a28:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002a2c:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80002a30:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002a34:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80002a36:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80002a3a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002a3e:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80002a40:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80002a44:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002a48:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80002a4c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002a50:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80002a54:	30 1a       	mov	r10,1
80002a56:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80002a5a:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
80002a5e:	2f 4d       	sub	sp,-48
80002a60:	e3 cd 80 80 	ldm	sp++,r7,pc

80002a64 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
80002a64:	eb cd 40 80 	pushm	r7,lr
80002a68:	1a 97       	mov	r7,sp
80002a6a:	20 cd       	sub	sp,48
80002a6c:	ef 4c ff d4 	st.w	r7[-44],r12
80002a70:	16 98       	mov	r8,r11
80002a72:	ef 68 ff d0 	st.b	r7[-48],r8
	arch_ioport_set_pin_level(pin, level);
80002a76:	ef 38 ff d0 	ld.ub	r8,r7[-48]
80002a7a:	ee f9 ff d4 	ld.w	r9,r7[-44]
80002a7e:	ef 49 ff dc 	st.w	r7[-36],r9
80002a82:	ef 68 ff db 	st.b	r7[-37],r8
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
80002a86:	ef 39 ff db 	ld.ub	r9,r7[-37]
80002a8a:	30 08       	mov	r8,0
80002a8c:	f0 09 18 00 	cp.b	r9,r8
80002a90:	c2 10       	breq	80002ad2 <ioport_set_pin_level+0x6e>
80002a92:	ee f8 ff dc 	ld.w	r8,r7[-36]
80002a96:	ef 48 ff e0 	st.w	r7[-32],r8
80002a9a:	ee f8 ff e0 	ld.w	r8,r7[-32]
80002a9e:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80002aa2:	ee f8 ff e4 	ld.w	r8,r7[-28]
80002aa6:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80002aa8:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80002aac:	ee f8 ff e8 	ld.w	r8,r7[-24]
80002ab0:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80002ab2:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80002ab6:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002aba:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80002abe:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002ac2:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80002ac6:	30 1a       	mov	r10,1
80002ac8:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80002acc:	f1 49 00 54 	st.w	r8[84],r9
80002ad0:	c2 08       	rjmp	80002b10 <ioport_set_pin_level+0xac>
80002ad2:	ee f8 ff dc 	ld.w	r8,r7[-36]
80002ad6:	ef 48 ff f0 	st.w	r7[-16],r8
80002ada:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002ade:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80002ae2:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002ae6:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80002ae8:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80002aec:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002af0:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80002af2:	e0 28 d8 00 	sub	r8,55296
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80002af6:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002afa:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80002afe:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002b02:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80002b06:	30 1a       	mov	r10,1
80002b08:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80002b0c:	f1 49 00 58 	st.w	r8[88],r9
}
80002b10:	2f 4d       	sub	sp,-48
80002b12:	e3 cd 80 80 	ldm	sp++,r7,pc
80002b16:	d7 03       	nop

80002b18 <com_spi_init>:
	spi_put(TWI_SENS,count);
	if(count--) count = UINT8_MAX;
};

spi_status_t com_spi_init(void)
{
80002b18:	eb cd 40 80 	pushm	r7,lr
80002b1c:	1a 97       	mov	r7,sp
	ioport_set_pin_dir(MISO_REG,IOPORT_DIR_OUTPUT);
80002b1e:	30 1b       	mov	r11,1
80002b20:	30 0c       	mov	r12,0
80002b22:	f0 1f 00 13 	mcall	80002b6c <com_spi_init+0x54>
	ioport_set_pin_dir(MOSI_REG,IOPORT_DIR_INPUT);
80002b26:	30 0b       	mov	r11,0
80002b28:	30 1c       	mov	r12,1
80002b2a:	f0 1f 00 11 	mcall	80002b6c <com_spi_init+0x54>
	ioport_set_pin_dir(SCK_REG, IOPORT_DIR_INPUT);
80002b2e:	30 0b       	mov	r11,0
80002b30:	30 2c       	mov	r12,2
80002b32:	f0 1f 00 0f 	mcall	80002b6c <com_spi_init+0x54>
	ioport_set_pin_level(MISO_REG,IOPORT_PIN_LEVEL_LOW);
80002b36:	30 0b       	mov	r11,0
80002b38:	30 0c       	mov	r12,0
80002b3a:	f0 1f 00 0e 	mcall	80002b70 <com_spi_init+0x58>
	
	static const gpio_map_t SPI_GPIO_MAP =	{{MISO_REG, 0},{MOSI_REG, 0},{SCK_REG,0}};	 //TODO: DEFINE FUNCTION_A 0
	gpio_enable_module(SPI_GPIO_MAP,3);
80002b3e:	30 3b       	mov	r11,3
80002b40:	48 dc       	lddpc	r12,80002b74 <com_spi_init+0x5c>
80002b42:	f0 1f 00 0e 	mcall	80002b78 <com_spi_init+0x60>
	
	sysclk_enable_peripheral_clock(SPI_ARDU);
80002b46:	fe 7c 3c 00 	mov	r12,-50176
80002b4a:	f0 1f 00 0d 	mcall	80002b7c <com_spi_init+0x64>
	
	spi_initSlave(SPI_ARDU,8,SPI_MODE_0);
80002b4e:	30 0a       	mov	r10,0
80002b50:	30 8b       	mov	r11,8
80002b52:	fe 7c 3c 00 	mov	r12,-50176
80002b56:	f0 1f 00 0b 	mcall	80002b80 <com_spi_init+0x68>
	spi_enable(SPI_ARDU);
80002b5a:	fe 7c 3c 00 	mov	r12,-50176
80002b5e:	f0 1f 00 0a 	mcall	80002b84 <com_spi_init+0x6c>
	
	//irq_register_handler(com_spi_interrupt_handler, AVR32_SPI_IRQ, SPI_ARDU_IRQ_LEVEL);
	//(*SPI_ARDU).ier = AVR32_SPI_IER_TDRE_MASK; //enable Interrupt
	//cpu_irq_enable();
	
	return SPI_OK;
80002b62:	30 08       	mov	r8,0
}
80002b64:	10 9c       	mov	r12,r8
80002b66:	e3 cd 80 80 	ldm	sp++,r7,pc
80002b6a:	00 00       	add	r0,r0
80002b6c:	80 00       	ld.sh	r0,r0[0x0]
80002b6e:	29 b0       	sub	r0,-101
80002b70:	80 00       	ld.sh	r0,r0[0x0]
80002b72:	2a 64       	sub	r4,-90
80002b74:	80 00       	ld.sh	r0,r0[0x0]
80002b76:	5e 20       	reths	r0
80002b78:	80 00       	ld.sh	r0,r0[0x0]
80002b7a:	24 9c       	sub	r12,73
80002b7c:	80 00       	ld.sh	r0,r0[0x0]
80002b7e:	27 e8       	sub	r8,126
80002b80:	80 00       	ld.sh	r0,r0[0x0]
80002b82:	4e 14       	lddpc	r4,80002d04 <sysclk_enable_peripheral_clock+0xf0>
80002b84:	80 00       	ld.sh	r0,r0[0x0]
80002b86:	4e 9e       	lddpc	lr,80002d28 <sysclk_enable_peripheral_clock+0x114>

80002b88 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
80002b88:	eb cd 40 80 	pushm	r7,lr
80002b8c:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
80002b8e:	e0 68 0e 00 	mov	r8,3584
80002b92:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
80002b96:	10 9c       	mov	r12,r8
80002b98:	e3 cd 80 80 	ldm	sp++,r7,pc

80002b9c <sysclk_get_pba_hz>:
 * \brief Return the current rate in Hz of the Peripheral Bus A clock
 *
 * \return Frequency of the Peripheral Bus A clock, in Hz.
 */
static inline uint32_t sysclk_get_pba_hz(void)
{
80002b9c:	eb cd 40 80 	pushm	r7,lr
80002ba0:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBA_DIV;
80002ba2:	f0 1f 00 04 	mcall	80002bb0 <sysclk_get_pba_hz+0x14>
80002ba6:	18 98       	mov	r8,r12
80002ba8:	a3 88       	lsr	r8,0x2
}
80002baa:	10 9c       	mov	r12,r8
80002bac:	e3 cd 80 80 	ldm	sp++,r7,pc
80002bb0:	80 00       	ld.sh	r0,r0[0x0]
80002bb2:	2b 88       	sub	r8,-72

80002bb4 <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
80002bb4:	eb cd 40 80 	pushm	r7,lr
80002bb8:	1a 97       	mov	r7,sp
80002bba:	20 1d       	sub	sp,4
80002bbc:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80002bc0:	ee fb ff fc 	ld.w	r11,r7[-4]
80002bc4:	30 1c       	mov	r12,1
80002bc6:	f0 1f 00 03 	mcall	80002bd0 <sysclk_enable_hsb_module+0x1c>
}
80002bca:	2f fd       	sub	sp,-4
80002bcc:	e3 cd 80 80 	ldm	sp++,r7,pc
80002bd0:	80 00       	ld.sh	r0,r0[0x0]
80002bd2:	4c 38       	lddpc	r8,80002cdc <sysclk_enable_peripheral_clock+0xc8>

80002bd4 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80002bd4:	eb cd 40 80 	pushm	r7,lr
80002bd8:	1a 97       	mov	r7,sp
80002bda:	20 1d       	sub	sp,4
80002bdc:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80002be0:	ee fb ff fc 	ld.w	r11,r7[-4]
80002be4:	30 2c       	mov	r12,2
80002be6:	f0 1f 00 03 	mcall	80002bf0 <sysclk_enable_pba_module+0x1c>
}
80002bea:	2f fd       	sub	sp,-4
80002bec:	e3 cd 80 80 	ldm	sp++,r7,pc
80002bf0:	80 00       	ld.sh	r0,r0[0x0]
80002bf2:	4c 38       	lddpc	r8,80002cfc <sysclk_enable_peripheral_clock+0xe8>

80002bf4 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
80002bf4:	eb cd 40 80 	pushm	r7,lr
80002bf8:	1a 97       	mov	r7,sp
80002bfa:	20 1d       	sub	sp,4
80002bfc:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
80002c00:	ee fb ff fc 	ld.w	r11,r7[-4]
80002c04:	30 3c       	mov	r12,3
80002c06:	f0 1f 00 03 	mcall	80002c10 <sysclk_enable_pbb_module+0x1c>
}
80002c0a:	2f fd       	sub	sp,-4
80002c0c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002c10:	80 00       	ld.sh	r0,r0[0x0]
80002c12:	4c 38       	lddpc	r8,80002d1c <sysclk_enable_peripheral_clock+0x108>

80002c14 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
80002c14:	eb cd 40 80 	pushm	r7,lr
80002c18:	1a 97       	mov	r7,sp
80002c1a:	20 1d       	sub	sp,4
80002c1c:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
80002c20:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002c24:	fe 58 38 00 	cp.w	r8,-51200
80002c28:	e0 80 00 8a 	breq	80002d3c <sysclk_enable_peripheral_clock+0x128>
80002c2c:	e0 8b 00 33 	brhi	80002c92 <sysclk_enable_peripheral_clock+0x7e>
80002c30:	fe 58 14 00 	cp.w	r8,-60416
80002c34:	c6 80       	breq	80002d04 <sysclk_enable_peripheral_clock+0xf0>
80002c36:	e0 8b 00 18 	brhi	80002c66 <sysclk_enable_peripheral_clock+0x52>
80002c3a:	fe 48 14 00 	cp.w	r8,-125952
80002c3e:	e0 80 00 be 	breq	80002dba <sysclk_enable_peripheral_clock+0x1a6>
80002c42:	e0 8b 00 0b 	brhi	80002c58 <sysclk_enable_peripheral_clock+0x44>
80002c46:	fe 48 00 00 	cp.w	r8,-131072
80002c4a:	e0 80 00 ad 	breq	80002da4 <sysclk_enable_peripheral_clock+0x190>
80002c4e:	fe 48 10 00 	cp.w	r8,-126976
80002c52:	e0 80 00 b0 	breq	80002db2 <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002c56:	cb 98       	rjmp	80002dc8 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002c58:	fe 58 00 00 	cp.w	r8,-65536
80002c5c:	c4 90       	breq	80002cee <sysclk_enable_peripheral_clock+0xda>
80002c5e:	fe 58 10 00 	cp.w	r8,-61440
80002c62:	c4 d0       	breq	80002cfc <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002c64:	cb 28       	rjmp	80002dc8 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002c66:	fe 58 20 00 	cp.w	r8,-57344
80002c6a:	c5 90       	breq	80002d1c <sysclk_enable_peripheral_clock+0x108>
80002c6c:	e0 8b 00 09 	brhi	80002c7e <sysclk_enable_peripheral_clock+0x6a>
80002c70:	fe 58 18 00 	cp.w	r8,-59392
80002c74:	c4 c0       	breq	80002d0c <sysclk_enable_peripheral_clock+0xf8>
80002c76:	fe 58 1c 00 	cp.w	r8,-58368
80002c7a:	c4 d0       	breq	80002d14 <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002c7c:	ca 68       	rjmp	80002dc8 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002c7e:	fe 58 30 00 	cp.w	r8,-53248
80002c82:	c5 50       	breq	80002d2c <sysclk_enable_peripheral_clock+0x118>
80002c84:	fe 58 34 00 	cp.w	r8,-52224
80002c88:	c5 60       	breq	80002d34 <sysclk_enable_peripheral_clock+0x120>
80002c8a:	fe 58 28 00 	cp.w	r8,-55296
80002c8e:	c4 b0       	breq	80002d24 <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002c90:	c9 c8       	rjmp	80002dc8 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002c92:	fe 58 50 00 	cp.w	r8,-45056
80002c96:	c6 b0       	breq	80002d6c <sysclk_enable_peripheral_clock+0x158>
80002c98:	e0 8b 00 15 	brhi	80002cc2 <sysclk_enable_peripheral_clock+0xae>
80002c9c:	fe 58 44 00 	cp.w	r8,-48128
80002ca0:	c5 a0       	breq	80002d54 <sysclk_enable_peripheral_clock+0x140>
80002ca2:	e0 8b 00 09 	brhi	80002cb4 <sysclk_enable_peripheral_clock+0xa0>
80002ca6:	fe 58 3c 00 	cp.w	r8,-50176
80002caa:	c4 d0       	breq	80002d44 <sysclk_enable_peripheral_clock+0x130>
80002cac:	fe 58 40 00 	cp.w	r8,-49152
80002cb0:	c4 e0       	breq	80002d4c <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002cb2:	c8 b8       	rjmp	80002dc8 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002cb4:	fe 58 48 00 	cp.w	r8,-47104
80002cb8:	c5 20       	breq	80002d5c <sysclk_enable_peripheral_clock+0x148>
80002cba:	fe 58 4c 00 	cp.w	r8,-46080
80002cbe:	c5 30       	breq	80002d64 <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002cc0:	c8 48       	rjmp	80002dc8 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002cc2:	fe 58 5c 00 	cp.w	r8,-41984
80002cc6:	c5 f0       	breq	80002d84 <sysclk_enable_peripheral_clock+0x170>
80002cc8:	e0 8b 00 09 	brhi	80002cda <sysclk_enable_peripheral_clock+0xc6>
80002ccc:	fe 58 54 00 	cp.w	r8,-44032
80002cd0:	c5 20       	breq	80002d74 <sysclk_enable_peripheral_clock+0x160>
80002cd2:	fe 58 58 00 	cp.w	r8,-43008
80002cd6:	c5 30       	breq	80002d7c <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002cd8:	c7 88       	rjmp	80002dc8 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002cda:	fe 58 64 00 	cp.w	r8,-39936
80002cde:	c5 b0       	breq	80002d94 <sysclk_enable_peripheral_clock+0x180>
80002ce0:	fe 58 68 00 	cp.w	r8,-38912
80002ce4:	c5 c0       	breq	80002d9c <sysclk_enable_peripheral_clock+0x188>
80002ce6:	fe 58 60 00 	cp.w	r8,-40960
80002cea:	c5 10       	breq	80002d8c <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002cec:	c6 e8       	rjmp	80002dc8 <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
80002cee:	30 4c       	mov	r12,4
80002cf0:	f0 1f 00 38 	mcall	80002dd0 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
80002cf4:	30 0c       	mov	r12,0
80002cf6:	f0 1f 00 38 	mcall	80002dd4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002cfa:	c6 78       	rjmp	80002dc8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
80002cfc:	30 1c       	mov	r12,1
80002cfe:	f0 1f 00 36 	mcall	80002dd4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002d02:	c6 38       	rjmp	80002dc8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
80002d04:	30 2c       	mov	r12,2
80002d06:	f0 1f 00 34 	mcall	80002dd4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002d0a:	c5 f8       	rjmp	80002dc8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
80002d0c:	30 3c       	mov	r12,3
80002d0e:	f0 1f 00 32 	mcall	80002dd4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002d12:	c5 b8       	rjmp	80002dc8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
80002d14:	30 4c       	mov	r12,4
80002d16:	f0 1f 00 30 	mcall	80002dd4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002d1a:	c5 78       	rjmp	80002dc8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
80002d1c:	30 5c       	mov	r12,5
80002d1e:	f0 1f 00 2e 	mcall	80002dd4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002d22:	c5 38       	rjmp	80002dc8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
80002d24:	30 6c       	mov	r12,6
80002d26:	f0 1f 00 2c 	mcall	80002dd4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002d2a:	c4 f8       	rjmp	80002dc8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
80002d2c:	30 7c       	mov	r12,7
80002d2e:	f0 1f 00 2a 	mcall	80002dd4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002d32:	c4 b8       	rjmp	80002dc8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
80002d34:	30 8c       	mov	r12,8
80002d36:	f0 1f 00 28 	mcall	80002dd4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002d3a:	c4 78       	rjmp	80002dc8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
80002d3c:	30 9c       	mov	r12,9
80002d3e:	f0 1f 00 26 	mcall	80002dd4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002d42:	c4 38       	rjmp	80002dc8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
80002d44:	30 ac       	mov	r12,10
80002d46:	f0 1f 00 24 	mcall	80002dd4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002d4a:	c3 f8       	rjmp	80002dc8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
80002d4c:	30 bc       	mov	r12,11
80002d4e:	f0 1f 00 22 	mcall	80002dd4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002d52:	c3 b8       	rjmp	80002dc8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
80002d54:	30 cc       	mov	r12,12
80002d56:	f0 1f 00 20 	mcall	80002dd4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002d5a:	c3 78       	rjmp	80002dc8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80002d5c:	30 dc       	mov	r12,13
80002d5e:	f0 1f 00 1e 	mcall	80002dd4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002d62:	c3 38       	rjmp	80002dc8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
80002d64:	30 ec       	mov	r12,14
80002d66:	f0 1f 00 1c 	mcall	80002dd4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002d6a:	c2 f8       	rjmp	80002dc8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80002d6c:	30 fc       	mov	r12,15
80002d6e:	f0 1f 00 1a 	mcall	80002dd4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002d72:	c2 b8       	rjmp	80002dc8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
80002d74:	31 0c       	mov	r12,16
80002d76:	f0 1f 00 18 	mcall	80002dd4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002d7a:	c2 78       	rjmp	80002dc8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
80002d7c:	31 1c       	mov	r12,17
80002d7e:	f0 1f 00 16 	mcall	80002dd4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002d82:	c2 38       	rjmp	80002dc8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
80002d84:	31 2c       	mov	r12,18
80002d86:	f0 1f 00 14 	mcall	80002dd4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002d8a:	c1 f8       	rjmp	80002dc8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
80002d8c:	31 3c       	mov	r12,19
80002d8e:	f0 1f 00 12 	mcall	80002dd4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002d92:	c1 b8       	rjmp	80002dc8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
80002d94:	31 4c       	mov	r12,20
80002d96:	f0 1f 00 10 	mcall	80002dd4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002d9a:	c1 78       	rjmp	80002dc8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
80002d9c:	31 5c       	mov	r12,21
80002d9e:	f0 1f 00 0e 	mcall	80002dd4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002da2:	c1 38       	rjmp	80002dc8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
80002da4:	30 3c       	mov	r12,3
80002da6:	f0 1f 00 0b 	mcall	80002dd0 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
80002daa:	30 0c       	mov	r12,0
80002dac:	f0 1f 00 0b 	mcall	80002dd8 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80002db0:	c0 c8       	rjmp	80002dc8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
80002db2:	30 1c       	mov	r12,1
80002db4:	f0 1f 00 09 	mcall	80002dd8 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80002db8:	c0 88       	rjmp	80002dc8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
80002dba:	30 0c       	mov	r12,0
80002dbc:	f0 1f 00 05 	mcall	80002dd0 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
80002dc0:	30 2c       	mov	r12,2
80002dc2:	f0 1f 00 06 	mcall	80002dd8 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80002dc6:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
80002dc8:	2f fd       	sub	sp,-4
80002dca:	e3 cd 80 80 	ldm	sp++,r7,pc
80002dce:	00 00       	add	r0,r0
80002dd0:	80 00       	ld.sh	r0,r0[0x0]
80002dd2:	2b b4       	sub	r4,-69
80002dd4:	80 00       	ld.sh	r0,r0[0x0]
80002dd6:	2b d4       	sub	r4,-67
80002dd8:	80 00       	ld.sh	r0,r0[0x0]
80002dda:	2b f4       	sub	r4,-65

80002ddc <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
80002ddc:	eb cd 40 80 	pushm	r7,lr
80002de0:	1a 97       	mov	r7,sp
80002de2:	20 cd       	sub	sp,48
80002de4:	ef 4c ff d4 	st.w	r7[-44],r12
80002de8:	ef 4b ff d0 	st.w	r7[-48],r11
80002dec:	ee f8 ff d4 	ld.w	r8,r7[-44]
80002df0:	ef 48 ff dc 	st.w	r7[-36],r8
80002df4:	ee f8 ff d0 	ld.w	r8,r7[-48]
80002df8:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
80002dfc:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002e00:	58 18       	cp.w	r8,1
80002e02:	c2 11       	brne	80002e44 <ioport_set_pin_dir+0x68>
80002e04:	ee f8 ff dc 	ld.w	r8,r7[-36]
80002e08:	ef 48 ff e0 	st.w	r7[-32],r8
80002e0c:	ee f8 ff e0 	ld.w	r8,r7[-32]
80002e10:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80002e14:	ee f8 ff e4 	ld.w	r8,r7[-28]
80002e18:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80002e1a:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80002e1e:	ee f8 ff e8 	ld.w	r8,r7[-24]
80002e22:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80002e24:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80002e28:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002e2c:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80002e30:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002e34:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80002e38:	30 1a       	mov	r10,1
80002e3a:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80002e3e:	f1 49 00 44 	st.w	r8[68],r9
80002e42:	c2 48       	rjmp	80002e8a <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
80002e44:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002e48:	58 08       	cp.w	r8,0
80002e4a:	c2 01       	brne	80002e8a <ioport_set_pin_dir+0xae>
80002e4c:	ee f8 ff dc 	ld.w	r8,r7[-36]
80002e50:	ef 48 ff f0 	st.w	r7[-16],r8
80002e54:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002e58:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80002e5c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002e60:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80002e62:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80002e66:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e6a:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80002e6c:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80002e70:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002e74:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80002e78:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002e7c:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80002e80:	30 1a       	mov	r10,1
80002e82:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80002e86:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
80002e8a:	2f 4d       	sub	sp,-48
80002e8c:	e3 cd 80 80 	ldm	sp++,r7,pc

80002e90 <motor_init>:



// initializes the motor-functions, setting timer-preferences, etc. ...
void motor_init(void) //TODO: static?
{
80002e90:	eb cd 40 80 	pushm	r7,lr
80002e94:	1a 97       	mov	r7,sp
80002e96:	20 4d       	sub	sp,16
	//set-up the pins of all ESC
	ioport_set_pin_dir(ESC_BL__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80002e98:	30 1b       	mov	r11,1
80002e9a:	31 5c       	mov	r12,21
80002e9c:	f0 1f 00 c0 	mcall	8000319c <motor_init+0x30c>
	ioport_set_pin_dir(ESC_BR__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80002ea0:	30 1b       	mov	r11,1
80002ea2:	31 6c       	mov	r12,22
80002ea4:	f0 1f 00 be 	mcall	8000319c <motor_init+0x30c>
	ioport_set_pin_dir(ESC_FL__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80002ea8:	30 1b       	mov	r11,1
80002eaa:	31 ac       	mov	r12,26
80002eac:	f0 1f 00 bc 	mcall	8000319c <motor_init+0x30c>
	ioport_set_pin_dir(ESC_FR__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80002eb0:	30 1b       	mov	r11,1
80002eb2:	31 bc       	mov	r12,27
80002eb4:	f0 1f 00 ba 	mcall	8000319c <motor_init+0x30c>
	
	
	//enable clock for timer
	sysclk_enable_peripheral_clock(TIMER_ESC);
80002eb8:	fe 7c 50 00 	mov	r12,-45056
80002ebc:	f0 1f 00 b9 	mcall	800031a0 <motor_init+0x310>
		{ESC_FL__SIGNAL_PIN, ESC_FL__SIGNAL_PER_FUNC},
		{ESC_FR__SIGNAL_PIN, ESC_FR__SIGNAL_PER_FUNC},
		{ESC_BL__SIGNAL_PIN, ESC_BL__SIGNAL_PER_FUNC},
		{ESC_BR__SIGNAL_PIN, ESC_BR__SIGNAL_PER_FUNC}
												};
	gpio_enable_module(TIMER_GPIO_MAP,4);
80002ec0:	30 4b       	mov	r11,4
80002ec2:	fe fc 02 e2 	ld.w	r12,pc[738]
80002ec6:	f0 1f 00 b9 	mcall	800031a8 <motor_init+0x318>

	
	//timer-channel ESC__TIMER_USED_CHANNEL1 (x = channel = [0/1/2])
	tc_waveform_opt_t wf_opt;
	wf_opt.acpa = TC_EVT_EFFECT_CLEAR; //clear TIOAx on RA-Compare [Duty-Cycle]
80002eca:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002ece:	30 29       	mov	r9,2
80002ed0:	f1 d9 d2 02 	bfins	r8,r9,0x10,0x2
80002ed4:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.acpc = TC_EVT_EFFECT_SET; //set TIOAx on RC-Compare [Frequency]
80002ed8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002edc:	30 19       	mov	r9,1
80002ede:	f1 d9 d2 42 	bfins	r8,r9,0x12,0x2
80002ee2:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.aeevt = TC_EVT_EFFECT_NOOP; //external event: no effect on TIOAx
80002ee6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002eea:	30 09       	mov	r9,0
80002eec:	f1 d9 d2 82 	bfins	r8,r9,0x14,0x2
80002ef0:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.aswtrg = TC_EVT_EFFECT_NOOP; //software-trigger: no effect on TIOAx
80002ef4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002ef8:	30 09       	mov	r9,0
80002efa:	f1 d9 d2 c2 	bfins	r8,r9,0x16,0x2
80002efe:	ef 48 ff f8 	st.w	r7[-8],r8
	
	wf_opt.bcpb = TC_EVT_EFFECT_CLEAR; //set TIOBx on RB-Compare [Duty-Cycle]
80002f02:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f06:	30 29       	mov	r9,2
80002f08:	f1 d9 d3 02 	bfins	r8,r9,0x18,0x2
80002f0c:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.bcpc = TC_EVT_EFFECT_SET; //clear TIOBx on RC-Compare [Frequency]
80002f10:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f14:	30 19       	mov	r9,1
80002f16:	f1 d9 d3 42 	bfins	r8,r9,0x1a,0x2
80002f1a:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.beevt = TC_EVT_EFFECT_NOOP; //external event: no effect on TIOBx
80002f1e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f22:	30 09       	mov	r9,0
80002f24:	f1 d9 d3 82 	bfins	r8,r9,0x1c,0x2
80002f28:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.bswtrg = TC_EVT_EFFECT_NOOP; //software-trigger: no effect on TIOBx
80002f2c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f30:	30 09       	mov	r9,0
80002f32:	f1 d9 d3 c2 	bfins	r8,r9,0x1e,0x2
80002f36:	ef 48 ff f8 	st.w	r7[-8],r8
	
	wf_opt.burst = TC_BURST_NOT_GATED; //no burst
80002f3a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f3e:	30 09       	mov	r9,0
80002f40:	f1 d9 d0 82 	bfins	r8,r9,0x4,0x2
80002f44:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.channel = ESC_TIMER_USED_CHANNEL1; //timer-channel
80002f48:	30 08       	mov	r8,0
80002f4a:	ef 48 ff f4 	st.w	r7[-12],r8
	wf_opt.clki = TC_CLOCK_RISING_EDGE; //count on rising-edge
80002f4e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f52:	30 09       	mov	r9,0
80002f54:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
80002f58:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.cpcdis = false; //counter clock disable on RC-Compare: false
80002f5c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f60:	30 09       	mov	r9,0
80002f62:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
80002f66:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.cpcstop = false; //counter clock stop on RC-Compare: false
80002f6a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f6e:	30 09       	mov	r9,0
80002f70:	f1 d9 d0 c1 	bfins	r8,r9,0x6,0x1
80002f74:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.eevt = TC_EXT_EVENT_SEL_XC0_OUTPUT; //TIOBx not as Input
80002f78:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f7c:	30 19       	mov	r9,1
80002f7e:	f1 d9 d1 42 	bfins	r8,r9,0xa,0x2
80002f82:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.eevtedg = TC_SEL_NO_EDGE; //external event edge selection
80002f86:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f8a:	30 09       	mov	r9,0
80002f8c:	f1 d9 d1 02 	bfins	r8,r9,0x8,0x2
80002f90:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.enetrg = false; //event-trigger enable: false
80002f94:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f98:	30 09       	mov	r9,0
80002f9a:	f1 d9 d1 81 	bfins	r8,r9,0xc,0x1
80002f9e:	ef 48 ff f8 	st.w	r7[-8],r8
	//TIMER_CLOCK1 32 KHz oscillator clock (CLK_32K)
	//TIMER_CLOCK2 PBA Clock / 2
	//TIMER_CLOCK3 PBA Clock / 8
	//TIMER_CLOCK4 PBA Clock / 32
	//TIMER_CLOCK5 PBA Clock / 128
	wf_opt.tcclks = TC_CLOCK_SOURCE_TC3; // --> prescaler = 8
80002fa2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002fa6:	30 29       	mov	r9,2
80002fa8:	f1 d9 d0 03 	bfins	r8,r9,0x0,0x3
80002fac:	ef 48 ff f8 	st.w	r7[-8],r8
	
	
	//timer-values are calculated on base of (variable) pba-clock (pba_c)
	esc_timer_values.period =  sysclk_get_pba_hz()/2000; //ticks for one (periode=4ms): pba_c/2000 = pba_c/(8/4*1000) = pba_c/(prescaler/periode)
80002fb0:	f0 1f 00 7f 	mcall	800031ac <motor_init+0x31c>
80002fb4:	18 99       	mov	r9,r12
80002fb6:	e0 68 4d d3 	mov	r8,19923
80002fba:	ea 18 10 62 	orh	r8,0x1062
80002fbe:	f2 08 06 48 	mulu.d	r8,r9,r8
80002fc2:	f2 08 16 07 	lsr	r8,r9,0x7
80002fc6:	10 99       	mov	r9,r8
80002fc8:	4f a8       	lddpc	r8,800031b0 <motor_init+0x320>
80002fca:	91 09       	st.w	r8[0x0],r9
	esc_timer_values.max = esc_timer_values.period/2; //ticks for fastest-signal (2ms)
80002fcc:	4f 98       	lddpc	r8,800031b0 <motor_init+0x320>
80002fce:	70 08       	ld.w	r8,r8[0x0]
80002fd0:	f0 09 16 1f 	lsr	r9,r8,0x1f
80002fd4:	f2 08 00 08 	add	r8,r9,r8
80002fd8:	a1 58       	asr	r8,0x1
80002fda:	10 99       	mov	r9,r8
80002fdc:	4f 58       	lddpc	r8,800031b0 <motor_init+0x320>
80002fde:	91 29       	st.w	r8[0x8],r9
	esc_timer_values.min = esc_timer_values.period/4; //ticks for slowest-signal (1ms)
80002fe0:	4f 48       	lddpc	r8,800031b0 <motor_init+0x320>
80002fe2:	70 08       	ld.w	r8,r8[0x0]
80002fe4:	f0 c9 ff fd 	sub	r9,r8,-3
80002fe8:	58 08       	cp.w	r8,0
80002fea:	f2 08 17 50 	movlt	r8,r9
80002fee:	a3 48       	asr	r8,0x2
80002ff0:	10 99       	mov	r9,r8
80002ff2:	4f 08       	lddpc	r8,800031b0 <motor_init+0x320>
80002ff4:	91 19       	st.w	r8[0x4],r9
	esc_timer_values.max_motorspeed = esc_timer_values.max - esc_timer_values.min; //[0; max_motorspeed] = interval for controller
80002ff6:	4e f8       	lddpc	r8,800031b0 <motor_init+0x320>
80002ff8:	70 29       	ld.w	r9,r8[0x8]
80002ffa:	4e e8       	lddpc	r8,800031b0 <motor_init+0x320>
80002ffc:	70 18       	ld.w	r8,r8[0x4]
80002ffe:	10 19       	sub	r9,r8
80003000:	4e c8       	lddpc	r8,800031b0 <motor_init+0x320>
80003002:	91 39       	st.w	r8[0xc],r9
	
	
	
	
	
	wf_opt.wavsel = TC_WAVEFORM_SEL_UP_MODE_RC_TRIGGER;
80003004:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003008:	30 29       	mov	r9,2
8000300a:	f1 d9 d1 a2 	bfins	r8,r9,0xd,0x2
8000300e:	ef 48 ff f8 	st.w	r7[-8],r8
	tc_init_waveform(TIMER_ESC, &wf_opt); //init waveform, timer-channel=ESC__TIMER_USED_CHANNEL1
80003012:	ee c8 00 0c 	sub	r8,r7,12
80003016:	10 9b       	mov	r11,r8
80003018:	fe 7c 50 00 	mov	r12,-45056
8000301c:	f0 1f 00 66 	mcall	800031b4 <motor_init+0x324>
	
	
	//edit for channel 1
	wf_opt.channel = ESC_TIMER_USED_CHANNEL2; //timer-channel=ESC__TIMER_USED_CHANNEL2
80003020:	30 18       	mov	r8,1
80003022:	ef 48 ff f4 	st.w	r7[-12],r8
	tc_init_waveform(TIMER_ESC, &wf_opt);
80003026:	ee c8 00 0c 	sub	r8,r7,12
8000302a:	10 9b       	mov	r11,r8
8000302c:	fe 7c 50 00 	mov	r12,-45056
80003030:	f0 1f 00 61 	mcall	800031b4 <motor_init+0x324>
	
	
	//set esc_timer_compare for motor-speed minimal/off
	for (uint_fast8_t i=0; i<4; ++i)
80003034:	30 08       	mov	r8,0
80003036:	ef 48 ff fc 	st.w	r7[-4],r8
8000303a:	c0 e8       	rjmp	80003056 <motor_init+0x1c6>
	{
		esc_timer_compare_values[i] = esc_timer_values.min;
8000303c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003040:	4d c8       	lddpc	r8,800031b0 <motor_init+0x320>
80003042:	70 18       	ld.w	r8,r8[0x4]
80003044:	10 9a       	mov	r10,r8
80003046:	4d d8       	lddpc	r8,800031b8 <motor_init+0x328>
80003048:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
	wf_opt.channel = ESC_TIMER_USED_CHANNEL2; //timer-channel=ESC__TIMER_USED_CHANNEL2
	tc_init_waveform(TIMER_ESC, &wf_opt);
	
	
	//set esc_timer_compare for motor-speed minimal/off
	for (uint_fast8_t i=0; i<4; ++i)
8000304c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003050:	2f f8       	sub	r8,-1
80003052:	ef 48 ff fc 	st.w	r7[-4],r8
80003056:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000305a:	58 38       	cp.w	r8,3
8000305c:	fe 98 ff f0 	brls	8000303c <motor_init+0x1ac>
		esc_timer_compare_values[i] = esc_timer_values.min;
	}
	
	
	//set pwm-frequency
	tc_write_rc(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.period);
80003060:	4d 48       	lddpc	r8,800031b0 <motor_init+0x320>
80003062:	70 08       	ld.w	r8,r8[0x0]
80003064:	5c 88       	casts.h	r8
80003066:	5c 78       	castu.h	r8
80003068:	10 9a       	mov	r10,r8
8000306a:	30 0b       	mov	r11,0
8000306c:	fe 7c 50 00 	mov	r12,-45056
80003070:	f0 1f 00 53 	mcall	800031bc <motor_init+0x32c>
	tc_write_rc(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.period);
80003074:	4c f8       	lddpc	r8,800031b0 <motor_init+0x320>
80003076:	70 08       	ld.w	r8,r8[0x0]
80003078:	5c 88       	casts.h	r8
8000307a:	5c 78       	castu.h	r8
8000307c:	10 9a       	mov	r10,r8
8000307e:	30 1b       	mov	r11,1
80003080:	fe 7c 50 00 	mov	r12,-45056
80003084:	f0 1f 00 4e 	mcall	800031bc <motor_init+0x32c>
	
	//pre-fill
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.min);
80003088:	4c a8       	lddpc	r8,800031b0 <motor_init+0x320>
8000308a:	70 18       	ld.w	r8,r8[0x4]
8000308c:	5c 88       	casts.h	r8
8000308e:	5c 78       	castu.h	r8
80003090:	10 9a       	mov	r10,r8
80003092:	30 0b       	mov	r11,0
80003094:	fe 7c 50 00 	mov	r12,-45056
80003098:	f0 1f 00 4a 	mcall	800031c0 <motor_init+0x330>
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.min);
8000309c:	4c 58       	lddpc	r8,800031b0 <motor_init+0x320>
8000309e:	70 18       	ld.w	r8,r8[0x4]
800030a0:	5c 88       	casts.h	r8
800030a2:	5c 78       	castu.h	r8
800030a4:	10 9a       	mov	r10,r8
800030a6:	30 1b       	mov	r11,1
800030a8:	fe 7c 50 00 	mov	r12,-45056
800030ac:	f0 1f 00 45 	mcall	800031c0 <motor_init+0x330>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.min);
800030b0:	4c 08       	lddpc	r8,800031b0 <motor_init+0x320>
800030b2:	70 18       	ld.w	r8,r8[0x4]
800030b4:	5c 88       	casts.h	r8
800030b6:	5c 78       	castu.h	r8
800030b8:	10 9a       	mov	r10,r8
800030ba:	30 0b       	mov	r11,0
800030bc:	fe 7c 50 00 	mov	r12,-45056
800030c0:	f0 1f 00 41 	mcall	800031c4 <motor_init+0x334>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.min);
800030c4:	4b b8       	lddpc	r8,800031b0 <motor_init+0x320>
800030c6:	70 18       	ld.w	r8,r8[0x4]
800030c8:	5c 88       	casts.h	r8
800030ca:	5c 78       	castu.h	r8
800030cc:	10 9a       	mov	r10,r8
800030ce:	30 1b       	mov	r11,1
800030d0:	fe 7c 50 00 	mov	r12,-45056
800030d4:	f0 1f 00 3c 	mcall	800031c4 <motor_init+0x334>

	tc_start (TIMER_ESC, ESC_TIMER_USED_CHANNEL1); //starting timer-channel
800030d8:	30 0b       	mov	r11,0
800030da:	fe 7c 50 00 	mov	r12,-45056
800030de:	f0 1f 00 3b 	mcall	800031c8 <motor_init+0x338>
	tc_start (TIMER_ESC, ESC_TIMER_USED_CHANNEL2);
800030e2:	30 1b       	mov	r11,1
800030e4:	fe 7c 50 00 	mov	r12,-45056
800030e8:	f0 1f 00 38 	mcall	800031c8 <motor_init+0x338>
	
	
	
	
	tc_interrupt_t ir_conf;
	ir_conf.covfs = 0; // counter-overflow-interrupt
800030ec:	ee f8 ff f0 	ld.w	r8,r7[-16]
800030f0:	30 09       	mov	r9,0
800030f2:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
800030f6:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.cpas = 0; // RA-compare-interrupt
800030fa:	ee f8 ff f0 	ld.w	r8,r7[-16]
800030fe:	30 09       	mov	r9,0
80003100:	f1 d9 d0 41 	bfins	r8,r9,0x2,0x1
80003104:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.cpbs = 0; // RB-compare-interrupt
80003108:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000310c:	30 09       	mov	r9,0
8000310e:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
80003112:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.cpcs = 1; // RC-compare-interrupt
80003116:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000311a:	30 19       	mov	r9,1
8000311c:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
80003120:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.etrgs = 0; // external-trigger-interrupt
80003124:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003128:	30 09       	mov	r9,0
8000312a:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
8000312e:	ef 48 ff f0 	st.w	r7[-16],r8
	//ir_conf.int // function?
	ir_conf.ldras = 0; // RA-load-interrupt
80003132:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003136:	30 09       	mov	r9,0
80003138:	f1 d9 d0 a1 	bfins	r8,r9,0x5,0x1
8000313c:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.ldrbs = 0; // RB-load-interrupt
80003140:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003144:	30 09       	mov	r9,0
80003146:	f1 d9 d0 c1 	bfins	r8,r9,0x6,0x1
8000314a:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.lovrs = 0; // load-overrun-interrupt
8000314e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003152:	30 09       	mov	r9,0
80003154:	f1 d9 d0 21 	bfins	r8,r9,0x1,0x1
80003158:	ef 48 ff f0 	st.w	r7[-16],r8
	
	tc_configure_interrupts(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, &ir_conf);
8000315c:	ee c8 00 10 	sub	r8,r7,16
80003160:	10 9a       	mov	r10,r8
80003162:	30 0b       	mov	r11,0
80003164:	fe 7c 50 00 	mov	r12,-45056
80003168:	f0 1f 00 19 	mcall	800031cc <motor_init+0x33c>
	tc_configure_interrupts(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, &ir_conf);
8000316c:	ee c8 00 10 	sub	r8,r7,16
80003170:	10 9a       	mov	r10,r8
80003172:	30 1b       	mov	r11,1
80003174:	fe 7c 50 00 	mov	r12,-45056
80003178:	f0 1f 00 15 	mcall	800031cc <motor_init+0x33c>
	
	//Disable_global_interrupt(); //was done previously --> in board_init() (init.c)
	//INTC_init_interrupts(); //initializing hardware-interrupt-controller
	
	//Register the RTC interrupt handler to the interrupt controller
	INTC_register_interrupt(&t_c1_rc_isr, AVR32_TC_IRQ0, AVR32_INTC_INT0);
8000317c:	30 0a       	mov	r10,0
8000317e:	e0 6b 01 c0 	mov	r11,448
80003182:	49 4c       	lddpc	r12,800031d0 <motor_init+0x340>
80003184:	f0 1f 00 14 	mcall	800031d4 <motor_init+0x344>
	INTC_register_interrupt(&t_c2_rc_isr, AVR32_TC_IRQ1, AVR32_INTC_INT0);
80003188:	30 0a       	mov	r10,0
8000318a:	e0 6b 01 c1 	mov	r11,449
8000318e:	49 3c       	lddpc	r12,800031d8 <motor_init+0x348>
80003190:	f0 1f 00 11 	mcall	800031d4 <motor_init+0x344>
};
80003194:	2f cd       	sub	sp,-16
80003196:	e3 cd 80 80 	ldm	sp++,r7,pc
8000319a:	00 00       	add	r0,r0
8000319c:	80 00       	ld.sh	r0,r0[0x0]
8000319e:	2d dc       	sub	r12,-35
800031a0:	80 00       	ld.sh	r0,r0[0x0]
800031a2:	2c 14       	sub	r4,-63
800031a4:	80 00       	ld.sh	r0,r0[0x0]
800031a6:	5e 38       	retlo	r8
800031a8:	80 00       	ld.sh	r0,r0[0x0]
800031aa:	24 9c       	sub	r12,73
800031ac:	80 00       	ld.sh	r0,r0[0x0]
800031ae:	2b 9c       	sub	r12,-71
800031b0:	00 00       	add	r0,r0
800031b2:	01 28       	ld.uh	r8,r0++
800031b4:	80 00       	ld.sh	r0,r0[0x0]
800031b6:	47 40       	lddsp	r0,sp[0x1d0]
800031b8:	00 00       	add	r0,r0
800031ba:	01 38       	ld.ub	r8,r0++
800031bc:	80 00       	ld.sh	r0,r0[0x0]
800031be:	49 f8       	lddpc	r8,80003238 <t_c2_rc_isr+0xc>
800031c0:	80 00       	ld.sh	r0,r0[0x0]
800031c2:	49 08       	lddpc	r8,80003200 <t_c1_rc_isr+0x24>
800031c4:	80 00       	ld.sh	r0,r0[0x0]
800031c6:	49 80       	lddpc	r0,80003224 <t_c1_rc_isr+0x48>
800031c8:	80 00       	ld.sh	r0,r0[0x0]
800031ca:	48 94       	lddpc	r4,800031ec <t_c1_rc_isr+0x10>
800031cc:	80 00       	ld.sh	r0,r0[0x0]
800031ce:	45 58       	lddsp	r8,sp[0x154]
800031d0:	80 00       	ld.sh	r0,r0[0x0]
800031d2:	31 dc       	mov	r12,29
800031d4:	80 00       	ld.sh	r0,r0[0x0]
800031d6:	56 6c       	stdsp	sp[0x198],r12
800031d8:	80 00       	ld.sh	r0,r0[0x0]
800031da:	32 2c       	mov	r12,34

800031dc <t_c1_rc_isr>:
//#elif __ICCAVR32__
//#pragma handler = AVR32_TC_IRQ_GROUP, 1
	//__interrupt
#endif
void t_c1_rc_isr(void)
{
800031dc:	eb cd 40 80 	pushm	r7,lr
800031e0:	1a 97       	mov	r7,sp
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_compare_values[MOTOR_POS_T_C1_A]);
800031e2:	48 f8       	lddpc	r8,8000321c <t_c1_rc_isr+0x40>
800031e4:	70 08       	ld.w	r8,r8[0x0]
800031e6:	5c 88       	casts.h	r8
800031e8:	5c 78       	castu.h	r8
800031ea:	10 9a       	mov	r10,r8
800031ec:	30 0b       	mov	r11,0
800031ee:	fe 7c 50 00 	mov	r12,-45056
800031f2:	f0 1f 00 0c 	mcall	80003220 <t_c1_rc_isr+0x44>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_compare_values[MOTOR_POS_T_C1_B]);
800031f6:	48 a8       	lddpc	r8,8000321c <t_c1_rc_isr+0x40>
800031f8:	70 18       	ld.w	r8,r8[0x4]
800031fa:	5c 88       	casts.h	r8
800031fc:	5c 78       	castu.h	r8
800031fe:	10 9a       	mov	r10,r8
80003200:	30 0b       	mov	r11,0
80003202:	fe 7c 50 00 	mov	r12,-45056
80003206:	f0 1f 00 08 	mcall	80003224 <t_c1_rc_isr+0x48>
	tc_read_sr(TIMER_ESC, ESC_TIMER_USED_CHANNEL1);
8000320a:	30 0b       	mov	r11,0
8000320c:	fe 7c 50 00 	mov	r12,-45056
80003210:	f0 1f 00 06 	mcall	80003228 <t_c1_rc_isr+0x4c>
}
80003214:	e3 cd 40 80 	ldm	sp++,r7,lr
80003218:	d6 03       	rete
8000321a:	00 00       	add	r0,r0
8000321c:	00 00       	add	r0,r0
8000321e:	01 38       	ld.ub	r8,r0++
80003220:	80 00       	ld.sh	r0,r0[0x0]
80003222:	49 08       	lddpc	r8,80003260 <t_c2_rc_isr+0x34>
80003224:	80 00       	ld.sh	r0,r0[0x0]
80003226:	49 80       	lddpc	r0,80003284 <set_motor_speeds+0x8>
80003228:	80 00       	ld.sh	r0,r0[0x0]
8000322a:	48 ce       	lddpc	lr,80003258 <t_c2_rc_isr+0x2c>

8000322c <t_c2_rc_isr>:
//#elif __ICCAVR32__
//#pragma handler = AVR32_TC_IRQ_GROUP, 1
	//__interrupt
#endif
void t_c2_rc_isr(void)
{
8000322c:	eb cd 40 80 	pushm	r7,lr
80003230:	1a 97       	mov	r7,sp
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_compare_values[MOTOR_POS_T_C2_A]);
80003232:	48 f8       	lddpc	r8,8000326c <t_c2_rc_isr+0x40>
80003234:	70 28       	ld.w	r8,r8[0x8]
80003236:	5c 88       	casts.h	r8
80003238:	5c 78       	castu.h	r8
8000323a:	10 9a       	mov	r10,r8
8000323c:	30 1b       	mov	r11,1
8000323e:	fe 7c 50 00 	mov	r12,-45056
80003242:	f0 1f 00 0c 	mcall	80003270 <t_c2_rc_isr+0x44>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_compare_values[MOTOR_POS_T_C2_B]);
80003246:	48 a8       	lddpc	r8,8000326c <t_c2_rc_isr+0x40>
80003248:	70 38       	ld.w	r8,r8[0xc]
8000324a:	5c 88       	casts.h	r8
8000324c:	5c 78       	castu.h	r8
8000324e:	10 9a       	mov	r10,r8
80003250:	30 1b       	mov	r11,1
80003252:	fe 7c 50 00 	mov	r12,-45056
80003256:	f0 1f 00 08 	mcall	80003274 <t_c2_rc_isr+0x48>
	tc_read_sr(TIMER_ESC, ESC_TIMER_USED_CHANNEL2);
8000325a:	30 1b       	mov	r11,1
8000325c:	fe 7c 50 00 	mov	r12,-45056
80003260:	f0 1f 00 06 	mcall	80003278 <t_c2_rc_isr+0x4c>
}
80003264:	e3 cd 40 80 	ldm	sp++,r7,lr
80003268:	d6 03       	rete
8000326a:	00 00       	add	r0,r0
8000326c:	00 00       	add	r0,r0
8000326e:	01 38       	ld.ub	r8,r0++
80003270:	80 00       	ld.sh	r0,r0[0x0]
80003272:	49 08       	lddpc	r8,800032b0 <set_motor_speeds+0x34>
80003274:	80 00       	ld.sh	r0,r0[0x0]
80003276:	49 80       	lddpc	r0,800032d4 <set_motor_speeds+0x58>
80003278:	80 00       	ld.sh	r0,r0[0x0]
8000327a:	48 ce       	lddpc	lr,800032a8 <set_motor_speeds+0x2c>

8000327c <set_motor_speeds>:
// -1 as motor_speed in struct means that the specific speed is not set
// the values will be checked for right range:
//		on underflow --> min_motorspeed=0 will be set
//		on overflow --> max_motorspeed (as defined in esc_timer_values.max_motorspeed) will be set
void set_motor_speeds(motor_values_t motor_speeds)
{
8000327c:	eb cd 40 80 	pushm	r7,lr
80003280:	1a 97       	mov	r7,sp
80003282:	20 1d       	sub	sp,4
80003284:	ee c8 ff f8 	sub	r8,r7,-8
	for (uint_fast8_t i=0; i<4; ++i)
80003288:	30 09       	mov	r9,0
8000328a:	ef 49 ff fc 	st.w	r7[-4],r9
8000328e:	c3 b8       	rjmp	80003304 <set_motor_speeds+0x88>
	{
		if (motor_speeds.position[i] != -1)
80003290:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003294:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80003298:	5b f9       	cp.w	r9,-1
8000329a:	c3 00       	breq	800032fa <set_motor_speeds+0x7e>
		{
			if (motor_speeds.position[i] < 0) // check underflow
8000329c:	ee f9 ff fc 	ld.w	r9,r7[-4]
800032a0:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
800032a4:	58 09       	cp.w	r9,0
800032a6:	c0 a4       	brge	800032ba <set_motor_speeds+0x3e>
			{
				esc_timer_compare_values[i] = esc_timer_values.min;
800032a8:	ee fa ff fc 	ld.w	r10,r7[-4]
800032ac:	49 a9       	lddpc	r9,80003314 <set_motor_speeds+0x98>
800032ae:	72 19       	ld.w	r9,r9[0x4]
800032b0:	12 9b       	mov	r11,r9
800032b2:	49 a9       	lddpc	r9,80003318 <set_motor_speeds+0x9c>
800032b4:	f2 0a 09 2b 	st.w	r9[r10<<0x2],r11
800032b8:	c2 18       	rjmp	800032fa <set_motor_speeds+0x7e>
			}
			else if (motor_speeds.position[i] > esc_timer_values.max_motorspeed) // check overflow
800032ba:	ee f9 ff fc 	ld.w	r9,r7[-4]
800032be:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
800032c2:	49 59       	lddpc	r9,80003314 <set_motor_speeds+0x98>
800032c4:	72 39       	ld.w	r9,r9[0xc]
800032c6:	12 3a       	cp.w	r10,r9
800032c8:	e0 8a 00 0b 	brle	800032de <set_motor_speeds+0x62>
			{
				esc_timer_compare_values[i] = esc_timer_values.max;
800032cc:	ee fa ff fc 	ld.w	r10,r7[-4]
800032d0:	49 19       	lddpc	r9,80003314 <set_motor_speeds+0x98>
800032d2:	72 29       	ld.w	r9,r9[0x8]
800032d4:	12 9b       	mov	r11,r9
800032d6:	49 19       	lddpc	r9,80003318 <set_motor_speeds+0x9c>
800032d8:	f2 0a 09 2b 	st.w	r9[r10<<0x2],r11
800032dc:	c0 f8       	rjmp	800032fa <set_motor_speeds+0x7e>
			}
			else
			{
				// value ok
				esc_timer_compare_values[i] = motor_speeds.position[i] + esc_timer_values.min;
800032de:	ee fa ff fc 	ld.w	r10,r7[-4]
800032e2:	ee f9 ff fc 	ld.w	r9,r7[-4]
800032e6:	f0 09 03 2b 	ld.w	r11,r8[r9<<0x2]
800032ea:	48 b9       	lddpc	r9,80003314 <set_motor_speeds+0x98>
800032ec:	72 19       	ld.w	r9,r9[0x4]
800032ee:	f6 09 00 09 	add	r9,r11,r9
800032f2:	12 9b       	mov	r11,r9
800032f4:	48 99       	lddpc	r9,80003318 <set_motor_speeds+0x9c>
800032f6:	f2 0a 09 2b 	st.w	r9[r10<<0x2],r11
// the values will be checked for right range:
//		on underflow --> min_motorspeed=0 will be set
//		on overflow --> max_motorspeed (as defined in esc_timer_values.max_motorspeed) will be set
void set_motor_speeds(motor_values_t motor_speeds)
{
	for (uint_fast8_t i=0; i<4; ++i)
800032fa:	ee f9 ff fc 	ld.w	r9,r7[-4]
800032fe:	2f f9       	sub	r9,-1
80003300:	ef 49 ff fc 	st.w	r7[-4],r9
80003304:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003308:	58 39       	cp.w	r9,3
8000330a:	fe 98 ff c3 	brls	80003290 <set_motor_speeds+0x14>
				// value ok
				esc_timer_compare_values[i] = motor_speeds.position[i] + esc_timer_values.min;
			}
		}
	}
}
8000330e:	2f fd       	sub	sp,-4
80003310:	e3 cd 80 80 	ldm	sp++,r7,pc
80003314:	00 00       	add	r0,r0
80003316:	01 28       	ld.uh	r8,r0++
80003318:	00 00       	add	r0,r0
8000331a:	01 38       	ld.ub	r8,r0++

8000331c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
8000331c:	eb cd 40 80 	pushm	r7,lr
80003320:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
80003322:	e0 68 0e 00 	mov	r8,3584
80003326:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
8000332a:	10 9c       	mov	r12,r8
8000332c:	e3 cd 80 80 	ldm	sp++,r7,pc

80003330 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
80003330:	eb cd 40 80 	pushm	r7,lr
80003334:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_CPU_DIV;
80003336:	f0 1f 00 04 	mcall	80003344 <sysclk_get_cpu_hz+0x14>
8000333a:	18 98       	mov	r8,r12
8000333c:	a3 88       	lsr	r8,0x2
}
8000333e:	10 9c       	mov	r12,r8
80003340:	e3 cd 80 80 	ldm	sp++,r7,pc
80003344:	80 00       	ld.sh	r0,r0[0x0]
80003346:	33 1c       	mov	r12,49

80003348 <get_time_since_last_pid>:
struct bno055_euler_t set_point = {0,0,0};
uint_fast32_t throotle = 0;


uint_fast32_t get_time_since_last_pid(void)
{
80003348:	eb cd 40 bf 	pushm	r0-r5,r7,lr
8000334c:	1a 97       	mov	r7,sp
8000334e:	20 ed       	sub	sp,56
	uint_fast32_t count = Get_sys_count();
80003350:	e1 b8 00 42 	mfsr	r8,0x108
80003354:	ef 48 ff e8 	st.w	r7[-24],r8
	//Check for an cycle counter overflow
	if(last_cycle_count > count)
80003358:	4c 58       	lddpc	r8,8000346c <get_time_since_last_pid+0x124>
8000335a:	70 09       	ld.w	r9,r8[0x0]
8000335c:	ee f8 ff e8 	ld.w	r8,r7[-24]
80003360:	10 39       	cp.w	r9,r8
80003362:	e0 88 00 45 	brls	800033ec <get_time_since_last_pid+0xa4>
	{
		uint_fast32_t _c = (UINT32_MAX - last_cycle_count) + count;
80003366:	4c 28       	lddpc	r8,8000346c <get_time_since_last_pid+0x124>
80003368:	70 08       	ld.w	r8,r8[0x0]
8000336a:	f0 09 11 ff 	rsub	r9,r8,-1
8000336e:	ee f8 ff e8 	ld.w	r8,r7[-24]
80003372:	f2 08 00 08 	add	r8,r9,r8
80003376:	ef 48 ff ec 	st.w	r7[-20],r8
		return cpu_cy_2_us(_c, sysclk_get_cpu_hz());
8000337a:	f0 1f 00 3e 	mcall	80003470 <get_time_since_last_pid+0x128>
8000337e:	18 98       	mov	r8,r12
80003380:	ee f9 ff ec 	ld.w	r9,r7[-20]
80003384:	ef 49 ff f4 	st.w	r7[-12],r9
80003388:	ef 48 ff f0 	st.w	r7[-16],r8
 *
 * \return the converted number of micro-second.
 */
__always_inline static uint32_t cpu_cy_2_us(unsigned long cy, unsigned long fcpu_hz)
{
  return ((unsigned long long)cy * 1000000 + fcpu_hz-1) / fcpu_hz;
8000338c:	ee f0 ff f4 	ld.w	r0,r7[-12]
80003390:	30 01       	mov	r1,0
80003392:	ee 78 42 40 	mov	r8,1000000
80003396:	e2 08 02 4a 	mul	r10,r1,r8
8000339a:	e0 08 10 00 	mul	r8,r0,0
8000339e:	10 0a       	add	r10,r8
800033a0:	ee 78 42 40 	mov	r8,1000000
800033a4:	e0 08 06 48 	mulu.d	r8,r0,r8
800033a8:	12 0a       	add	r10,r9
800033aa:	14 99       	mov	r9,r10
800033ac:	ee fa ff f0 	ld.w	r10,r7[-16]
800033b0:	ef 4a ff d4 	st.w	r7[-44],r10
800033b4:	30 05       	mov	r5,0
800033b6:	ef 45 ff d0 	st.w	r7[-48],r5
800033ba:	ee e4 ff d0 	ld.d	r4,r7[-48]
800033be:	f0 04 00 0a 	add	r10,r8,r4
800033c2:	f2 05 00 4b 	adc	r11,r9,r5
800033c6:	3f f8       	mov	r8,-1
800033c8:	3f f9       	mov	r9,-1
800033ca:	10 0a       	add	r10,r8
800033cc:	f6 09 00 4b 	adc	r11,r11,r9
800033d0:	ee f4 ff f0 	ld.w	r4,r7[-16]
800033d4:	ef 44 ff cc 	st.w	r7[-52],r4
800033d8:	30 08       	mov	r8,0
800033da:	ef 48 ff c8 	st.w	r7[-56],r8
800033de:	ee e8 ff c8 	ld.d	r8,r7[-56]
800033e2:	f0 1f 00 25 	mcall	80003474 <get_time_since_last_pid+0x12c>
800033e6:	14 98       	mov	r8,r10
800033e8:	16 99       	mov	r9,r11
800033ea:	c3 d8       	rjmp	80003464 <get_time_since_last_pid+0x11c>
	}
	//No cycle counter overflow
	else
	{
		return cpu_cy_2_us(count-last_cycle_count, sysclk_get_cpu_hz());
800033ec:	f0 1f 00 21 	mcall	80003470 <get_time_since_last_pid+0x128>
800033f0:	18 98       	mov	r8,r12
800033f2:	49 f9       	lddpc	r9,8000346c <get_time_since_last_pid+0x124>
800033f4:	72 09       	ld.w	r9,r9[0x0]
800033f6:	ee fa ff e8 	ld.w	r10,r7[-24]
800033fa:	f4 09 01 09 	sub	r9,r10,r9
800033fe:	ef 49 ff fc 	st.w	r7[-4],r9
80003402:	ef 48 ff f8 	st.w	r7[-8],r8
80003406:	ee f2 ff fc 	ld.w	r2,r7[-4]
8000340a:	30 03       	mov	r3,0
8000340c:	ee 78 42 40 	mov	r8,1000000
80003410:	e6 08 02 4a 	mul	r10,r3,r8
80003414:	e4 08 10 00 	mul	r8,r2,0
80003418:	10 0a       	add	r10,r8
8000341a:	ee 78 42 40 	mov	r8,1000000
8000341e:	e4 08 06 48 	mulu.d	r8,r2,r8
80003422:	12 0a       	add	r10,r9
80003424:	14 99       	mov	r9,r10
80003426:	ee f5 ff f8 	ld.w	r5,r7[-8]
8000342a:	ef 45 ff e4 	st.w	r7[-28],r5
8000342e:	30 04       	mov	r4,0
80003430:	ef 44 ff e0 	st.w	r7[-32],r4
80003434:	ee e4 ff e0 	ld.d	r4,r7[-32]
80003438:	f0 04 00 0a 	add	r10,r8,r4
8000343c:	f2 05 00 4b 	adc	r11,r9,r5
80003440:	3f f8       	mov	r8,-1
80003442:	3f f9       	mov	r9,-1
80003444:	10 0a       	add	r10,r8
80003446:	f6 09 00 4b 	adc	r11,r11,r9
8000344a:	ee f4 ff f8 	ld.w	r4,r7[-8]
8000344e:	ef 44 ff dc 	st.w	r7[-36],r4
80003452:	30 08       	mov	r8,0
80003454:	ef 48 ff d8 	st.w	r7[-40],r8
80003458:	ee e8 ff d8 	ld.d	r8,r7[-40]
8000345c:	f0 1f 00 06 	mcall	80003474 <get_time_since_last_pid+0x12c>
80003460:	14 98       	mov	r8,r10
80003462:	16 99       	mov	r9,r11
	}
}
80003464:	10 9c       	mov	r12,r8
80003466:	2f 2d       	sub	sp,-56
80003468:	e3 cd 80 bf 	ldm	sp++,r0-r5,r7,pc
8000346c:	00 00       	add	r0,r0
8000346e:	01 4c       	ld.w	r12,--r0
80003470:	80 00       	ld.sh	r0,r0[0x0]
80003472:	33 30       	mov	r0,51
80003474:	80 00       	ld.sh	r0,r0[0x0]
80003476:	59 58       	cp.w	r8,21

80003478 <calculate_actuating_variable>:

//w is set value, x is the actual meassured value	
//w ist Sollwert, x ist Istwert
int_fast32_t calculate_actuating_variable(pid_settings_t _set, int_fast32_t w, int_fast32_t x, pid_tmp *_tmp)
{
80003478:	eb cd 40 c0 	pushm	r6-r7,lr
8000347c:	1a 97       	mov	r7,sp
8000347e:	20 5d       	sub	sp,20
80003480:	ee c6 ff f4 	sub	r6,r7,-12
80003484:	ef 4c ff f4 	st.w	r7[-12],r12
80003488:	ef 4b ff f0 	st.w	r7[-16],r11
8000348c:	ef 4a ff ec 	st.w	r7[-20],r10
	time_since_start += get_time_since_last_pid();		//Calculation of the Controllers runtime
80003490:	f0 1f 00 28 	mcall	80003530 <calculate_actuating_variable+0xb8>
80003494:	18 99       	mov	r9,r12
80003496:	4a 88       	lddpc	r8,80003534 <calculate_actuating_variable+0xbc>
80003498:	70 08       	ld.w	r8,r8[0x0]
8000349a:	10 09       	add	r9,r8
8000349c:	4a 68       	lddpc	r8,80003534 <calculate_actuating_variable+0xbc>
8000349e:	91 09       	st.w	r8[0x0],r9
	
	int_fast32_t e,y;
	
	e = w - x;			//Calculatibg the controll deviation
800034a0:	ee f9 ff f4 	ld.w	r9,r7[-12]
800034a4:	ee f8 ff f0 	ld.w	r8,r7[-16]
800034a8:	f2 08 01 08 	sub	r8,r9,r8
800034ac:	ef 48 ff f8 	st.w	r7[-8],r8
	
	_tmp->e_int += e;	
800034b0:	ee f8 ff ec 	ld.w	r8,r7[-20]
800034b4:	70 19       	ld.w	r9,r8[0x4]
800034b6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800034ba:	10 09       	add	r9,r8
800034bc:	ee f8 ff ec 	ld.w	r8,r7[-20]
800034c0:	91 19       	st.w	r8[0x4],r9
	
	//Calculating the actuation variable out of the controlled system include a proportional, integration and a differentation part
	// y = KP * e + KI * INT(e,dt) + KD (de/dt)
	y = _set.p * e;
800034c2:	6c 09       	ld.w	r9,r6[0x0]
800034c4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800034c8:	f2 08 02 48 	mul	r8,r9,r8
800034cc:	ef 48 ff fc 	st.w	r7[-4],r8
	y += _set.i * _tmp->e_int * time_since_start;
800034d0:	6c 19       	ld.w	r9,r6[0x4]
800034d2:	ee f8 ff ec 	ld.w	r8,r7[-20]
800034d6:	70 18       	ld.w	r8,r8[0x4]
800034d8:	f2 08 02 48 	mul	r8,r9,r8
800034dc:	10 99       	mov	r9,r8
800034de:	49 68       	lddpc	r8,80003534 <calculate_actuating_variable+0xbc>
800034e0:	70 08       	ld.w	r8,r8[0x0]
800034e2:	b1 39       	mul	r9,r8
800034e4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800034e8:	f2 08 00 08 	add	r8,r9,r8
800034ec:	ef 48 ff fc 	st.w	r7[-4],r8
	y += _set.d *(e - _tmp->e_old)/time_since_start;
800034f0:	6c 29       	ld.w	r9,r6[0x8]
800034f2:	ee f8 ff ec 	ld.w	r8,r7[-20]
800034f6:	70 08       	ld.w	r8,r8[0x0]
800034f8:	ee fa ff f8 	ld.w	r10,r7[-8]
800034fc:	f4 08 01 08 	sub	r8,r10,r8
80003500:	f2 08 02 48 	mul	r8,r9,r8
80003504:	48 c9       	lddpc	r9,80003534 <calculate_actuating_variable+0xbc>
80003506:	72 09       	ld.w	r9,r9[0x0]
80003508:	f0 09 0d 08 	divu	r8,r8,r9
8000350c:	10 99       	mov	r9,r8
8000350e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003512:	f2 08 00 08 	add	r8,r9,r8
80003516:	ef 48 ff fc 	st.w	r7[-4],r8
	
	//Speichern des Wertes fr die nchste Regelung
	//Save the Control Deviation for the next controlling cycle
	_tmp->e_old = e;
8000351a:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000351e:	ee f9 ff f8 	ld.w	r9,r7[-8]
80003522:	91 09       	st.w	r8[0x0],r9
		
	return y;
80003524:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80003528:	10 9c       	mov	r12,r8
8000352a:	2f bd       	sub	sp,-20
8000352c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003530:	80 00       	ld.sh	r0,r0[0x0]
80003532:	33 48       	mov	r8,52
80003534:	00 00       	add	r0,r0
80003536:	01 48       	ld.w	r8,--r0

80003538 <control>:
	
void control()
{
80003538:	eb cd 40 80 	pushm	r7,lr
8000353c:	1a 97       	mov	r7,sp
8000353e:	21 0d       	sub	sp,64
	struct bno055_euler_t x;
	x = read_sensor_euler();
80003540:	ee c8 00 24 	sub	r8,r7,36
80003544:	10 9c       	mov	r12,r8
80003546:	f0 1f 00 78 	mcall	80003724 <control+0x1ec>
	struct bno055_euler_t y = {0,0,0};
8000354a:	30 08       	mov	r8,0
8000354c:	ef 48 ff d0 	st.w	r7[-48],r8
80003550:	30 08       	mov	r8,0
80003552:	ef 48 ff d4 	st.w	r7[-44],r8
80003556:	30 08       	mov	r8,0
80003558:	ef 48 ff d8 	st.w	r7[-40],r8
		
		
	//throttle constant for the controller
	uint_fast32_t _thr = 0;
8000355c:	30 08       	mov	r8,0
8000355e:	ef 48 ff e8 	st.w	r7[-24],r8
	static pid_tmp h_tmp = {0,0};
	static pid_tmp r_tmp = {0,0};
//	static pid_tmp thr_tmp = {0,0};
	
	//calculate all actuating variables 
	y.p = calculate_actuating_variable(set.pid_pitch, set_point.p, x.p, &p_tmp);
80003562:	ee fe ff e4 	ld.w	lr,r7[-28]
80003566:	4f 18       	lddpc	r8,80003728 <control+0x1f0>
80003568:	70 2c       	ld.w	r12,r8[0x8]
8000356a:	4f 18       	lddpc	r8,8000372c <control+0x1f4>
8000356c:	20 3d       	sub	sp,12
8000356e:	1a 99       	mov	r9,sp
80003570:	12 9a       	mov	r10,r9
80003572:	f0 cb ff f4 	sub	r11,r8,-12
80003576:	f6 e8 00 00 	ld.d	r8,r11[0]
8000357a:	f4 e9 00 00 	st.d	r10[0],r8
8000357e:	76 28       	ld.w	r8,r11[0x8]
80003580:	95 28       	st.w	r10[0x8],r8
80003582:	4e ca       	lddpc	r10,80003730 <control+0x1f8>
80003584:	1c 9b       	mov	r11,lr
80003586:	f0 1f 00 6c 	mcall	80003734 <control+0x1fc>
8000358a:	2f dd       	sub	sp,-12
8000358c:	18 98       	mov	r8,r12
8000358e:	ef 48 ff d8 	st.w	r7[-40],r8
	y.r = calculate_actuating_variable(set.pid_roll, set_point.r, x.r, &r_tmp);
80003592:	ee fe ff e0 	ld.w	lr,r7[-32]
80003596:	4e 58       	lddpc	r8,80003728 <control+0x1f0>
80003598:	70 1c       	ld.w	r12,r8[0x4]
8000359a:	4e 58       	lddpc	r8,8000372c <control+0x1f4>
8000359c:	20 3d       	sub	sp,12
8000359e:	1a 99       	mov	r9,sp
800035a0:	12 9a       	mov	r10,r9
800035a2:	f0 cb ff e8 	sub	r11,r8,-24
800035a6:	f6 e8 00 00 	ld.d	r8,r11[0]
800035aa:	f4 e9 00 00 	st.d	r10[0],r8
800035ae:	76 28       	ld.w	r8,r11[0x8]
800035b0:	95 28       	st.w	r10[0x8],r8
800035b2:	4e 2a       	lddpc	r10,80003738 <control+0x200>
800035b4:	1c 9b       	mov	r11,lr
800035b6:	f0 1f 00 60 	mcall	80003734 <control+0x1fc>
800035ba:	2f dd       	sub	sp,-12
800035bc:	18 98       	mov	r8,r12
800035be:	ef 48 ff d4 	st.w	r7[-44],r8
	y.h = calculate_actuating_variable(set.pid_yaw, set_point.h, x.h, &h_tmp);
800035c2:	ee fe ff dc 	ld.w	lr,r7[-36]
800035c6:	4d 98       	lddpc	r8,80003728 <control+0x1f0>
800035c8:	70 0c       	ld.w	r12,r8[0x0]
800035ca:	4d 98       	lddpc	r8,8000372c <control+0x1f4>
800035cc:	20 3d       	sub	sp,12
800035ce:	1a 99       	mov	r9,sp
800035d0:	12 9a       	mov	r10,r9
800035d2:	10 9b       	mov	r11,r8
800035d4:	f6 e8 00 00 	ld.d	r8,r11[0]
800035d8:	f4 e9 00 00 	st.d	r10[0],r8
800035dc:	76 28       	ld.w	r8,r11[0x8]
800035de:	95 28       	st.w	r10[0x8],r8
800035e0:	4d 7a       	lddpc	r10,8000373c <control+0x204>
800035e2:	1c 9b       	mov	r11,lr
800035e4:	f0 1f 00 54 	mcall	80003734 <control+0x1fc>
800035e8:	2f dd       	sub	sp,-12
800035ea:	18 98       	mov	r8,r12
800035ec:	ef 48 ff d0 	st.w	r7[-48],r8
	//int_fast32_t throttle = calculate_actuating_variable(set.pid_throttle, throotle, _thr, &thr_tmp);
	
	//Add all actuating variables to the motor speeds
	uint_fast32_t _esc0 = y.r + y.h +  y.p + throotle;
800035f0:	ee f9 ff d4 	ld.w	r9,r7[-44]
800035f4:	ee f8 ff d0 	ld.w	r8,r7[-48]
800035f8:	10 09       	add	r9,r8
800035fa:	ee f8 ff d8 	ld.w	r8,r7[-40]
800035fe:	f2 08 00 08 	add	r8,r9,r8
80003602:	10 99       	mov	r9,r8
80003604:	4c f8       	lddpc	r8,80003740 <control+0x208>
80003606:	70 08       	ld.w	r8,r8[0x0]
80003608:	f2 08 00 08 	add	r8,r9,r8
8000360c:	ef 48 ff ec 	st.w	r7[-20],r8
	uint_fast32_t _esc1 = (-y.r) + y.h +  (-y.p) + throotle;
80003610:	ee f9 ff d0 	ld.w	r9,r7[-48]
80003614:	ee f8 ff d4 	ld.w	r8,r7[-44]
80003618:	10 19       	sub	r9,r8
8000361a:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000361e:	f2 08 01 08 	sub	r8,r9,r8
80003622:	10 99       	mov	r9,r8
80003624:	4c 78       	lddpc	r8,80003740 <control+0x208>
80003626:	70 08       	ld.w	r8,r8[0x0]
80003628:	f2 08 00 08 	add	r8,r9,r8
8000362c:	ef 48 ff f0 	st.w	r7[-16],r8
	uint_fast32_t _esc2 = y.r + (-y.h) +  y.p + throotle;
80003630:	ee f9 ff d4 	ld.w	r9,r7[-44]
80003634:	ee f8 ff d0 	ld.w	r8,r7[-48]
80003638:	10 19       	sub	r9,r8
8000363a:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000363e:	f2 08 00 08 	add	r8,r9,r8
80003642:	10 99       	mov	r9,r8
80003644:	4b f8       	lddpc	r8,80003740 <control+0x208>
80003646:	70 08       	ld.w	r8,r8[0x0]
80003648:	f2 08 00 08 	add	r8,r9,r8
8000364c:	ef 48 ff f4 	st.w	r7[-12],r8
	uint_fast32_t _esc3 =(-y.r) + (-y.h) +  (-y.p) + throotle;
80003650:	ee f8 ff d4 	ld.w	r8,r7[-44]
80003654:	f0 09 11 00 	rsub	r9,r8,0
80003658:	ee f8 ff d0 	ld.w	r8,r7[-48]
8000365c:	10 19       	sub	r9,r8
8000365e:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003662:	f2 08 01 08 	sub	r8,r9,r8
80003666:	10 99       	mov	r9,r8
80003668:	4b 68       	lddpc	r8,80003740 <control+0x208>
8000366a:	70 08       	ld.w	r8,r8[0x0]
8000366c:	f2 08 00 08 	add	r8,r9,r8
80003670:	ef 48 ff f8 	st.w	r7[-8],r8
	
	//TODO: check
	//motor_speeds_t speed = get_motor_speeds();
	motor_values_t speed;
	speed.position[MOTOR_POS_FL] = _esc0;
80003674:	ee f8 ff ec 	ld.w	r8,r7[-20]
80003678:	ef 48 ff c0 	st.w	r7[-64],r8
	speed.position[MOTOR_POS_FR] = _esc1;
8000367c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003680:	ef 48 ff c4 	st.w	r7[-60],r8
	speed.position[MOTOR_POS_BL] = _esc2;
80003684:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003688:	ef 48 ff c8 	st.w	r7[-56],r8
	speed.position[MOTOR_POS_BR] = _esc3;
8000368c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003690:	ef 48 ff cc 	st.w	r7[-52],r8
	//TODO: --> Funktion zum Inkrementeiren/Dekrementieren wurde implementiert!
	//NICHT NOTWENDIG: ANSONSTEN SUMMIERT SICH THROTTLE IN JEDEM ZYKLUS AUF UND ALLE MOTOREN AUF VOLLGAS
	
	for (uint_fast8_t i = 0; i < 3; i++)
80003694:	30 08       	mov	r8,0
80003696:	ef 48 ff fc 	st.w	r7[-4],r8
8000369a:	c2 c8       	rjmp	800036f2 <control+0x1ba>
	{
		if (speed.position[i]>esc_timer_values.max) speed.position[i] = esc_timer_values.max;
8000369c:	ee f8 ff fc 	ld.w	r8,r7[-4]
800036a0:	a3 68       	lsl	r8,0x2
800036a2:	ee 08 00 08 	add	r8,r7,r8
800036a6:	f0 f9 ff c0 	ld.w	r9,r8[-64]
800036aa:	4a 78       	lddpc	r8,80003744 <control+0x20c>
800036ac:	70 28       	ld.w	r8,r8[0x8]
800036ae:	10 39       	cp.w	r9,r8
800036b0:	e0 8a 00 0b 	brle	800036c6 <control+0x18e>
800036b4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800036b8:	4a 39       	lddpc	r9,80003744 <control+0x20c>
800036ba:	72 29       	ld.w	r9,r9[0x8]
800036bc:	a3 68       	lsl	r8,0x2
800036be:	ee 08 00 08 	add	r8,r7,r8
800036c2:	f1 49 ff c0 	st.w	r8[-64],r9
		if (speed.position[i]<0) speed.position[i] = 0;
800036c6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800036ca:	a3 68       	lsl	r8,0x2
800036cc:	ee 08 00 08 	add	r8,r7,r8
800036d0:	f0 f8 ff c0 	ld.w	r8,r8[-64]
800036d4:	58 08       	cp.w	r8,0
800036d6:	c0 94       	brge	800036e8 <control+0x1b0>
800036d8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800036dc:	a3 68       	lsl	r8,0x2
800036de:	ee 08 00 08 	add	r8,r7,r8
800036e2:	30 09       	mov	r9,0
800036e4:	f1 49 ff c0 	st.w	r8[-64],r9
	speed.position[MOTOR_POS_BL] = _esc2;
	speed.position[MOTOR_POS_BR] = _esc3;
	//TODO: --> Funktion zum Inkrementeiren/Dekrementieren wurde implementiert!
	//NICHT NOTWENDIG: ANSONSTEN SUMMIERT SICH THROTTLE IN JEDEM ZYKLUS AUF UND ALLE MOTOREN AUF VOLLGAS
	
	for (uint_fast8_t i = 0; i < 3; i++)
800036e8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800036ec:	2f f8       	sub	r8,-1
800036ee:	ef 48 ff fc 	st.w	r7[-4],r8
800036f2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800036f6:	58 28       	cp.w	r8,2
800036f8:	fe 98 ff d2 	brls	8000369c <control+0x164>
		if (speed.position[i]>esc_timer_values.max) speed.position[i] = esc_timer_values.max;
		if (speed.position[i]<0) speed.position[i] = 0;
	}
	
	//TODO: check
	set_motor_speeds(speed);
800036fc:	20 4d       	sub	sp,16
800036fe:	1a 98       	mov	r8,sp
80003700:	ee c9 00 40 	sub	r9,r7,64
80003704:	20 08       	sub	r8,0
80003706:	20 09       	sub	r9,0
80003708:	72 0a       	ld.w	r10,r9[0x0]
8000370a:	91 0a       	st.w	r8[0x0],r10
8000370c:	72 1a       	ld.w	r10,r9[0x4]
8000370e:	91 1a       	st.w	r8[0x4],r10
80003710:	72 2a       	ld.w	r10,r9[0x8]
80003712:	91 2a       	st.w	r8[0x8],r10
80003714:	72 39       	ld.w	r9,r9[0xc]
80003716:	91 39       	st.w	r8[0xc],r9
80003718:	f0 1f 00 0c 	mcall	80003748 <control+0x210>
8000371c:	2f cd       	sub	sp,-16
8000371e:	2f 0d       	sub	sp,-64
80003720:	e3 cd 80 80 	ldm	sp++,r7,pc
80003724:	80 00       	ld.sh	r0,r0[0x0]
80003726:	41 d0       	lddsp	r0,sp[0x74]
80003728:	00 00       	add	r0,r0
8000372a:	00 0c       	add	r12,r0
8000372c:	00 00       	add	r0,r0
8000372e:	01 50       	ld.sh	r0,--r0
80003730:	00 00       	add	r0,r0
80003732:	00 1c       	sub	r12,r0
80003734:	80 00       	ld.sh	r0,r0[0x0]
80003736:	34 78       	mov	r8,71
80003738:	00 00       	add	r0,r0
8000373a:	00 24       	rsub	r4,r0
8000373c:	00 00       	add	r0,r0
8000373e:	00 2c       	rsub	r12,r0
80003740:	00 00       	add	r0,r0
80003742:	00 18       	sub	r8,r0
80003744:	00 00       	add	r0,r0
80003746:	01 28       	ld.uh	r8,r0++
80003748:	80 00       	ld.sh	r0,r0[0x0]
8000374a:	32 7c       	mov	r12,39

8000374c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
8000374c:	eb cd 40 80 	pushm	r7,lr
80003750:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
80003752:	e0 68 0e 00 	mov	r8,3584
80003756:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
8000375a:	10 9c       	mov	r12,r8
8000375c:	e3 cd 80 80 	ldm	sp++,r7,pc

80003760 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
80003760:	eb cd 40 80 	pushm	r7,lr
80003764:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_CPU_DIV;
80003766:	f0 1f 00 04 	mcall	80003774 <sysclk_get_cpu_hz+0x14>
8000376a:	18 98       	mov	r8,r12
8000376c:	a3 88       	lsr	r8,0x2
}
8000376e:	10 9c       	mov	r12,r8
80003770:	e3 cd 80 80 	ldm	sp++,r7,pc
80003774:	80 00       	ld.sh	r0,r0[0x0]
80003776:	37 4c       	mov	r12,116

80003778 <sysclk_get_pba_hz>:
 * \brief Return the current rate in Hz of the Peripheral Bus A clock
 *
 * \return Frequency of the Peripheral Bus A clock, in Hz.
 */
static inline uint32_t sysclk_get_pba_hz(void)
{
80003778:	eb cd 40 80 	pushm	r7,lr
8000377c:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBA_DIV;
8000377e:	f0 1f 00 04 	mcall	8000378c <sysclk_get_pba_hz+0x14>
80003782:	18 98       	mov	r8,r12
80003784:	a3 88       	lsr	r8,0x2
}
80003786:	10 9c       	mov	r12,r8
80003788:	e3 cd 80 80 	ldm	sp++,r7,pc
8000378c:	80 00       	ld.sh	r0,r0[0x0]
8000378e:	37 4c       	mov	r12,116

80003790 <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
80003790:	eb cd 40 80 	pushm	r7,lr
80003794:	1a 97       	mov	r7,sp
80003796:	20 1d       	sub	sp,4
80003798:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
8000379c:	ee fb ff fc 	ld.w	r11,r7[-4]
800037a0:	30 1c       	mov	r12,1
800037a2:	f0 1f 00 03 	mcall	800037ac <sysclk_enable_hsb_module+0x1c>
}
800037a6:	2f fd       	sub	sp,-4
800037a8:	e3 cd 80 80 	ldm	sp++,r7,pc
800037ac:	80 00       	ld.sh	r0,r0[0x0]
800037ae:	4c 38       	lddpc	r8,800038b8 <sysclk_enable_peripheral_clock+0xc8>

800037b0 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
800037b0:	eb cd 40 80 	pushm	r7,lr
800037b4:	1a 97       	mov	r7,sp
800037b6:	20 1d       	sub	sp,4
800037b8:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
800037bc:	ee fb ff fc 	ld.w	r11,r7[-4]
800037c0:	30 2c       	mov	r12,2
800037c2:	f0 1f 00 03 	mcall	800037cc <sysclk_enable_pba_module+0x1c>
}
800037c6:	2f fd       	sub	sp,-4
800037c8:	e3 cd 80 80 	ldm	sp++,r7,pc
800037cc:	80 00       	ld.sh	r0,r0[0x0]
800037ce:	4c 38       	lddpc	r8,800038d8 <sysclk_enable_peripheral_clock+0xe8>

800037d0 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
800037d0:	eb cd 40 80 	pushm	r7,lr
800037d4:	1a 97       	mov	r7,sp
800037d6:	20 1d       	sub	sp,4
800037d8:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
800037dc:	ee fb ff fc 	ld.w	r11,r7[-4]
800037e0:	30 3c       	mov	r12,3
800037e2:	f0 1f 00 03 	mcall	800037ec <sysclk_enable_pbb_module+0x1c>
}
800037e6:	2f fd       	sub	sp,-4
800037e8:	e3 cd 80 80 	ldm	sp++,r7,pc
800037ec:	80 00       	ld.sh	r0,r0[0x0]
800037ee:	4c 38       	lddpc	r8,800038f8 <sysclk_enable_peripheral_clock+0x108>

800037f0 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
800037f0:	eb cd 40 80 	pushm	r7,lr
800037f4:	1a 97       	mov	r7,sp
800037f6:	20 1d       	sub	sp,4
800037f8:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
800037fc:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003800:	fe 58 38 00 	cp.w	r8,-51200
80003804:	e0 80 00 8a 	breq	80003918 <sysclk_enable_peripheral_clock+0x128>
80003808:	e0 8b 00 33 	brhi	8000386e <sysclk_enable_peripheral_clock+0x7e>
8000380c:	fe 58 14 00 	cp.w	r8,-60416
80003810:	c6 80       	breq	800038e0 <sysclk_enable_peripheral_clock+0xf0>
80003812:	e0 8b 00 18 	brhi	80003842 <sysclk_enable_peripheral_clock+0x52>
80003816:	fe 48 14 00 	cp.w	r8,-125952
8000381a:	e0 80 00 be 	breq	80003996 <sysclk_enable_peripheral_clock+0x1a6>
8000381e:	e0 8b 00 0b 	brhi	80003834 <sysclk_enable_peripheral_clock+0x44>
80003822:	fe 48 00 00 	cp.w	r8,-131072
80003826:	e0 80 00 ad 	breq	80003980 <sysclk_enable_peripheral_clock+0x190>
8000382a:	fe 48 10 00 	cp.w	r8,-126976
8000382e:	e0 80 00 b0 	breq	8000398e <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003832:	cb 98       	rjmp	800039a4 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003834:	fe 58 00 00 	cp.w	r8,-65536
80003838:	c4 90       	breq	800038ca <sysclk_enable_peripheral_clock+0xda>
8000383a:	fe 58 10 00 	cp.w	r8,-61440
8000383e:	c4 d0       	breq	800038d8 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003840:	cb 28       	rjmp	800039a4 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003842:	fe 58 20 00 	cp.w	r8,-57344
80003846:	c5 90       	breq	800038f8 <sysclk_enable_peripheral_clock+0x108>
80003848:	e0 8b 00 09 	brhi	8000385a <sysclk_enable_peripheral_clock+0x6a>
8000384c:	fe 58 18 00 	cp.w	r8,-59392
80003850:	c4 c0       	breq	800038e8 <sysclk_enable_peripheral_clock+0xf8>
80003852:	fe 58 1c 00 	cp.w	r8,-58368
80003856:	c4 d0       	breq	800038f0 <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003858:	ca 68       	rjmp	800039a4 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000385a:	fe 58 30 00 	cp.w	r8,-53248
8000385e:	c5 50       	breq	80003908 <sysclk_enable_peripheral_clock+0x118>
80003860:	fe 58 34 00 	cp.w	r8,-52224
80003864:	c5 60       	breq	80003910 <sysclk_enable_peripheral_clock+0x120>
80003866:	fe 58 28 00 	cp.w	r8,-55296
8000386a:	c4 b0       	breq	80003900 <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
8000386c:	c9 c8       	rjmp	800039a4 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000386e:	fe 58 50 00 	cp.w	r8,-45056
80003872:	c6 b0       	breq	80003948 <sysclk_enable_peripheral_clock+0x158>
80003874:	e0 8b 00 15 	brhi	8000389e <sysclk_enable_peripheral_clock+0xae>
80003878:	fe 58 44 00 	cp.w	r8,-48128
8000387c:	c5 a0       	breq	80003930 <sysclk_enable_peripheral_clock+0x140>
8000387e:	e0 8b 00 09 	brhi	80003890 <sysclk_enable_peripheral_clock+0xa0>
80003882:	fe 58 3c 00 	cp.w	r8,-50176
80003886:	c4 d0       	breq	80003920 <sysclk_enable_peripheral_clock+0x130>
80003888:	fe 58 40 00 	cp.w	r8,-49152
8000388c:	c4 e0       	breq	80003928 <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
8000388e:	c8 b8       	rjmp	800039a4 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003890:	fe 58 48 00 	cp.w	r8,-47104
80003894:	c5 20       	breq	80003938 <sysclk_enable_peripheral_clock+0x148>
80003896:	fe 58 4c 00 	cp.w	r8,-46080
8000389a:	c5 30       	breq	80003940 <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
8000389c:	c8 48       	rjmp	800039a4 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000389e:	fe 58 5c 00 	cp.w	r8,-41984
800038a2:	c5 f0       	breq	80003960 <sysclk_enable_peripheral_clock+0x170>
800038a4:	e0 8b 00 09 	brhi	800038b6 <sysclk_enable_peripheral_clock+0xc6>
800038a8:	fe 58 54 00 	cp.w	r8,-44032
800038ac:	c5 20       	breq	80003950 <sysclk_enable_peripheral_clock+0x160>
800038ae:	fe 58 58 00 	cp.w	r8,-43008
800038b2:	c5 30       	breq	80003958 <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800038b4:	c7 88       	rjmp	800039a4 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800038b6:	fe 58 64 00 	cp.w	r8,-39936
800038ba:	c5 b0       	breq	80003970 <sysclk_enable_peripheral_clock+0x180>
800038bc:	fe 58 68 00 	cp.w	r8,-38912
800038c0:	c5 c0       	breq	80003978 <sysclk_enable_peripheral_clock+0x188>
800038c2:	fe 58 60 00 	cp.w	r8,-40960
800038c6:	c5 10       	breq	80003968 <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800038c8:	c6 e8       	rjmp	800039a4 <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
800038ca:	30 4c       	mov	r12,4
800038cc:	f0 1f 00 38 	mcall	800039ac <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
800038d0:	30 0c       	mov	r12,0
800038d2:	f0 1f 00 38 	mcall	800039b0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800038d6:	c6 78       	rjmp	800039a4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
800038d8:	30 1c       	mov	r12,1
800038da:	f0 1f 00 36 	mcall	800039b0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800038de:	c6 38       	rjmp	800039a4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
800038e0:	30 2c       	mov	r12,2
800038e2:	f0 1f 00 34 	mcall	800039b0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800038e6:	c5 f8       	rjmp	800039a4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
800038e8:	30 3c       	mov	r12,3
800038ea:	f0 1f 00 32 	mcall	800039b0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800038ee:	c5 b8       	rjmp	800039a4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
800038f0:	30 4c       	mov	r12,4
800038f2:	f0 1f 00 30 	mcall	800039b0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800038f6:	c5 78       	rjmp	800039a4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
800038f8:	30 5c       	mov	r12,5
800038fa:	f0 1f 00 2e 	mcall	800039b0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800038fe:	c5 38       	rjmp	800039a4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
80003900:	30 6c       	mov	r12,6
80003902:	f0 1f 00 2c 	mcall	800039b0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003906:	c4 f8       	rjmp	800039a4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
80003908:	30 7c       	mov	r12,7
8000390a:	f0 1f 00 2a 	mcall	800039b0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000390e:	c4 b8       	rjmp	800039a4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
80003910:	30 8c       	mov	r12,8
80003912:	f0 1f 00 28 	mcall	800039b0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003916:	c4 78       	rjmp	800039a4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
80003918:	30 9c       	mov	r12,9
8000391a:	f0 1f 00 26 	mcall	800039b0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000391e:	c4 38       	rjmp	800039a4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
80003920:	30 ac       	mov	r12,10
80003922:	f0 1f 00 24 	mcall	800039b0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003926:	c3 f8       	rjmp	800039a4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
80003928:	30 bc       	mov	r12,11
8000392a:	f0 1f 00 22 	mcall	800039b0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000392e:	c3 b8       	rjmp	800039a4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
80003930:	30 cc       	mov	r12,12
80003932:	f0 1f 00 20 	mcall	800039b0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003936:	c3 78       	rjmp	800039a4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80003938:	30 dc       	mov	r12,13
8000393a:	f0 1f 00 1e 	mcall	800039b0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000393e:	c3 38       	rjmp	800039a4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
80003940:	30 ec       	mov	r12,14
80003942:	f0 1f 00 1c 	mcall	800039b0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003946:	c2 f8       	rjmp	800039a4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80003948:	30 fc       	mov	r12,15
8000394a:	f0 1f 00 1a 	mcall	800039b0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000394e:	c2 b8       	rjmp	800039a4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
80003950:	31 0c       	mov	r12,16
80003952:	f0 1f 00 18 	mcall	800039b0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003956:	c2 78       	rjmp	800039a4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
80003958:	31 1c       	mov	r12,17
8000395a:	f0 1f 00 16 	mcall	800039b0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000395e:	c2 38       	rjmp	800039a4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
80003960:	31 2c       	mov	r12,18
80003962:	f0 1f 00 14 	mcall	800039b0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003966:	c1 f8       	rjmp	800039a4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
80003968:	31 3c       	mov	r12,19
8000396a:	f0 1f 00 12 	mcall	800039b0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000396e:	c1 b8       	rjmp	800039a4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
80003970:	31 4c       	mov	r12,20
80003972:	f0 1f 00 10 	mcall	800039b0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003976:	c1 78       	rjmp	800039a4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
80003978:	31 5c       	mov	r12,21
8000397a:	f0 1f 00 0e 	mcall	800039b0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000397e:	c1 38       	rjmp	800039a4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
80003980:	30 3c       	mov	r12,3
80003982:	f0 1f 00 0b 	mcall	800039ac <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
80003986:	30 0c       	mov	r12,0
80003988:	f0 1f 00 0b 	mcall	800039b4 <sysclk_enable_peripheral_clock+0x1c4>
		break;
8000398c:	c0 c8       	rjmp	800039a4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
8000398e:	30 1c       	mov	r12,1
80003990:	f0 1f 00 09 	mcall	800039b4 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003994:	c0 88       	rjmp	800039a4 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
80003996:	30 0c       	mov	r12,0
80003998:	f0 1f 00 05 	mcall	800039ac <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
8000399c:	30 2c       	mov	r12,2
8000399e:	f0 1f 00 06 	mcall	800039b4 <sysclk_enable_peripheral_clock+0x1c4>
		break;
800039a2:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
800039a4:	2f fd       	sub	sp,-4
800039a6:	e3 cd 80 80 	ldm	sp++,r7,pc
800039aa:	00 00       	add	r0,r0
800039ac:	80 00       	ld.sh	r0,r0[0x0]
800039ae:	37 90       	mov	r0,121
800039b0:	80 00       	ld.sh	r0,r0[0x0]
800039b2:	37 b0       	mov	r0,123
800039b4:	80 00       	ld.sh	r0,r0[0x0]
800039b6:	37 d0       	mov	r0,125

800039b8 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
800039b8:	eb cd 40 80 	pushm	r7,lr
800039bc:	1a 97       	mov	r7,sp
800039be:	20 cd       	sub	sp,48
800039c0:	ef 4c ff d4 	st.w	r7[-44],r12
800039c4:	ef 4b ff d0 	st.w	r7[-48],r11
800039c8:	ee f8 ff d4 	ld.w	r8,r7[-44]
800039cc:	ef 48 ff dc 	st.w	r7[-36],r8
800039d0:	ee f8 ff d0 	ld.w	r8,r7[-48]
800039d4:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
800039d8:	ee f8 ff d8 	ld.w	r8,r7[-40]
800039dc:	58 18       	cp.w	r8,1
800039de:	c2 11       	brne	80003a20 <ioport_set_pin_dir+0x68>
800039e0:	ee f8 ff dc 	ld.w	r8,r7[-36]
800039e4:	ef 48 ff e0 	st.w	r7[-32],r8
800039e8:	ee f8 ff e0 	ld.w	r8,r7[-32]
800039ec:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800039f0:	ee f8 ff e4 	ld.w	r8,r7[-28]
800039f4:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800039f6:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800039fa:	ee f8 ff e8 	ld.w	r8,r7[-24]
800039fe:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003a00:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80003a04:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003a08:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003a0c:	ee f9 ff ec 	ld.w	r9,r7[-20]
80003a10:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003a14:	30 1a       	mov	r10,1
80003a16:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80003a1a:	f1 49 00 44 	st.w	r8[68],r9
80003a1e:	c2 48       	rjmp	80003a66 <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
80003a20:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003a24:	58 08       	cp.w	r8,0
80003a26:	c2 01       	brne	80003a66 <ioport_set_pin_dir+0xae>
80003a28:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003a2c:	ef 48 ff f0 	st.w	r7[-16],r8
80003a30:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003a34:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003a38:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003a3c:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003a3e:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003a42:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003a46:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003a48:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80003a4c:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003a50:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003a54:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003a58:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003a5c:	30 1a       	mov	r10,1
80003a5e:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80003a62:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
80003a66:	2f 4d       	sub	sp,-48
80003a68:	e3 cd 80 80 	ldm	sp++,r7,pc

80003a6c <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
80003a6c:	eb cd 40 80 	pushm	r7,lr
80003a70:	1a 97       	mov	r7,sp
80003a72:	20 cd       	sub	sp,48
80003a74:	ef 4c ff d4 	st.w	r7[-44],r12
80003a78:	16 98       	mov	r8,r11
80003a7a:	ef 68 ff d0 	st.b	r7[-48],r8
	arch_ioport_set_pin_level(pin, level);
80003a7e:	ef 38 ff d0 	ld.ub	r8,r7[-48]
80003a82:	ee f9 ff d4 	ld.w	r9,r7[-44]
80003a86:	ef 49 ff dc 	st.w	r7[-36],r9
80003a8a:	ef 68 ff db 	st.b	r7[-37],r8
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
80003a8e:	ef 39 ff db 	ld.ub	r9,r7[-37]
80003a92:	30 08       	mov	r8,0
80003a94:	f0 09 18 00 	cp.b	r9,r8
80003a98:	c2 10       	breq	80003ada <ioport_set_pin_level+0x6e>
80003a9a:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003a9e:	ef 48 ff e0 	st.w	r7[-32],r8
80003aa2:	ee f8 ff e0 	ld.w	r8,r7[-32]
80003aa6:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003aaa:	ee f8 ff e4 	ld.w	r8,r7[-28]
80003aae:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003ab0:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003ab4:	ee f8 ff e8 	ld.w	r8,r7[-24]
80003ab8:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003aba:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80003abe:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003ac2:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003ac6:	ee f9 ff ec 	ld.w	r9,r7[-20]
80003aca:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003ace:	30 1a       	mov	r10,1
80003ad0:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80003ad4:	f1 49 00 54 	st.w	r8[84],r9
80003ad8:	c2 08       	rjmp	80003b18 <ioport_set_pin_level+0xac>
80003ada:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003ade:	ef 48 ff f0 	st.w	r7[-16],r8
80003ae2:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003ae6:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003aea:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003aee:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003af0:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003af4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003af8:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003afa:	e0 28 d8 00 	sub	r8,55296
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80003afe:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003b02:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003b06:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003b0a:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003b0e:	30 1a       	mov	r10,1
80003b10:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80003b14:	f1 49 00 58 	st.w	r8[88],r9
}
80003b18:	2f 4d       	sub	sp,-48
80003b1a:	e3 cd 80 80 	ldm	sp++,r7,pc
80003b1e:	d7 03       	nop

80003b20 <sensor_init>:
 *  Author: Markus
 */ 
#include "asf.h"
#include "sensor.h" 

void sensor_init(void){
80003b20:	eb cd 40 8f 	pushm	r0-r3,r7,lr
80003b24:	1a 97       	mov	r7,sp
80003b26:	fa cd 00 b8 	sub	sp,sp,184
	//ioport_set_pin_dir(BOOT_SENS, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(ADDR0_SENS, IOPORT_DIR_OUTPUT);
80003b2a:	30 1b       	mov	r11,1
80003b2c:	31 0c       	mov	r12,16
80003b2e:	f0 1f 01 30 	mcall	80003fec <sensor_init+0x4cc>
	ioport_set_pin_dir(RST_SENS, IOPORT_DIR_OUTPUT);
80003b32:	30 1b       	mov	r11,1
80003b34:	30 8c       	mov	r12,8
80003b36:	f0 1f 01 2e 	mcall	80003fec <sensor_init+0x4cc>
	ioport_set_pin_dir(INT_SENS, IOPORT_DIR_INPUT);
80003b3a:	30 0b       	mov	r11,0
80003b3c:	30 dc       	mov	r12,13
80003b3e:	f0 1f 01 2c 	mcall	80003fec <sensor_init+0x4cc>
	
	sensor_led_init();
80003b42:	f0 1f 01 2c 	mcall	80003ff0 <sensor_init+0x4d0>
	
	//TODO: CHECK BOOT_SENS PIN LEVEL (NOT HIGH??)
	
	//ioport_set_pin_level(BOOT_SENS, HIGH);
	ioport_set_pin_level(ADDR0_SENS, ADDR0_SENS_LEVEL);
80003b46:	30 0b       	mov	r11,0
80003b48:	31 0c       	mov	r12,16
80003b4a:	f0 1f 01 2b 	mcall	80003ff4 <sensor_init+0x4d4>
	ioport_set_pin_level(RST_SENS, LOW);
80003b4e:	30 0b       	mov	r11,0
80003b50:	30 8c       	mov	r12,8
80003b52:	f0 1f 01 29 	mcall	80003ff4 <sensor_init+0x4d4>
	
	sysclk_enable_peripheral_clock(TWI_SENS);
80003b56:	fe 7c 40 00 	mov	r12,-49152
80003b5a:	f0 1f 01 28 	mcall	80003ff8 <sensor_init+0x4d8>
	
	static const gpio_map_t TWI_GPIO_MAP =	{{SDA_SENS, SDA_SENS_PER_FUNC},{SCL_SENS, SCL_SENS_PER_FUNC}};
	gpio_enable_module(TWI_GPIO_MAP,2);
80003b5e:	30 2b       	mov	r11,2
80003b60:	fe fc 04 9c 	ld.w	r12,pc[1180]
80003b64:	f0 1f 01 27 	mcall	80004000 <sensor_init+0x4e0>
	
	twim_options_t _twi_opt;
	_twi_opt.chip = BNO055_TWI_ADDR_SENSOR;
80003b68:	32 88       	mov	r8,40
80003b6a:	ef 48 ff 98 	st.w	r7[-104],r8
	_twi_opt.pba_hz = sysclk_get_pba_hz();
80003b6e:	f0 1f 01 26 	mcall	80004004 <sensor_init+0x4e4>
80003b72:	18 98       	mov	r8,r12
80003b74:	ef 48 ff 90 	st.w	r7[-112],r8
	_twi_opt.smbus = false;
80003b78:	30 08       	mov	r8,0
80003b7a:	ef 68 ff 9c 	st.b	r7[-100],r8
	_twi_opt.speed = TWI_SENS_SPEED;
80003b7e:	e6 68 1a 80 	mov	r8,400000
80003b82:	ef 48 ff 94 	st.w	r7[-108],r8
	
	delay_ms(5);
80003b86:	f0 1f 01 21 	mcall	80004008 <sensor_init+0x4e8>
80003b8a:	18 98       	mov	r8,r12
80003b8c:	30 59       	mov	r9,5
80003b8e:	ef 49 ff a4 	st.w	r7[-92],r9
80003b92:	ef 48 ff a0 	st.w	r7[-96],r8
80003b96:	ee f8 ff a4 	ld.w	r8,r7[-92]
80003b9a:	ef 48 ff ac 	st.w	r7[-84],r8
80003b9e:	ee f8 ff a0 	ld.w	r8,r7[-96]
80003ba2:	ef 48 ff a8 	st.w	r7[-88],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80003ba6:	ee fc ff ac 	ld.w	r12,r7[-84]
80003baa:	ef 4c ff 54 	st.w	r7[-172],r12
80003bae:	30 0b       	mov	r11,0
80003bb0:	ef 4b ff 50 	st.w	r7[-176],r11
80003bb4:	ee f9 ff a8 	ld.w	r9,r7[-88]
80003bb8:	ef 49 ff 4c 	st.w	r7[-180],r9
80003bbc:	30 08       	mov	r8,0
80003bbe:	ef 48 ff 48 	st.w	r7[-184],r8
80003bc2:	ee fa ff 50 	ld.w	r10,r7[-176]
80003bc6:	ee fc ff 4c 	ld.w	r12,r7[-180]
80003bca:	b9 3a       	mul	r10,r12
80003bcc:	ee f8 ff 48 	ld.w	r8,r7[-184]
80003bd0:	ee fb ff 54 	ld.w	r11,r7[-172]
80003bd4:	b7 38       	mul	r8,r11
80003bd6:	10 0a       	add	r10,r8
80003bd8:	ee fc ff 54 	ld.w	r12,r7[-172]
80003bdc:	ee fb ff 4c 	ld.w	r11,r7[-180]
80003be0:	f8 0b 06 48 	mulu.d	r8,r12,r11
80003be4:	12 0a       	add	r10,r9
80003be6:	14 99       	mov	r9,r10
80003be8:	e0 6a 03 e7 	mov	r10,999
80003bec:	30 0b       	mov	r11,0
80003bee:	f0 0a 00 0a 	add	r10,r8,r10
80003bf2:	f2 0b 00 4b 	adc	r11,r9,r11
80003bf6:	e0 68 03 e8 	mov	r8,1000
80003bfa:	30 09       	mov	r9,0
80003bfc:	f0 1f 01 04 	mcall	8000400c <sensor_init+0x4ec>
80003c00:	14 98       	mov	r8,r10
80003c02:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
80003c04:	ef 48 ff b4 	st.w	r7[-76],r8
80003c08:	ee c8 00 98 	sub	r8,r7,152
80003c0c:	ef 48 ff b0 	st.w	r7[-80],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003c10:	e1 b8 00 42 	mfsr	r8,0x108
80003c14:	10 99       	mov	r9,r8
80003c16:	ee f8 ff b0 	ld.w	r8,r7[-80]
80003c1a:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003c1c:	ee f8 ff b0 	ld.w	r8,r7[-80]
80003c20:	70 09       	ld.w	r9,r8[0x0]
80003c22:	ee f8 ff b4 	ld.w	r8,r7[-76]
80003c26:	10 09       	add	r9,r8
80003c28:	ee f8 ff b0 	ld.w	r8,r7[-80]
80003c2c:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
80003c2e:	ee f9 ff b0 	ld.w	r9,r7[-80]
80003c32:	30 08       	mov	r8,0
80003c34:	f3 68 00 08 	st.b	r9[8],r8
80003c38:	ee c8 00 98 	sub	r8,r7,152
80003c3c:	ef 48 ff b8 	st.w	r7[-72],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003c40:	e1 b8 00 42 	mfsr	r8,0x108
80003c44:	ef 48 ff bc 	st.w	r7[-68],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80003c48:	ee f8 ff b8 	ld.w	r8,r7[-72]
80003c4c:	f1 39 00 08 	ld.ub	r9,r8[8]
80003c50:	30 28       	mov	r8,2
80003c52:	f0 09 18 00 	cp.b	r9,r8
80003c56:	c0 31       	brne	80003c5c <sensor_init+0x13c>
    return false;
80003c58:	30 08       	mov	r8,0
80003c5a:	c4 38       	rjmp	80003ce0 <sensor_init+0x1c0>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80003c5c:	ee f8 ff b8 	ld.w	r8,r7[-72]
80003c60:	f1 39 00 08 	ld.ub	r9,r8[8]
80003c64:	30 18       	mov	r8,1
80003c66:	f0 09 18 00 	cp.b	r9,r8
80003c6a:	c0 31       	brne	80003c70 <sensor_init+0x150>
    return true;
80003c6c:	30 18       	mov	r8,1
80003c6e:	c3 98       	rjmp	80003ce0 <sensor_init+0x1c0>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003c70:	ee f8 ff b8 	ld.w	r8,r7[-72]
80003c74:	70 09       	ld.w	r9,r8[0x0]
80003c76:	ee f8 ff b8 	ld.w	r8,r7[-72]
80003c7a:	70 18       	ld.w	r8,r8[0x4]
80003c7c:	10 39       	cp.w	r9,r8
80003c7e:	e0 88 00 1a 	brls	80003cb2 <sensor_init+0x192>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003c82:	ee f8 ff b8 	ld.w	r8,r7[-72]
80003c86:	70 08       	ld.w	r8,r8[0x0]
80003c88:	ee f9 ff bc 	ld.w	r9,r7[-68]
80003c8c:	10 39       	cp.w	r9,r8
80003c8e:	c1 02       	brcc	80003cae <sensor_init+0x18e>
80003c90:	ee f8 ff b8 	ld.w	r8,r7[-72]
80003c94:	70 18       	ld.w	r8,r8[0x4]
80003c96:	ee f9 ff bc 	ld.w	r9,r7[-68]
80003c9a:	10 39       	cp.w	r9,r8
80003c9c:	e0 88 00 09 	brls	80003cae <sensor_init+0x18e>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80003ca0:	ee f9 ff b8 	ld.w	r9,r7[-72]
80003ca4:	30 18       	mov	r8,1
80003ca6:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80003caa:	30 18       	mov	r8,1
80003cac:	c1 a8       	rjmp	80003ce0 <sensor_init+0x1c0>
    }
    return false;
80003cae:	30 08       	mov	r8,0
80003cb0:	c1 88       	rjmp	80003ce0 <sensor_init+0x1c0>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003cb2:	ee f8 ff b8 	ld.w	r8,r7[-72]
80003cb6:	70 08       	ld.w	r8,r8[0x0]
80003cb8:	ee f9 ff bc 	ld.w	r9,r7[-68]
80003cbc:	10 39       	cp.w	r9,r8
80003cbe:	c0 93       	brcs	80003cd0 <sensor_init+0x1b0>
80003cc0:	ee f8 ff b8 	ld.w	r8,r7[-72]
80003cc4:	70 18       	ld.w	r8,r8[0x4]
80003cc6:	ee f9 ff bc 	ld.w	r9,r7[-68]
80003cca:	10 39       	cp.w	r9,r8
80003ccc:	e0 88 00 09 	brls	80003cde <sensor_init+0x1be>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80003cd0:	ee f9 ff b8 	ld.w	r9,r7[-72]
80003cd4:	30 18       	mov	r8,1
80003cd6:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80003cda:	30 18       	mov	r8,1
80003cdc:	c0 28       	rjmp	80003ce0 <sensor_init+0x1c0>
    }
    return false;
80003cde:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80003ce0:	58 08       	cp.w	r8,0
80003ce2:	ca b0       	breq	80003c38 <sensor_init+0x118>
	ioport_set_pin_level(RST_SENS, HIGH);
80003ce4:	30 1b       	mov	r11,1
80003ce6:	30 8c       	mov	r12,8
80003ce8:	f0 1f 00 c3 	mcall	80003ff4 <sensor_init+0x4d4>
	delay_ms(BNO055_STARTUP_TIME_MS);							//SENSOR STARTUP TIME
80003cec:	f0 1f 00 c7 	mcall	80004008 <sensor_init+0x4e8>
80003cf0:	18 98       	mov	r8,r12
80003cf2:	e0 69 02 bc 	mov	r9,700
80003cf6:	ef 49 ff c4 	st.w	r7[-60],r9
80003cfa:	ef 48 ff c0 	st.w	r7[-64],r8
80003cfe:	ee f8 ff c4 	ld.w	r8,r7[-60]
80003d02:	ef 48 ff cc 	st.w	r7[-52],r8
80003d06:	ee f8 ff c0 	ld.w	r8,r7[-64]
80003d0a:	ef 48 ff c8 	st.w	r7[-56],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80003d0e:	ee f9 ff cc 	ld.w	r9,r7[-52]
80003d12:	ef 49 ff 64 	st.w	r7[-156],r9
80003d16:	30 08       	mov	r8,0
80003d18:	ef 48 ff 60 	st.w	r7[-160],r8
80003d1c:	ee fc ff c8 	ld.w	r12,r7[-56]
80003d20:	ef 4c ff 5c 	st.w	r7[-164],r12
80003d24:	30 0b       	mov	r11,0
80003d26:	ef 4b ff 58 	st.w	r7[-168],r11
80003d2a:	ee fa ff 60 	ld.w	r10,r7[-160]
80003d2e:	ee f9 ff 5c 	ld.w	r9,r7[-164]
80003d32:	b3 3a       	mul	r10,r9
80003d34:	ee f8 ff 58 	ld.w	r8,r7[-168]
80003d38:	ee fc ff 64 	ld.w	r12,r7[-156]
80003d3c:	b9 38       	mul	r8,r12
80003d3e:	10 0a       	add	r10,r8
80003d40:	ee fb ff 64 	ld.w	r11,r7[-156]
80003d44:	ee fc ff 5c 	ld.w	r12,r7[-164]
80003d48:	f6 0c 06 48 	mulu.d	r8,r11,r12
80003d4c:	12 0a       	add	r10,r9
80003d4e:	14 99       	mov	r9,r10
80003d50:	e0 6a 03 e7 	mov	r10,999
80003d54:	30 0b       	mov	r11,0
80003d56:	f0 0a 00 0a 	add	r10,r8,r10
80003d5a:	f2 0b 00 4b 	adc	r11,r9,r11
80003d5e:	e0 68 03 e8 	mov	r8,1000
80003d62:	30 09       	mov	r9,0
80003d64:	f0 1f 00 aa 	mcall	8000400c <sensor_init+0x4ec>
80003d68:	14 98       	mov	r8,r10
80003d6a:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
80003d6c:	ef 48 ff d4 	st.w	r7[-44],r8
80003d70:	ee c8 00 8c 	sub	r8,r7,140
80003d74:	ef 48 ff d0 	st.w	r7[-48],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003d78:	e1 b8 00 42 	mfsr	r8,0x108
80003d7c:	10 99       	mov	r9,r8
80003d7e:	ee f8 ff d0 	ld.w	r8,r7[-48]
80003d82:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003d84:	ee f8 ff d0 	ld.w	r8,r7[-48]
80003d88:	70 09       	ld.w	r9,r8[0x0]
80003d8a:	ee f8 ff d4 	ld.w	r8,r7[-44]
80003d8e:	10 09       	add	r9,r8
80003d90:	ee f8 ff d0 	ld.w	r8,r7[-48]
80003d94:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
80003d96:	ee f9 ff d0 	ld.w	r9,r7[-48]
80003d9a:	30 08       	mov	r8,0
80003d9c:	f3 68 00 08 	st.b	r9[8],r8
80003da0:	ee c8 00 8c 	sub	r8,r7,140
80003da4:	ef 48 ff d8 	st.w	r7[-40],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003da8:	e1 b8 00 42 	mfsr	r8,0x108
80003dac:	ef 48 ff dc 	st.w	r7[-36],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80003db0:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003db4:	f1 39 00 08 	ld.ub	r9,r8[8]
80003db8:	30 28       	mov	r8,2
80003dba:	f0 09 18 00 	cp.b	r9,r8
80003dbe:	c0 31       	brne	80003dc4 <sensor_init+0x2a4>
    return false;
80003dc0:	30 08       	mov	r8,0
80003dc2:	c4 38       	rjmp	80003e48 <sensor_init+0x328>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80003dc4:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003dc8:	f1 39 00 08 	ld.ub	r9,r8[8]
80003dcc:	30 18       	mov	r8,1
80003dce:	f0 09 18 00 	cp.b	r9,r8
80003dd2:	c0 31       	brne	80003dd8 <sensor_init+0x2b8>
    return true;
80003dd4:	30 18       	mov	r8,1
80003dd6:	c3 98       	rjmp	80003e48 <sensor_init+0x328>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003dd8:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003ddc:	70 09       	ld.w	r9,r8[0x0]
80003dde:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003de2:	70 18       	ld.w	r8,r8[0x4]
80003de4:	10 39       	cp.w	r9,r8
80003de6:	e0 88 00 1a 	brls	80003e1a <sensor_init+0x2fa>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003dea:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003dee:	70 08       	ld.w	r8,r8[0x0]
80003df0:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003df4:	10 39       	cp.w	r9,r8
80003df6:	c1 02       	brcc	80003e16 <sensor_init+0x2f6>
80003df8:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003dfc:	70 18       	ld.w	r8,r8[0x4]
80003dfe:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003e02:	10 39       	cp.w	r9,r8
80003e04:	e0 88 00 09 	brls	80003e16 <sensor_init+0x2f6>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80003e08:	ee f9 ff d8 	ld.w	r9,r7[-40]
80003e0c:	30 18       	mov	r8,1
80003e0e:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80003e12:	30 18       	mov	r8,1
80003e14:	c1 a8       	rjmp	80003e48 <sensor_init+0x328>
    }
    return false;
80003e16:	30 08       	mov	r8,0
80003e18:	c1 88       	rjmp	80003e48 <sensor_init+0x328>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003e1a:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003e1e:	70 08       	ld.w	r8,r8[0x0]
80003e20:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003e24:	10 39       	cp.w	r9,r8
80003e26:	c0 93       	brcs	80003e38 <sensor_init+0x318>
80003e28:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003e2c:	70 18       	ld.w	r8,r8[0x4]
80003e2e:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003e32:	10 39       	cp.w	r9,r8
80003e34:	e0 88 00 09 	brls	80003e46 <sensor_init+0x326>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80003e38:	ee f9 ff d8 	ld.w	r9,r7[-40]
80003e3c:	30 18       	mov	r8,1
80003e3e:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80003e42:	30 18       	mov	r8,1
80003e44:	c0 28       	rjmp	80003e48 <sensor_init+0x328>
    }
    return false;
80003e46:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80003e48:	58 08       	cp.w	r8,0
80003e4a:	ca b0       	breq	80003da0 <sensor_init+0x280>
	twim_master_init(TWI_SENS, &_twi_opt);
80003e4c:	ee c8 00 70 	sub	r8,r7,112
80003e50:	10 9b       	mov	r11,r8
80003e52:	fe 7c 40 00 	mov	r12,-49152
80003e56:	f0 1f 00 6f 	mcall	80004010 <sensor_init+0x4f0>
	
	//Konfigurieren des Sensores
	
	//REMAP X AS Y
	uint8_t val;
	val = BNO055_REMAP_X_Y;
80003e5a:	32 18       	mov	r8,33
80003e5c:	ef 68 ff 8f 	st.b	r7[-113],r8
	write_sensor_data(BNO055_AXIS_MAP_CONFIG_ADDR, &val,1);											//AXIS REMAPPING
80003e60:	ee c8 00 71 	sub	r8,r7,113
80003e64:	30 1a       	mov	r10,1
80003e66:	10 9b       	mov	r11,r8
80003e68:	34 1c       	mov	r12,65
80003e6a:	f0 1f 00 6b 	mcall	80004014 <sensor_init+0x4f4>
	val = (BNO055_REMAP_AXIS_POSITIVE)&(BNO055_REMAP_AXIS_POSITIVE)&(BNO055_REMAP_AXIS_POSITIVE);
80003e6e:	30 08       	mov	r8,0
80003e70:	ef 68 ff 8f 	st.b	r7[-113],r8
	write_sensor_data(BNO055_AXIS_MAP_SIGN_ADDR, &val, 1);														//AXIS REMAPPING SIGN
80003e74:	ee c8 00 71 	sub	r8,r7,113
80003e78:	30 1a       	mov	r10,1
80003e7a:	10 9b       	mov	r11,r8
80003e7c:	34 2c       	mov	r12,66
80003e7e:	f0 1f 00 66 	mcall	80004014 <sensor_init+0x4f4>
	
	//Output Data Format
	val = (BNO055_ACCEL_UNIT_MSQ << BNO055_ACCEL_UNIT_POS) & \
80003e82:	30 08       	mov	r8,0
80003e84:	ef 68 ff 8f 	st.b	r7[-113],r8
		(BNO055_GYRO_UNIT_RPS << BNO055_GYRO_UNIT_POS) & \
		(BNO055_EULER_UNIT_DEG << BNO055_EULER_UNIT_POS) & \
		(BNO055_TEMP_UNIT_CELSIUS << BNO055_TEMP_UNIT_POS); 
	write_sensor_data(BNO055_UNIT_SEL_ADDR, &val, 1);
80003e88:	ee c8 00 71 	sub	r8,r7,113
80003e8c:	30 1a       	mov	r10,1
80003e8e:	10 9b       	mov	r11,r8
80003e90:	33 bc       	mov	r12,59
80003e92:	f0 1f 00 61 	mcall	80004014 <sensor_init+0x4f4>
	
	val = BNO055_OPERATION_MODE_NDOF;
80003e96:	30 c8       	mov	r8,12
80003e98:	ef 68 ff 8f 	st.b	r7[-113],r8
	write_sensor_data(BNO055_OPR_MODE_ADDR, &val,1);
80003e9c:	ee c8 00 71 	sub	r8,r7,113
80003ea0:	30 1a       	mov	r10,1
80003ea2:	10 9b       	mov	r11,r8
80003ea4:	33 dc       	mov	r12,61
80003ea6:	f0 1f 00 5c 	mcall	80004014 <sensor_init+0x4f4>
	delay_ms(BNO055_SWITCH_OP_TIME_MS);												//SENSOR SWITCHING OPERATION MODE TIME
80003eaa:	f0 1f 00 58 	mcall	80004008 <sensor_init+0x4e8>
80003eae:	18 98       	mov	r8,r12
80003eb0:	31 49       	mov	r9,20
80003eb2:	ef 49 ff e4 	st.w	r7[-28],r9
80003eb6:	ef 48 ff e0 	st.w	r7[-32],r8
80003eba:	ee f8 ff e4 	ld.w	r8,r7[-28]
80003ebe:	ef 48 ff ec 	st.w	r7[-20],r8
80003ec2:	ee f8 ff e0 	ld.w	r8,r7[-32]
80003ec6:	ef 48 ff e8 	st.w	r7[-24],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80003eca:	ee f0 ff ec 	ld.w	r0,r7[-20]
80003ece:	30 01       	mov	r1,0
80003ed0:	ee f2 ff e8 	ld.w	r2,r7[-24]
80003ed4:	30 03       	mov	r3,0
80003ed6:	e2 02 02 4a 	mul	r10,r1,r2
80003eda:	e6 00 02 48 	mul	r8,r3,r0
80003ede:	10 0a       	add	r10,r8
80003ee0:	e0 02 06 48 	mulu.d	r8,r0,r2
80003ee4:	12 0a       	add	r10,r9
80003ee6:	14 99       	mov	r9,r10
80003ee8:	e0 6a 03 e7 	mov	r10,999
80003eec:	30 0b       	mov	r11,0
80003eee:	f0 0a 00 0a 	add	r10,r8,r10
80003ef2:	f2 0b 00 4b 	adc	r11,r9,r11
80003ef6:	e0 68 03 e8 	mov	r8,1000
80003efa:	30 09       	mov	r9,0
80003efc:	f0 1f 00 44 	mcall	8000400c <sensor_init+0x4ec>
80003f00:	14 98       	mov	r8,r10
80003f02:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
80003f04:	ef 48 ff f4 	st.w	r7[-12],r8
80003f08:	ee c8 00 80 	sub	r8,r7,128
80003f0c:	ef 48 ff f0 	st.w	r7[-16],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003f10:	e1 b8 00 42 	mfsr	r8,0x108
80003f14:	10 99       	mov	r9,r8
80003f16:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003f1a:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003f1c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003f20:	70 09       	ld.w	r9,r8[0x0]
80003f22:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003f26:	10 09       	add	r9,r8
80003f28:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003f2c:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
80003f2e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80003f32:	30 08       	mov	r8,0
80003f34:	f3 68 00 08 	st.b	r9[8],r8
80003f38:	ee c8 00 80 	sub	r8,r7,128
80003f3c:	ef 48 ff f8 	st.w	r7[-8],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003f40:	e1 b8 00 42 	mfsr	r8,0x108
80003f44:	ef 48 ff fc 	st.w	r7[-4],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80003f48:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003f4c:	f1 39 00 08 	ld.ub	r9,r8[8]
80003f50:	30 28       	mov	r8,2
80003f52:	f0 09 18 00 	cp.b	r9,r8
80003f56:	c0 31       	brne	80003f5c <sensor_init+0x43c>
    return false;
80003f58:	30 08       	mov	r8,0
80003f5a:	c4 38       	rjmp	80003fe0 <sensor_init+0x4c0>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80003f5c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003f60:	f1 39 00 08 	ld.ub	r9,r8[8]
80003f64:	30 18       	mov	r8,1
80003f66:	f0 09 18 00 	cp.b	r9,r8
80003f6a:	c0 31       	brne	80003f70 <sensor_init+0x450>
    return true;
80003f6c:	30 18       	mov	r8,1
80003f6e:	c3 98       	rjmp	80003fe0 <sensor_init+0x4c0>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003f70:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003f74:	70 09       	ld.w	r9,r8[0x0]
80003f76:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003f7a:	70 18       	ld.w	r8,r8[0x4]
80003f7c:	10 39       	cp.w	r9,r8
80003f7e:	e0 88 00 1a 	brls	80003fb2 <sensor_init+0x492>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003f82:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003f86:	70 08       	ld.w	r8,r8[0x0]
80003f88:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003f8c:	10 39       	cp.w	r9,r8
80003f8e:	c1 02       	brcc	80003fae <sensor_init+0x48e>
80003f90:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003f94:	70 18       	ld.w	r8,r8[0x4]
80003f96:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003f9a:	10 39       	cp.w	r9,r8
80003f9c:	e0 88 00 09 	brls	80003fae <sensor_init+0x48e>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80003fa0:	ee f9 ff f8 	ld.w	r9,r7[-8]
80003fa4:	30 18       	mov	r8,1
80003fa6:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80003faa:	30 18       	mov	r8,1
80003fac:	c1 a8       	rjmp	80003fe0 <sensor_init+0x4c0>
    }
    return false;
80003fae:	30 08       	mov	r8,0
80003fb0:	c1 88       	rjmp	80003fe0 <sensor_init+0x4c0>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003fb2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003fb6:	70 08       	ld.w	r8,r8[0x0]
80003fb8:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003fbc:	10 39       	cp.w	r9,r8
80003fbe:	c0 93       	brcs	80003fd0 <sensor_init+0x4b0>
80003fc0:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003fc4:	70 18       	ld.w	r8,r8[0x4]
80003fc6:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003fca:	10 39       	cp.w	r9,r8
80003fcc:	e0 88 00 09 	brls	80003fde <sensor_init+0x4be>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80003fd0:	ee f9 ff f8 	ld.w	r9,r7[-8]
80003fd4:	30 18       	mov	r8,1
80003fd6:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80003fda:	30 18       	mov	r8,1
80003fdc:	c0 28       	rjmp	80003fe0 <sensor_init+0x4c0>
    }
    return false;
80003fde:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80003fe0:	58 08       	cp.w	r8,0
80003fe2:	ca b0       	breq	80003f38 <sensor_init+0x418>
}
80003fe4:	2d 2d       	sub	sp,-184
80003fe6:	e3 cd 80 8f 	ldm	sp++,r0-r3,r7,pc
80003fea:	00 00       	add	r0,r0
80003fec:	80 00       	ld.sh	r0,r0[0x0]
80003fee:	39 b8       	mov	r8,-101
80003ff0:	80 00       	ld.sh	r0,r0[0x0]
80003ff2:	40 18       	lddsp	r8,sp[0x4]
80003ff4:	80 00       	ld.sh	r0,r0[0x0]
80003ff6:	3a 6c       	mov	r12,-90
80003ff8:	80 00       	ld.sh	r0,r0[0x0]
80003ffa:	37 f0       	mov	r0,127
80003ffc:	80 00       	ld.sh	r0,r0[0x0]
80003ffe:	5e 58       	retlt	r8
80004000:	80 00       	ld.sh	r0,r0[0x0]
80004002:	24 9c       	sub	r12,73
80004004:	80 00       	ld.sh	r0,r0[0x0]
80004006:	37 78       	mov	r8,119
80004008:	80 00       	ld.sh	r0,r0[0x0]
8000400a:	37 60       	mov	r0,118
8000400c:	80 00       	ld.sh	r0,r0[0x0]
8000400e:	59 58       	cp.w	r8,21
80004010:	80 00       	ld.sh	r0,r0[0x0]
80004012:	51 0c       	stdsp	sp[0x40],r12
80004014:	80 00       	ld.sh	r0,r0[0x0]
80004016:	40 b8       	lddsp	r8,sp[0x2c]

80004018 <sensor_led_init>:

void sensor_led_init(void)
{
80004018:	eb cd 40 80 	pushm	r7,lr
8000401c:	1a 97       	mov	r7,sp
	ioport_set_pin_level(LED_B_SENS, LED_SENS_OFF);
8000401e:	30 1b       	mov	r11,1
80004020:	30 ec       	mov	r12,14
80004022:	f0 1f 00 0d 	mcall	80004054 <sensor_led_init+0x3c>
	ioport_set_pin_level(LED_G_SENS, LED_SENS_OFF);
80004026:	30 1b       	mov	r11,1
80004028:	31 1c       	mov	r12,17
8000402a:	f0 1f 00 0b 	mcall	80004054 <sensor_led_init+0x3c>
	ioport_set_pin_level(LED_R_SENS, LED_SENS_OFF);
8000402e:	30 1b       	mov	r11,1
80004030:	30 fc       	mov	r12,15
80004032:	f0 1f 00 09 	mcall	80004054 <sensor_led_init+0x3c>
	ioport_set_pin_dir(LED_R_SENS, IOPORT_DIR_OUTPUT);
80004036:	30 1b       	mov	r11,1
80004038:	30 fc       	mov	r12,15
8000403a:	f0 1f 00 08 	mcall	80004058 <sensor_led_init+0x40>
	ioport_set_pin_dir(LED_G_SENS, IOPORT_DIR_OUTPUT);
8000403e:	30 1b       	mov	r11,1
80004040:	31 1c       	mov	r12,17
80004042:	f0 1f 00 06 	mcall	80004058 <sensor_led_init+0x40>
	ioport_set_pin_dir(LED_B_SENS, IOPORT_DIR_OUTPUT);
80004046:	30 1b       	mov	r11,1
80004048:	30 ec       	mov	r12,14
8000404a:	f0 1f 00 04 	mcall	80004058 <sensor_led_init+0x40>
}
8000404e:	e3 cd 80 80 	ldm	sp++,r7,pc
80004052:	00 00       	add	r0,r0
80004054:	80 00       	ld.sh	r0,r0[0x0]
80004056:	3a 6c       	mov	r12,-90
80004058:	80 00       	ld.sh	r0,r0[0x0]
8000405a:	39 b8       	mov	r8,-101

8000405c <read_sensor_data>:

status_code_t read_sensor_data(bno055_register_addr_t _addr, const uint8_t *values, uint32_t count){
8000405c:	eb cd 40 80 	pushm	r7,lr
80004060:	1a 97       	mov	r7,sp
80004062:	20 8d       	sub	sp,32
80004064:	ef 4c ff e8 	st.w	r7[-24],r12
80004068:	ef 4b ff e4 	st.w	r7[-28],r11
8000406c:	ef 4a ff e0 	st.w	r7[-32],r10
	twim_package_t pack;
	pack.addr[0] = _addr;
80004070:	ee f8 ff e8 	ld.w	r8,r7[-24]
80004074:	5c 58       	castu.b	r8
80004076:	ef 68 ff f0 	st.b	r7[-16],r8
	pack.addr_length = 1;
8000407a:	30 18       	mov	r8,1
8000407c:	ef 68 ff f3 	st.b	r7[-13],r8
	pack.buffer = values;
80004080:	ee f8 ff e4 	ld.w	r8,r7[-28]
80004084:	ef 48 ff f4 	st.w	r7[-12],r8
	pack.chip = BNO055_TWI_ADDR_SENSOR;
80004088:	32 88       	mov	r8,40
8000408a:	ef 48 ff ec 	st.w	r7[-20],r8
	pack.length = count;
8000408e:	ee f8 ff e0 	ld.w	r8,r7[-32]
80004092:	ef 48 ff f8 	st.w	r7[-8],r8
	pack.no_wait = false;
80004096:	30 08       	mov	r8,0
80004098:	ef 68 ff fc 	st.b	r7[-4],r8
	
	return twim_read_packet(TWI_SENS, &pack);
8000409c:	ee c8 00 14 	sub	r8,r7,20
800040a0:	10 9b       	mov	r11,r8
800040a2:	fe 7c 40 00 	mov	r12,-49152
800040a6:	f0 1f 00 04 	mcall	800040b4 <read_sensor_data+0x58>
800040aa:	18 98       	mov	r8,r12
	//return twim_read(TWI_SENS, values, count,BNO055_TWI_ADDR_SENSOR,false);
}
800040ac:	10 9c       	mov	r12,r8
800040ae:	2f 8d       	sub	sp,-32
800040b0:	e3 cd 80 80 	ldm	sp++,r7,pc
800040b4:	80 00       	ld.sh	r0,r0[0x0]
800040b6:	52 98       	stdsp	sp[0xa4],r8

800040b8 <write_sensor_data>:

status_code_t write_sensor_data(bno055_register_addr_t _addr, uint8_t *values, uint_fast8_t count)
{
800040b8:	eb cd 40 ef 	pushm	r0-r3,r5-r7,lr
800040bc:	1a 97       	mov	r7,sp
800040be:	20 ad       	sub	sp,40
800040c0:	ef 4c ff f0 	st.w	r7[-16],r12
800040c4:	ef 4b ff ec 	st.w	r7[-20],r11
800040c8:	ef 4a ff e8 	st.w	r7[-24],r10
	uint8_t volatile _values[count + 1];
	_values[0] = _addr;
	for (uint_fast8_t i = 0; i< count; i++) _values[i+1] = values[i];
	
	return twim_write(TWI_SENS, &_values, count + 1, BNO055_TWI_ADDR_SENSOR, false);
};
800040cc:	1a 96       	mov	r6,sp
	return twim_read_packet(TWI_SENS, &pack);
	//return twim_read(TWI_SENS, values, count,BNO055_TWI_ADDR_SENSOR,false);
}

status_code_t write_sensor_data(bno055_register_addr_t _addr, uint8_t *values, uint_fast8_t count)
{
800040ce:	1a 9a       	mov	r10,sp
800040d0:	14 95       	mov	r5,r10
	uint8_t volatile _values[count + 1];
800040d2:	ee fa ff e8 	ld.w	r10,r7[-24]
800040d6:	2f fa       	sub	r10,-1
800040d8:	14 9b       	mov	r11,r10
800040da:	20 1b       	sub	r11,1
800040dc:	ef 4b ff f4 	st.w	r7[-12],r11
800040e0:	14 92       	mov	r2,r10
800040e2:	30 03       	mov	r3,0
800040e4:	3f f8       	mov	r8,-1
800040e6:	30 f9       	mov	r9,15
800040e8:	ee e9 ff d8 	st.d	r7[-40],r8
800040ec:	ee e8 ff d8 	ld.d	r8,r7[-40]
800040f0:	10 62       	and	r2,r8
800040f2:	12 63       	and	r3,r9
800040f4:	e4 0b 16 1d 	lsr	r11,r2,0x1d
800040f8:	e6 08 15 03 	lsl	r8,r3,0x3
800040fc:	ef 48 ff e0 	st.w	r7[-32],r8
80004100:	ee f9 ff e0 	ld.w	r9,r7[-32]
80004104:	f7 e9 10 09 	or	r9,r11,r9
80004108:	ef 49 ff e0 	st.w	r7[-32],r9
8000410c:	e4 08 15 03 	lsl	r8,r2,0x3
80004110:	ef 48 ff e4 	st.w	r7[-28],r8
80004114:	3f f2       	mov	r2,-1
80004116:	30 f3       	mov	r3,15
80004118:	ee e8 ff e0 	ld.d	r8,r7[-32]
8000411c:	04 68       	and	r8,r2
8000411e:	06 69       	and	r9,r3
80004120:	14 98       	mov	r8,r10
80004122:	30 09       	mov	r9,0
80004124:	3f f2       	mov	r2,-1
80004126:	30 f3       	mov	r3,15
80004128:	04 68       	and	r8,r2
8000412a:	06 69       	and	r9,r3
8000412c:	f0 0b 16 1d 	lsr	r11,r8,0x1d
80004130:	f2 01 15 03 	lsl	r1,r9,0x3
80004134:	f7 e1 10 01 	or	r1,r11,r1
80004138:	f0 00 15 03 	lsl	r0,r8,0x3
8000413c:	3f f8       	mov	r8,-1
8000413e:	30 f9       	mov	r9,15
80004140:	10 60       	and	r0,r8
80004142:	12 61       	and	r1,r9
80004144:	14 98       	mov	r8,r10
80004146:	2f d8       	sub	r8,-3
80004148:	2f d8       	sub	r8,-3
8000414a:	a3 88       	lsr	r8,0x2
8000414c:	a3 68       	lsl	r8,0x2
8000414e:	10 1d       	sub	sp,r8
80004150:	1a 98       	mov	r8,sp
80004152:	2f d8       	sub	r8,-3
80004154:	a3 88       	lsr	r8,0x2
80004156:	a3 68       	lsl	r8,0x2
80004158:	ef 48 ff f8 	st.w	r7[-8],r8
	_values[0] = _addr;
8000415c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004160:	5c 58       	castu.b	r8
80004162:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004166:	b2 88       	st.b	r9[0x0],r8
	for (uint_fast8_t i = 0; i< count; i++) _values[i+1] = values[i];
80004168:	30 08       	mov	r8,0
8000416a:	ef 48 ff fc 	st.w	r7[-4],r8
8000416e:	c1 58       	rjmp	80004198 <write_sensor_data+0xe0>
80004170:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004174:	f0 c9 ff ff 	sub	r9,r8,-1
80004178:	ee fa ff ec 	ld.w	r10,r7[-20]
8000417c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004180:	f4 08 00 08 	add	r8,r10,r8
80004184:	11 88       	ld.ub	r8,r8[0x0]
80004186:	ee fa ff f8 	ld.w	r10,r7[-8]
8000418a:	f4 09 0b 08 	st.b	r10[r9],r8
8000418e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004192:	2f f8       	sub	r8,-1
80004194:	ef 48 ff fc 	st.w	r7[-4],r8
80004198:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000419c:	ee f8 ff e8 	ld.w	r8,r7[-24]
800041a0:	10 39       	cp.w	r9,r8
800041a2:	ce 73       	brcs	80004170 <write_sensor_data+0xb8>
	
	return twim_write(TWI_SENS, &_values, count + 1, BNO055_TWI_ADDR_SENSOR, false);
800041a4:	ee f8 ff e8 	ld.w	r8,r7[-24]
800041a8:	f0 ca ff ff 	sub	r10,r8,-1
800041ac:	ee fb ff f8 	ld.w	r11,r7[-8]
800041b0:	30 08       	mov	r8,0
800041b2:	32 89       	mov	r9,40
800041b4:	fe 7c 40 00 	mov	r12,-49152
800041b8:	f0 1f 00 05 	mcall	800041cc <write_sensor_data+0x114>
800041bc:	18 98       	mov	r8,r12
800041be:	0a 9d       	mov	sp,r5
};
800041c0:	10 9c       	mov	r12,r8
800041c2:	0c 9d       	mov	sp,r6
800041c4:	2f 6d       	sub	sp,-40
800041c6:	e3 cd 80 ef 	ldm	sp++,r0-r3,r5-r7,pc
800041ca:	00 00       	add	r0,r0
800041cc:	80 00       	ld.sh	r0,r0[0x0]
800041ce:	54 14       	stdsp	sp[0x104],r4

800041d0 <read_sensor_euler>:
	_mag.z = (((int16_t) buf[5]) << 8) + ((int16_t) buf[4]);
	return _mag;
};

struct bno055_euler_t read_sensor_euler(void)
{
800041d0:	eb cd 40 c0 	pushm	r6-r7,lr
800041d4:	1a 97       	mov	r7,sp
800041d6:	20 5d       	sub	sp,20
800041d8:	18 96       	mov	r6,r12
	uint8_t buf[6];
	struct bno055_euler_t _eul;
	read_sensor_data(BNO055_EULER_H_LSB_ADDR, &buf,6);
800041da:	ee c8 00 08 	sub	r8,r7,8
800041de:	30 6a       	mov	r10,6
800041e0:	10 9b       	mov	r11,r8
800041e2:	31 ac       	mov	r12,26
800041e4:	f0 1f 00 17 	mcall	80004240 <read_sensor_euler+0x70>
	_eul.h = (((int16_t) buf[1]) << 8) + ((int16_t) buf[0]);
800041e8:	ef 38 ff f9 	ld.ub	r8,r7[-7]
800041ec:	f0 09 15 08 	lsl	r9,r8,0x8
800041f0:	ef 38 ff f8 	ld.ub	r8,r7[-8]
800041f4:	f2 08 00 08 	add	r8,r9,r8
800041f8:	ef 48 ff ec 	st.w	r7[-20],r8
	_eul.r = (((int16_t) buf[3]) << 8) + ((int16_t) buf[2]);
800041fc:	ef 38 ff fb 	ld.ub	r8,r7[-5]
80004200:	f0 09 15 08 	lsl	r9,r8,0x8
80004204:	ef 38 ff fa 	ld.ub	r8,r7[-6]
80004208:	f2 08 00 08 	add	r8,r9,r8
8000420c:	ef 48 ff f0 	st.w	r7[-16],r8
	_eul.p = (((int16_t) buf[5]) << 8) + ((int16_t) buf[4]);
80004210:	ef 38 ff fd 	ld.ub	r8,r7[-3]
80004214:	f0 09 15 08 	lsl	r9,r8,0x8
80004218:	ef 38 ff fc 	ld.ub	r8,r7[-4]
8000421c:	f2 08 00 08 	add	r8,r9,r8
80004220:	ef 48 ff f4 	st.w	r7[-12],r8
	return _eul;
80004224:	0c 9a       	mov	r10,r6
80004226:	ee cb 00 14 	sub	r11,r7,20
8000422a:	f6 e8 00 00 	ld.d	r8,r11[0]
8000422e:	f4 e9 00 00 	st.d	r10[0],r8
80004232:	76 28       	ld.w	r8,r11[0x8]
80004234:	95 28       	st.w	r10[0x8],r8
};
80004236:	0c 9c       	mov	r12,r6
80004238:	2f bd       	sub	sp,-20
8000423a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000423e:	00 00       	add	r0,r0
80004240:	80 00       	ld.sh	r0,r0[0x0]
80004242:	40 5c       	lddsp	r12,sp[0x14]

80004244 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
80004244:	eb cd 40 80 	pushm	r7,lr
80004248:	1a 97       	mov	r7,sp
8000424a:	20 bd       	sub	sp,44
8000424c:	ef 4c ff d8 	st.w	r7[-40],r12
80004250:	ef 4b ff d4 	st.w	r7[-44],r11
80004254:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004258:	ef 48 ff e0 	st.w	r7[-32],r8
8000425c:	ee f8 ff d4 	ld.w	r8,r7[-44]
80004260:	ef 48 ff dc 	st.w	r7[-36],r8
80004264:	ee f8 ff e0 	ld.w	r8,r7[-32]
80004268:	ef 48 ff e4 	st.w	r7[-28],r8
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
8000426c:	ee f8 ff e4 	ld.w	r8,r7[-28]
80004270:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004274:	30 19       	mov	r9,1
80004276:	f2 08 09 48 	lsl	r8,r9,r8
}

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	arch_ioport_set_port_mode(arch_ioport_pin_to_port_id(pin),
8000427a:	ee f9 ff e0 	ld.w	r9,r7[-32]
8000427e:	ef 49 ff e8 	st.w	r7[-24],r9
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80004282:	ee f9 ff e8 	ld.w	r9,r7[-24]
80004286:	a5 99       	lsr	r9,0x5
}

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	arch_ioport_set_port_mode(arch_ioport_pin_to_port_id(pin),
80004288:	ef 49 ff f4 	st.w	r7[-12],r9
8000428c:	ef 48 ff f0 	st.w	r7[-16],r8
80004290:	ee f8 ff dc 	ld.w	r8,r7[-36]
80004294:	ef 48 ff ec 	st.w	r7[-20],r8
80004298:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000429c:	ef 48 ff fc 	st.w	r7[-4],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800042a0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800042a4:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800042a6:	e0 28 d8 00 	sub	r8,55296
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	volatile avr32_gpio_port_t *base = arch_ioport_port_to_base(port);
800042aa:	ef 48 ff f8 	st.w	r7[-8],r8

	if (mode & IOPORT_MODE_PULLUP) {
800042ae:	ee f8 ff ec 	ld.w	r8,r7[-20]
800042b2:	e2 18 00 08 	andl	r8,0x8,COH
800042b6:	c0 80       	breq	800042c6 <ioport_set_pin_mode+0x82>
		base->puers = mask;
800042b8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800042bc:	ee f9 ff f0 	ld.w	r9,r7[-16]
800042c0:	f1 49 00 74 	st.w	r8[116],r9
800042c4:	c0 78       	rjmp	800042d2 <ioport_set_pin_mode+0x8e>
	} else {
		base->puerc = mask;
800042c6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800042ca:	ee f9 ff f0 	ld.w	r9,r7[-16]
800042ce:	f1 49 00 78 	st.w	r8[120],r9
		base->odmerc = mask;
	}

#endif

	if (mode & IOPORT_MODE_GLITCH_FILTER) {
800042d2:	ee f8 ff ec 	ld.w	r8,r7[-20]
800042d6:	e2 18 00 40 	andl	r8,0x40,COH
800042da:	c0 80       	breq	800042ea <ioport_set_pin_mode+0xa6>
		base->gfers = mask;
800042dc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800042e0:	ee f9 ff f0 	ld.w	r9,r7[-16]
800042e4:	f1 49 00 c4 	st.w	r8[196],r9
800042e8:	c0 78       	rjmp	800042f6 <ioport_set_pin_mode+0xb2>
	} else {
		base->gferc = mask;
800042ea:	ee f8 ff f8 	ld.w	r8,r7[-8]
800042ee:	ee f9 ff f0 	ld.w	r9,r7[-16]
800042f2:	f1 49 00 c8 	st.w	r8[200],r9
		base->odcr0c = mask;
	}

#endif

	if (mode & IOPORT_MODE_MUX_BIT0) {
800042f6:	ee f8 ff ec 	ld.w	r8,r7[-20]
800042fa:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800042fe:	5c 58       	castu.b	r8
80004300:	c0 70       	breq	8000430e <ioport_set_pin_mode+0xca>
		base->pmr0s = mask;
80004302:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004306:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000430a:	91 59       	st.w	r8[0x14],r9
8000430c:	c0 68       	rjmp	80004318 <ioport_set_pin_mode+0xd4>
	} else {
		base->pmr0c = mask;
8000430e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004312:	ee f9 ff f0 	ld.w	r9,r7[-16]
80004316:	91 69       	st.w	r8[0x18],r9
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
80004318:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000431c:	e2 18 00 02 	andl	r8,0x2,COH
80004320:	c0 70       	breq	8000432e <ioport_set_pin_mode+0xea>
		base->pmr1s = mask;
80004322:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004326:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000432a:	91 99       	st.w	r8[0x24],r9
8000432c:	c0 68       	rjmp	80004338 <ioport_set_pin_mode+0xf4>
	} else {
		base->pmr1c = mask;
8000432e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004332:	ee f9 ff f0 	ld.w	r9,r7[-16]
80004336:	91 a9       	st.w	r8[0x28],r9
	}

#ifdef IOPORT_MODE_MUX_BIT2
	if (mode & IOPORT_MODE_MUX_BIT2) {
80004338:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000433c:	e2 18 00 04 	andl	r8,0x4,COH
80004340:	c0 70       	breq	8000434e <ioport_set_pin_mode+0x10a>
		base->pmr2s = mask;
80004342:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004346:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000434a:	91 d9       	st.w	r8[0x34],r9
8000434c:	c0 68       	rjmp	80004358 <ioport_set_pin_mode+0x114>
	} else {
		base->pmr2c = mask;
8000434e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004352:	ee f9 ff f0 	ld.w	r9,r7[-16]
80004356:	91 e9       	st.w	r8[0x38],r9
	arch_ioport_set_pin_mode(pin, mode);
}
80004358:	2f 5d       	sub	sp,-44
8000435a:	e3 cd 80 80 	ldm	sp++,r7,pc

8000435e <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
8000435e:	eb cd 40 80 	pushm	r7,lr
80004362:	1a 97       	mov	r7,sp
80004364:	20 cd       	sub	sp,48
80004366:	ef 4c ff d4 	st.w	r7[-44],r12
8000436a:	ef 4b ff d0 	st.w	r7[-48],r11
8000436e:	ee f8 ff d4 	ld.w	r8,r7[-44]
80004372:	ef 48 ff dc 	st.w	r7[-36],r8
80004376:	ee f8 ff d0 	ld.w	r8,r7[-48]
8000437a:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
8000437e:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004382:	58 18       	cp.w	r8,1
80004384:	c2 11       	brne	800043c6 <ioport_set_pin_dir+0x68>
80004386:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000438a:	ef 48 ff e0 	st.w	r7[-32],r8
8000438e:	ee f8 ff e0 	ld.w	r8,r7[-32]
80004392:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80004396:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000439a:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
8000439c:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800043a0:	ee f8 ff e8 	ld.w	r8,r7[-24]
800043a4:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800043a6:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
800043aa:	ee f9 ff dc 	ld.w	r9,r7[-36]
800043ae:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800043b2:	ee f9 ff ec 	ld.w	r9,r7[-20]
800043b6:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800043ba:	30 1a       	mov	r10,1
800043bc:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
800043c0:	f1 49 00 44 	st.w	r8[68],r9
800043c4:	c2 48       	rjmp	8000440c <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
800043c6:	ee f8 ff d8 	ld.w	r8,r7[-40]
800043ca:	58 08       	cp.w	r8,0
800043cc:	c2 01       	brne	8000440c <ioport_set_pin_dir+0xae>
800043ce:	ee f8 ff dc 	ld.w	r8,r7[-36]
800043d2:	ef 48 ff f0 	st.w	r7[-16],r8
800043d6:	ee f8 ff f0 	ld.w	r8,r7[-16]
800043da:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800043de:	ee f8 ff f4 	ld.w	r8,r7[-12]
800043e2:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800043e4:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800043e8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800043ec:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800043ee:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
800043f2:	ee f9 ff dc 	ld.w	r9,r7[-36]
800043f6:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800043fa:	ee f9 ff fc 	ld.w	r9,r7[-4]
800043fe:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80004402:	30 1a       	mov	r10,1
80004404:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80004408:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
8000440c:	2f 4d       	sub	sp,-48
8000440e:	e3 cd 80 80 	ldm	sp++,r7,pc

80004412 <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
80004412:	eb cd 40 80 	pushm	r7,lr
80004416:	1a 97       	mov	r7,sp
80004418:	20 6d       	sub	sp,24
8000441a:	ef 4c ff e8 	st.w	r7[-24],r12
8000441e:	ee f8 ff e8 	ld.w	r8,r7[-24]
80004422:	ef 48 ff ec 	st.w	r7[-20],r8
80004426:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000442a:	ef 48 ff f0 	st.w	r7[-16],r8
8000442e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004432:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80004436:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000443a:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
8000443c:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80004440:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004444:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80004446:	e0 28 d8 00 	sub	r8,55296
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->pvr & arch_ioport_pin_to_mask(pin);
8000444a:	71 89       	ld.w	r9,r8[0x60]
8000444c:	ee f8 ff ec 	ld.w	r8,r7[-20]
80004450:	ef 48 ff fc 	st.w	r7[-4],r8
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80004454:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004458:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000445c:	30 1a       	mov	r10,1
8000445e:	f4 08 09 48 	lsl	r8,r10,r8
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->pvr & arch_ioport_pin_to_mask(pin);
80004462:	f3 e8 00 08 	and	r8,r9,r8
80004466:	5f 18       	srne	r8
80004468:	5c 58       	castu.b	r8
	return arch_ioport_get_pin_level(pin);
}
8000446a:	10 9c       	mov	r12,r8
8000446c:	2f ad       	sub	sp,-24
8000446e:	e3 cd 80 80 	ldm	sp++,r7,pc
80004472:	d7 03       	nop

80004474 <settings_init>:
volatile settings_t set;

//Read settings set of UserPage on Controller
//If no data -> Default-values
void settings_init(bool iopin_save)
{
80004474:	eb cd 40 80 	pushm	r7,lr
80004478:	1a 97       	mov	r7,sp
8000447a:	20 1d       	sub	sp,4
8000447c:	18 98       	mov	r8,r12
8000447e:	ef 68 ff fc 	st.b	r7[-4],r8
	if (flashcdw_quick_user_page_read())
80004482:	f0 1f 00 0f 	mcall	800044bc <settings_init+0x48>
80004486:	18 98       	mov	r8,r12
80004488:	58 08       	cp.w	r8,0
8000448a:	c0 81       	brne	8000449a <settings_init+0x26>
	{
		//User page empty -> default values
	}	
	else
	{
		flashcdw_memcpy(&set, (uint32_t*) AVR32_USER_PAGE_ADDRESS, sizeof(set), false);
8000448c:	30 09       	mov	r9,0
8000448e:	33 ca       	mov	r10,60
80004490:	fc 1b 80 80 	movh	r11,0x8080
80004494:	48 bc       	lddpc	r12,800044c0 <settings_init+0x4c>
80004496:	f0 1f 00 0c 	mcall	800044c4 <settings_init+0x50>
	}
	if (iopin_save)
8000449a:	ef 39 ff fc 	ld.ub	r9,r7[-4]
8000449e:	30 08       	mov	r8,0
800044a0:	f0 09 18 00 	cp.b	r9,r8
800044a4:	c0 90       	breq	800044b6 <settings_init+0x42>
	{
		ioport_set_pin_dir(PIN_SAVE, IOPORT_DIR_INPUT);
800044a6:	30 0b       	mov	r11,0
800044a8:	33 1c       	mov	r12,49
800044aa:	f0 1f 00 08 	mcall	800044c8 <settings_init+0x54>
		ioport_set_pin_mode(PIN_SAVE, IOPORT_MODE_PULLUP);
800044ae:	30 8b       	mov	r11,8
800044b0:	33 1c       	mov	r12,49
800044b2:	f0 1f 00 07 	mcall	800044cc <settings_init+0x58>
	}
}
800044b6:	2f fd       	sub	sp,-4
800044b8:	e3 cd 80 80 	ldm	sp++,r7,pc
800044bc:	80 00       	ld.sh	r0,r0[0x0]
800044be:	22 74       	sub	r4,39
800044c0:	00 00       	add	r0,r0
800044c2:	01 50       	ld.sh	r0,--r0
800044c4:	80 00       	ld.sh	r0,r0[0x0]
800044c6:	22 ec       	sub	r12,46
800044c8:	80 00       	ld.sh	r0,r0[0x0]
800044ca:	43 5e       	lddsp	lr,sp[0xd4]
800044cc:	80 00       	ld.sh	r0,r0[0x0]
800044ce:	42 44       	lddsp	r4,sp[0x90]

800044d0 <settings_save>:

//Save settings set to UserPage on Controller
void settings_save(void)
{
800044d0:	eb cd 40 80 	pushm	r7,lr
800044d4:	1a 97       	mov	r7,sp
	flashcdw_memcpy((uint32_t*) AVR32_USER_PAGE_ADDRESS,&set, sizeof(set), true);
800044d6:	30 19       	mov	r9,1
800044d8:	33 ca       	mov	r10,60
800044da:	48 4b       	lddpc	r11,800044e8 <settings_save+0x18>
800044dc:	fc 1c 80 80 	movh	r12,0x8080
800044e0:	f0 1f 00 03 	mcall	800044ec <settings_save+0x1c>
}
800044e4:	e3 cd 80 80 	ldm	sp++,r7,pc
800044e8:	00 00       	add	r0,r0
800044ea:	01 50       	ld.sh	r0,--r0
800044ec:	80 00       	ld.sh	r0,r0[0x0]
800044ee:	22 ec       	sub	r12,46

800044f0 <check_save>:

void check_save(void)
{
800044f0:	eb cd 40 80 	pushm	r7,lr
800044f4:	1a 97       	mov	r7,sp
800044f6:	20 1d       	sub	sp,4
	static bool pin_old = LOW;
	bool pin = ioport_get_pin_level(PIN_SAVE) ;
800044f8:	33 1c       	mov	r12,49
800044fa:	f0 1f 00 0d 	mcall	8000452c <check_save+0x3c>
800044fe:	18 98       	mov	r8,r12
80004500:	ef 68 ff ff 	st.b	r7[-1],r8
	if(pin == LOW && pin_old == HIGH)
80004504:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80004508:	ec 18 00 01 	eorl	r8,0x1
8000450c:	5c 58       	castu.b	r8
8000450e:	c0 70       	breq	8000451c <check_save+0x2c>
80004510:	48 88       	lddpc	r8,80004530 <check_save+0x40>
80004512:	11 88       	ld.ub	r8,r8[0x0]
80004514:	58 08       	cp.w	r8,0
80004516:	c0 30       	breq	8000451c <check_save+0x2c>
	{
		settings_save();
80004518:	f0 1f 00 07 	mcall	80004534 <check_save+0x44>
		//TODO: check and add status LED blink
	}
	pin_old = pin;
8000451c:	48 59       	lddpc	r9,80004530 <check_save+0x40>
8000451e:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80004522:	b2 88       	st.b	r9[0x0],r8
	
}
80004524:	2f fd       	sub	sp,-4
80004526:	e3 cd 80 80 	ldm	sp++,r7,pc
8000452a:	00 00       	add	r0,r0
8000452c:	80 00       	ld.sh	r0,r0[0x0]
8000452e:	44 12       	lddsp	r2,sp[0x104]
80004530:	00 00       	add	r0,r0
80004532:	00 34       	cp.w	r4,r0
80004534:	80 00       	ld.sh	r0,r0[0x0]
80004536:	44 d0       	lddsp	r0,sp[0x134]

80004538 <cpu_irq_is_enabled_flags>:

	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80004538:	eb cd 40 80 	pushm	r7,lr
8000453c:	1a 97       	mov	r7,sp
8000453e:	20 1d       	sub	sp,4
80004540:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80004544:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004548:	e6 18 00 01 	andh	r8,0x1,COH
8000454c:	5f 08       	sreq	r8
8000454e:	5c 58       	castu.b	r8
}
80004550:	10 9c       	mov	r12,r8
80004552:	2f fd       	sub	sp,-4
80004554:	e3 cd 80 80 	ldm	sp++,r7,pc

80004558 <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
80004558:	eb cd 40 80 	pushm	r7,lr
8000455c:	1a 97       	mov	r7,sp
8000455e:	20 4d       	sub	sp,16
80004560:	ef 4c ff f8 	st.w	r7[-8],r12
80004564:	ef 4b ff f4 	st.w	r7[-12],r11
80004568:	ef 4a ff f0 	st.w	r7[-16],r10
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
8000456c:	e1 b8 00 00 	mfsr	r8,0x0
80004570:	10 9c       	mov	r12,r8
80004572:	f0 1f 00 73 	mcall	8000473c <tc_configure_interrupts+0x1e4>
80004576:	18 98       	mov	r8,r12
80004578:	ef 68 ff ff 	st.b	r7[-1],r8

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
8000457c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004580:	58 28       	cp.w	r8,2
80004582:	e0 88 00 04 	brls	8000458a <tc_configure_interrupts+0x32>
    return TC_INVALID_ARGUMENT;
80004586:	3f f8       	mov	r8,-1
80004588:	cd 68       	rjmp	80004734 <tc_configure_interrupts+0x1dc>

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
8000458a:	ee fb ff f4 	ld.w	r11,r7[-12]
8000458e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004592:	70 08       	ld.w	r8,r8[0x0]
80004594:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80004598:	5c 58       	castu.b	r8
8000459a:	f0 09 15 07 	lsl	r9,r8,0x7
                             bitfield->ldrbs << AVR32_TC_LDRBS_OFFSET |
8000459e:	ee f8 ff f0 	ld.w	r8,r7[-16]
800045a2:	70 08       	ld.w	r8,r8[0x0]
800045a4:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
800045a8:	5c 58       	castu.b	r8
800045aa:	a7 68       	lsl	r8,0x6
800045ac:	10 49       	or	r9,r8
                             bitfield->ldras << AVR32_TC_LDRAS_OFFSET |
800045ae:	ee f8 ff f0 	ld.w	r8,r7[-16]
800045b2:	70 08       	ld.w	r8,r8[0x0]
800045b4:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
800045b8:	5c 58       	castu.b	r8
800045ba:	a5 78       	lsl	r8,0x5
800045bc:	10 49       	or	r9,r8
                             bitfield->cpcs << AVR32_TC_CPCS_OFFSET |
800045be:	ee f8 ff f0 	ld.w	r8,r7[-16]
800045c2:	70 08       	ld.w	r8,r8[0x0]
800045c4:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
800045c8:	5c 58       	castu.b	r8
800045ca:	a5 68       	lsl	r8,0x4
800045cc:	10 49       	or	r9,r8
                             bitfield->cpbs << AVR32_TC_CPBS_OFFSET |
800045ce:	ee f8 ff f0 	ld.w	r8,r7[-16]
800045d2:	70 08       	ld.w	r8,r8[0x0]
800045d4:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
800045d8:	5c 58       	castu.b	r8
800045da:	a3 78       	lsl	r8,0x3
800045dc:	10 49       	or	r9,r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
800045de:	ee f8 ff f0 	ld.w	r8,r7[-16]
800045e2:	70 08       	ld.w	r8,r8[0x0]
800045e4:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
800045e8:	5c 58       	castu.b	r8
800045ea:	a3 68       	lsl	r8,0x2
800045ec:	10 49       	or	r9,r8
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
800045ee:	ee f8 ff f0 	ld.w	r8,r7[-16]
800045f2:	70 08       	ld.w	r8,r8[0x0]
800045f4:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
800045f8:	5c 58       	castu.b	r8
800045fa:	a1 78       	lsl	r8,0x1
800045fc:	10 49       	or	r9,r8
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;
800045fe:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004602:	70 08       	ld.w	r8,r8[0x0]
80004604:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004608:	5c 58       	castu.b	r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
8000460a:	f3 e8 10 08 	or	r8,r9,r8
8000460e:	10 99       	mov	r9,r8
80004610:	ee fa ff f8 	ld.w	r10,r7[-8]
80004614:	f6 08 15 06 	lsl	r8,r11,0x6
80004618:	f4 08 00 08 	add	r8,r10,r8
8000461c:	2d c8       	sub	r8,-36
8000461e:	91 09       	st.w	r8[0x0],r9
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
80004620:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80004624:	30 08       	mov	r8,0
80004626:	f0 09 18 00 	cp.b	r9,r8
8000462a:	c0 20       	breq	8000462e <tc_configure_interrupts+0xd6>
8000462c:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
8000462e:	ee fb ff f4 	ld.w	r11,r7[-12]
80004632:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004636:	70 08       	ld.w	r8,r8[0x0]
80004638:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
8000463c:	5c 58       	castu.b	r8
8000463e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004642:	c0 41       	brne	8000464a <tc_configure_interrupts+0xf2>
80004644:	e0 69 00 80 	mov	r9,128
80004648:	c0 28       	rjmp	8000464c <tc_configure_interrupts+0xf4>
8000464a:	30 09       	mov	r9,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
8000464c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004650:	70 08       	ld.w	r8,r8[0x0]
80004652:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80004656:	5c 58       	castu.b	r8
80004658:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000465c:	c0 31       	brne	80004662 <tc_configure_interrupts+0x10a>
8000465e:	34 08       	mov	r8,64
80004660:	c0 28       	rjmp	80004664 <tc_configure_interrupts+0x10c>
80004662:	30 08       	mov	r8,0
80004664:	10 49       	or	r9,r8
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
80004666:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000466a:	70 08       	ld.w	r8,r8[0x0]
8000466c:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80004670:	5c 58       	castu.b	r8
80004672:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004676:	c0 31       	brne	8000467c <tc_configure_interrupts+0x124>
80004678:	32 08       	mov	r8,32
8000467a:	c0 28       	rjmp	8000467e <tc_configure_interrupts+0x126>
8000467c:	30 08       	mov	r8,0
8000467e:	10 49       	or	r9,r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
80004680:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004684:	70 08       	ld.w	r8,r8[0x0]
80004686:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
8000468a:	5c 58       	castu.b	r8
8000468c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004690:	c0 31       	brne	80004696 <tc_configure_interrupts+0x13e>
80004692:	31 08       	mov	r8,16
80004694:	c0 28       	rjmp	80004698 <tc_configure_interrupts+0x140>
80004696:	30 08       	mov	r8,0
80004698:	10 49       	or	r9,r8
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
8000469a:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000469e:	70 08       	ld.w	r8,r8[0x0]
800046a0:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
800046a4:	5c 58       	castu.b	r8
800046a6:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800046aa:	c0 31       	brne	800046b0 <tc_configure_interrupts+0x158>
800046ac:	30 88       	mov	r8,8
800046ae:	c0 28       	rjmp	800046b2 <tc_configure_interrupts+0x15a>
800046b0:	30 08       	mov	r8,0
800046b2:	10 49       	or	r9,r8
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
800046b4:	ee f8 ff f0 	ld.w	r8,r7[-16]
800046b8:	70 08       	ld.w	r8,r8[0x0]
800046ba:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
800046be:	5c 58       	castu.b	r8
800046c0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800046c4:	c0 31       	brne	800046ca <tc_configure_interrupts+0x172>
800046c6:	30 48       	mov	r8,4
800046c8:	c0 28       	rjmp	800046cc <tc_configure_interrupts+0x174>
800046ca:	30 08       	mov	r8,0
800046cc:	10 49       	or	r9,r8
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
800046ce:	ee f8 ff f0 	ld.w	r8,r7[-16]
800046d2:	70 08       	ld.w	r8,r8[0x0]
800046d4:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
800046d8:	5c 58       	castu.b	r8
800046da:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800046de:	c0 31       	brne	800046e4 <tc_configure_interrupts+0x18c>
800046e0:	30 28       	mov	r8,2
800046e2:	c0 28       	rjmp	800046e6 <tc_configure_interrupts+0x18e>
800046e4:	30 08       	mov	r8,0
800046e6:	10 49       	or	r9,r8
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
800046e8:	ee f8 ff f0 	ld.w	r8,r7[-16]
800046ec:	70 08       	ld.w	r8,r8[0x0]
800046ee:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800046f2:	5c 58       	castu.b	r8
800046f4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800046f8:	5f 08       	sreq	r8
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
800046fa:	f3 e8 10 08 	or	r8,r9,r8
800046fe:	10 99       	mov	r9,r8
80004700:	ee fa ff f8 	ld.w	r10,r7[-8]
80004704:	f6 08 15 06 	lsl	r8,r11,0x6
80004708:	f4 08 00 08 	add	r8,r10,r8
8000470c:	2d 88       	sub	r8,-40
8000470e:	91 09       	st.w	r8[0x0],r9
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
80004710:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004714:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004718:	a1 78       	lsl	r8,0x1
8000471a:	2f f8       	sub	r8,-1
8000471c:	a5 78       	lsl	r8,0x5
8000471e:	f2 08 00 08 	add	r8,r9,r8
80004722:	70 08       	ld.w	r8,r8[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
80004724:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80004728:	30 08       	mov	r8,0
8000472a:	f0 09 18 00 	cp.b	r9,r8
8000472e:	c0 20       	breq	80004732 <tc_configure_interrupts+0x1da>
80004730:	d5 03       	csrf	0x10

  return 0;
80004732:	30 08       	mov	r8,0
}
80004734:	10 9c       	mov	r12,r8
80004736:	2f cd       	sub	sp,-16
80004738:	e3 cd 80 80 	ldm	sp++,r7,pc
8000473c:	80 00       	ld.sh	r0,r0[0x0]
8000473e:	45 38       	lddsp	r8,sp[0x14c]

80004740 <tc_init_waveform>:
  return 0;
}


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
80004740:	eb cd 40 80 	pushm	r7,lr
80004744:	1a 97       	mov	r7,sp
80004746:	20 2d       	sub	sp,8
80004748:	ef 4c ff fc 	st.w	r7[-4],r12
8000474c:	ef 4b ff f8 	st.w	r7[-8],r11
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
80004750:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004754:	70 08       	ld.w	r8,r8[0x0]
80004756:	58 28       	cp.w	r8,2
80004758:	e0 88 00 04 	brls	80004760 <tc_init_waveform+0x20>
    return TC_INVALID_ARGUMENT;
8000475c:	3f f8       	mov	r8,-1
8000475e:	c9 78       	rjmp	8000488c <tc_init_waveform+0x14c>

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80004760:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004764:	70 09       	ld.w	r9,r8[0x0]
80004766:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000476a:	70 18       	ld.w	r8,r8[0x4]
8000476c:	f1 d8 c3 c2 	bfextu	r8,r8,0x1e,0x2
80004770:	5c 58       	castu.b	r8
80004772:	f0 0a 15 1e 	lsl	r10,r8,0x1e
                                  opt->beevt << AVR32_TC_BEEVT_OFFSET |
80004776:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000477a:	70 18       	ld.w	r8,r8[0x4]
8000477c:	f1 d8 c3 82 	bfextu	r8,r8,0x1c,0x2
80004780:	5c 58       	castu.b	r8
80004782:	bd 68       	lsl	r8,0x1c
80004784:	10 4a       	or	r10,r8
                                  opt->bcpc << AVR32_TC_BCPC_OFFSET |
80004786:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000478a:	70 18       	ld.w	r8,r8[0x4]
8000478c:	f1 d8 c3 42 	bfextu	r8,r8,0x1a,0x2
80004790:	5c 58       	castu.b	r8
80004792:	bb 68       	lsl	r8,0x1a
80004794:	10 4a       	or	r10,r8
                                  opt->bcpb << AVR32_TC_BCPB_OFFSET |
80004796:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000479a:	70 18       	ld.w	r8,r8[0x4]
8000479c:	f1 d8 c3 02 	bfextu	r8,r8,0x18,0x2
800047a0:	5c 58       	castu.b	r8
800047a2:	b9 68       	lsl	r8,0x18
800047a4:	10 4a       	or	r10,r8
                                  opt->aswtrg << AVR32_TC_ASWTRG_OFFSET |
800047a6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800047aa:	70 18       	ld.w	r8,r8[0x4]
800047ac:	f1 d8 c2 c2 	bfextu	r8,r8,0x16,0x2
800047b0:	5c 58       	castu.b	r8
800047b2:	b7 68       	lsl	r8,0x16
800047b4:	10 4a       	or	r10,r8
                                  opt->aeevt << AVR32_TC_AEEVT_OFFSET |
800047b6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800047ba:	70 18       	ld.w	r8,r8[0x4]
800047bc:	f1 d8 c2 82 	bfextu	r8,r8,0x14,0x2
800047c0:	5c 58       	castu.b	r8
800047c2:	b5 68       	lsl	r8,0x14
800047c4:	10 4a       	or	r10,r8
                                  opt->acpc << AVR32_TC_ACPC_OFFSET |
800047c6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800047ca:	70 18       	ld.w	r8,r8[0x4]
800047cc:	f1 d8 c2 42 	bfextu	r8,r8,0x12,0x2
800047d0:	5c 58       	castu.b	r8
800047d2:	b3 68       	lsl	r8,0x12
800047d4:	10 4a       	or	r10,r8
                                  opt->acpa << AVR32_TC_ACPA_OFFSET |
800047d6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800047da:	70 18       	ld.w	r8,r8[0x4]
800047dc:	f1 d8 c2 02 	bfextu	r8,r8,0x10,0x2
800047e0:	5c 58       	castu.b	r8
800047e2:	b1 68       	lsl	r8,0x10
800047e4:	f5 e8 10 08 	or	r8,r10,r8
                                  1 << AVR32_TC_WAVE_OFFSET |
800047e8:	10 9a       	mov	r10,r8
800047ea:	af ba       	sbr	r10,0xf
                                  opt->wavsel << AVR32_TC_WAVSEL_OFFSET |
800047ec:	ee f8 ff f8 	ld.w	r8,r7[-8]
800047f0:	70 18       	ld.w	r8,r8[0x4]
800047f2:	f1 d8 c1 a2 	bfextu	r8,r8,0xd,0x2
800047f6:	5c 58       	castu.b	r8
800047f8:	ad 78       	lsl	r8,0xd
800047fa:	10 4a       	or	r10,r8
                                  opt->enetrg << AVR32_TC_ENETRG_OFFSET |
800047fc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004800:	70 18       	ld.w	r8,r8[0x4]
80004802:	f1 d8 c1 81 	bfextu	r8,r8,0xc,0x1
80004806:	5c 58       	castu.b	r8
80004808:	ad 68       	lsl	r8,0xc
8000480a:	10 4a       	or	r10,r8
                                  opt->eevt << AVR32_TC_EEVT_OFFSET |
8000480c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004810:	70 18       	ld.w	r8,r8[0x4]
80004812:	f1 d8 c1 42 	bfextu	r8,r8,0xa,0x2
80004816:	5c 58       	castu.b	r8
80004818:	ab 68       	lsl	r8,0xa
8000481a:	10 4a       	or	r10,r8
                                  opt->eevtedg << AVR32_TC_EEVTEDG_OFFSET |
8000481c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004820:	70 18       	ld.w	r8,r8[0x4]
80004822:	f1 d8 c1 02 	bfextu	r8,r8,0x8,0x2
80004826:	5c 58       	castu.b	r8
80004828:	a9 68       	lsl	r8,0x8
8000482a:	10 4a       	or	r10,r8
                                  opt->cpcdis << AVR32_TC_CPCDIS_OFFSET |
8000482c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004830:	70 18       	ld.w	r8,r8[0x4]
80004832:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80004836:	5c 58       	castu.b	r8
80004838:	a7 78       	lsl	r8,0x7
8000483a:	10 4a       	or	r10,r8
                                  opt->cpcstop << AVR32_TC_CPCSTOP_OFFSET |
8000483c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004840:	70 18       	ld.w	r8,r8[0x4]
80004842:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80004846:	5c 58       	castu.b	r8
80004848:	a7 68       	lsl	r8,0x6
8000484a:	10 4a       	or	r10,r8
                                  opt->burst << AVR32_TC_BURST_OFFSET |
8000484c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004850:	70 18       	ld.w	r8,r8[0x4]
80004852:	f1 d8 c0 82 	bfextu	r8,r8,0x4,0x2
80004856:	5c 58       	castu.b	r8
80004858:	a5 68       	lsl	r8,0x4
8000485a:	10 4a       	or	r10,r8
                                  opt->clki << AVR32_TC_CLKI_OFFSET |
8000485c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004860:	70 18       	ld.w	r8,r8[0x4]
80004862:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80004866:	5c 58       	castu.b	r8
80004868:	a3 78       	lsl	r8,0x3
8000486a:	10 4a       	or	r10,r8
                                  opt->tcclks << AVR32_TC_TCCLKS_OFFSET;
8000486c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004870:	70 18       	ld.w	r8,r8[0x4]
80004872:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
80004876:	5c 58       	castu.b	r8
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80004878:	f5 e8 10 08 	or	r8,r10,r8
8000487c:	10 9a       	mov	r10,r8
8000487e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004882:	a5 69       	lsl	r9,0x4
80004884:	2f f9       	sub	r9,-1
80004886:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
                                  opt->cpcstop << AVR32_TC_CPCSTOP_OFFSET |
                                  opt->burst << AVR32_TC_BURST_OFFSET |
                                  opt->clki << AVR32_TC_CLKI_OFFSET |
                                  opt->tcclks << AVR32_TC_TCCLKS_OFFSET;

  return 0;
8000488a:	30 08       	mov	r8,0
}
8000488c:	10 9c       	mov	r12,r8
8000488e:	2f ed       	sub	sp,-8
80004890:	e3 cd 80 80 	ldm	sp++,r7,pc

80004894 <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
80004894:	eb cd 40 80 	pushm	r7,lr
80004898:	1a 97       	mov	r7,sp
8000489a:	20 2d       	sub	sp,8
8000489c:	ef 4c ff fc 	st.w	r7[-4],r12
800048a0:	ef 4b ff f8 	st.w	r7[-8],r11
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800048a4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800048a8:	58 28       	cp.w	r8,2
800048aa:	e0 88 00 04 	brls	800048b2 <tc_start+0x1e>
    return TC_INVALID_ARGUMENT;
800048ae:	3f f8       	mov	r8,-1
800048b0:	c0 b8       	rjmp	800048c6 <tc_start+0x32>

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
800048b2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800048b6:	ee f9 ff fc 	ld.w	r9,r7[-4]
800048ba:	a7 68       	lsl	r8,0x6
800048bc:	f2 08 00 08 	add	r8,r9,r8
800048c0:	30 59       	mov	r9,5
800048c2:	91 09       	st.w	r8[0x0],r9

  return 0;
800048c4:	30 08       	mov	r8,0
}
800048c6:	10 9c       	mov	r12,r8
800048c8:	2f ed       	sub	sp,-8
800048ca:	e3 cd 80 80 	ldm	sp++,r7,pc

800048ce <tc_read_sr>:
  tc->bcr = AVR32_TC_BCR_SYNC_MASK;
}


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
800048ce:	eb cd 40 80 	pushm	r7,lr
800048d2:	1a 97       	mov	r7,sp
800048d4:	20 2d       	sub	sp,8
800048d6:	ef 4c ff fc 	st.w	r7[-4],r12
800048da:	ef 4b ff f8 	st.w	r7[-8],r11
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800048de:	ee f8 ff f8 	ld.w	r8,r7[-8]
800048e2:	58 28       	cp.w	r8,2
800048e4:	e0 88 00 04 	brls	800048ec <tc_read_sr+0x1e>
    return TC_INVALID_ARGUMENT;
800048e8:	3f f8       	mov	r8,-1
800048ea:	c0 b8       	rjmp	80004900 <tc_read_sr+0x32>

  return tc->channel[channel].sr;
800048ec:	ee f8 ff f8 	ld.w	r8,r7[-8]
800048f0:	ee f9 ff fc 	ld.w	r9,r7[-4]
800048f4:	a1 78       	lsl	r8,0x1
800048f6:	2f f8       	sub	r8,-1
800048f8:	a5 78       	lsl	r8,0x5
800048fa:	f2 08 00 08 	add	r8,r9,r8
800048fe:	70 08       	ld.w	r8,r8[0x0]
}
80004900:	10 9c       	mov	r12,r8
80004902:	2f ed       	sub	sp,-8
80004904:	e3 cd 80 80 	ldm	sp++,r7,pc

80004908 <tc_write_ra>:
  return Rd_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK);
}


int tc_write_ra(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
80004908:	eb cd 40 80 	pushm	r7,lr
8000490c:	1a 97       	mov	r7,sp
8000490e:	20 3d       	sub	sp,12
80004910:	ef 4c ff fc 	st.w	r7[-4],r12
80004914:	ef 4b ff f8 	st.w	r7[-8],r11
80004918:	14 98       	mov	r8,r10
8000491a:	ef 58 ff f4 	st.h	r7[-12],r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
8000491e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004922:	58 28       	cp.w	r8,2
80004924:	e0 88 00 04 	brls	8000492c <tc_write_ra+0x24>
    return TC_INVALID_ARGUMENT;
80004928:	3f f8       	mov	r8,-1
8000492a:	c2 78       	rjmp	80004978 <tc_write_ra+0x70>

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
8000492c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004930:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004934:	a5 69       	lsl	r9,0x4
80004936:	2f f9       	sub	r9,-1
80004938:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
8000493c:	e2 18 80 00 	andl	r8,0x8000,COH
80004940:	c1 a0       	breq	80004974 <tc_write_ra+0x6c>
    Wr_bitfield(tc->channel[channel].ra, AVR32_TC_RA_MASK, value);
80004942:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004946:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000494a:	ee fa ff fc 	ld.w	r10,r7[-4]
8000494e:	a7 69       	lsl	r9,0x6
80004950:	f4 09 00 09 	add	r9,r10,r9
80004954:	2e c9       	sub	r9,-20
80004956:	72 09       	ld.w	r9,r9[0x0]
80004958:	12 9a       	mov	r10,r9
8000495a:	e0 1a 00 00 	andl	r10,0x0
8000495e:	ef 19 ff f4 	ld.uh	r9,r7[-12]
80004962:	f5 e9 10 09 	or	r9,r10,r9
80004966:	ee fa ff fc 	ld.w	r10,r7[-4]
8000496a:	a7 68       	lsl	r8,0x6
8000496c:	f4 08 00 08 	add	r8,r10,r8
80004970:	2e c8       	sub	r8,-20
80004972:	91 09       	st.w	r8[0x0],r9

  return value;
80004974:	ef 18 ff f4 	ld.uh	r8,r7[-12]
}
80004978:	10 9c       	mov	r12,r8
8000497a:	2f dd       	sub	sp,-12
8000497c:	e3 cd 80 80 	ldm	sp++,r7,pc

80004980 <tc_write_rb>:


int tc_write_rb(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
80004980:	eb cd 40 80 	pushm	r7,lr
80004984:	1a 97       	mov	r7,sp
80004986:	20 3d       	sub	sp,12
80004988:	ef 4c ff fc 	st.w	r7[-4],r12
8000498c:	ef 4b ff f8 	st.w	r7[-8],r11
80004990:	14 98       	mov	r8,r10
80004992:	ef 58 ff f4 	st.h	r7[-12],r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80004996:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000499a:	58 28       	cp.w	r8,2
8000499c:	e0 88 00 04 	brls	800049a4 <tc_write_rb+0x24>
    return TC_INVALID_ARGUMENT;
800049a0:	3f f8       	mov	r8,-1
800049a2:	c2 78       	rjmp	800049f0 <tc_write_rb+0x70>

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
800049a4:	ee f9 ff f8 	ld.w	r9,r7[-8]
800049a8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800049ac:	a5 69       	lsl	r9,0x4
800049ae:	2f f9       	sub	r9,-1
800049b0:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
800049b4:	e2 18 80 00 	andl	r8,0x8000,COH
800049b8:	c1 a0       	breq	800049ec <tc_write_rb+0x6c>
    Wr_bitfield(tc->channel[channel].rb, AVR32_TC_RB_MASK, value);
800049ba:	ee f8 ff f8 	ld.w	r8,r7[-8]
800049be:	ee f9 ff f8 	ld.w	r9,r7[-8]
800049c2:	ee fa ff fc 	ld.w	r10,r7[-4]
800049c6:	a7 69       	lsl	r9,0x6
800049c8:	f4 09 00 09 	add	r9,r10,r9
800049cc:	2e 89       	sub	r9,-24
800049ce:	72 09       	ld.w	r9,r9[0x0]
800049d0:	12 9a       	mov	r10,r9
800049d2:	e0 1a 00 00 	andl	r10,0x0
800049d6:	ef 19 ff f4 	ld.uh	r9,r7[-12]
800049da:	f5 e9 10 09 	or	r9,r10,r9
800049de:	ee fa ff fc 	ld.w	r10,r7[-4]
800049e2:	a7 68       	lsl	r8,0x6
800049e4:	f4 08 00 08 	add	r8,r10,r8
800049e8:	2e 88       	sub	r8,-24
800049ea:	91 09       	st.w	r8[0x0],r9

  return value;
800049ec:	ef 18 ff f4 	ld.uh	r8,r7[-12]
}
800049f0:	10 9c       	mov	r12,r8
800049f2:	2f dd       	sub	sp,-12
800049f4:	e3 cd 80 80 	ldm	sp++,r7,pc

800049f8 <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
800049f8:	eb cd 40 80 	pushm	r7,lr
800049fc:	1a 97       	mov	r7,sp
800049fe:	20 3d       	sub	sp,12
80004a00:	ef 4c ff fc 	st.w	r7[-4],r12
80004a04:	ef 4b ff f8 	st.w	r7[-8],r11
80004a08:	14 98       	mov	r8,r10
80004a0a:	ef 58 ff f4 	st.h	r7[-12],r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80004a0e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004a12:	58 28       	cp.w	r8,2
80004a14:	e0 88 00 04 	brls	80004a1c <tc_write_rc+0x24>
    return TC_INVALID_ARGUMENT;
80004a18:	3f f8       	mov	r8,-1
80004a1a:	c2 78       	rjmp	80004a68 <tc_write_rc+0x70>

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80004a1c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004a20:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004a24:	a5 69       	lsl	r9,0x4
80004a26:	2f f9       	sub	r9,-1
80004a28:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80004a2c:	e2 18 80 00 	andl	r8,0x8000,COH
80004a30:	c1 a0       	breq	80004a64 <tc_write_rc+0x6c>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
80004a32:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004a36:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004a3a:	ee fa ff fc 	ld.w	r10,r7[-4]
80004a3e:	a7 69       	lsl	r9,0x6
80004a40:	f4 09 00 09 	add	r9,r10,r9
80004a44:	2e 49       	sub	r9,-28
80004a46:	72 09       	ld.w	r9,r9[0x0]
80004a48:	12 9a       	mov	r10,r9
80004a4a:	e0 1a 00 00 	andl	r10,0x0
80004a4e:	ef 19 ff f4 	ld.uh	r9,r7[-12]
80004a52:	f5 e9 10 09 	or	r9,r10,r9
80004a56:	ee fa ff fc 	ld.w	r10,r7[-4]
80004a5a:	a7 68       	lsl	r8,0x6
80004a5c:	f4 08 00 08 	add	r8,r10,r8
80004a60:	2e 48       	sub	r8,-28
80004a62:	91 09       	st.w	r8[0x0],r9

  return value;
80004a64:	ef 18 ff f4 	ld.uh	r8,r7[-12]
}
80004a68:	10 9c       	mov	r12,r8
80004a6a:	2f dd       	sub	sp,-12
80004a6c:	e3 cd 80 80 	ldm	sp++,r7,pc

80004a70 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80004a70:	eb cd 40 80 	pushm	r7,lr
80004a74:	1a 97       	mov	r7,sp
80004a76:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80004a78:	e1 b8 00 00 	mfsr	r8,0x0
80004a7c:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80004a80:	d3 03       	ssrf	0x10

	return flags;
80004a82:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80004a86:	10 9c       	mov	r12,r8
80004a88:	2f fd       	sub	sp,-4
80004a8a:	e3 cd 80 80 	ldm	sp++,r7,pc

80004a8e <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80004a8e:	eb cd 40 80 	pushm	r7,lr
80004a92:	1a 97       	mov	r7,sp
80004a94:	20 1d       	sub	sp,4
80004a96:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80004a9a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004a9e:	e6 18 00 01 	andh	r8,0x1,COH
80004aa2:	5f 08       	sreq	r8
80004aa4:	5c 58       	castu.b	r8
}
80004aa6:	10 9c       	mov	r12,r8
80004aa8:	2f fd       	sub	sp,-4
80004aaa:	e3 cd 80 80 	ldm	sp++,r7,pc
80004aae:	d7 03       	nop

80004ab0 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80004ab0:	eb cd 40 80 	pushm	r7,lr
80004ab4:	1a 97       	mov	r7,sp
80004ab6:	20 1d       	sub	sp,4
80004ab8:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80004abc:	ee fc ff fc 	ld.w	r12,r7[-4]
80004ac0:	f0 1f 00 05 	mcall	80004ad4 <cpu_irq_restore+0x24>
80004ac4:	18 98       	mov	r8,r12
80004ac6:	58 08       	cp.w	r8,0
80004ac8:	c0 20       	breq	80004acc <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80004aca:	d5 03       	csrf	0x10
   }

	barrier();
}
80004acc:	2f fd       	sub	sp,-4
80004ace:	e3 cd 80 80 	ldm	sp++,r7,pc
80004ad2:	00 00       	add	r0,r0
80004ad4:	80 00       	ld.sh	r0,r0[0x0]
80004ad6:	4a 8e       	lddpc	lr,80004b74 <cpu_irq_restore+0x1c>

80004ad8 <osc_priv_enable_rc120m>:
	cpu_irq_restore(flags);
}
#endif /* BOARD_OSC32_HZ */

void osc_priv_enable_rc120m(void)
{
80004ad8:	eb cd 40 80 	pushm	r7,lr
80004adc:	1a 97       	mov	r7,sp
80004ade:	20 1d       	sub	sp,4
	irqflags_t flags;

	flags = cpu_irq_save();
80004ae0:	f0 1f 00 0c 	mcall	80004b10 <osc_priv_enable_rc120m+0x38>
80004ae4:	18 98       	mov	r8,r12
80004ae6:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_RC120MCR;
80004aea:	fe 78 58 00 	mov	r8,-43008
80004aee:	34 49       	mov	r9,68
80004af0:	ea 19 aa 00 	orh	r9,0xaa00
80004af4:	91 69       	st.w	r8[0x18],r9
	AVR32_SCIF.rc120mcr = 1U << AVR32_SCIF_RC120MCR_EN;
80004af6:	fe 78 58 00 	mov	r8,-43008
80004afa:	30 19       	mov	r9,1
80004afc:	f1 49 00 44 	st.w	r8[68],r9
	cpu_irq_restore(flags);
80004b00:	ee fc ff fc 	ld.w	r12,r7[-4]
80004b04:	f0 1f 00 04 	mcall	80004b14 <osc_priv_enable_rc120m+0x3c>
}
80004b08:	2f fd       	sub	sp,-4
80004b0a:	e3 cd 80 80 	ldm	sp++,r7,pc
80004b0e:	00 00       	add	r0,r0
80004b10:	80 00       	ld.sh	r0,r0[0x0]
80004b12:	4a 70       	lddpc	r0,80004bac <osc_is_ready+0x8>
80004b14:	80 00       	ld.sh	r0,r0[0x0]
80004b16:	4a b0       	lddpc	r0,80004bc0 <osc_is_ready+0x1c>

80004b18 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80004b18:	eb cd 40 80 	pushm	r7,lr
80004b1c:	1a 97       	mov	r7,sp
80004b1e:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80004b20:	e1 b8 00 00 	mfsr	r8,0x0
80004b24:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80004b28:	d3 03       	ssrf	0x10

	return flags;
80004b2a:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80004b2e:	10 9c       	mov	r12,r8
80004b30:	2f fd       	sub	sp,-4
80004b32:	e3 cd 80 80 	ldm	sp++,r7,pc

80004b36 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80004b36:	eb cd 40 80 	pushm	r7,lr
80004b3a:	1a 97       	mov	r7,sp
80004b3c:	20 1d       	sub	sp,4
80004b3e:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80004b42:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004b46:	e6 18 00 01 	andh	r8,0x1,COH
80004b4a:	5f 08       	sreq	r8
80004b4c:	5c 58       	castu.b	r8
}
80004b4e:	10 9c       	mov	r12,r8
80004b50:	2f fd       	sub	sp,-4
80004b52:	e3 cd 80 80 	ldm	sp++,r7,pc
80004b56:	d7 03       	nop

80004b58 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80004b58:	eb cd 40 80 	pushm	r7,lr
80004b5c:	1a 97       	mov	r7,sp
80004b5e:	20 1d       	sub	sp,4
80004b60:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80004b64:	ee fc ff fc 	ld.w	r12,r7[-4]
80004b68:	f0 1f 00 05 	mcall	80004b7c <cpu_irq_restore+0x24>
80004b6c:	18 98       	mov	r8,r12
80004b6e:	58 08       	cp.w	r8,0
80004b70:	c0 20       	breq	80004b74 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80004b72:	d5 03       	csrf	0x10
   }

	barrier();
}
80004b74:	2f fd       	sub	sp,-4
80004b76:	e3 cd 80 80 	ldm	sp++,r7,pc
80004b7a:	00 00       	add	r0,r0
80004b7c:	80 00       	ld.sh	r0,r0[0x0]
80004b7e:	4b 36       	lddpc	r6,80004c48 <sysclk_priv_enable_module+0x10>

80004b80 <osc_enable>:
extern void osc_priv_enable_rc120m(void);
extern void osc_priv_disable_rc120m(void);
extern bool osc_priv_rc120m_is_ready(void);

static inline void osc_enable(uint8_t id)
{
80004b80:	eb cd 40 80 	pushm	r7,lr
80004b84:	1a 97       	mov	r7,sp
80004b86:	20 1d       	sub	sp,4
80004b88:	18 98       	mov	r8,r12
80004b8a:	ef 68 ff fc 	st.b	r7[-4],r8
	switch (id) {
80004b8e:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80004b92:	58 28       	cp.w	r8,2
80004b94:	c0 31       	brne	80004b9a <osc_enable+0x1a>
		osc_priv_enable_osc32();
		break;
#endif

	case OSC_ID_RC120M:
		osc_priv_enable_rc120m();
80004b96:	f0 1f 00 03 	mcall	80004ba0 <osc_enable+0x20>

	default:
		/* unhandled_case(id); */
		break;
	}
}
80004b9a:	2f fd       	sub	sp,-4
80004b9c:	e3 cd 80 80 	ldm	sp++,r7,pc
80004ba0:	80 00       	ld.sh	r0,r0[0x0]
80004ba2:	4a d8       	lddpc	r8,80004c54 <sysclk_priv_enable_module+0x1c>

80004ba4 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint8_t id)
{
80004ba4:	eb cd 40 80 	pushm	r7,lr
80004ba8:	1a 97       	mov	r7,sp
80004baa:	20 1d       	sub	sp,4
80004bac:	18 98       	mov	r8,r12
80004bae:	ef 68 ff fc 	st.b	r7[-4],r8
	switch (id) {
80004bb2:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80004bb6:	58 28       	cp.w	r8,2
80004bb8:	c0 40       	breq	80004bc0 <osc_is_ready+0x1c>
80004bba:	58 38       	cp.w	r8,3
80004bbc:	c0 a0       	breq	80004bd0 <osc_is_ready+0x2c>
80004bbe:	c0 b8       	rjmp	80004bd4 <osc_is_ready+0x30>
	case OSC_ID_OSC32:
		return !!(AVR32_SCIF.pclksr & (1 << AVR32_SCIF_OSC32RDY));
#endif

	case OSC_ID_RC120M:
		return !!(AVR32_SCIF.rc120mcr & (1 << AVR32_SCIF_RC120MCR_EN));
80004bc0:	fe 78 58 00 	mov	r8,-43008
80004bc4:	71 18       	ld.w	r8,r8[0x44]
80004bc6:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004bca:	5f 18       	srne	r8
80004bcc:	5c 58       	castu.b	r8
80004bce:	c0 48       	rjmp	80004bd6 <osc_is_ready+0x32>

	case OSC_ID_RCSYS:
		/* RCSYS is always ready */
		return true;
80004bd0:	30 18       	mov	r8,1
80004bd2:	c0 28       	rjmp	80004bd6 <osc_is_ready+0x32>

	default:
		/* unhandled_case(id); */
		return false;
80004bd4:	30 08       	mov	r8,0
	}
}
80004bd6:	10 9c       	mov	r12,r8
80004bd8:	2f fd       	sub	sp,-4
80004bda:	e3 cd 80 80 	ldm	sp++,r7,pc
80004bde:	d7 03       	nop

80004be0 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
80004be0:	eb cd 40 80 	pushm	r7,lr
80004be4:	1a 97       	mov	r7,sp
80004be6:	20 1d       	sub	sp,4
80004be8:	18 98       	mov	r8,r12
80004bea:	ef 68 ff fc 	st.b	r7[-4],r8
	while (!osc_is_ready(id)) {
80004bee:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80004bf2:	10 9c       	mov	r12,r8
80004bf4:	f0 1f 00 05 	mcall	80004c08 <osc_wait_ready+0x28>
80004bf8:	18 98       	mov	r8,r12
80004bfa:	ec 18 00 01 	eorl	r8,0x1
80004bfe:	5c 58       	castu.b	r8
80004c00:	cf 71       	brne	80004bee <osc_wait_ready+0xe>
		/* Do nothing */
	}
}
80004c02:	2f fd       	sub	sp,-4
80004c04:	e3 cd 80 80 	ldm	sp++,r7,pc
80004c08:	80 00       	ld.sh	r0,r0[0x0]
80004c0a:	4b a4       	lddpc	r4,80004cf0 <sysclk_set_prescalers+0x38>

80004c0c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
80004c0c:	eb cd 40 80 	pushm	r7,lr
80004c10:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
80004c12:	e0 68 0e 00 	mov	r8,3584
80004c16:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
80004c1a:	10 9c       	mov	r12,r8
80004c1c:	e3 cd 80 80 	ldm	sp++,r7,pc

80004c20 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
80004c20:	eb cd 40 80 	pushm	r7,lr
80004c24:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_CPU_DIV;
80004c26:	f0 1f 00 04 	mcall	80004c34 <sysclk_get_cpu_hz+0x14>
80004c2a:	18 98       	mov	r8,r12
80004c2c:	a3 88       	lsr	r8,0x2
}
80004c2e:	10 9c       	mov	r12,r8
80004c30:	e3 cd 80 80 	ldm	sp++,r7,pc
80004c34:	80 00       	ld.sh	r0,r0[0x0]
80004c36:	4c 0c       	lddpc	r12,80004d34 <sysclk_set_prescalers+0x7c>

80004c38 <sysclk_priv_enable_module>:
 * \param bus_id Bus index, given by the \c AVR32_PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be enabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_enable_module(unsigned int bus_id, unsigned int module_index)
{
80004c38:	eb cd 40 80 	pushm	r7,lr
80004c3c:	1a 97       	mov	r7,sp
80004c3e:	20 4d       	sub	sp,16
80004c40:	ef 4c ff f4 	st.w	r7[-12],r12
80004c44:	ef 4b ff f0 	st.w	r7[-16],r11
	irqflags_t flags;
	uint32_t   mask;

	flags = cpu_irq_save();
80004c48:	f0 1f 00 1a 	mcall	80004cb0 <sysclk_priv_enable_module+0x78>
80004c4c:	18 98       	mov	r8,r12
80004c4e:	ef 48 ff f8 	st.w	r7[-8],r8

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
80004c52:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004c56:	a3 68       	lsl	r8,0x2
80004c58:	e0 28 eb e0 	sub	r8,60384
80004c5c:	70 08       	ld.w	r8,r8[0x0]
80004c5e:	ef 48 ff fc 	st.w	r7[-4],r8
	mask |= 1U << module_index;
80004c62:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004c66:	30 19       	mov	r9,1
80004c68:	f2 08 09 48 	lsl	r8,r9,r8
80004c6c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004c70:	f3 e8 10 08 	or	r8,r9,r8
80004c74:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_PM.unlock = 0xaa000020 + (4 * bus_id);
80004c78:	fe 78 14 00 	mov	r8,-60416
80004c7c:	ee f9 ff f4 	ld.w	r9,r7[-12]
80004c80:	f2 0a 15 02 	lsl	r10,r9,0x2
80004c84:	32 09       	mov	r9,32
80004c86:	ea 19 aa 00 	orh	r9,0xaa00
80004c8a:	f4 09 00 09 	add	r9,r10,r9
80004c8e:	f1 49 00 58 	st.w	r8[88],r9
	*(&AVR32_PM.cpumask + bus_id) = mask;
80004c92:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004c96:	a3 68       	lsl	r8,0x2
80004c98:	e0 28 eb e0 	sub	r8,60384
80004c9c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004ca0:	91 09       	st.w	r8[0x0],r9

	cpu_irq_restore(flags);
80004ca2:	ee fc ff f8 	ld.w	r12,r7[-8]
80004ca6:	f0 1f 00 04 	mcall	80004cb4 <sysclk_priv_enable_module+0x7c>
}
80004caa:	2f cd       	sub	sp,-16
80004cac:	e3 cd 80 80 	ldm	sp++,r7,pc
80004cb0:	80 00       	ld.sh	r0,r0[0x0]
80004cb2:	4b 18       	lddpc	r8,80004d74 <sysclk_set_prescalers+0xbc>
80004cb4:	80 00       	ld.sh	r0,r0[0x0]
80004cb6:	4b 58       	lddpc	r8,80004d88 <sysclk_set_source+0x4>

80004cb8 <sysclk_set_prescalers>:
 * \param pba_shift The PBA clock will be divided by \f$2^{pba\_shift}\f$
 * \param pbb_shift The PBB clock will be divided by \f$2^{pbb\_shift}\f$
 */
void sysclk_set_prescalers(unsigned int cpu_shift,
		unsigned int pba_shift, unsigned int pbb_shift)
{
80004cb8:	eb cd 40 80 	pushm	r7,lr
80004cbc:	1a 97       	mov	r7,sp
80004cbe:	20 7d       	sub	sp,28
80004cc0:	ef 4c ff ec 	st.w	r7[-20],r12
80004cc4:	ef 4b ff e8 	st.w	r7[-24],r11
80004cc8:	ef 4a ff e4 	st.w	r7[-28],r10
	irqflags_t flags;
	uint32_t   cpu_cksel = 0;
80004ccc:	30 08       	mov	r8,0
80004cce:	ef 48 ff f4 	st.w	r7[-12],r8
	uint32_t   pba_cksel = 0;
80004cd2:	30 08       	mov	r8,0
80004cd4:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t   pbb_cksel = 0;
80004cd8:	30 08       	mov	r8,0
80004cda:	ef 48 ff fc 	st.w	r7[-4],r8

	Assert(cpu_shift <= pba_shift);
	Assert(cpu_shift <= pbb_shift);

	if (cpu_shift > 0)
80004cde:	ee f8 ff ec 	ld.w	r8,r7[-20]
80004ce2:	58 08       	cp.w	r8,0
80004ce4:	c0 70       	breq	80004cf2 <sysclk_set_prescalers+0x3a>
		cpu_cksel = ((cpu_shift - 1) << AVR32_PM_CPUSEL_OFFSET)
80004ce6:	ee f8 ff ec 	ld.w	r8,r7[-20]
80004cea:	20 18       	sub	r8,1
80004cec:	a7 b8       	sbr	r8,0x7
80004cee:	ef 48 ff f4 	st.w	r7[-12],r8
				| (1U << AVR32_PM_CPUDIV);

	if (pba_shift > 0)
80004cf2:	ee f8 ff e8 	ld.w	r8,r7[-24]
80004cf6:	58 08       	cp.w	r8,0
80004cf8:	c0 70       	breq	80004d06 <sysclk_set_prescalers+0x4e>
		pba_cksel = ((pba_shift - 1) << AVR32_PM_PBASEL_OFFSET)
80004cfa:	ee f8 ff e8 	ld.w	r8,r7[-24]
80004cfe:	20 18       	sub	r8,1
80004d00:	a7 b8       	sbr	r8,0x7
80004d02:	ef 48 ff f8 	st.w	r7[-8],r8
				| (1U << AVR32_PM_PBADIV);

	if (pbb_shift > 0)
80004d06:	ee f8 ff e4 	ld.w	r8,r7[-28]
80004d0a:	58 08       	cp.w	r8,0
80004d0c:	c0 70       	breq	80004d1a <sysclk_set_prescalers+0x62>
		pbb_cksel = ((pbb_shift - 1) << AVR32_PM_PBBSEL_OFFSET)
80004d0e:	ee f8 ff e4 	ld.w	r8,r7[-28]
80004d12:	20 18       	sub	r8,1
80004d14:	a7 b8       	sbr	r8,0x7
80004d16:	ef 48 ff fc 	st.w	r7[-4],r8
				| (1U << AVR32_PM_PBBDIV);

	flags = cpu_irq_save();
80004d1a:	f0 1f 00 19 	mcall	80004d7c <sysclk_set_prescalers+0xc4>
80004d1e:	18 98       	mov	r8,r12
80004d20:	ef 48 ff f0 	st.w	r7[-16],r8
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_CPUSEL;
80004d24:	fe 78 14 00 	mov	r8,-60416
80004d28:	30 49       	mov	r9,4
80004d2a:	ea 19 aa 00 	orh	r9,0xaa00
80004d2e:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.cpusel = cpu_cksel;
80004d32:	fe 78 14 00 	mov	r8,-60416
80004d36:	ee f9 ff f4 	ld.w	r9,r7[-12]
80004d3a:	91 19       	st.w	r8[0x4],r9
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBASEL;
80004d3c:	fe 78 14 00 	mov	r8,-60416
80004d40:	30 c9       	mov	r9,12
80004d42:	ea 19 aa 00 	orh	r9,0xaa00
80004d46:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.pbasel = pba_cksel;
80004d4a:	fe 78 14 00 	mov	r8,-60416
80004d4e:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004d52:	91 39       	st.w	r8[0xc],r9
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBBSEL;
80004d54:	fe 78 14 00 	mov	r8,-60416
80004d58:	31 09       	mov	r9,16
80004d5a:	ea 19 aa 00 	orh	r9,0xaa00
80004d5e:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.pbbsel = pbb_cksel;
80004d62:	fe 78 14 00 	mov	r8,-60416
80004d66:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004d6a:	91 49       	st.w	r8[0x10],r9
	cpu_irq_restore(flags);
80004d6c:	ee fc ff f0 	ld.w	r12,r7[-16]
80004d70:	f0 1f 00 04 	mcall	80004d80 <sysclk_set_prescalers+0xc8>
}
80004d74:	2f 9d       	sub	sp,-28
80004d76:	e3 cd 80 80 	ldm	sp++,r7,pc
80004d7a:	00 00       	add	r0,r0
80004d7c:	80 00       	ld.sh	r0,r0[0x0]
80004d7e:	4b 18       	lddpc	r8,80004e40 <spi_initSlave+0x2c>
80004d80:	80 00       	ld.sh	r0,r0[0x0]
80004d82:	4b 58       	lddpc	r8,80004e54 <spi_initSlave+0x40>

80004d84 <sysclk_set_source>:
 *
 * \param src The new system clock source. Must be one of the constants
 * from the <em>System Clock Sources</em> section.
 */
void sysclk_set_source(uint_fast8_t src)
{
80004d84:	eb cd 40 80 	pushm	r7,lr
80004d88:	1a 97       	mov	r7,sp
80004d8a:	20 2d       	sub	sp,8
80004d8c:	ef 4c ff f8 	st.w	r7[-8],r12
	irqflags_t flags;

	Assert(src <= SYSCLK_SRC_PLL1);

	flags = cpu_irq_save();
80004d90:	f0 1f 00 0c 	mcall	80004dc0 <sysclk_set_source+0x3c>
80004d94:	18 98       	mov	r8,r12
80004d96:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_MCCTRL;
80004d9a:	fe 78 14 00 	mov	r8,-60416
80004d9e:	fc 19 aa 00 	movh	r9,0xaa00
80004da2:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.mcctrl = src;
80004da6:	fe 78 14 00 	mov	r8,-60416
80004daa:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004dae:	91 09       	st.w	r8[0x0],r9
	cpu_irq_restore(flags);
80004db0:	ee fc ff fc 	ld.w	r12,r7[-4]
80004db4:	f0 1f 00 04 	mcall	80004dc4 <sysclk_set_source+0x40>
}
80004db8:	2f ed       	sub	sp,-8
80004dba:	e3 cd 80 80 	ldm	sp++,r7,pc
80004dbe:	00 00       	add	r0,r0
80004dc0:	80 00       	ld.sh	r0,r0[0x0]
80004dc2:	4b 18       	lddpc	r8,80004e84 <spi_initSlave+0x70>
80004dc4:	80 00       	ld.sh	r0,r0[0x0]
80004dc6:	4b 58       	lddpc	r8,80004e98 <spi_initSlave+0x84>

80004dc8 <sysclk_init>:
}
#endif // CONFIG_USBCLK_SOURCE


void sysclk_init(void)
{
80004dc8:	eb cd 40 80 	pushm	r7,lr
80004dcc:	1a 97       	mov	r7,sp
	/* Set up system clock dividers if different from defaults */
	if ((CONFIG_SYSCLK_CPU_DIV > 0) || (CONFIG_SYSCLK_PBA_DIV > 0) ||
			(CONFIG_SYSCLK_PBB_DIV > 0)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_CPU_DIV,
80004dce:	30 2a       	mov	r10,2
80004dd0:	30 2b       	mov	r11,2
80004dd2:	30 2c       	mov	r12,2
80004dd4:	f0 1f 00 0a 	mcall	80004dfc <sysclk_init+0x34>
		sysclk_set_source(SYSCLK_SRC_PLL1);
		break;
	}
#endif
	case SYSCLK_SRC_RC120M:
		osc_enable(OSC_ID_RC120M);
80004dd8:	30 2c       	mov	r12,2
80004dda:	f0 1f 00 0a 	mcall	80004e00 <sysclk_init+0x38>
		osc_wait_ready(OSC_ID_RC120M);
80004dde:	30 2c       	mov	r12,2
80004de0:	f0 1f 00 09 	mcall	80004e04 <sysclk_init+0x3c>
		// Set a flash wait state depending on the new cpu frequency.
		flash_set_bus_freq(sysclk_get_cpu_hz());
80004de4:	f0 1f 00 09 	mcall	80004e08 <sysclk_init+0x40>
80004de8:	18 98       	mov	r8,r12
80004dea:	10 9c       	mov	r12,r8
80004dec:	f0 1f 00 08 	mcall	80004e0c <sysclk_init+0x44>
		sysclk_set_source(SYSCLK_SRC_RC120M);
80004df0:	30 4c       	mov	r12,4
80004df2:	f0 1f 00 08 	mcall	80004e10 <sysclk_init+0x48>

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
80004df6:	e3 cd 80 80 	ldm	sp++,r7,pc
80004dfa:	00 00       	add	r0,r0
80004dfc:	80 00       	ld.sh	r0,r0[0x0]
80004dfe:	4c b8       	lddpc	r8,80004f28 <twim_master_interrupt_handler+0x8>
80004e00:	80 00       	ld.sh	r0,r0[0x0]
80004e02:	4b 80       	lddpc	r0,80004ee0 <cpu_irq_is_enabled_flags+0xa>
80004e04:	80 00       	ld.sh	r0,r0[0x0]
80004e06:	4b e0       	lddpc	r0,80004efc <cpu_irq_restore+0x4>
80004e08:	80 00       	ld.sh	r0,r0[0x0]
80004e0a:	4c 20       	lddpc	r0,80004f10 <cpu_irq_restore+0x18>
80004e0c:	80 00       	ld.sh	r0,r0[0x0]
80004e0e:	20 4c       	sub	r12,4
80004e10:	80 00       	ld.sh	r0,r0[0x0]
80004e12:	4d 84       	lddpc	r4,80004f70 <twim_master_interrupt_handler+0x50>

80004e14 <spi_initSlave>:
}

spi_status_t spi_initSlave(volatile avr32_spi_t *spi,
		uint8_t bits,
		uint8_t spi_mode)
{
80004e14:	eb cd 40 80 	pushm	r7,lr
80004e18:	1a 97       	mov	r7,sp
80004e1a:	20 3d       	sub	sp,12
80004e1c:	ef 4c ff fc 	st.w	r7[-4],r12
80004e20:	16 99       	mov	r9,r11
80004e22:	14 98       	mov	r8,r10
80004e24:	ef 69 ff f8 	st.b	r7[-8],r9
80004e28:	ef 68 ff f4 	st.b	r7[-12],r8
	if (spi_mode > 3 ||
80004e2c:	ef 39 ff f4 	ld.ub	r9,r7[-12]
80004e30:	30 38       	mov	r8,3
80004e32:	f0 09 18 00 	cp.b	r9,r8
80004e36:	e0 8b 00 10 	brhi	80004e56 <spi_initSlave+0x42>
80004e3a:	ef 39 ff f8 	ld.ub	r9,r7[-8]
80004e3e:	30 78       	mov	r8,7
80004e40:	f0 09 18 00 	cp.b	r9,r8
80004e44:	e0 88 00 09 	brls	80004e56 <spi_initSlave+0x42>
80004e48:	ef 39 ff f8 	ld.ub	r9,r7[-8]
80004e4c:	31 08       	mov	r8,16
80004e4e:	f0 09 18 00 	cp.b	r9,r8
80004e52:	e0 88 00 04 	brls	80004e5a <spi_initSlave+0x46>
			bits < 8 || bits > 16) {
		return SPI_ERROR_ARGUMENT;
80004e56:	30 28       	mov	r8,2
80004e58:	c1 f8       	rjmp	80004e96 <spi_initSlave+0x82>
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
80004e5a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004e5e:	e0 69 00 80 	mov	r9,128
80004e62:	91 09       	st.w	r8[0x0],r9

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	spi->csr0 = ((spi_mode >> 1) << AVR32_SPI_CSR0_CPOL_OFFSET) |
80004e64:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80004e68:	a1 98       	lsr	r8,0x1
80004e6a:	5c 58       	castu.b	r8
80004e6c:	10 99       	mov	r9,r8
			(((spi_mode &
80004e6e:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80004e72:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004e76:	c0 31       	brne	80004e7c <spi_initSlave+0x68>
80004e78:	30 28       	mov	r8,2
80004e7a:	c0 28       	rjmp	80004e7e <spi_initSlave+0x6a>
80004e7c:	30 08       	mov	r8,0
			0x1) ^ 0x1) << AVR32_SPI_CSR0_NCPHA_OFFSET) |
80004e7e:	10 49       	or	r9,r8
			((bits - 8) << AVR32_SPI_CSR0_BITS_OFFSET);
80004e80:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80004e84:	20 88       	sub	r8,8
80004e86:	a5 68       	lsl	r8,0x4

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	spi->csr0 = ((spi_mode >> 1) << AVR32_SPI_CSR0_CPOL_OFFSET) |
80004e88:	f3 e8 10 08 	or	r8,r9,r8
80004e8c:	10 99       	mov	r9,r8
80004e8e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004e92:	91 c9       	st.w	r8[0x30],r9
			(((spi_mode &
			0x1) ^ 0x1) << AVR32_SPI_CSR0_NCPHA_OFFSET) |
			((bits - 8) << AVR32_SPI_CSR0_BITS_OFFSET);

	return SPI_OK;
80004e94:	30 08       	mov	r8,0
}
80004e96:	10 9c       	mov	r12,r8
80004e98:	2f dd       	sub	sp,-12
80004e9a:	e3 cd 80 80 	ldm	sp++,r7,pc

80004e9e <spi_enable>:

	return SPI_OK;
}

void spi_enable(volatile avr32_spi_t *spi)
{
80004e9e:	eb cd 40 80 	pushm	r7,lr
80004ea2:	1a 97       	mov	r7,sp
80004ea4:	20 1d       	sub	sp,4
80004ea6:	ef 4c ff fc 	st.w	r7[-4],r12
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
80004eaa:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004eae:	30 19       	mov	r9,1
80004eb0:	91 09       	st.w	r8[0x0],r9
}
80004eb2:	2f fd       	sub	sp,-4
80004eb4:	e3 cd 80 80 	ldm	sp++,r7,pc

80004eb8 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80004eb8:	eb cd 40 80 	pushm	r7,lr
80004ebc:	1a 97       	mov	r7,sp
80004ebe:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80004ec0:	e1 b8 00 00 	mfsr	r8,0x0
80004ec4:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80004ec8:	d3 03       	ssrf	0x10

	return flags;
80004eca:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80004ece:	10 9c       	mov	r12,r8
80004ed0:	2f fd       	sub	sp,-4
80004ed2:	e3 cd 80 80 	ldm	sp++,r7,pc

80004ed6 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80004ed6:	eb cd 40 80 	pushm	r7,lr
80004eda:	1a 97       	mov	r7,sp
80004edc:	20 1d       	sub	sp,4
80004ede:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80004ee2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004ee6:	e6 18 00 01 	andh	r8,0x1,COH
80004eea:	5f 08       	sreq	r8
80004eec:	5c 58       	castu.b	r8
}
80004eee:	10 9c       	mov	r12,r8
80004ef0:	2f fd       	sub	sp,-4
80004ef2:	e3 cd 80 80 	ldm	sp++,r7,pc
80004ef6:	d7 03       	nop

80004ef8 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80004ef8:	eb cd 40 80 	pushm	r7,lr
80004efc:	1a 97       	mov	r7,sp
80004efe:	20 1d       	sub	sp,4
80004f00:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80004f04:	ee fc ff fc 	ld.w	r12,r7[-4]
80004f08:	f0 1f 00 05 	mcall	80004f1c <cpu_irq_restore+0x24>
80004f0c:	18 98       	mov	r8,r12
80004f0e:	58 08       	cp.w	r8,0
80004f10:	c0 20       	breq	80004f14 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80004f12:	d5 03       	csrf	0x10
   }

	barrier();
}
80004f14:	2f fd       	sub	sp,-4
80004f16:	e3 cd 80 80 	ldm	sp++,r7,pc
80004f1a:	00 00       	add	r0,r0
80004f1c:	80 00       	ld.sh	r0,r0[0x0]
80004f1e:	4e d6       	lddpc	r6,800050d0 <twim_set_speed+0x6c>

80004f20 <twim_master_interrupt_handler>:
/**
 * \internal
 * \brief TWI interrupt handler.
 */
ISR(twim_master_interrupt_handler,CONF_TWIM_IRQ_GROUP,CONF_TWIM_IRQ_LEVEL)
{
80004f20:	eb cd 40 80 	pushm	r7,lr
80004f24:	1a 97       	mov	r7,sp
80004f26:	20 1d       	sub	sp,4
	// get masked status register value
	uint32_t status = twim_inst->sr & twim_it_mask;
80004f28:	4c 68       	lddpc	r8,80005040 <twim_master_interrupt_handler+0x120>
80004f2a:	70 08       	ld.w	r8,r8[0x0]
80004f2c:	70 79       	ld.w	r9,r8[0x1c]
80004f2e:	4c 68       	lddpc	r8,80005044 <twim_master_interrupt_handler+0x124>
80004f30:	70 08       	ld.w	r8,r8[0x0]
80004f32:	f3 e8 00 08 	and	r8,r9,r8
80004f36:	ef 48 ff fc 	st.w	r7[-4],r8
	// this is a NACK
	if (status & AVR32_TWIM_SR_STD_MASK) {
80004f3a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004f3e:	e2 18 07 00 	andl	r8,0x700,COH
80004f42:	c1 e0       	breq	80004f7e <twim_master_interrupt_handler+0x5e>
		//if we get a nak, clear the valid bit in cmdr,
		//otherwise the command will be resent.
		transfer_status =(status & AVR32_TWIM_IER_NAK_MASK) ?
80004f44:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004f48:	e2 18 03 00 	andl	r8,0x300,COH
80004f4c:	c0 30       	breq	80004f52 <twim_master_interrupt_handler+0x32>
80004f4e:	3f c8       	mov	r8,-4
80004f50:	c0 28       	rjmp	80004f54 <twim_master_interrupt_handler+0x34>
80004f52:	3f e8       	mov	r8,-2
80004f54:	4b d9       	lddpc	r9,80005048 <twim_master_interrupt_handler+0x128>
80004f56:	93 08       	st.w	r9[0x0],r8
							TWI_RECEIVE_NACK : TWI_ARBITRATION_LOST;
		twim_inst->CMDR.valid = 0;
80004f58:	4b a8       	lddpc	r8,80005040 <twim_master_interrupt_handler+0x120>
80004f5a:	70 09       	ld.w	r9,r8[0x0]
80004f5c:	72 38       	ld.w	r8,r9[0xc]
80004f5e:	30 0a       	mov	r10,0
80004f60:	f1 da d1 e1 	bfins	r8,r10,0xf,0x1
80004f64:	93 38       	st.w	r9[0xc],r8
		twim_inst->scr = ~0UL;
80004f66:	4b 78       	lddpc	r8,80005040 <twim_master_interrupt_handler+0x120>
80004f68:	70 08       	ld.w	r8,r8[0x0]
80004f6a:	3f f9       	mov	r9,-1
80004f6c:	91 b9       	st.w	r8[0x2c],r9
		twim_inst->idr = ~0UL;
80004f6e:	4b 58       	lddpc	r8,80005040 <twim_master_interrupt_handler+0x120>
80004f70:	70 08       	ld.w	r8,r8[0x0]
80004f72:	3f f9       	mov	r9,-1
80004f74:	91 99       	st.w	r8[0x24],r9
		twim_next = false;
80004f76:	4b 69       	lddpc	r9,8000504c <twim_master_interrupt_handler+0x12c>
80004f78:	30 08       	mov	r8,0
80004f7a:	b2 88       	st.b	r9[0x0],r8
80004f7c:	c5 e8       	rjmp	80005038 <twim_master_interrupt_handler+0x118>
	}
	// this is a RXRDY
	else if (status & AVR32_TWIM_SR_RXRDY_MASK) {
80004f7e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004f82:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004f86:	5c 58       	castu.b	r8
80004f88:	c2 00       	breq	80004fc8 <twim_master_interrupt_handler+0xa8>
		// get data from Receive Holding Register
		*twim_rx_data = twim_inst->rhr;
80004f8a:	4b 28       	lddpc	r8,80005050 <twim_master_interrupt_handler+0x130>
80004f8c:	70 09       	ld.w	r9,r8[0x0]
80004f8e:	4a d8       	lddpc	r8,80005040 <twim_master_interrupt_handler+0x120>
80004f90:	70 08       	ld.w	r8,r8[0x0]
80004f92:	70 58       	ld.w	r8,r8[0x14]
80004f94:	5c 58       	castu.b	r8
80004f96:	b2 88       	st.b	r9[0x0],r8
		twim_rx_data++;
80004f98:	4a e8       	lddpc	r8,80005050 <twim_master_interrupt_handler+0x130>
80004f9a:	70 08       	ld.w	r8,r8[0x0]
80004f9c:	f0 c9 ff ff 	sub	r9,r8,-1
80004fa0:	4a c8       	lddpc	r8,80005050 <twim_master_interrupt_handler+0x130>
80004fa2:	91 09       	st.w	r8[0x0],r9
		// decrease received bytes number
		twim_rx_nb_bytes--;
80004fa4:	4a c8       	lddpc	r8,80005054 <twim_master_interrupt_handler+0x134>
80004fa6:	70 08       	ld.w	r8,r8[0x0]
80004fa8:	f0 c9 00 01 	sub	r9,r8,1
80004fac:	4a a8       	lddpc	r8,80005054 <twim_master_interrupt_handler+0x134>
80004fae:	91 09       	st.w	r8[0x0],r9
		// receive complete
		if (twim_rx_nb_bytes == 0) {
80004fb0:	4a 98       	lddpc	r8,80005054 <twim_master_interrupt_handler+0x134>
80004fb2:	70 08       	ld.w	r8,r8[0x0]
80004fb4:	58 08       	cp.w	r8,0
80004fb6:	c4 11       	brne	80005038 <twim_master_interrupt_handler+0x118>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_RXRDY_MASK;
80004fb8:	4a 28       	lddpc	r8,80005040 <twim_master_interrupt_handler+0x120>
80004fba:	70 08       	ld.w	r8,r8[0x0]
80004fbc:	30 19       	mov	r9,1
80004fbe:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
80004fc0:	4a 39       	lddpc	r9,8000504c <twim_master_interrupt_handler+0x12c>
80004fc2:	30 08       	mov	r8,0
80004fc4:	b2 88       	st.b	r9[0x0],r8
80004fc6:	c3 98       	rjmp	80005038 <twim_master_interrupt_handler+0x118>
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWIM_SR_TXRDY_MASK) {
80004fc8:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004fcc:	e2 18 00 02 	andl	r8,0x2,COH
80004fd0:	c3 40       	breq	80005038 <twim_master_interrupt_handler+0x118>
		// no more bytes to transmit
		if (twim_tx_nb_bytes == 0) {
80004fd2:	4a 28       	lddpc	r8,80005058 <twim_master_interrupt_handler+0x138>
80004fd4:	70 08       	ld.w	r8,r8[0x0]
80004fd6:	58 08       	cp.w	r8,0
80004fd8:	c0 91       	brne	80004fea <twim_master_interrupt_handler+0xca>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_TXRDY_MASK;
80004fda:	49 a8       	lddpc	r8,80005040 <twim_master_interrupt_handler+0x120>
80004fdc:	70 08       	ld.w	r8,r8[0x0]
80004fde:	30 29       	mov	r9,2
80004fe0:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
80004fe2:	49 b9       	lddpc	r9,8000504c <twim_master_interrupt_handler+0x12c>
80004fe4:	30 08       	mov	r8,0
80004fe6:	b2 88       	st.b	r9[0x0],r8
80004fe8:	c2 88       	rjmp	80005038 <twim_master_interrupt_handler+0x118>
		} else {
			// put the byte in the Transmit Holding Register
			twim_inst->thr = *twim_tx_data++;
80004fea:	49 68       	lddpc	r8,80005040 <twim_master_interrupt_handler+0x120>
80004fec:	70 0a       	ld.w	r10,r8[0x0]
80004fee:	49 c8       	lddpc	r8,8000505c <twim_master_interrupt_handler+0x13c>
80004ff0:	70 08       	ld.w	r8,r8[0x0]
80004ff2:	11 89       	ld.ub	r9,r8[0x0]
80004ff4:	5c 59       	castu.b	r9
80004ff6:	95 69       	st.w	r10[0x18],r9
80004ff8:	f0 c9 ff ff 	sub	r9,r8,-1
80004ffc:	49 88       	lddpc	r8,8000505c <twim_master_interrupt_handler+0x13c>
80004ffe:	91 09       	st.w	r8[0x0],r9
			// decrease transmitted bytes number
			twim_tx_nb_bytes--;
80005000:	49 68       	lddpc	r8,80005058 <twim_master_interrupt_handler+0x138>
80005002:	70 08       	ld.w	r8,r8[0x0]
80005004:	f0 c9 00 01 	sub	r9,r8,1
80005008:	49 48       	lddpc	r8,80005058 <twim_master_interrupt_handler+0x138>
8000500a:	91 09       	st.w	r8[0x0],r9
			if (twim_tx_nb_bytes == 0) {
8000500c:	49 38       	lddpc	r8,80005058 <twim_master_interrupt_handler+0x138>
8000500e:	70 08       	ld.w	r8,r8[0x0]
80005010:	58 08       	cp.w	r8,0
80005012:	c1 31       	brne	80005038 <twim_master_interrupt_handler+0x118>
				// Check for next transfer
				if(twim_next) {
80005014:	48 e8       	lddpc	r8,8000504c <twim_master_interrupt_handler+0x12c>
80005016:	11 88       	ld.ub	r8,r8[0x0]
80005018:	5c 58       	castu.b	r8
8000501a:	c0 f0       	breq	80005038 <twim_master_interrupt_handler+0x118>
					twim_next = false;
8000501c:	48 c9       	lddpc	r9,8000504c <twim_master_interrupt_handler+0x12c>
8000501e:	30 08       	mov	r8,0
80005020:	b2 88       	st.b	r9[0x0],r8
					twim_tx_nb_bytes = twim_package->length;
80005022:	49 08       	lddpc	r8,80005060 <twim_master_interrupt_handler+0x140>
80005024:	70 08       	ld.w	r8,r8[0x0]
80005026:	70 39       	ld.w	r9,r8[0xc]
80005028:	48 c8       	lddpc	r8,80005058 <twim_master_interrupt_handler+0x138>
8000502a:	91 09       	st.w	r8[0x0],r9
					twim_tx_data = twim_package->buffer;
8000502c:	48 d8       	lddpc	r8,80005060 <twim_master_interrupt_handler+0x140>
8000502e:	70 08       	ld.w	r8,r8[0x0]
80005030:	70 28       	ld.w	r8,r8[0x8]
80005032:	10 99       	mov	r9,r8
80005034:	48 a8       	lddpc	r8,8000505c <twim_master_interrupt_handler+0x13c>
80005036:	91 09       	st.w	r8[0x0],r9
				}
			}
		}
	}
	return;
}
80005038:	2f fd       	sub	sp,-4
8000503a:	e3 cd 40 80 	ldm	sp++,r7,lr
8000503e:	d6 03       	rete
80005040:	00 00       	add	r0,r0
80005042:	00 38       	cp.w	r8,r0
80005044:	00 00       	add	r0,r0
80005046:	00 50       	eor	r0,r0
80005048:	00 00       	add	r0,r0
8000504a:	00 44       	or	r4,r0
8000504c:	00 00       	add	r0,r0
8000504e:	00 58       	eor	r8,r0
80005050:	00 00       	add	r0,r0
80005052:	00 40       	or	r0,r0
80005054:	00 00       	add	r0,r0
80005056:	00 4c       	or	r12,r0
80005058:	00 00       	add	r0,r0
8000505a:	00 48       	or	r8,r0
8000505c:	00 00       	add	r0,r0
8000505e:	00 3c       	cp.w	r12,r0
80005060:	00 00       	add	r0,r0
80005062:	00 54       	eor	r4,r0

80005064 <twim_set_speed>:
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 */
status_code_t twim_set_speed (volatile avr32_twim_t *twim, uint32_t speed,
		uint32_t pba_hz)
{
80005064:	eb cd 40 80 	pushm	r7,lr
80005068:	1a 97       	mov	r7,sp
8000506a:	20 5d       	sub	sp,20
8000506c:	ef 4c ff f4 	st.w	r7[-12],r12
80005070:	ef 4b ff f0 	st.w	r7[-16],r11
80005074:	ef 4a ff ec 	st.w	r7[-20],r10
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
80005078:	30 08       	mov	r8,0
8000507a:	ef 68 ff ff 	st.b	r7[-1],r8
	f_prescaled = (pba_hz / speed / 2);
8000507e:	ee f8 ff ec 	ld.w	r8,r7[-20]
80005082:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005086:	f0 09 0d 08 	divu	r8,r8,r9
8000508a:	a1 98       	lsr	r8,0x1
8000508c:	ef 48 ff f8 	st.w	r7[-8],r8
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
80005090:	c0 b8       	rjmp	800050a6 <twim_set_speed+0x42>
		// increase clock divider
		cwgr_exp++;
80005092:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80005096:	2f f8       	sub	r8,-1
80005098:	ef 68 ff ff 	st.b	r7[-1],r8
		// divide f_prescaled value
		f_prescaled /= 2;
8000509c:	ee f8 ff f8 	ld.w	r8,r7[-8]
800050a0:	a1 98       	lsr	r8,0x1
800050a2:	ef 48 ff f8 	st.w	r7[-8],r8
{
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
800050a6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800050aa:	e0 48 00 ff 	cp.w	r8,255
800050ae:	e0 88 00 09 	brls	800050c0 <twim_set_speed+0x5c>
800050b2:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800050b6:	30 78       	mov	r8,7
800050b8:	f0 09 18 00 	cp.b	r9,r8
800050bc:	fe 98 ff eb 	brls	80005092 <twim_set_speed+0x2e>
		// increase clock divider
		cwgr_exp++;
		// divide f_prescaled value
		f_prescaled /= 2;
	}
	if (cwgr_exp > 0x7) {
800050c0:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800050c4:	30 78       	mov	r8,7
800050c6:	f0 09 18 00 	cp.b	r9,r8
800050ca:	e0 88 00 04 	brls	800050d2 <twim_set_speed+0x6e>
		return ERR_INVALID_ARG;
800050ce:	3f 88       	mov	r8,-8
800050d0:	c1 a8       	rjmp	80005104 <twim_set_speed+0xa0>
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
800050d2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800050d6:	f0 09 16 01 	lsr	r9,r8,0x1
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
800050da:	ee f8 ff f8 	ld.w	r8,r7[-8]
800050de:	a1 98       	lsr	r8,0x1
800050e0:	ee fa ff f8 	ld.w	r10,r7[-8]
800050e4:	f4 08 01 08 	sub	r8,r10,r8
800050e8:	a9 68       	lsl	r8,0x8
			| (cwgr_exp << AVR32_TWIM_CWGR_EXP_OFFSET)
800050ea:	10 49       	or	r9,r8
800050ec:	ef 38 ff ff 	ld.ub	r8,r7[-1]
800050f0:	bd 68       	lsl	r8,0x1c
			| (0     << AVR32_TWIM_CWGR_DATA_OFFSET)
			| (f_prescaled << AVR32_TWIM_CWGR_STASTO_OFFSET);
800050f2:	10 49       	or	r9,r8
800050f4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800050f8:	b1 68       	lsl	r8,0x10
	}
	if (cwgr_exp > 0x7) {
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
800050fa:	10 49       	or	r9,r8
800050fc:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005100:	91 19       	st.w	r8[0x4],r9
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
			| (cwgr_exp << AVR32_TWIM_CWGR_EXP_OFFSET)
			| (0     << AVR32_TWIM_CWGR_DATA_OFFSET)
			| (f_prescaled << AVR32_TWIM_CWGR_STASTO_OFFSET);
	return STATUS_OK;
80005102:	30 08       	mov	r8,0
}
80005104:	10 9c       	mov	r12,r8
80005106:	2f bd       	sub	sp,-20
80005108:	e3 cd 80 80 	ldm	sp++,r7,pc

8000510c <twim_master_init>:
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 * \retval ERR_IO_ERROR     NACK is received or Bus Arbitration lost
 */
status_code_t twim_master_init (volatile avr32_twim_t *twim,
		const twim_options_t *opt)
{
8000510c:	eb cd 40 80 	pushm	r7,lr
80005110:	1a 97       	mov	r7,sp
80005112:	20 4d       	sub	sp,16
80005114:	ef 4c ff f4 	st.w	r7[-12],r12
80005118:	ef 4b ff f0 	st.w	r7[-16],r11
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
8000511c:	e1 b8 00 00 	mfsr	r8,0x0
80005120:	10 9c       	mov	r12,r8
80005122:	f0 1f 00 37 	mcall	800051fc <twim_master_init+0xf0>
80005126:	18 98       	mov	r8,r12
80005128:	ef 68 ff fb 	st.b	r7[-5],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
8000512c:	4b 58       	lddpc	r8,80005200 <twim_master_init+0xf4>
8000512e:	30 09       	mov	r9,0
80005130:	91 09       	st.w	r8[0x0],r9
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
80005132:	ef 39 ff fb 	ld.ub	r9,r7[-5]
80005136:	30 08       	mov	r8,0
80005138:	f0 09 18 00 	cp.b	r9,r8
8000513c:	c0 20       	breq	80005140 <twim_master_init+0x34>
		cpu_irq_disable ();
8000513e:	d3 03       	ssrf	0x10
	}
	twim->idr = ~0UL;
80005140:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005144:	3f f9       	mov	r9,-1
80005146:	91 99       	st.w	r8[0x24],r9
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80005148:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000514c:	30 19       	mov	r9,1
8000514e:	91 09       	st.w	r8[0x0],r9
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80005150:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005154:	e0 69 00 80 	mov	r9,128
80005158:	91 09       	st.w	r8[0x0],r9
	if (global_interrupt_enabled) {
8000515a:	ef 39 ff fb 	ld.ub	r9,r7[-5]
8000515e:	30 08       	mov	r8,0
80005160:	f0 09 18 00 	cp.b	r9,r8
80005164:	c0 20       	breq	80005168 <twim_master_init+0x5c>
		cpu_irq_enable ();
80005166:	d5 03       	csrf	0x10
	}
	// Clear SR
	twim->scr = ~0UL;
80005168:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000516c:	3f f9       	mov	r9,-1
8000516e:	91 b9       	st.w	r8[0x2c],r9

	// register Register twim_master_interrupt_handler interrupt on level CONF_TWIM_IRQ_LEVEL
	irqflags_t flags = cpu_irq_save();
80005170:	f0 1f 00 25 	mcall	80005204 <twim_master_init+0xf8>
80005174:	18 98       	mov	r8,r12
80005176:	ef 48 ff fc 	st.w	r7[-4],r8
	irq_register_handler(twim_master_interrupt_handler,
8000517a:	30 1a       	mov	r10,1
8000517c:	e0 6b 01 40 	mov	r11,320
80005180:	4a 2c       	lddpc	r12,80005208 <twim_master_init+0xfc>
80005182:	f0 1f 00 23 	mcall	8000520c <twim_master_init+0x100>
			CONF_TWIM_IRQ_LINE, CONF_TWIM_IRQ_LEVEL);
	cpu_irq_restore(flags);
80005186:	ee fc ff fc 	ld.w	r12,r7[-4]
8000518a:	f0 1f 00 22 	mcall	80005210 <twim_master_init+0x104>

	if (opt->smbus) {
8000518e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005192:	f1 38 00 0c 	ld.ub	r8,r8[12]
80005196:	58 08       	cp.w	r8,0
80005198:	c0 90       	breq	800051aa <twim_master_init+0x9e>
		// Enable SMBUS Transfer
		twim->cr = AVR32_TWIM_CR_SMEN_MASK;
8000519a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000519e:	31 09       	mov	r9,16
800051a0:	91 09       	st.w	r8[0x0],r9
		twim->smbtr = (uint32_t) -1;
800051a2:	ee f8 ff f4 	ld.w	r8,r7[-12]
800051a6:	3f f9       	mov	r9,-1
800051a8:	91 29       	st.w	r8[0x8],r9
	}
	// Select the speed
	if (twim_set_speed (twim, opt->speed, opt->pba_hz) ==
800051aa:	ee f8 ff f0 	ld.w	r8,r7[-16]
800051ae:	70 09       	ld.w	r9,r8[0x0]
800051b0:	ee f8 ff f0 	ld.w	r8,r7[-16]
800051b4:	70 18       	ld.w	r8,r8[0x4]
800051b6:	12 9a       	mov	r10,r9
800051b8:	10 9b       	mov	r11,r8
800051ba:	ee fc ff f4 	ld.w	r12,r7[-12]
800051be:	f0 1f 00 16 	mcall	80005214 <twim_master_init+0x108>
800051c2:	18 98       	mov	r8,r12
800051c4:	5b 88       	cp.w	r8,-8
800051c6:	c0 31       	brne	800051cc <twim_master_init+0xc0>
			ERR_INVALID_ARG) {
		return ERR_INVALID_ARG;
800051c8:	3f 88       	mov	r8,-8
800051ca:	c1 48       	rjmp	800051f2 <twim_master_init+0xe6>
	}
	// Probe the component
	twim_probe (twim, opt->chip);
800051cc:	ee f8 ff f0 	ld.w	r8,r7[-16]
800051d0:	70 28       	ld.w	r8,r8[0x8]
800051d2:	10 9b       	mov	r11,r8
800051d4:	ee fc ff f4 	ld.w	r12,r7[-12]
800051d8:	f0 1f 00 10 	mcall	80005218 <twim_master_init+0x10c>
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800051dc:	48 98       	lddpc	r8,80005200 <twim_master_init+0xf4>
800051de:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800051e0:	5b c8       	cp.w	r8,-4
800051e2:	c0 50       	breq	800051ec <twim_master_init+0xe0>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800051e4:	48 78       	lddpc	r8,80005200 <twim_master_init+0xf4>
800051e6:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800051e8:	5b e8       	cp.w	r8,-2
800051ea:	c0 31       	brne	800051f0 <twim_master_init+0xe4>
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
800051ec:	3f f8       	mov	r8,-1
800051ee:	c0 28       	rjmp	800051f2 <twim_master_init+0xe6>
	}
	return STATUS_OK;
800051f0:	30 08       	mov	r8,0
}
800051f2:	10 9c       	mov	r12,r8
800051f4:	2f cd       	sub	sp,-16
800051f6:	e3 cd 80 80 	ldm	sp++,r7,pc
800051fa:	00 00       	add	r0,r0
800051fc:	80 00       	ld.sh	r0,r0[0x0]
800051fe:	4e d6       	lddpc	r6,800053b0 <twim_read_packet+0x118>
80005200:	00 00       	add	r0,r0
80005202:	00 44       	or	r4,r0
80005204:	80 00       	ld.sh	r0,r0[0x0]
80005206:	4e b8       	lddpc	r8,800053b0 <twim_read_packet+0x118>
80005208:	80 00       	ld.sh	r0,r0[0x0]
8000520a:	4f 20       	lddpc	r0,800053d0 <twim_read_packet+0x138>
8000520c:	80 00       	ld.sh	r0,r0[0x0]
8000520e:	56 6c       	stdsp	sp[0x198],r12
80005210:	80 00       	ld.sh	r0,r0[0x0]
80005212:	4e f8       	lddpc	r8,800053cc <twim_read_packet+0x134>
80005214:	80 00       	ld.sh	r0,r0[0x0]
80005216:	50 64       	stdsp	sp[0x18],r4
80005218:	80 00       	ld.sh	r0,r0[0x0]
8000521a:	52 60       	stdsp	sp[0x98],r0

8000521c <twim_disable_interrupt>:
 * \brief Disable the TWI interrupts and clear its status register
 *
 * \param twim         Base address of the TWIM (i.e. &AVR32_TWI).
 */
void twim_disable_interrupt (volatile avr32_twim_t *twim)
{
8000521c:	eb cd 40 80 	pushm	r7,lr
80005220:	1a 97       	mov	r7,sp
80005222:	20 2d       	sub	sp,8
80005224:	ef 4c ff f8 	st.w	r7[-8],r12
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80005228:	e1 b8 00 00 	mfsr	r8,0x0
8000522c:	10 9c       	mov	r12,r8
8000522e:	f0 1f 00 0c 	mcall	8000525c <twim_disable_interrupt+0x40>
80005232:	18 98       	mov	r8,r12
80005234:	ef 68 ff ff 	st.b	r7[-1],r8
	if (global_interrupt_enabled) {
80005238:	ef 39 ff ff 	ld.ub	r9,r7[-1]
8000523c:	30 08       	mov	r8,0
8000523e:	f0 09 18 00 	cp.b	r9,r8
80005242:	c0 20       	breq	80005246 <twim_disable_interrupt+0x2a>
		cpu_irq_disable ();
80005244:	d3 03       	ssrf	0x10
	}
	// Clear the interrupt flags
	twim->idr = ~0UL;
80005246:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000524a:	3f f9       	mov	r9,-1
8000524c:	91 99       	st.w	r8[0x24],r9
	// Clear the status flags
	twim->scr = ~0UL;
8000524e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005252:	3f f9       	mov	r9,-1
80005254:	91 b9       	st.w	r8[0x2c],r9
}
80005256:	2f ed       	sub	sp,-8
80005258:	e3 cd 80 80 	ldm	sp++,r7,pc
8000525c:	80 00       	ld.sh	r0,r0[0x0]
8000525e:	4e d6       	lddpc	r6,80005410 <twim_read_packet+0x178>

80005260 <twim_probe>:
 * \param chip_addr       Address of the chip which is searched for
 * \retval STATUS_OK      Slave Found
 * \retval ERR_IO_ERROR   ANAK received or Bus Arbitration lost
 */
status_code_t twim_probe (volatile avr32_twim_t *twim, uint32_t chip_addr)
{
80005260:	eb cd 40 80 	pushm	r7,lr
80005264:	1a 97       	mov	r7,sp
80005266:	20 3d       	sub	sp,12
80005268:	ef 4c ff f8 	st.w	r7[-8],r12
8000526c:	ef 4b ff f4 	st.w	r7[-12],r11
	uint8_t data[1] = { 0 };
80005270:	30 08       	mov	r8,0
80005272:	ef 68 ff fc 	st.b	r7[-4],r8
	return (twim_write (twim,data,0,chip_addr,0));
80005276:	ee cb 00 04 	sub	r11,r7,4
8000527a:	30 08       	mov	r8,0
8000527c:	ee f9 ff f4 	ld.w	r9,r7[-12]
80005280:	30 0a       	mov	r10,0
80005282:	ee fc ff f8 	ld.w	r12,r7[-8]
80005286:	f0 1f 00 04 	mcall	80005294 <twim_probe+0x34>
8000528a:	18 98       	mov	r8,r12
}
8000528c:	10 9c       	mov	r12,r8
8000528e:	2f dd       	sub	sp,-12
80005290:	e3 cd 80 80 	ldm	sp++,r7,pc
80005294:	80 00       	ld.sh	r0,r0[0x0]
80005296:	54 14       	stdsp	sp[0x104],r4

80005298 <twim_read_packet>:
 * \retval STATUS_OK      If all bytes were read successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_read_packet (volatile avr32_twim_t *twim,
		const twim_package_t *package)
{
80005298:	eb cd 40 80 	pushm	r7,lr
8000529c:	1a 97       	mov	r7,sp
8000529e:	20 2d       	sub	sp,8
800052a0:	ef 4c ff fc 	st.w	r7[-4],r12
800052a4:	ef 4b ff f8 	st.w	r7[-8],r11
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
800052a8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800052ac:	30 29       	mov	r9,2
800052ae:	91 09       	st.w	r8[0x0],r9
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
800052b0:	4c f8       	lddpc	r8,800053ec <twim_read_packet+0x154>
800052b2:	ee f9 ff fc 	ld.w	r9,r7[-4]
800052b6:	91 09       	st.w	r8[0x0],r9
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
800052b8:	4c d8       	lddpc	r8,800053ec <twim_read_packet+0x154>
800052ba:	70 08       	ld.w	r8,r8[0x0]
800052bc:	10 9c       	mov	r12,r8
800052be:	f0 1f 00 4d 	mcall	800053f0 <twim_read_packet+0x158>
	// get a pointer to applicative data
	twim_rx_data = package->buffer;
800052c2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800052c6:	70 28       	ld.w	r8,r8[0x8]
800052c8:	10 99       	mov	r9,r8
800052ca:	4c b8       	lddpc	r8,800053f4 <twim_read_packet+0x15c>
800052cc:	91 09       	st.w	r8[0x0],r9
	// get a copy of nb bytes to read
	twim_rx_nb_bytes = package->length;
800052ce:	ee f8 ff f8 	ld.w	r8,r7[-8]
800052d2:	70 39       	ld.w	r9,r8[0xc]
800052d4:	4c 98       	lddpc	r8,800053f8 <twim_read_packet+0x160>
800052d6:	91 09       	st.w	r8[0x0],r9
	// Set next write transfer to false
	twim_next = false;
800052d8:	4c 99       	lddpc	r9,800053fc <twim_read_packet+0x164>
800052da:	30 08       	mov	r8,0
800052dc:	b2 88       	st.b	r9[0x0],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
800052de:	4c 98       	lddpc	r8,80005400 <twim_read_packet+0x168>
800052e0:	30 09       	mov	r9,0
800052e2:	91 09       	st.w	r8[0x0],r9
	//check if internal address access is performed
	if (package->addr_length) {
800052e4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800052e8:	11 f8       	ld.ub	r8,r8[0x7]
800052ea:	58 08       	cp.w	r8,0
800052ec:	c3 f0       	breq	8000536a <twim_read_packet+0xd2>
		// Reset the TWIM module to clear the THR register
		twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
800052ee:	4c 08       	lddpc	r8,800053ec <twim_read_packet+0x154>
800052f0:	70 08       	ld.w	r8,r8[0x0]
800052f2:	30 19       	mov	r9,1
800052f4:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_SWRST_MASK;
800052f6:	4b e8       	lddpc	r8,800053ec <twim_read_packet+0x154>
800052f8:	70 08       	ld.w	r8,r8[0x0]
800052fa:	e0 69 00 80 	mov	r9,128
800052fe:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_MDIS_MASK;
80005300:	4b b8       	lddpc	r8,800053ec <twim_read_packet+0x154>
80005302:	70 08       	ld.w	r8,r8[0x0]
80005304:	30 29       	mov	r9,2
80005306:	91 09       	st.w	r8[0x0],r9
		// selection of first valid byte of the address
		twim_tx_data = package->addr;
80005308:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000530c:	2f c8       	sub	r8,-4
8000530e:	10 99       	mov	r9,r8
80005310:	4b d8       	lddpc	r8,80005404 <twim_read_packet+0x16c>
80005312:	91 09       	st.w	r8[0x0],r9
		// set the number of bytes to transmit
		twim_tx_nb_bytes = package->addr_length;
80005314:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005318:	11 f8       	ld.ub	r8,r8[0x7]
8000531a:	10 99       	mov	r9,r8
8000531c:	4b b8       	lddpc	r8,80005408 <twim_read_packet+0x170>
8000531e:	91 09       	st.w	r8[0x0],r9
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
80005320:	4b b8       	lddpc	r8,8000540c <twim_read_packet+0x174>
80005322:	e0 69 07 03 	mov	r9,1795
80005326:	91 09       	st.w	r8[0x0],r9
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80005328:	4b 18       	lddpc	r8,800053ec <twim_read_packet+0x154>
8000532a:	70 08       	ld.w	r8,r8[0x0]
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
8000532c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005330:	72 09       	ld.w	r9,r9[0x0]
		twim_tx_nb_bytes = package->addr_length;
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80005332:	f2 0a 15 01 	lsl	r10,r9,0x1
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
80005336:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000533a:	13 f9       	ld.ub	r9,r9[0x7]
8000533c:	b1 69       	lsl	r9,0x10
				| (AVR32_TWIM_CMDR_VALID_MASK)
8000533e:	f5 e9 10 09 	or	r9,r10,r9
		twim_tx_nb_bytes = package->addr_length;
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80005342:	e8 19 a0 00 	orl	r9,0xa000
80005346:	91 39       	st.w	r8[0xc],r9
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
80005348:	4a 98       	lddpc	r8,800053ec <twim_read_packet+0x154>
8000534a:	70 08       	ld.w	r8,r8[0x0]
8000534c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005350:	72 09       	ld.w	r9,r9[0x0]
80005352:	f2 0a 15 01 	lsl	r10,r9,0x1
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
80005356:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000535a:	72 39       	ld.w	r9,r9[0xc]
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
8000535c:	b1 69       	lsl	r9,0x10
				| (AVR32_TWIM_CMDR_VALID_MASK)
8000535e:	f5 e9 10 09 	or	r9,r10,r9
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
80005362:	e8 19 e0 01 	orl	r9,0xe001
80005366:	91 49       	st.w	r8[0x10],r9
80005368:	c1 88       	rjmp	80005398 <twim_read_packet+0x100>
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	} else {
		twim_tx_nb_bytes = 0;
8000536a:	4a 88       	lddpc	r8,80005408 <twim_read_packet+0x170>
8000536c:	30 09       	mov	r9,0
8000536e:	91 09       	st.w	r8[0x0],r9
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
80005370:	4a 78       	lddpc	r8,8000540c <twim_read_packet+0x174>
80005372:	e0 69 07 01 	mov	r9,1793
80005376:	91 09       	st.w	r8[0x0],r9
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80005378:	49 d8       	lddpc	r8,800053ec <twim_read_packet+0x154>
8000537a:	70 08       	ld.w	r8,r8[0x0]
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
8000537c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005380:	72 09       	ld.w	r9,r9[0x0]
	} else {
		twim_tx_nb_bytes = 0;
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80005382:	f2 0a 15 01 	lsl	r10,r9,0x1
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
80005386:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000538a:	72 39       	ld.w	r9,r9[0xc]
		twim_tx_nb_bytes = 0;
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
8000538c:	b1 69       	lsl	r9,0x10
				| (AVR32_TWIM_CMDR_VALID_MASK)
8000538e:	f5 e9 10 09 	or	r9,r10,r9
	} else {
		twim_tx_nb_bytes = 0;
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80005392:	e8 19 e0 01 	orl	r9,0xe001
80005396:	91 39       	st.w	r8[0xc],r9
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	}
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
80005398:	49 58       	lddpc	r8,800053ec <twim_read_packet+0x154>
8000539a:	70 08       	ld.w	r8,r8[0x0]
8000539c:	49 c9       	lddpc	r9,8000540c <twim_read_packet+0x174>
8000539e:	72 09       	ld.w	r9,r9[0x0]
800053a0:	91 89       	st.w	r8[0x20],r9
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
800053a2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800053a6:	30 19       	mov	r9,1
800053a8:	91 09       	st.w	r8[0x0],r9
	// Enable all interrupts
	cpu_irq_enable ();
800053aa:	d5 03       	csrf	0x10
	// get data
	while (!(transfer_status) && !(twim_status ())) {
800053ac:	c0 38       	rjmp	800053b2 <twim_read_packet+0x11a>
		cpu_relax();
800053ae:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// get data
	while (!(transfer_status) && !(twim_status ())) {
800053b2:	49 48       	lddpc	r8,80005400 <twim_read_packet+0x168>
800053b4:	70 08       	ld.w	r8,r8[0x0]
800053b6:	58 08       	cp.w	r8,0
800053b8:	c0 61       	brne	800053c4 <twim_read_packet+0x12c>
800053ba:	f0 1f 00 16 	mcall	80005410 <twim_read_packet+0x178>
800053be:	18 98       	mov	r8,r12
800053c0:	58 08       	cp.w	r8,0
800053c2:	cf 60       	breq	800053ae <twim_read_packet+0x116>
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
800053c4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800053c8:	30 29       	mov	r9,2
800053ca:	91 09       	st.w	r8[0x0],r9
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800053cc:	48 d8       	lddpc	r8,80005400 <twim_read_packet+0x168>
800053ce:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
800053d0:	5b c8       	cp.w	r8,-4
800053d2:	c0 50       	breq	800053dc <twim_read_packet+0x144>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800053d4:	48 b8       	lddpc	r8,80005400 <twim_read_packet+0x168>
800053d6:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
800053d8:	5b e8       	cp.w	r8,-2
800053da:	c0 31       	brne	800053e0 <twim_read_packet+0x148>
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
800053dc:	3f f8       	mov	r8,-1
800053de:	c0 28       	rjmp	800053e2 <twim_read_packet+0x14a>
	}
	return STATUS_OK;
800053e0:	30 08       	mov	r8,0
}
800053e2:	10 9c       	mov	r12,r8
800053e4:	2f ed       	sub	sp,-8
800053e6:	e3 cd 80 80 	ldm	sp++,r7,pc
800053ea:	00 00       	add	r0,r0
800053ec:	00 00       	add	r0,r0
800053ee:	00 38       	cp.w	r8,r0
800053f0:	80 00       	ld.sh	r0,r0[0x0]
800053f2:	52 1c       	stdsp	sp[0x84],r12
800053f4:	00 00       	add	r0,r0
800053f6:	00 40       	or	r0,r0
800053f8:	00 00       	add	r0,r0
800053fa:	00 4c       	or	r12,r0
800053fc:	00 00       	add	r0,r0
800053fe:	00 58       	eor	r8,r0
80005400:	00 00       	add	r0,r0
80005402:	00 44       	or	r4,r0
80005404:	00 00       	add	r0,r0
80005406:	00 3c       	cp.w	r12,r0
80005408:	00 00       	add	r0,r0
8000540a:	00 48       	or	r8,r0
8000540c:	00 00       	add	r0,r0
8000540e:	00 50       	eor	r0,r0
80005410:	80 00       	ld.sh	r0,r0[0x0]
80005412:	55 18       	stdsp	sp[0x144],r8

80005414 <twim_write>:
 * \retval STATUS_OK      If all bytes were send successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_write (volatile avr32_twim_t *twim, uint8_t const *buffer,
		uint32_t nbytes, uint32_t saddr, bool tenbit)
{
80005414:	eb cd 40 80 	pushm	r7,lr
80005418:	1a 97       	mov	r7,sp
8000541a:	20 5d       	sub	sp,20
8000541c:	ef 4c ff fc 	st.w	r7[-4],r12
80005420:	ef 4b ff f8 	st.w	r7[-8],r11
80005424:	ef 4a ff f4 	st.w	r7[-12],r10
80005428:	ef 49 ff f0 	st.w	r7[-16],r9
8000542c:	ef 68 ff ec 	st.b	r7[-20],r8
	// Reset the TWIM module to clear the THR register
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80005430:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005434:	30 19       	mov	r9,1
80005436:	91 09       	st.w	r8[0x0],r9
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80005438:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000543c:	e0 69 00 80 	mov	r9,128
80005440:	91 09       	st.w	r8[0x0],r9
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80005442:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005446:	30 29       	mov	r9,2
80005448:	91 09       	st.w	r8[0x0],r9
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
8000544a:	4a c8       	lddpc	r8,800054f8 <twim_write+0xe4>
8000544c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005450:	91 09       	st.w	r8[0x0],r9
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
80005452:	4a a8       	lddpc	r8,800054f8 <twim_write+0xe4>
80005454:	70 08       	ld.w	r8,r8[0x0]
80005456:	10 9c       	mov	r12,r8
80005458:	f0 1f 00 29 	mcall	800054fc <twim_write+0xe8>
	// get a pointer to applicative data
	twim_tx_data = buffer;
8000545c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005460:	4a 88       	lddpc	r8,80005500 <twim_write+0xec>
80005462:	91 09       	st.w	r8[0x0],r9
	// set the number of bytes to transmit
	twim_tx_nb_bytes = nbytes;
80005464:	4a 88       	lddpc	r8,80005504 <twim_write+0xf0>
80005466:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000546a:	91 09       	st.w	r8[0x0],r9
	// Set next transfer to false
	twim_next = false;
8000546c:	4a 79       	lddpc	r9,80005508 <twim_write+0xf4>
8000546e:	30 08       	mov	r8,0
80005470:	b2 88       	st.b	r9[0x0],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80005472:	4a 78       	lddpc	r8,8000550c <twim_write+0xf8>
80005474:	30 09       	mov	r9,0
80005476:	91 09       	st.w	r8[0x0],r9
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
80005478:	4a 08       	lddpc	r8,800054f8 <twim_write+0xe4>
8000547a:	70 08       	ld.w	r8,r8[0x0]
8000547c:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005480:	f2 0a 15 01 	lsl	r10,r9,0x1
			| (nbytes << AVR32_TWIM_CMDR_NBYTES_OFFSET)
80005484:	ee f9 ff f4 	ld.w	r9,r7[-12]
80005488:	b1 69       	lsl	r9,0x10
			| (AVR32_TWIM_CMDR_VALID_MASK)
8000548a:	12 4a       	or	r10,r9
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
8000548c:	ef 39 ff ec 	ld.ub	r9,r7[-20]
80005490:	ab 79       	lsl	r9,0xb
	// Set next transfer to false
	twim_next = false;
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
80005492:	f5 e9 10 09 	or	r9,r10,r9
80005496:	e8 19 e0 00 	orl	r9,0xe000
8000549a:	91 39       	st.w	r8[0xc],r9
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
			| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
	// mask NACK and TXRDY interrupts
	twim_it_mask = AVR32_TWIM_IER_NAK_MASK | AVR32_TWIM_IER_TXRDY_MASK;
8000549c:	49 d8       	lddpc	r8,80005510 <twim_write+0xfc>
8000549e:	e0 69 03 02 	mov	r9,770
800054a2:	91 09       	st.w	r8[0x0],r9
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
800054a4:	49 58       	lddpc	r8,800054f8 <twim_write+0xe4>
800054a6:	70 08       	ld.w	r8,r8[0x0]
800054a8:	49 a9       	lddpc	r9,80005510 <twim_write+0xfc>
800054aa:	72 09       	ld.w	r9,r9[0x0]
800054ac:	91 89       	st.w	r8[0x20],r9
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
800054ae:	49 38       	lddpc	r8,800054f8 <twim_write+0xe4>
800054b0:	70 08       	ld.w	r8,r8[0x0]
800054b2:	30 19       	mov	r9,1
800054b4:	91 09       	st.w	r8[0x0],r9
	// Enable all interrupts
	cpu_irq_enable ();
800054b6:	d5 03       	csrf	0x10
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800054b8:	c0 38       	rjmp	800054be <twim_write+0xaa>
		cpu_relax();
800054ba:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800054be:	49 48       	lddpc	r8,8000550c <twim_write+0xf8>
800054c0:	70 08       	ld.w	r8,r8[0x0]
800054c2:	58 08       	cp.w	r8,0
800054c4:	c0 61       	brne	800054d0 <twim_write+0xbc>
800054c6:	f0 1f 00 14 	mcall	80005514 <twim_write+0x100>
800054ca:	18 98       	mov	r8,r12
800054cc:	58 08       	cp.w	r8,0
800054ce:	cf 60       	breq	800054ba <twim_write+0xa6>
		cpu_relax();
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
800054d0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800054d4:	30 29       	mov	r9,2
800054d6:	91 09       	st.w	r8[0x0],r9
#endif
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800054d8:	48 d8       	lddpc	r8,8000550c <twim_write+0xf8>
800054da:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
800054dc:	5b c8       	cp.w	r8,-4
800054de:	c0 50       	breq	800054e8 <twim_write+0xd4>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800054e0:	48 b8       	lddpc	r8,8000550c <twim_write+0xf8>
800054e2:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
800054e4:	5b e8       	cp.w	r8,-2
800054e6:	c0 31       	brne	800054ec <twim_write+0xd8>
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
800054e8:	3f f8       	mov	r8,-1
800054ea:	c0 28       	rjmp	800054ee <twim_write+0xda>
	}
	return STATUS_OK;
800054ec:	30 08       	mov	r8,0
}
800054ee:	10 9c       	mov	r12,r8
800054f0:	2f bd       	sub	sp,-20
800054f2:	e3 cd 80 80 	ldm	sp++,r7,pc
800054f6:	00 00       	add	r0,r0
800054f8:	00 00       	add	r0,r0
800054fa:	00 38       	cp.w	r8,r0
800054fc:	80 00       	ld.sh	r0,r0[0x0]
800054fe:	52 1c       	stdsp	sp[0x84],r12
80005500:	00 00       	add	r0,r0
80005502:	00 3c       	cp.w	r12,r0
80005504:	00 00       	add	r0,r0
80005506:	00 48       	or	r8,r0
80005508:	00 00       	add	r0,r0
8000550a:	00 58       	eor	r8,r0
8000550c:	00 00       	add	r0,r0
8000550e:	00 44       	or	r4,r0
80005510:	00 00       	add	r0,r0
80005512:	00 50       	eor	r0,r0
80005514:	80 00       	ld.sh	r0,r0[0x0]
80005516:	55 18       	stdsp	sp[0x144],r8

80005518 <twim_status>:

/**
 * \brief Information about the current status of the TWI Bus
 */
uint8_t twim_status ( void )
{
80005518:	eb cd 40 80 	pushm	r7,lr
8000551c:	1a 97       	mov	r7,sp
8000551e:	20 1d       	sub	sp,4
	uint32_t status = twim_inst->sr;
80005520:	48 98       	lddpc	r8,80005544 <twim_status+0x2c>
80005522:	70 08       	ld.w	r8,r8[0x0]
80005524:	70 78       	ld.w	r8,r8[0x1c]
80005526:	ef 48 ff fc 	st.w	r7[-4],r8
	if ((status & AVR32_TWIM_SR_IDLE_MASK)
8000552a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000552e:	e2 18 00 10 	andl	r8,0x10,COH
80005532:	c0 30       	breq	80005538 <twim_status+0x20>
#if AVR32_TWIM_H_VERSION > 101 ||(status&AVR32_TWIM_SR_BUSFREE_MASK)
#endif
		) {
		return 1;
80005534:	30 18       	mov	r8,1
80005536:	c0 28       	rjmp	8000553a <twim_status+0x22>
	} else {
		return 0;
80005538:	30 08       	mov	r8,0
	}
}
8000553a:	10 9c       	mov	r12,r8
8000553c:	2f fd       	sub	sp,-4
8000553e:	e3 cd 80 80 	ldm	sp++,r7,pc
80005542:	00 00       	add	r0,r0
80005544:	00 00       	add	r0,r0
80005546:	00 38       	cp.w	r8,r0

80005548 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80005548:	eb cd 40 80 	pushm	r7,lr
8000554c:	1a 97       	mov	r7,sp
	// Catch unregistered interrupts.
	while (true);
8000554e:	c0 08       	rjmp	8000554e <_unhandled_interrupt+0x6>

80005550 <_get_interrupt_handler>:
 *
 * \return Interrupt handler to execute.
 */
__int_handler _get_interrupt_handler(uint32_t int_level);
__int_handler _get_interrupt_handler(uint32_t int_level)
{
80005550:	eb cd 40 80 	pushm	r7,lr
80005554:	1a 97       	mov	r7,sp
80005556:	20 3d       	sub	sp,12
80005558:	ef 4c ff f4 	st.w	r7[-12],r12
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
8000555c:	fe 78 10 00 	mov	r8,-61440
80005560:	ee f9 ff f4 	ld.w	r9,r7[-12]
80005564:	f2 09 11 03 	rsub	r9,r9,3
80005568:	28 09       	sub	r9,-128
8000556a:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
8000556e:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80005572:	fe 78 10 00 	mov	r8,-61440
80005576:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000557a:	2c 09       	sub	r9,-64
8000557c:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80005580:	ef 48 ff fc 	st.w	r7[-4],r8
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80005584:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005588:	58 08       	cp.w	r8,0
8000558a:	c1 30       	breq	800055b0 <_get_interrupt_handler+0x60>
		? _int_handler_table[int_grp]._int_line_handler_table[32
8000558c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005590:	48 b8       	lddpc	r8,800055bc <_get_interrupt_handler+0x6c>
80005592:	a1 79       	lsl	r9,0x1
80005594:	2f f9       	sub	r9,-1
80005596:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
8000559a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000559e:	f0 08 12 00 	clz	r8,r8
800055a2:	f0 08 11 1f 	rsub	r8,r8,31
			- clz(int_req) - 1]
800055a6:	a3 68       	lsl	r8,0x2
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
		? _int_handler_table[int_grp]._int_line_handler_table[32
800055a8:	f2 08 00 08 	add	r8,r9,r8
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
800055ac:	70 08       	ld.w	r8,r8[0x0]
800055ae:	c0 28       	rjmp	800055b2 <_get_interrupt_handler+0x62>
800055b0:	30 08       	mov	r8,0
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
800055b2:	10 9c       	mov	r12,r8
800055b4:	2f dd       	sub	sp,-12
800055b6:	e3 cd 80 80 	ldm	sp++,r7,pc
800055ba:	00 00       	add	r0,r0
800055bc:	80 00       	ld.sh	r0,r0[0x0]
800055be:	5e 68       	retmi	r8

800055c0 <INTC_init_evba>:
 * \internal
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
800055c0:	eb cd 40 80 	pushm	r7,lr
800055c4:	1a 97       	mov	r7,sp
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
800055c6:	48 38       	lddpc	r8,800055d0 <INTC_init_evba+0x10>
800055c8:	e3 b8 00 01 	mtsr	0x4,r8
}
800055cc:	e3 cd 80 80 	ldm	sp++,r7,pc
800055d0:	80 00       	ld.sh	r0,r0[0x0]
800055d2:	5c 00       	acr	r0

800055d4 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
800055d4:	eb cd 40 80 	pushm	r7,lr
800055d8:	1a 97       	mov	r7,sp
800055da:	20 2d       	sub	sp,8
	uint32_t int_grp, int_req;

	INTC_init_evba();
800055dc:	f0 1f 00 1f 	mcall	80005658 <INTC_init_interrupts+0x84>

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
800055e0:	30 08       	mov	r8,0
800055e2:	ef 48 ff f8 	st.w	r7[-8],r8
800055e6:	c3 18       	rjmp	80005648 <INTC_init_interrupts+0x74>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
800055e8:	30 08       	mov	r8,0
800055ea:	ef 48 ff fc 	st.w	r7[-4],r8
800055ee:	c1 48       	rjmp	80005616 <INTC_init_interrupts+0x42>
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
800055f0:	ee f9 ff f8 	ld.w	r9,r7[-8]
800055f4:	49 a8       	lddpc	r8,8000565c <INTC_init_interrupts+0x88>
800055f6:	a1 79       	lsl	r9,0x1
800055f8:	2f f9       	sub	r9,-1
800055fa:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
800055fe:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005602:	a3 68       	lsl	r8,0x2
80005604:	f2 08 00 08 	add	r8,r9,r8
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80005608:	49 69       	lddpc	r9,80005660 <INTC_init_interrupts+0x8c>
8000560a:	91 09       	st.w	r8[0x0],r9
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
8000560c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005610:	2f f8       	sub	r8,-1
80005612:	ef 48 ff fc 	st.w	r7[-4],r8
	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
80005616:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000561a:	49 18       	lddpc	r8,8000565c <INTC_init_interrupts+0x88>
8000561c:	f0 09 03 39 	ld.w	r9,r8[r9<<0x3]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80005620:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005624:	10 39       	cp.w	r9,r8
80005626:	fe 9b ff e5 	brhi	800055f0 <INTC_init_interrupts+0x1c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
8000562a:	fe 78 10 00 	mov	r8,-61440
8000562e:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005632:	48 db       	lddpc	r11,80005664 <INTC_init_interrupts+0x90>
80005634:	48 da       	lddpc	r10,80005668 <INTC_init_interrupts+0x94>
80005636:	f6 0a 01 0a 	sub	r10,r11,r10
8000563a:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
8000563e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005642:	2f f8       	sub	r8,-1
80005644:	ef 48 ff f8 	st.w	r7[-8],r8
80005648:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000564c:	59 58       	cp.w	r8,21
8000564e:	fe 98 ff cd 	brls	800055e8 <INTC_init_interrupts+0x14>
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
	}
}
80005652:	2f ed       	sub	sp,-8
80005654:	e3 cd 80 80 	ldm	sp++,r7,pc
80005658:	80 00       	ld.sh	r0,r0[0x0]
8000565a:	55 c0       	stdsp	sp[0x170],r0
8000565c:	80 00       	ld.sh	r0,r0[0x0]
8000565e:	5e 68       	retmi	r8
80005660:	80 00       	ld.sh	r0,r0[0x0]
80005662:	55 48       	stdsp	sp[0x150],r8
80005664:	80 00       	ld.sh	r0,r0[0x0]
80005666:	5d 04       	ror	r4
80005668:	80 00       	ld.sh	r0,r0[0x0]
8000566a:	5c 00       	acr	r0

8000566c <INTC_register_interrupt>:
 *          be effective.
 *
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
8000566c:	eb cd 40 80 	pushm	r7,lr
80005670:	1a 97       	mov	r7,sp
80005672:	20 4d       	sub	sp,16
80005674:	ef 4c ff f8 	st.w	r7[-8],r12
80005678:	ef 4b ff f4 	st.w	r7[-12],r11
8000567c:	ef 4a ff f0 	st.w	r7[-16],r10
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80005680:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005684:	a5 98       	lsr	r8,0x5
80005686:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
8000568a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000568e:	4a 78       	lddpc	r8,80005728 <INTC_register_interrupt+0xbc>
80005690:	a1 79       	lsl	r9,0x1
80005692:	2f f9       	sub	r9,-1
80005694:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80005698:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000569c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800056a0:	a3 68       	lsl	r8,0x2
800056a2:	f2 08 00 08 	add	r8,r9,r8
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
800056a6:	ee f9 ff f8 	ld.w	r9,r7[-8]
800056aa:	91 09       	st.w	r8[0x0],r9
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
800056ac:	ee f8 ff f0 	ld.w	r8,r7[-16]
800056b0:	58 08       	cp.w	r8,0
800056b2:	c0 c1       	brne	800056ca <INTC_register_interrupt+0x5e>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800056b4:	fe 78 10 00 	mov	r8,-61440
800056b8:	ee f9 ff fc 	ld.w	r9,r7[-4]
800056bc:	49 cb       	lddpc	r11,8000572c <INTC_register_interrupt+0xc0>
800056be:	49 da       	lddpc	r10,80005730 <INTC_register_interrupt+0xc4>
800056c0:	f6 0a 01 0a 	sub	r10,r11,r10
800056c4:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
800056c8:	c2 d8       	rjmp	80005722 <INTC_register_interrupt+0xb6>
	} else if (int_level == AVR32_INTC_INT1) {
800056ca:	ee f8 ff f0 	ld.w	r8,r7[-16]
800056ce:	58 18       	cp.w	r8,1
800056d0:	c0 d1       	brne	800056ea <INTC_register_interrupt+0x7e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
800056d2:	fe 78 10 00 	mov	r8,-61440
800056d6:	ee f9 ff fc 	ld.w	r9,r7[-4]
800056da:	49 7b       	lddpc	r11,80005734 <INTC_register_interrupt+0xc8>
800056dc:	49 5a       	lddpc	r10,80005730 <INTC_register_interrupt+0xc4>
800056de:	f6 0a 01 0a 	sub	r10,r11,r10
800056e2:	bf aa       	sbr	r10,0x1e
800056e4:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
800056e8:	c1 d8       	rjmp	80005722 <INTC_register_interrupt+0xb6>
	} else if (int_level == AVR32_INTC_INT2) {
800056ea:	ee f8 ff f0 	ld.w	r8,r7[-16]
800056ee:	58 28       	cp.w	r8,2
800056f0:	c0 d1       	brne	8000570a <INTC_register_interrupt+0x9e>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
800056f2:	fe 78 10 00 	mov	r8,-61440
800056f6:	ee f9 ff fc 	ld.w	r9,r7[-4]
800056fa:	49 0b       	lddpc	r11,80005738 <INTC_register_interrupt+0xcc>
800056fc:	48 da       	lddpc	r10,80005730 <INTC_register_interrupt+0xc4>
800056fe:	f6 0a 01 0a 	sub	r10,r11,r10
80005702:	bf ba       	sbr	r10,0x1f
80005704:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80005708:	c0 d8       	rjmp	80005722 <INTC_register_interrupt+0xb6>
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
8000570a:	fe 78 10 00 	mov	r8,-61440
8000570e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005712:	48 bb       	lddpc	r11,8000573c <INTC_register_interrupt+0xd0>
80005714:	48 7a       	lddpc	r10,80005730 <INTC_register_interrupt+0xc4>
80005716:	f6 0a 01 0a 	sub	r10,r11,r10
8000571a:	ea 1a c0 00 	orh	r10,0xc000
8000571e:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
	}
}
80005722:	2f cd       	sub	sp,-16
80005724:	e3 cd 80 80 	ldm	sp++,r7,pc
80005728:	80 00       	ld.sh	r0,r0[0x0]
8000572a:	5e 68       	retmi	r8
8000572c:	80 00       	ld.sh	r0,r0[0x0]
8000572e:	5d 04       	ror	r4
80005730:	80 00       	ld.sh	r0,r0[0x0]
80005732:	5c 00       	acr	r0
80005734:	80 00       	ld.sh	r0,r0[0x0]
80005736:	5d 12       	icall	r2
80005738:	80 00       	ld.sh	r0,r0[0x0]
8000573a:	5d 20       	mustr	r0
8000573c:	80 00       	ld.sh	r0,r0[0x0]
8000573e:	5d 2e       	mustr	lr

80005740 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80005740:	e0 6d 40 00 	mov	sp,16384

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80005744:	fe c0 fb 44 	sub	r0,pc,-1212

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80005748:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
8000574c:	d5 53       	csrf	0x15
  cp      r0, r1
8000574e:	30 40       	mov	r0,4
  brhs    idata_load_loop_end
80005750:	30 81       	mov	r1,8
  lda.w   r2, _data_lma
80005752:	02 30       	cp.w	r0,r1
idata_load_loop:
  ld.d    r4, r2++
80005754:	c0 72       	brcc	80005762 <idata_load_loop_end>
  st.d    r0++, r4
80005756:	fe c2 f8 3e 	sub	r2,pc,-1986

8000575a <idata_load_loop>:
  cp      r0, r1
  brlo    idata_load_loop
8000575a:	a5 05       	ld.d	r4,r2++
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
8000575c:	a1 24       	st.d	r0++,r4
  lda.w   r1, _end
8000575e:	02 30       	cp.w	r0,r1
  cp      r0, r1
80005760:	cf d3       	brcs	8000575a <idata_load_loop>

80005762 <idata_load_loop_end>:
  brhs    udata_clear_loop_end
80005762:	30 80       	mov	r0,8
  mov     r2, 0
80005764:	e0 61 01 98 	mov	r1,408
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80005768:	02 30       	cp.w	r0,r1
  cp      r0, r1
8000576a:	c0 62       	brcc	80005776 <udata_clear_loop_end>
  brlo    udata_clear_loop
8000576c:	30 02       	mov	r2,0
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
8000576e:	30 03       	mov	r3,0

80005770 <udata_clear_loop>:
80005770:	a1 22       	st.d	r0++,r2
80005772:	02 30       	cp.w	r0,r1
80005774:	cf e3       	brcs	80005770 <udata_clear_loop>

80005776 <udata_clear_loop_end>:
80005776:	fe cf fe ba 	sub	pc,pc,-326
8000577a:	d7 03       	nop

8000577c <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
8000577c:	eb cd 40 80 	pushm	r7,lr
80005780:	1a 97       	mov	r7,sp
80005782:	20 1d       	sub	sp,4
80005784:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80005788:	ee fb ff fc 	ld.w	r11,r7[-4]
8000578c:	30 2c       	mov	r12,2
8000578e:	f0 1f 00 03 	mcall	80005798 <sysclk_enable_pba_module+0x1c>
}
80005792:	2f fd       	sub	sp,-4
80005794:	e3 cd 80 80 	ldm	sp++,r7,pc
80005798:	80 00       	ld.sh	r0,r0[0x0]
8000579a:	4c 38       	lddpc	r8,800058a4 <board_init+0x40>

8000579c <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
8000579c:	eb cd 40 80 	pushm	r7,lr
800057a0:	1a 97       	mov	r7,sp
	return 1U << (pin & 0x1F);
}

__always_inline static void arch_ioport_init(void)
{
	sysclk_enable_pba_module(SYSCLK_GPIO);
800057a2:	30 6c       	mov	r12,6
800057a4:	f0 1f 00 02 	mcall	800057ac <ioport_init+0x10>
	arch_ioport_init();
}
800057a8:	e3 cd 80 80 	ldm	sp++,r7,pc
800057ac:	80 00       	ld.sh	r0,r0[0x0]
800057ae:	57 7c       	stdsp	sp[0x1dc],r12

800057b0 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
800057b0:	eb cd 40 80 	pushm	r7,lr
800057b4:	1a 97       	mov	r7,sp
800057b6:	20 cd       	sub	sp,48
800057b8:	ef 4c ff d4 	st.w	r7[-44],r12
800057bc:	ef 4b ff d0 	st.w	r7[-48],r11
800057c0:	ee f8 ff d4 	ld.w	r8,r7[-44]
800057c4:	ef 48 ff dc 	st.w	r7[-36],r8
800057c8:	ee f8 ff d0 	ld.w	r8,r7[-48]
800057cc:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
800057d0:	ee f8 ff d8 	ld.w	r8,r7[-40]
800057d4:	58 18       	cp.w	r8,1
800057d6:	c2 11       	brne	80005818 <ioport_set_pin_dir+0x68>
800057d8:	ee f8 ff dc 	ld.w	r8,r7[-36]
800057dc:	ef 48 ff e0 	st.w	r7[-32],r8
800057e0:	ee f8 ff e0 	ld.w	r8,r7[-32]
800057e4:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800057e8:	ee f8 ff e4 	ld.w	r8,r7[-28]
800057ec:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800057ee:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800057f2:	ee f8 ff e8 	ld.w	r8,r7[-24]
800057f6:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800057f8:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
800057fc:	ee f9 ff dc 	ld.w	r9,r7[-36]
80005800:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80005804:	ee f9 ff ec 	ld.w	r9,r7[-20]
80005808:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
8000580c:	30 1a       	mov	r10,1
8000580e:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80005812:	f1 49 00 44 	st.w	r8[68],r9
80005816:	c2 48       	rjmp	8000585e <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
80005818:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000581c:	58 08       	cp.w	r8,0
8000581e:	c2 01       	brne	8000585e <ioport_set_pin_dir+0xae>
80005820:	ee f8 ff dc 	ld.w	r8,r7[-36]
80005824:	ef 48 ff f0 	st.w	r7[-16],r8
80005828:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000582c:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80005830:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005834:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80005836:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
8000583a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000583e:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80005840:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80005844:	ee f9 ff dc 	ld.w	r9,r7[-36]
80005848:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
8000584c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005850:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80005854:	30 1a       	mov	r10,1
80005856:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
8000585a:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
8000585e:	2f 4d       	sub	sp,-48
80005860:	e3 cd 80 80 	ldm	sp++,r7,pc

80005864 <board_init>:
#include "com_spi.h"
#include "motor_control.h"
#include "settings_t.h"

void board_init(void)
{
80005864:	eb cd 40 80 	pushm	r7,lr
80005868:	1a 97       	mov	r7,sp
	sysclk_init();
8000586a:	f0 1f 00 0d 	mcall	8000589c <board_init+0x38>
	//wdt_disable();
	INTC_init_interrupts();
8000586e:	f0 1f 00 0d 	mcall	800058a0 <board_init+0x3c>
	ioport_init();
80005872:	f0 1f 00 0d 	mcall	800058a4 <board_init+0x40>
	settings_init(true);
80005876:	30 1c       	mov	r12,1
80005878:	f0 1f 00 0c 	mcall	800058a8 <board_init+0x44>
	sensor_init();
8000587c:	f0 1f 00 0c 	mcall	800058ac <board_init+0x48>
	motor_init();	
80005880:	f0 1f 00 0c 	mcall	800058b0 <board_init+0x4c>
	com_spi_init();
80005884:	f0 1f 00 0c 	mcall	800058b4 <board_init+0x50>
	ioport_set_pin_dir(RST_ARDU_REG, IOPORT_DIR_OUTPUT);
80005888:	30 1b       	mov	r11,1
8000588a:	32 cc       	mov	r12,44
8000588c:	f0 1f 00 0b 	mcall	800058b8 <board_init+0x54>
	ioport_set_pin_dir(LED_TRANS, IOPORT_DIR_OUTPUT);
80005890:	30 1b       	mov	r11,1
80005892:	31 7c       	mov	r12,23
80005894:	f0 1f 00 09 	mcall	800058b8 <board_init+0x54>
}
80005898:	e3 cd 80 80 	ldm	sp++,r7,pc
8000589c:	80 00       	ld.sh	r0,r0[0x0]
8000589e:	4d c8       	lddpc	r8,80005a0c <__avr32_udiv64+0xb4>
800058a0:	80 00       	ld.sh	r0,r0[0x0]
800058a2:	55 d4       	stdsp	sp[0x174],r4
800058a4:	80 00       	ld.sh	r0,r0[0x0]
800058a6:	57 9c       	stdsp	sp[0x1e4],r12
800058a8:	80 00       	ld.sh	r0,r0[0x0]
800058aa:	44 74       	lddsp	r4,sp[0x11c]
800058ac:	80 00       	ld.sh	r0,r0[0x0]
800058ae:	3b 20       	mov	r0,-78
800058b0:	80 00       	ld.sh	r0,r0[0x0]
800058b2:	2e 90       	sub	r0,-23
800058b4:	80 00       	ld.sh	r0,r0[0x0]
800058b6:	2b 18       	sub	r8,-79
800058b8:	80 00       	ld.sh	r0,r0[0x0]
800058ba:	57 b0       	stdsp	sp[0x1ec],r0

800058bc <main>:
#include "pid.h"

struct bno055_euler_t sensor_euler;

int main (void)
{
800058bc:	eb cd 40 c0 	pushm	r6-r7,lr
800058c0:	1a 97       	mov	r7,sp
800058c2:	20 4d       	sub	sp,16
	board_init();		
800058c4:	f0 1f 00 1e 	mcall	8000593c <main+0x80>
	bool w_done = false;
800058c8:	30 08       	mov	r8,0
800058ca:	ef 68 ff ff 	st.b	r7[-1],r8
	while (1)
	{
		if (!w_done)
800058ce:	ef 38 ff ff 	ld.ub	r8,r7[-1]
800058d2:	ec 18 00 01 	eorl	r8,0x1
800058d6:	5c 58       	castu.b	r8
800058d8:	c2 d0       	breq	80005932 <main+0x76>
		{
			sensor_euler = read_sensor_euler();
800058da:	49 a6       	lddpc	r6,80005940 <main+0x84>
800058dc:	ee c8 00 10 	sub	r8,r7,16
800058e0:	10 9c       	mov	r12,r8
800058e2:	f0 1f 00 19 	mcall	80005944 <main+0x88>
800058e6:	0c 9a       	mov	r10,r6
800058e8:	ee cb 00 10 	sub	r11,r7,16
800058ec:	f6 e8 00 00 	ld.d	r8,r11[0]
800058f0:	f4 e9 00 00 	st.d	r10[0],r8
800058f4:	76 28       	ld.w	r8,r11[0x8]
800058f6:	95 28       	st.w	r10[0x8],r8
			if(sensor_euler.h != 0 || sensor_euler.p != 0 || sensor_euler.r != 0)
800058f8:	49 28       	lddpc	r8,80005940 <main+0x84>
800058fa:	70 08       	ld.w	r8,r8[0x0]
800058fc:	58 08       	cp.w	r8,0
800058fe:	c0 91       	brne	80005910 <main+0x54>
80005900:	49 08       	lddpc	r8,80005940 <main+0x84>
80005902:	70 28       	ld.w	r8,r8[0x8]
80005904:	58 08       	cp.w	r8,0
80005906:	c0 51       	brne	80005910 <main+0x54>
80005908:	48 e8       	lddpc	r8,80005940 <main+0x84>
8000590a:	70 18       	ld.w	r8,r8[0x4]
8000590c:	58 08       	cp.w	r8,0
8000590e:	c1 40       	breq	80005936 <main+0x7a>
			{
				set_point = sensor_euler;
80005910:	48 e9       	lddpc	r9,80005948 <main+0x8c>
80005912:	48 c8       	lddpc	r8,80005940 <main+0x84>
80005914:	12 9a       	mov	r10,r9
80005916:	10 9b       	mov	r11,r8
80005918:	f6 e8 00 00 	ld.d	r8,r11[0]
8000591c:	f4 e9 00 00 	st.d	r10[0],r8
80005920:	76 28       	ld.w	r8,r11[0x8]
80005922:	95 28       	st.w	r10[0x8],r8
				throotle = 50;
80005924:	48 a8       	lddpc	r8,8000594c <main+0x90>
80005926:	33 29       	mov	r9,50
80005928:	91 09       	st.w	r8[0x0],r9
				w_done = true;
8000592a:	30 18       	mov	r8,1
8000592c:	ef 68 ff ff 	st.b	r7[-1],r8
80005930:	c0 38       	rjmp	80005936 <main+0x7a>
			}
		}
		else
		control();
80005932:	f0 1f 00 08 	mcall	80005950 <main+0x94>
		
		check_save();
80005936:	f0 1f 00 08 	mcall	80005954 <main+0x98>
		//delay_ms(100);
		//ioport_set_pin_level(LED_B_SENS, LED_SENS_OFF);
		//ioport_set_pin_level(LED_R_SENS, LED_SENS_OFF);
		//ioport_set_pin_level(LED_G_SENS, LED_SENS_ON);
		//delay_ms(100);
	}
8000593a:	cc ab       	rjmp	800058ce <main+0x12>
8000593c:	80 00       	ld.sh	r0,r0[0x0]
8000593e:	58 64       	cp.w	r4,6
80005940:	00 00       	add	r0,r0
80005942:	01 8c       	ld.ub	r12,r0[0x0]
80005944:	80 00       	ld.sh	r0,r0[0x0]
80005946:	41 d0       	lddsp	r0,sp[0x74]
80005948:	00 00       	add	r0,r0
8000594a:	00 0c       	add	r12,r0
8000594c:	00 00       	add	r0,r0
8000594e:	00 18       	sub	r8,r0
80005950:	80 00       	ld.sh	r0,r0[0x0]
80005952:	35 38       	mov	r8,83
80005954:	80 00       	ld.sh	r0,r0[0x0]
80005956:	44 f0       	lddsp	r0,sp[0x13c]

80005958 <__avr32_udiv64>:
80005958:	d4 31       	pushm	r0-r7,lr
8000595a:	1a 97       	mov	r7,sp
8000595c:	20 3d       	sub	sp,12
8000595e:	10 9c       	mov	r12,r8
80005960:	12 9e       	mov	lr,r9
80005962:	14 93       	mov	r3,r10
80005964:	58 09       	cp.w	r9,0
80005966:	e0 81 00 bd 	brne	80005ae0 <__avr32_udiv64+0x188>
8000596a:	16 38       	cp.w	r8,r11
8000596c:	e0 88 00 40 	brls	800059ec <__avr32_udiv64+0x94>
80005970:	f0 08 12 00 	clz	r8,r8
80005974:	c0 d0       	breq	8000598e <__avr32_udiv64+0x36>
80005976:	f6 08 09 4b 	lsl	r11,r11,r8
8000597a:	f0 09 11 20 	rsub	r9,r8,32
8000597e:	f8 08 09 4c 	lsl	r12,r12,r8
80005982:	f4 09 0a 49 	lsr	r9,r10,r9
80005986:	f4 08 09 43 	lsl	r3,r10,r8
8000598a:	f3 eb 10 0b 	or	r11,r9,r11
8000598e:	f8 0e 16 10 	lsr	lr,r12,0x10
80005992:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80005996:	f6 0e 0d 00 	divu	r0,r11,lr
8000599a:	e6 0b 16 10 	lsr	r11,r3,0x10
8000599e:	00 99       	mov	r9,r0
800059a0:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800059a4:	e0 0a 02 48 	mul	r8,r0,r10
800059a8:	10 3b       	cp.w	r11,r8
800059aa:	c0 a2       	brcc	800059be <__avr32_udiv64+0x66>
800059ac:	20 19       	sub	r9,1
800059ae:	18 0b       	add	r11,r12
800059b0:	18 3b       	cp.w	r11,r12
800059b2:	c0 63       	brcs	800059be <__avr32_udiv64+0x66>
800059b4:	10 3b       	cp.w	r11,r8
800059b6:	f7 b9 03 01 	sublo	r9,1
800059ba:	f7 dc e3 0b 	addcs	r11,r11,r12
800059be:	f6 08 01 01 	sub	r1,r11,r8
800059c2:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
800059c6:	e2 0e 0d 00 	divu	r0,r1,lr
800059ca:	e7 e1 11 03 	or	r3,r3,r1<<0x10
800059ce:	00 98       	mov	r8,r0
800059d0:	e0 0a 02 4a 	mul	r10,r0,r10
800059d4:	14 33       	cp.w	r3,r10
800059d6:	c0 82       	brcc	800059e6 <__avr32_udiv64+0x8e>
800059d8:	20 18       	sub	r8,1
800059da:	18 03       	add	r3,r12
800059dc:	18 33       	cp.w	r3,r12
800059de:	c0 43       	brcs	800059e6 <__avr32_udiv64+0x8e>
800059e0:	14 33       	cp.w	r3,r10
800059e2:	f7 b8 03 01 	sublo	r8,1
800059e6:	f1 e9 11 08 	or	r8,r8,r9<<0x10
800059ea:	cd f8       	rjmp	80005ba8 <__avr32_udiv64+0x250>
800059ec:	58 08       	cp.w	r8,0
800059ee:	c0 51       	brne	800059f8 <__avr32_udiv64+0xa0>
800059f0:	30 19       	mov	r9,1
800059f2:	f2 08 0d 08 	divu	r8,r9,r8
800059f6:	10 9c       	mov	r12,r8
800059f8:	f8 06 12 00 	clz	r6,r12
800059fc:	c0 41       	brne	80005a04 <__avr32_udiv64+0xac>
800059fe:	18 1b       	sub	r11,r12
80005a00:	30 19       	mov	r9,1
80005a02:	c4 08       	rjmp	80005a82 <__avr32_udiv64+0x12a>
80005a04:	ec 01 11 20 	rsub	r1,r6,32
80005a08:	f4 01 0a 49 	lsr	r9,r10,r1
80005a0c:	f8 06 09 4c 	lsl	r12,r12,r6
80005a10:	f6 06 09 48 	lsl	r8,r11,r6
80005a14:	f6 01 0a 41 	lsr	r1,r11,r1
80005a18:	f3 e8 10 08 	or	r8,r9,r8
80005a1c:	f8 03 16 10 	lsr	r3,r12,0x10
80005a20:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80005a24:	e2 03 0d 00 	divu	r0,r1,r3
80005a28:	f0 0b 16 10 	lsr	r11,r8,0x10
80005a2c:	00 9e       	mov	lr,r0
80005a2e:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80005a32:	e0 05 02 49 	mul	r9,r0,r5
80005a36:	12 3b       	cp.w	r11,r9
80005a38:	c0 a2       	brcc	80005a4c <__avr32_udiv64+0xf4>
80005a3a:	20 1e       	sub	lr,1
80005a3c:	18 0b       	add	r11,r12
80005a3e:	18 3b       	cp.w	r11,r12
80005a40:	c0 63       	brcs	80005a4c <__avr32_udiv64+0xf4>
80005a42:	12 3b       	cp.w	r11,r9
80005a44:	f7 be 03 01 	sublo	lr,1
80005a48:	f7 dc e3 0b 	addcs	r11,r11,r12
80005a4c:	12 1b       	sub	r11,r9
80005a4e:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
80005a52:	f6 03 0d 02 	divu	r2,r11,r3
80005a56:	f1 e3 11 08 	or	r8,r8,r3<<0x10
80005a5a:	04 99       	mov	r9,r2
80005a5c:	e4 05 02 4b 	mul	r11,r2,r5
80005a60:	16 38       	cp.w	r8,r11
80005a62:	c0 a2       	brcc	80005a76 <__avr32_udiv64+0x11e>
80005a64:	20 19       	sub	r9,1
80005a66:	18 08       	add	r8,r12
80005a68:	18 38       	cp.w	r8,r12
80005a6a:	c0 63       	brcs	80005a76 <__avr32_udiv64+0x11e>
80005a6c:	16 38       	cp.w	r8,r11
80005a6e:	f7 b9 03 01 	sublo	r9,1
80005a72:	f1 dc e3 08 	addcs	r8,r8,r12
80005a76:	f4 06 09 43 	lsl	r3,r10,r6
80005a7a:	f0 0b 01 0b 	sub	r11,r8,r11
80005a7e:	f3 ee 11 09 	or	r9,r9,lr<<0x10
80005a82:	f8 06 16 10 	lsr	r6,r12,0x10
80005a86:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
80005a8a:	f6 06 0d 00 	divu	r0,r11,r6
80005a8e:	e6 0b 16 10 	lsr	r11,r3,0x10
80005a92:	00 9a       	mov	r10,r0
80005a94:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80005a98:	e0 0e 02 48 	mul	r8,r0,lr
80005a9c:	10 3b       	cp.w	r11,r8
80005a9e:	c0 a2       	brcc	80005ab2 <__avr32_udiv64+0x15a>
80005aa0:	20 1a       	sub	r10,1
80005aa2:	18 0b       	add	r11,r12
80005aa4:	18 3b       	cp.w	r11,r12
80005aa6:	c0 63       	brcs	80005ab2 <__avr32_udiv64+0x15a>
80005aa8:	10 3b       	cp.w	r11,r8
80005aaa:	f7 ba 03 01 	sublo	r10,1
80005aae:	f7 dc e3 0b 	addcs	r11,r11,r12
80005ab2:	f6 08 01 01 	sub	r1,r11,r8
80005ab6:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80005aba:	e2 06 0d 00 	divu	r0,r1,r6
80005abe:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80005ac2:	00 98       	mov	r8,r0
80005ac4:	e0 0e 02 4b 	mul	r11,r0,lr
80005ac8:	16 33       	cp.w	r3,r11
80005aca:	c0 82       	brcc	80005ada <__avr32_udiv64+0x182>
80005acc:	20 18       	sub	r8,1
80005ace:	18 03       	add	r3,r12
80005ad0:	18 33       	cp.w	r3,r12
80005ad2:	c0 43       	brcs	80005ada <__avr32_udiv64+0x182>
80005ad4:	16 33       	cp.w	r3,r11
80005ad6:	f7 b8 03 01 	sublo	r8,1
80005ada:	f1 ea 11 08 	or	r8,r8,r10<<0x10
80005ade:	c6 98       	rjmp	80005bb0 <__avr32_udiv64+0x258>
80005ae0:	16 39       	cp.w	r9,r11
80005ae2:	e0 8b 00 65 	brhi	80005bac <__avr32_udiv64+0x254>
80005ae6:	f2 09 12 00 	clz	r9,r9
80005aea:	c0 b1       	brne	80005b00 <__avr32_udiv64+0x1a8>
80005aec:	10 3a       	cp.w	r10,r8
80005aee:	5f 2a       	srhs	r10
80005af0:	1c 3b       	cp.w	r11,lr
80005af2:	5f b8       	srhi	r8
80005af4:	10 4a       	or	r10,r8
80005af6:	f2 0a 18 00 	cp.b	r10,r9
80005afa:	c5 90       	breq	80005bac <__avr32_udiv64+0x254>
80005afc:	30 18       	mov	r8,1
80005afe:	c5 98       	rjmp	80005bb0 <__avr32_udiv64+0x258>
80005b00:	f0 09 09 46 	lsl	r6,r8,r9
80005b04:	f2 03 11 20 	rsub	r3,r9,32
80005b08:	fc 09 09 4e 	lsl	lr,lr,r9
80005b0c:	f0 03 0a 48 	lsr	r8,r8,r3
80005b10:	f6 09 09 4c 	lsl	r12,r11,r9
80005b14:	f4 03 0a 42 	lsr	r2,r10,r3
80005b18:	ef 46 ff f4 	st.w	r7[-12],r6
80005b1c:	f6 03 0a 43 	lsr	r3,r11,r3
80005b20:	18 42       	or	r2,r12
80005b22:	f1 ee 10 0c 	or	r12,r8,lr
80005b26:	f8 01 16 10 	lsr	r1,r12,0x10
80005b2a:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80005b2e:	e6 01 0d 04 	divu	r4,r3,r1
80005b32:	e4 03 16 10 	lsr	r3,r2,0x10
80005b36:	08 9e       	mov	lr,r4
80005b38:	e7 e5 11 03 	or	r3,r3,r5<<0x10
80005b3c:	e8 06 02 48 	mul	r8,r4,r6
80005b40:	10 33       	cp.w	r3,r8
80005b42:	c0 a2       	brcc	80005b56 <__avr32_udiv64+0x1fe>
80005b44:	20 1e       	sub	lr,1
80005b46:	18 03       	add	r3,r12
80005b48:	18 33       	cp.w	r3,r12
80005b4a:	c0 63       	brcs	80005b56 <__avr32_udiv64+0x1fe>
80005b4c:	10 33       	cp.w	r3,r8
80005b4e:	f7 be 03 01 	sublo	lr,1
80005b52:	e7 dc e3 03 	addcs	r3,r3,r12
80005b56:	10 13       	sub	r3,r8
80005b58:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
80005b5c:	e6 01 0d 00 	divu	r0,r3,r1
80005b60:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80005b64:	00 98       	mov	r8,r0
80005b66:	e0 06 02 46 	mul	r6,r0,r6
80005b6a:	0c 3b       	cp.w	r11,r6
80005b6c:	c0 a2       	brcc	80005b80 <__avr32_udiv64+0x228>
80005b6e:	20 18       	sub	r8,1
80005b70:	18 0b       	add	r11,r12
80005b72:	18 3b       	cp.w	r11,r12
80005b74:	c0 63       	brcs	80005b80 <__avr32_udiv64+0x228>
80005b76:	0c 3b       	cp.w	r11,r6
80005b78:	f7 dc e3 0b 	addcs	r11,r11,r12
80005b7c:	f7 b8 03 01 	sublo	r8,1
80005b80:	f1 ee 11 08 	or	r8,r8,lr<<0x10
80005b84:	ee f4 ff f4 	ld.w	r4,r7[-12]
80005b88:	0c 1b       	sub	r11,r6
80005b8a:	f0 04 06 42 	mulu.d	r2,r8,r4
80005b8e:	06 95       	mov	r5,r3
80005b90:	16 35       	cp.w	r5,r11
80005b92:	e0 8b 00 0a 	brhi	80005ba6 <__avr32_udiv64+0x24e>
80005b96:	5f 0b       	sreq	r11
80005b98:	f4 09 09 49 	lsl	r9,r10,r9
80005b9c:	12 32       	cp.w	r2,r9
80005b9e:	5f b9       	srhi	r9
80005ba0:	f7 e9 00 09 	and	r9,r11,r9
80005ba4:	c0 60       	breq	80005bb0 <__avr32_udiv64+0x258>
80005ba6:	20 18       	sub	r8,1
80005ba8:	30 09       	mov	r9,0
80005baa:	c0 38       	rjmp	80005bb0 <__avr32_udiv64+0x258>
80005bac:	30 09       	mov	r9,0
80005bae:	12 98       	mov	r8,r9
80005bb0:	10 9a       	mov	r10,r8
80005bb2:	12 93       	mov	r3,r9
80005bb4:	10 92       	mov	r2,r8
80005bb6:	12 9b       	mov	r11,r9
80005bb8:	2f dd       	sub	sp,-12
80005bba:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

80005c00 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80005c00:	c0 08       	rjmp	80005c00 <_evba>
	...

80005c04 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80005c04:	c0 08       	rjmp	80005c04 <_handle_TLB_Multiple_Hit>
	...

80005c08 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80005c08:	c0 08       	rjmp	80005c08 <_handle_Bus_Error_Data_Fetch>
	...

80005c0c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
80005c0c:	c0 08       	rjmp	80005c0c <_handle_Bus_Error_Instruction_Fetch>
	...

80005c10 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80005c10:	c0 08       	rjmp	80005c10 <_handle_NMI>
	...

80005c14 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80005c14:	c0 08       	rjmp	80005c14 <_handle_Instruction_Address>
	...

80005c18 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80005c18:	c0 08       	rjmp	80005c18 <_handle_ITLB_Protection>
	...

80005c1c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
80005c1c:	c0 08       	rjmp	80005c1c <_handle_Breakpoint>
	...

80005c20 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80005c20:	c0 08       	rjmp	80005c20 <_handle_Illegal_Opcode>
	...

80005c24 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80005c24:	c0 08       	rjmp	80005c24 <_handle_Unimplemented_Instruction>
	...

80005c28 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80005c28:	c0 08       	rjmp	80005c28 <_handle_Privilege_Violation>
	...

80005c2c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
80005c2c:	c0 08       	rjmp	80005c2c <_handle_Floating_Point>
	...

80005c30 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80005c30:	c0 08       	rjmp	80005c30 <_handle_Coprocessor_Absent>
	...

80005c34 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80005c34:	c0 08       	rjmp	80005c34 <_handle_Data_Address_Read>
	...

80005c38 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80005c38:	c0 08       	rjmp	80005c38 <_handle_Data_Address_Write>
	...

80005c3c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
80005c3c:	c0 08       	rjmp	80005c3c <_handle_DTLB_Protection_Read>
	...

80005c40 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80005c40:	c0 08       	rjmp	80005c40 <_handle_DTLB_Protection_Write>
	...

80005c44 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80005c44:	c0 08       	rjmp	80005c44 <_handle_DTLB_Modified>
	...

80005c50 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80005c50:	c0 08       	rjmp	80005c50 <_handle_ITLB_Miss>
	...

80005c60 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80005c60:	c0 08       	rjmp	80005c60 <_handle_DTLB_Miss_Read>
	...

80005c70 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80005c70:	c0 08       	rjmp	80005c70 <_handle_DTLB_Miss_Write>
	...

80005d00 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80005d00:	c0 08       	rjmp	80005d00 <_handle_Supervisor_Call>
80005d02:	d7 03       	nop

80005d04 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80005d04:	30 0c       	mov	r12,0
80005d06:	fe b0 fc 25 	rcall	80005550 <_get_interrupt_handler>
80005d0a:	58 0c       	cp.w	r12,0
80005d0c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80005d10:	d6 03       	rete

80005d12 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80005d12:	30 1c       	mov	r12,1
80005d14:	fe b0 fc 1e 	rcall	80005550 <_get_interrupt_handler>
80005d18:	58 0c       	cp.w	r12,0
80005d1a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80005d1e:	d6 03       	rete

80005d20 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80005d20:	30 2c       	mov	r12,2
80005d22:	fe b0 fc 17 	rcall	80005550 <_get_interrupt_handler>
80005d26:	58 0c       	cp.w	r12,0
80005d28:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80005d2c:	d6 03       	rete

80005d2e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80005d2e:	30 3c       	mov	r12,3
80005d30:	fe b0 fc 10 	rcall	80005550 <_get_interrupt_handler>
80005d34:	58 0c       	cp.w	r12,0
80005d36:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80005d3a:	d6 03       	rete
80005d3c:	d7 03       	nop
80005d3e:	d7 03       	nop
80005d40:	d7 03       	nop
80005d42:	d7 03       	nop
80005d44:	d7 03       	nop
80005d46:	d7 03       	nop
80005d48:	d7 03       	nop
80005d4a:	d7 03       	nop
80005d4c:	d7 03       	nop
80005d4e:	d7 03       	nop
80005d50:	d7 03       	nop
80005d52:	d7 03       	nop
80005d54:	d7 03       	nop
80005d56:	d7 03       	nop
80005d58:	d7 03       	nop
80005d5a:	d7 03       	nop
80005d5c:	d7 03       	nop
80005d5e:	d7 03       	nop
80005d60:	d7 03       	nop
80005d62:	d7 03       	nop
80005d64:	d7 03       	nop
80005d66:	d7 03       	nop
80005d68:	d7 03       	nop
80005d6a:	d7 03       	nop
80005d6c:	d7 03       	nop
80005d6e:	d7 03       	nop
80005d70:	d7 03       	nop
80005d72:	d7 03       	nop
80005d74:	d7 03       	nop
80005d76:	d7 03       	nop
80005d78:	d7 03       	nop
80005d7a:	d7 03       	nop
80005d7c:	d7 03       	nop
80005d7e:	d7 03       	nop
80005d80:	d7 03       	nop
80005d82:	d7 03       	nop
80005d84:	d7 03       	nop
80005d86:	d7 03       	nop
80005d88:	d7 03       	nop
80005d8a:	d7 03       	nop
80005d8c:	d7 03       	nop
80005d8e:	d7 03       	nop
80005d90:	d7 03       	nop
80005d92:	d7 03       	nop
80005d94:	d7 03       	nop
80005d96:	d7 03       	nop
80005d98:	d7 03       	nop
80005d9a:	d7 03       	nop
80005d9c:	d7 03       	nop
80005d9e:	d7 03       	nop
80005da0:	d7 03       	nop
80005da2:	d7 03       	nop
80005da4:	d7 03       	nop
80005da6:	d7 03       	nop
80005da8:	d7 03       	nop
80005daa:	d7 03       	nop
80005dac:	d7 03       	nop
80005dae:	d7 03       	nop
80005db0:	d7 03       	nop
80005db2:	d7 03       	nop
80005db4:	d7 03       	nop
80005db6:	d7 03       	nop
80005db8:	d7 03       	nop
80005dba:	d7 03       	nop
80005dbc:	d7 03       	nop
80005dbe:	d7 03       	nop
80005dc0:	d7 03       	nop
80005dc2:	d7 03       	nop
80005dc4:	d7 03       	nop
80005dc6:	d7 03       	nop
80005dc8:	d7 03       	nop
80005dca:	d7 03       	nop
80005dcc:	d7 03       	nop
80005dce:	d7 03       	nop
80005dd0:	d7 03       	nop
80005dd2:	d7 03       	nop
80005dd4:	d7 03       	nop
80005dd6:	d7 03       	nop
80005dd8:	d7 03       	nop
80005dda:	d7 03       	nop
80005ddc:	d7 03       	nop
80005dde:	d7 03       	nop
80005de0:	d7 03       	nop
80005de2:	d7 03       	nop
80005de4:	d7 03       	nop
80005de6:	d7 03       	nop
80005de8:	d7 03       	nop
80005dea:	d7 03       	nop
80005dec:	d7 03       	nop
80005dee:	d7 03       	nop
80005df0:	d7 03       	nop
80005df2:	d7 03       	nop
80005df4:	d7 03       	nop
80005df6:	d7 03       	nop
80005df8:	d7 03       	nop
80005dfa:	d7 03       	nop
80005dfc:	d7 03       	nop
80005dfe:	d7 03       	nop
