{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1414756732745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1414756732745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 31 09:58:52 2014 " "Processing started: Fri Oct 31 09:58:52 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1414756732745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1414756732745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1414756732745 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1414756733120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andfunction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andfunction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andFunction-comport " "Found design unit 1: andFunction-comport" {  } { { "andFunction.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/andFunction.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414756733574 ""} { "Info" "ISGN_ENTITY_NAME" "1 andFunction " "Found entity 1: andFunction" {  } { { "andFunction.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/andFunction.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414756733574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414756733574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-bdf_type " "Found design unit 1: FFD-bdf_type" {  } { { "FFD.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/FFD.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414756733589 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/FFD.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414756733589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414756733589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register7b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register7b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register7b-comport " "Found design unit 1: register7b-comport" {  } { { "register7b.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/register7b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414756733589 ""} { "Info" "ISGN_ENTITY_NAME" "1 register7b " "Found entity 1: register7b" {  } { { "register7b.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/register7b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414756733589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414756733589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataflux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataflux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataFlux-comport " "Found design unit 1: dataFlux-comport" {  } { { "dataFlux.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/dataFlux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414756733589 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataFlux " "Found entity 1: dataFlux" {  } { { "dataFlux.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/dataFlux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414756733589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414756733589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfAdder-comport " "Found design unit 1: halfAdder-comport" {  } { { "halfAdder.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/halfAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414756733589 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfAdder " "Found entity 1: halfAdder" {  } { { "halfAdder.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/halfAdder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414756733589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414756733589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-comport " "Found design unit 1: fullAdder-comport" {  } { { "fullAdder.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/fullAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414756733589 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/fullAdder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414756733589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414756733589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder7b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder7b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder7b-comport " "Found design unit 1: adder7b-comport" {  } { { "adder7b.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/adder7b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414756733605 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder7b " "Found entity 1: adder7b" {  } { { "adder7b.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/adder7b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414756733605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414756733605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orfunction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orfunction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orFunction-comport " "Found design unit 1: orFunction-comport" {  } { { "orFunction.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/orFunction.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414756733605 ""} { "Info" "ISGN_ENTITY_NAME" "1 orFunction " "Found entity 1: orFunction" {  } { { "orFunction.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/orFunction.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414756733605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414756733605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfsubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfSubtractor-comport " "Found design unit 1: halfSubtractor-comport" {  } { { "halfSubtractor.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/halfSubtractor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414756733620 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfSubtractor " "Found entity 1: halfSubtractor" {  } { { "halfSubtractor.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/halfSubtractor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414756733620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414756733620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullsubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fullsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullSubtractor-comport " "Found design unit 1: fullSubtractor-comport" {  } { { "fullSubtractor.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/fullSubtractor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414756733620 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullSubtractor " "Found entity 1: fullSubtractor" {  } { { "fullSubtractor.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/fullSubtractor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414756733620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414756733620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor7b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtractor7b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor7b-comport " "Found design unit 1: subtractor7b-comport" {  } { { "subtractor7b.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/subtractor7b.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414756733620 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor7b " "Found entity 1: subtractor7b" {  } { { "subtractor7b.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/subtractor7b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414756733620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414756733620 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder7b " "Elaborating entity \"adder7b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1414756733683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder halfAdder:ha " "Elaborating entity \"halfAdder\" for hierarchy \"halfAdder:ha\"" {  } { { "adder7b.vhd" "ha" { Text "C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/adder7b.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414756733683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder fullAdder:fa0 " "Elaborating entity \"fullAdder\" for hierarchy \"fullAdder:fa0\"" {  } { { "adder7b.vhd" "fa0" { Text "C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/adder7b.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414756733683 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1414756734308 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1414756734870 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414756734870 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1414756734964 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1414756734964 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1414756734964 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1414756734964 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "605 " "Peak virtual memory: 605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414756735042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 31 09:58:55 2014 " "Processing ended: Fri Oct 31 09:58:55 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414756735042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414756735042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414756735042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414756735042 ""}
