add_file_target(FILE mux.sim.v SCANNER_TYPE verilog)
add_file_target(FILE dff.sim.v SCANNER_TYPE verilog)
add_file_target(FILE delay.sim.v SCANNER_TYPE verilog)
add_file_target(FILE in_reg_cell.sim.v SCANNER_TYPE verilog)
add_file_target(FILE out_reg_cell.sim.v SCANNER_TYPE verilog)
add_file_target(FILE in_cell.sim.v SCANNER_TYPE verilog)
add_file_target(FILE out_cell.sim.v SCANNER_TYPE verilog)
add_file_target(FILE d_buff_cell.sim.v SCANNER_TYPE verilog)
add_file_target(FILE io_reg.sim.v SCANNER_TYPE verilog)

v2x(NAME mux SRCS mux.sim.v)
v2x(NAME dff SRCS dff.sim.v)
v2x(NAME delay SRCS delay.sim.v)
v2x(NAME in_reg_cell SRCS in_reg_cell.sim.v)
v2x(NAME out_reg_cell SRCS out_reg_cell.sim.v)
v2x(NAME in_cell SRCS in_cell.sim.v)
v2x(NAME out_cell SRCS out_cell.sim.v)
v2x(NAME d_buff_cell SRCS d_buff_cell.sim.v)
v2x(NAME io_reg SRCS io_reg.sim.v)

add_to_cells_sim(in_reg_cell.sim.v ap3)
add_to_cells_sim(out_reg_cell.sim.v ap3)
add_to_cells_sim(d_buff_cell.sim.v ap3)
