<profile>

<section name = "Vitis HLS Report for 'read_k_v_6'" level="0">
<item name = "Date">Wed Jul 31 17:05:27 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">Deit_cpp</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">102178, 102178, 1.022 ms, 1.022 ms, 102178, 102178, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- _ln37_for_block_q_patch__ln39_for_each_k_patch__ln41_for_block_dim">102176, 102176, 10, 1, 1, 102168, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 141, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 117, -</column>
<column name="Register">-, -, 442, 32, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln37_fu_186_p2">+, 0, 0, 24, 17, 1</column>
<column name="add_ln39_fu_266_p2">+, 0, 0, 20, 13, 1</column>
<column name="add_ln41_fu_246_p2">+, 0, 0, 12, 5, 1</column>
<column name="and_ln37_fu_216_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln39_fu_234_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage0_iter9">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_pp0_stage0_iter8">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_240">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_419">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op58_readreq_state2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln37_fu_180_p2">icmp, 0, 0, 13, 17, 16</column>
<column name="icmp_ln39_fu_192_p2">icmp, 0, 0, 12, 13, 12</column>
<column name="icmp_ln41_fu_210_p2">icmp, 0, 0, 9, 5, 5</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="or_ln37_fu_198_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln39_1_fu_240_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln39_fu_222_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln41_fu_252_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln39_fu_272_p3">select, 0, 0, 12, 1, 1</column>
<column name="select_ln41_fu_258_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln37_fu_204_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln39_fu_228_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_first_iter_0_phi_fu_118_p4">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_dim_block_1">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_indvar_flatten14_load">9, 2, 17, 34</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 13, 26</column>
<column name="dim_block_fu_78">9, 2, 5, 10</column>
<column name="indvar_flatten14_fu_86">9, 2, 17, 34</column>
<column name="indvar_flatten_fu_82">9, 2, 13, 26</column>
<column name="inout2_blk_n_AR">9, 2, 1, 2</column>
<column name="inout2_blk_n_R">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="v_stream_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="dim_block_fu_78">5, 0, 5, 0</column>
<column name="icmp_ln37_reg_322">1, 0, 1, 0</column>
<column name="indvar_flatten14_fu_86">17, 0, 17, 0</column>
<column name="indvar_flatten_fu_82">13, 0, 13, 0</column>
<column name="inout2_addr_read_reg_335">256, 0, 256, 0</column>
<column name="inout2_addr_reg_316">64, 0, 64, 0</column>
<column name="or_ln39_1_reg_330">1, 0, 1, 0</column>
<column name="or_ln39_reg_326">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="icmp_ln37_reg_322">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, read_k_v.6, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, read_k_v.6, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, read_k_v.6, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, read_k_v.6, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, read_k_v.6, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, read_k_v.6, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, read_k_v.6, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, read_k_v.6, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, read_k_v.6, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, read_k_v.6, return value</column>
<column name="m_axi_inout2_AWVALID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWREADY">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWADDR">out, 64, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWLEN">out, 32, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWSIZE">out, 3, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWBURST">out, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWLOCK">out, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWCACHE">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWPROT">out, 3, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWQOS">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWREGION">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWUSER">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WVALID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WREADY">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WDATA">out, 256, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WSTRB">out, 32, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WLAST">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WUSER">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARVALID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARREADY">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARADDR">out, 64, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARLEN">out, 32, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARSIZE">out, 3, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARBURST">out, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARLOCK">out, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARCACHE">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARPROT">out, 3, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARQOS">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARREGION">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARUSER">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RVALID">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RREADY">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RDATA">in, 256, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RLAST">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RID">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RFIFONUM">in, 9, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RUSER">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RRESP">in, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_BVALID">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_BREADY">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_BRESP">in, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_BID">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_BUSER">in, 1, m_axi, inout2, pointer</column>
<column name="v_stream_din">out, 256, ap_fifo, v_stream, pointer</column>
<column name="v_stream_num_data_valid">in, 2, ap_fifo, v_stream, pointer</column>
<column name="v_stream_fifo_cap">in, 2, ap_fifo, v_stream, pointer</column>
<column name="v_stream_full_n">in, 1, ap_fifo, v_stream, pointer</column>
<column name="v_stream_write">out, 1, ap_fifo, v_stream, pointer</column>
<column name="k">in, 64, ap_none, k, scalar</column>
</table>
</item>
</section>
</profile>
