

================================================================
== Vivado HLS Report for 'lenet_hls'
================================================================
* Date:           Sat Jun 20 14:10:45 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+----------+
    |     Latency     |     Interval    | Pipeline |
    |   min  |   max  |   min  |   max  |   Type   |
    +--------+--------+--------+--------+----------+
    |  446818|  448674|  446819|  448675| dataflow |
    +--------+--------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +----------+-------+--------+--------+--------+--------+---------+
        |          |       |     Latency     |     Interval    | Pipeline|
        | Instance | Module|   min  |   max  |   min  |   max  |   Type  |
        +----------+-------+--------+--------+--------+--------+---------+
        |pool1_U0  |pool1  |   35657|   35657|   35657|   35657|   none  |
        |conv1_U0  |conv1  |  446818|  448674|  446818|  448674|   none  |
        |fc3_U0    |fc3    |    3231|    3231|    3231|    3231|   none  |
        |conv2_U0  |conv2  |  321106|  321106|  321106|  321106|   none  |
        |fc1_U0    |fc1    |  211019|  211019|  211019|  211019|   none  |
        |fc2_U0    |fc2    |   31406|   31406|   31406|   31406|   none  |
        |pool2_U0  |pool2  |   13313|   13313|   13313|   13313|   none  |
        +----------+-------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|      2|
|FIFO             |        0|      -|     30|    168|
|Instance         |      227|     14|  51572|  36647|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |      227|     14|  51602|  36817|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |      227|     21|    179|    255|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +----------+-------+---------+-------+-------+-------+
    | Instance | Module| BRAM_18K| DSP48E|   FF  |  LUT  |
    +----------+-------+---------+-------+-------+-------+
    |conv1_U0  |conv1  |        1|      1|  33617|  21396|
    |conv2_U0  |conv2  |        3|      1|    876|   2405|
    |fc1_U0    |fc1    |      209|      1|    812|   2340|
    |fc2_U0    |fc2    |       12|      1|    797|   2200|
    |fc3_U0    |fc3    |        1|     10|   2287|   5258|
    |pool1_U0  |pool1  |        0|      0|  13094|   2628|
    |pool2_U0  |pool2  |        1|      0|     89|    420|
    +----------+-------+---------+-------+-------+-------+
    |Total     |       |      227|     14|  51572|  36647|
    +----------+-------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+---+----+------+-----+---------+
    |       Name      | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-----------------+---------+---+----+------+-----+---------+
    |conv1_out_V_V_U  |        0|  5|  28|     2|   16|       32|
    |conv2_out_V_V_U  |        0|  5|  28|     2|   16|       32|
    |fc1_out_V_V_U    |        0|  5|  28|     2|   16|       32|
    |fc2_out_V_V_U    |        0|  5|  28|     2|   16|       32|
    |pool1_out_V_V_U  |        0|  5|  28|     2|   16|       32|
    |pool2_out_V_V_U  |        0|  5|  28|     2|   16|       32|
    +-----------------+---------+---+----+------+-----+---------+
    |Total            |        0| 30| 168|    12|   96|      192|
    +-----------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|image_in_V_V_dout     |  in |   16|   ap_fifo  | image_in_V_V |    pointer   |
|image_in_V_V_empty_n  |  in |    1|   ap_fifo  | image_in_V_V |    pointer   |
|image_in_V_V_read     | out |    1|   ap_fifo  | image_in_V_V |    pointer   |
|fc3_out_V_V_din       | out |   16|   ap_fifo  |  fc3_out_V_V |    pointer   |
|fc3_out_V_V_full_n    |  in |    1|   ap_fifo  |  fc3_out_V_V |    pointer   |
|fc3_out_V_V_write     | out |    1|   ap_fifo  |  fc3_out_V_V |    pointer   |
|ap_clk                |  in |    1| ap_ctrl_hs |   lenet_hls  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   lenet_hls  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   lenet_hls  | return value |
|ap_done               | out |    1| ap_ctrl_hs |   lenet_hls  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   lenet_hls  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   lenet_hls  | return value |
+----------------------+-----+-----+------------+--------------+--------------+

