<profile>

<section name = "Vivado HLS Report for 'Block_preheader117_s'" level="0">
<item name = "Date">Sun Feb  7 17:35:31 2021
</item>
<item name = "Version">2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)</item>
<item name = "Project">matriz_mult</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.73, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">74, 74, 74, 74, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">64, 64, 8, -, -, 8, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 17</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 2, 885, 1498</column>
<column name="Memory">0, -, 32, 4</column>
<column name="Multiplexer">-, -, -, 273</column>
<column name="Register">-, -, 126, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 3</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="wrapped_mmult_hw_cud_U8">wrapped_mmult_hw_cud, 0, 2, 205, 390</column>
<column name="wrapped_mmult_hw_dEe_U9">wrapped_mmult_hw_dEe, 0, 0, 340, 554</column>
<column name="wrapped_mmult_hw_dEe_U10">wrapped_mmult_hw_dEe, 0, 0, 340, 554</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="vectorMedia1_U">Block_preheader11bkb, 0, 32, 4, 8, 32, 1, 256</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_278_p2">+, 0, 0, 13, 4, 1</column>
<column name="exitcond2_fu_272_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="X_MAT_0_address0">33, 6, 3, 18</column>
<column name="X_MAT_0_address1">33, 6, 3, 18</column>
<column name="X_MAT_0_d1">15, 3, 32, 96</column>
<column name="ap_NS_fsm">93, 19, 1, 19</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="dato_V_address0">27, 5, 2, 10</column>
<column name="grp_fu_192_p0">27, 5, 32, 160</column>
<column name="grp_fu_196_p0">27, 5, 32, 160</column>
<column name="i_reg_177">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="X_MAT_0_addr_8_reg_357">3, 0, 3, 0</column>
<column name="X_MAT_0_load_reg_363">32, 0, 32, 0</column>
<column name="ap_CS_fsm">18, 0, 18, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i_1_reg_347">4, 0, 4, 0</column>
<column name="i_reg_177">4, 0, 4, 0</column>
<column name="tmp_reg_373">32, 0, 32, 0</column>
<column name="vectorMedia1_load_reg_368">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Block_.preheader117., return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Block_.preheader117., return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Block_.preheader117., return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Block_.preheader117., return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Block_.preheader117., return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Block_.preheader117., return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Block_.preheader117., return value</column>
<column name="dato_V_address0">out, 2, ap_memory, dato_V, array</column>
<column name="dato_V_ce0">out, 1, ap_memory, dato_V, array</column>
<column name="dato_V_q0">in, 32, ap_memory, dato_V, array</column>
<column name="X_MAT_0_address0">out, 3, ap_memory, X_MAT_0, array</column>
<column name="X_MAT_0_ce0">out, 1, ap_memory, X_MAT_0, array</column>
<column name="X_MAT_0_we0">out, 1, ap_memory, X_MAT_0, array</column>
<column name="X_MAT_0_d0">out, 32, ap_memory, X_MAT_0, array</column>
<column name="X_MAT_0_q0">in, 32, ap_memory, X_MAT_0, array</column>
<column name="X_MAT_0_address1">out, 3, ap_memory, X_MAT_0, array</column>
<column name="X_MAT_0_ce1">out, 1, ap_memory, X_MAT_0, array</column>
<column name="X_MAT_0_we1">out, 1, ap_memory, X_MAT_0, array</column>
<column name="X_MAT_0_d1">out, 32, ap_memory, X_MAT_0, array</column>
</table>
</item>
</section>
</profile>
