git clone --depth 1 --no-tags https://github.com/finnball/igloo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105546923
git clone --depth 1 --no-tags https://github.com/cwkd/50.002-1D.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107410053
git clone --depth 1 --no-tags https://github.com/puroh/preocesador_segmentado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108561032
git clone --depth 1 --no-tags https://github.com/DexterZ7/7-Segment-Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102184386
git clone --depth 1 --no-tags https://github.com/Vakme/labjoslcd2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108446173
git clone --depth 1 --no-tags https://github.com/Crowdedlight/Robot_Electronics_2017.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106870127
git clone --depth 1 --no-tags https://github.com/Nie13/LRT_VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103989757
git clone --depth 1 --no-tags https://github.com/JuJuLY/TicTacToe-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104014124
git clone --depth 1 --no-tags https://github.com/fabian-astorga/jof-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104602898
git clone --depth 1 --no-tags https://github.com/gloryobi/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104426331
git clone --depth 1 --no-tags https://github.com/dymnz/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104743791
git clone --depth 1 --no-tags https://github.com/RetiredPirate/cs333_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104780270
git clone --depth 1 --no-tags https://github.com/yufeilim3/MHP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106111108
git clone --depth 1 --no-tags https://github.com/dmsakimb/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107516776
git clone --depth 1 --no-tags https://github.com/Nie13/do_inverse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106372173
git clone --depth 1 --no-tags https://github.com/florinaaelenaa/two-dimensional-cellular-automata.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108174872
git clone --depth 1 --no-tags https://github.com/GabrielFM/TG_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107273989
git clone --depth 1 --no-tags https://github.com/mlherd/navibot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107839807
git clone --depth 1 --no-tags https://github.com/TaylorWilton/COMP311-Assignment2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101940179
git clone --depth 1 --no-tags https://github.com/zhaojialu123/ECEN350.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101708948
git clone --depth 1 --no-tags https://github.com/nguyenmanhdang90/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104084852
git clone --depth 1 --no-tags https://github.com/ztyst/Piano-Tiles-CSC258.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104131430
git clone --depth 1 --no-tags https://github.com/dpenaz/ECE574A-Assignment1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104149779
git clone --depth 1 --no-tags https://github.com/RicardoMetz/Sistemas-Digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105830370
git clone --depth 1 --no-tags https://github.com/nikhil1198/8-bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105746724
git clone --depth 1 --no-tags https://github.com/amarnathajay/Verilog_Assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105844613
git clone --depth 1 --no-tags https://github.com/C47D/MycaProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105954947
git clone --depth 1 --no-tags https://github.com/b04902009/2017_ca.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105978058
git clone --depth 1 --no-tags https://github.com/MrDeeky/Rythm-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104589848
git clone --depth 1 --no-tags https://github.com/noeldiviney/DDS32_lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105824869
git clone --depth 1 --no-tags https://github.com/AdityaPawar5/Equivalence-Checking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108055541
git clone --depth 1 --no-tags https://github.com/orodrig6/FPGA_4Bit_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101235513
git clone --depth 1 --no-tags https://github.com/donghyun3363/factorial_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101030839
git clone --depth 1 --no-tags https://github.com/PaoloMonti42/DualVth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101758706
git clone --depth 1 --no-tags https://github.com/ryanjsims/lab369a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103002044
git clone --depth 1 --no-tags https://github.com/Aidan-Kehoe/Verilog_Assembly_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101183114
git clone --depth 1 --no-tags https://github.com/theerdha/Computer-Organization-and-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101433658
git clone --depth 1 --no-tags https://github.com/harshana95/simpleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101661793
git clone --depth 1 --no-tags https://github.com/leoojg/SistemasDigitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101796457
git clone --depth 1 --no-tags https://github.com/mirkovich/MaquinaSensilla.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102008445
git clone --depth 1 --no-tags https://github.com/ramaxwell/MIPS-16b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102966441
git clone --depth 1 --no-tags https://github.com/EasonIp/ZhiXinClass1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102806136
git clone --depth 1 --no-tags https://github.com/ghazalsahebzamani/RTL-Design-Datapath-Controlle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102862148
git clone --depth 1 --no-tags https://github.com/francodi65/arquitectura.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102390227
git clone --depth 1 --no-tags https://github.com/ERTuringLee/Digital-Watch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108616153
git clone --depth 1 --no-tags https://github.com/Namrata7199/ceaser-cipher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108090920
git clone --depth 1 --no-tags https://github.com/Linqing-Fu/Computer_architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108112163
git clone --depth 1 --no-tags https://github.com/Juju-62q/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107499099
git clone --depth 1 --no-tags https://github.com/yufeilim3/1DCO3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107567745
git clone --depth 1 --no-tags https://github.com/higuoxing/fpga-oscilloscope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107083242
git clone --depth 1 --no-tags https://github.com/JoshVanL/calc1_black_box.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106281716
git clone --depth 1 --no-tags https://github.com/bzisjo/freq_est.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107434030
git clone --depth 1 --no-tags https://github.com/Saulrodlil/Tarea11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106822403
git clone --depth 1 --no-tags https://github.com/SantSou/tarea11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106760824
git clone --depth 1 --no-tags https://github.com/pattylihua/8_bit_ALU-master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107630347
git clone --depth 1 --no-tags https://github.com/mraeia/CubeField.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103416522
git clone --depth 1 --no-tags https://github.com/barnfung/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103463431
git clone --depth 1 --no-tags https://github.com/noeldiviney/DDS24_lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105824537
git clone --depth 1 --no-tags https://github.com/vt-ece4530-f17/hw4-ece4530-f17-0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105835824
git clone --depth 1 --no-tags https://github.com/DavSanchez/SI-P1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105269692
git clone --depth 1 --no-tags https://github.com/ryannyborg/ece369.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104585534
git clone --depth 1 --no-tags https://github.com/jmfveneroso/arquitetura_de_computadores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105913703
git clone --depth 1 --no-tags https://github.com/oleh-plotnikov/fir_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101061094
git clone --depth 1 --no-tags https://github.com/hidemikata/verilogcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102180326
git clone --depth 1 --no-tags https://github.com/liu1084455812/2017-2018-0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102601540
git clone --depth 1 --no-tags https://github.com/infi999/EECS2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102763042
git clone --depth 1 --no-tags https://github.com/HNlzh/Hello-GitHub.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104959370
git clone --depth 1 --no-tags https://github.com/taesikna/critical_path_extractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104715537
git clone --depth 1 --no-tags https://github.com/jfernand/hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105010461
git clone --depth 1 --no-tags https://github.com/bestbeet/CreateSound_FPGA_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103679329
git clone --depth 1 --no-tags https://github.com/mateu94/PA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105313335
git clone --depth 1 --no-tags https://github.com/mlxcrs/VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105997345
git clone --depth 1 --no-tags https://github.com/akshayapurohit23/Serial-Peripheral-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105828240
git clone --depth 1 --no-tags https://github.com/yanjiuntw/FPGA_image_squash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107630616
git clone --depth 1 --no-tags https://github.com/LiberalMind/huashan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107139413
git clone --depth 1 --no-tags https://github.com/varmil/td4-cpu-with-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107064252
git clone --depth 1 --no-tags https://github.com/KuiLiangLin/verilog_dividend_divisor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107226068
git clone --depth 1 --no-tags https://github.com/PhonePong/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108467107
git clone --depth 1 --no-tags https://github.com/sahithi-rv/viola_jones.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108711022
git clone --depth 1 --no-tags https://github.com/Wayne0980/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108657324
git clone --depth 1 --no-tags https://github.com/puroh/anillo_sistolico.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108500919
git clone --depth 1 --no-tags https://github.com/cnw004/mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104378015
git clone --depth 1 --no-tags https://github.com/linhan94/national-competition-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104327823
git clone --depth 1 --no-tags https://github.com/vt-ece4530-f17/msp430de.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102649890
git clone --depth 1 --no-tags https://github.com/TareqK/Microprocessor-Based-Systems-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103735027
git clone --depth 1 --no-tags https://github.com/fhboswell/Xilinx-FPGA-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104670227
git clone --depth 1 --no-tags https://github.com/zeyadtamimi/DesktopLauncherNIOS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102049605
git clone --depth 1 --no-tags https://github.com/gabrielrodriguezrivera/proyecto-micros.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102136788
git clone --depth 1 --no-tags https://github.com/u7karsh/cnn_ece564.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107832845
git clone --depth 1 --no-tags https://github.com/DylanPereira/ASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107746832
git clone --depth 1 --no-tags https://github.com/HM2D/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107783628
git clone --depth 1 --no-tags https://github.com/vovayrovsky/HACK_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107882046
git clone --depth 1 --no-tags https://github.com/malejaroti/Proyecto_camaraOV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105677474
git clone --depth 1 --no-tags https://github.com/augustolemes/Sistemas-Digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105684031
git clone --depth 1 --no-tags https://github.com/coder-1000/digital_piano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105804957
git clone --depth 1 --no-tags https://github.com/artsaldel/Altera-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105795908
git clone --depth 1 --no-tags https://github.com/hongbozhang85/VGAGame-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107016491
git clone --depth 1 --no-tags https://github.com/shichaosuper/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107019783
git clone --depth 1 --no-tags https://github.com/xw2333/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107429033
