<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc' l='191661' u='r' c='_ZN12_GLOBAL__N_118AMDGPUDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc' l='194233' u='r' c='_ZN12_GLOBAL__N_118AMDGPUDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='2019' u='r' c='_ZL11getRegClassN12_GLOBAL__N_112RegisterKindEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='651' c='_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='971' u='r' c='_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2081' c='_ZNK4llvm14SIRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1399' c='_ZN4llvm6AMDGPU14getRegBitWidthEj'/>
