|FB_SDF
clk_clk => SDF_HLS_componentqsys:inst.clk_clk


|FB_SDF|SDF_HLS_componentqsys:inst
clk_clk => clk_clk.IN2
reset_reset_n => _.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0
clock => clock.IN1
resetn => resetn.IN1
s0_data[0] => s0_data[0].IN1
s0_data[1] => s0_data[1].IN1
s0_data[2] => s0_data[2].IN1
s0_data[3] => s0_data[3].IN1
s0_data[4] => s0_data[4].IN1
s0_data[5] => s0_data[5].IN1
s0_data[6] => s0_data[6].IN1
s0_data[7] => s0_data[7].IN1
s0_data[8] => s0_data[8].IN1
s0_data[9] => s0_data[9].IN1
s0_data[10] => s0_data[10].IN1
s0_data[11] => s0_data[11].IN1
s0_data[12] => s0_data[12].IN1
s0_data[13] => s0_data[13].IN1
s0_data[14] => s0_data[14].IN1
s0_data[15] => s0_data[15].IN1
s0_data[16] => s0_data[16].IN1
s0_data[17] => s0_data[17].IN1
s0_data[18] => s0_data[18].IN1
s0_data[19] => s0_data[19].IN1
s0_data[20] => s0_data[20].IN1
s0_data[21] => s0_data[21].IN1
s0_data[22] => s0_data[22].IN1
s0_data[23] => s0_data[23].IN1
s0_data[24] => s0_data[24].IN1
s0_data[25] => s0_data[25].IN1
s0_data[26] => s0_data[26].IN1
s0_data[27] => s0_data[27].IN1
s0_data[28] => s0_data[28].IN1
s0_data[29] => s0_data[29].IN1
s0_data[30] => s0_data[30].IN1
s0_data[31] => s0_data[31].IN1
s0_ready <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s0_ready
s0_valid => s0_valid.IN1
s4_data[0] <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_data
s4_data[1] <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_data
s4_data[2] <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_data
s4_data[3] <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_data
s4_data[4] <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_data
s4_data[5] <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_data
s4_data[6] <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_data
s4_data[7] <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_data
s4_data[8] <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_data
s4_data[9] <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_data
s4_data[10] <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_data
s4_data[11] <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_data
s4_data[12] <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_data
s4_data[13] <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_data
s4_data[14] <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_data
s4_data[15] <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_data
s4_data[16] <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_data
s4_data[17] <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_data
s4_data[18] <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_data
s4_data[19] <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_data
s4_data[20] <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_data
s4_data[21] <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_data
s4_data[22] <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_data
s4_data[23] <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_data
s4_data[24] <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_data
s4_data[25] <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_data
s4_data[26] <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_data
s4_data[27] <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_data
s4_data[28] <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_data
s4_data[29] <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_data
s4_data[30] <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_data
s4_data[31] <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_data
s4_ready => s4_ready.IN1
s4_valid <= SDF_HLS_component_internal:sdf_hls_component_internal_inst.s4_valid


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst
clock => clock.IN1
resetn => resetn.IN1
s0_valid => s0_valid.IN1
s0_ready <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iord_bl_s0_ready
s0_data[0] => s0_data[0].IN1
s0_data[1] => s0_data[1].IN1
s0_data[2] => s0_data[2].IN1
s0_data[3] => s0_data[3].IN1
s0_data[4] => s0_data[4].IN1
s0_data[5] => s0_data[5].IN1
s0_data[6] => s0_data[6].IN1
s0_data[7] => s0_data[7].IN1
s0_data[8] => s0_data[8].IN1
s0_data[9] => s0_data[9].IN1
s0_data[10] => s0_data[10].IN1
s0_data[11] => s0_data[11].IN1
s0_data[12] => s0_data[12].IN1
s0_data[13] => s0_data[13].IN1
s0_data[14] => s0_data[14].IN1
s0_data[15] => s0_data[15].IN1
s0_data[16] => s0_data[16].IN1
s0_data[17] => s0_data[17].IN1
s0_data[18] => s0_data[18].IN1
s0_data[19] => s0_data[19].IN1
s0_data[20] => s0_data[20].IN1
s0_data[21] => s0_data[21].IN1
s0_data[22] => s0_data[22].IN1
s0_data[23] => s0_data[23].IN1
s0_data[24] => s0_data[24].IN1
s0_data[25] => s0_data[25].IN1
s0_data[26] => s0_data[26].IN1
s0_data[27] => s0_data[27].IN1
s0_data[28] => s0_data[28].IN1
s0_data[29] => s0_data[29].IN1
s0_data[30] => s0_data[30].IN1
s0_data[31] => s0_data[31].IN1
s4_valid <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_valid
s4_ready => s4_ready.IN1
s4_data[0] <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_data
s4_data[1] <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_data
s4_data[2] <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_data
s4_data[3] <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_data
s4_data[4] <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_data
s4_data[5] <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_data
s4_data[6] <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_data
s4_data[7] <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_data
s4_data[8] <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_data
s4_data[9] <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_data
s4_data[10] <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_data
s4_data[11] <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_data
s4_data[12] <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_data
s4_data[13] <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_data
s4_data[14] <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_data
s4_data[15] <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_data
s4_data[16] <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_data
s4_data[17] <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_data
s4_data[18] <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_data
s4_data[19] <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_data
s4_data[20] <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_data
s4_data[21] <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_data
s4_data[22] <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_data
s4_data[23] <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_data
s4_data[24] <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_data
s4_data[25] <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_data
s4_data[26] <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_data
s4_data[27] <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_data
s4_data[28] <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_data
s4_data[29] <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_data
s4_data[30] <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_data
s4_data[31] <= SDF_HLS_component_function_wrapper:SDF_HLS_component_internal.avst_iowr_s4_data


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal
avst_iord_bl_call_SDF_HLS_component_data[0] => avst_iord_bl_call_SDF_HLS_component_data[0].IN1
avst_iord_bl_call_SDF_HLS_component_valid[0] => ~NO_FANOUT~
avst_iord_bl_s0_data[0] => avst_iord_bl_s0_data[0].IN1
avst_iord_bl_s0_data[1] => avst_iord_bl_s0_data[1].IN1
avst_iord_bl_s0_data[2] => avst_iord_bl_s0_data[2].IN1
avst_iord_bl_s0_data[3] => avst_iord_bl_s0_data[3].IN1
avst_iord_bl_s0_data[4] => avst_iord_bl_s0_data[4].IN1
avst_iord_bl_s0_data[5] => avst_iord_bl_s0_data[5].IN1
avst_iord_bl_s0_data[6] => avst_iord_bl_s0_data[6].IN1
avst_iord_bl_s0_data[7] => avst_iord_bl_s0_data[7].IN1
avst_iord_bl_s0_data[8] => avst_iord_bl_s0_data[8].IN1
avst_iord_bl_s0_data[9] => avst_iord_bl_s0_data[9].IN1
avst_iord_bl_s0_data[10] => avst_iord_bl_s0_data[10].IN1
avst_iord_bl_s0_data[11] => avst_iord_bl_s0_data[11].IN1
avst_iord_bl_s0_data[12] => avst_iord_bl_s0_data[12].IN1
avst_iord_bl_s0_data[13] => avst_iord_bl_s0_data[13].IN1
avst_iord_bl_s0_data[14] => avst_iord_bl_s0_data[14].IN1
avst_iord_bl_s0_data[15] => avst_iord_bl_s0_data[15].IN1
avst_iord_bl_s0_data[16] => avst_iord_bl_s0_data[16].IN1
avst_iord_bl_s0_data[17] => avst_iord_bl_s0_data[17].IN1
avst_iord_bl_s0_data[18] => avst_iord_bl_s0_data[18].IN1
avst_iord_bl_s0_data[19] => avst_iord_bl_s0_data[19].IN1
avst_iord_bl_s0_data[20] => avst_iord_bl_s0_data[20].IN1
avst_iord_bl_s0_data[21] => avst_iord_bl_s0_data[21].IN1
avst_iord_bl_s0_data[22] => avst_iord_bl_s0_data[22].IN1
avst_iord_bl_s0_data[23] => avst_iord_bl_s0_data[23].IN1
avst_iord_bl_s0_data[24] => avst_iord_bl_s0_data[24].IN1
avst_iord_bl_s0_data[25] => avst_iord_bl_s0_data[25].IN1
avst_iord_bl_s0_data[26] => avst_iord_bl_s0_data[26].IN1
avst_iord_bl_s0_data[27] => avst_iord_bl_s0_data[27].IN1
avst_iord_bl_s0_data[28] => avst_iord_bl_s0_data[28].IN1
avst_iord_bl_s0_data[29] => avst_iord_bl_s0_data[29].IN1
avst_iord_bl_s0_data[30] => avst_iord_bl_s0_data[30].IN1
avst_iord_bl_s0_data[31] => avst_iord_bl_s0_data[31].IN1
avst_iord_bl_s0_valid[0] => avst_iord_bl_s0_valid[0].IN1
avst_iowr_bl_call_ihc_1_almostfull[0] => ~NO_FANOUT~
avst_iowr_bl_call_ihc_2_almostfull[0] => ~NO_FANOUT~
avst_iowr_bl_call_ihc_almostfull[0] => ~NO_FANOUT~
avst_iowr_bl_s1_0_almostfull[0] => ~NO_FANOUT~
avst_iowr_bl_s1_1_almostfull[0] => ~NO_FANOUT~
avst_iowr_bl_s1_2_almostfull[0] => ~NO_FANOUT~
avst_iowr_bl_s2_0_almostfull[0] => ~NO_FANOUT~
avst_iowr_bl_s2_1_almostfull[0] => ~NO_FANOUT~
avst_iowr_bl_s2_2_almostfull[0] => ~NO_FANOUT~
avst_iowr_bl_s2_3_almostfull[0] => ~NO_FANOUT~
avst_iowr_bl_s2_4_almostfull[0] => ~NO_FANOUT~
avst_iowr_bl_s2_5_almostfull[0] => ~NO_FANOUT~
avst_iowr_bl_s3_almostfull[0] => ~NO_FANOUT~
avst_iowr_bl_s4_0_almostfull[0] => ~NO_FANOUT~
avst_iowr_bl_s4_1_almostfull[0] => ~NO_FANOUT~
avst_iowr_nb_return_SDF_HLS_component_almostfull[0] => ~NO_FANOUT~
avst_iowr_s4_almost_full[0] => avst_iowr_s4_almost_full[0].IN1
avst_iowr_s4_ready[0] => avst_iowr_s4_ready[0].IN1
stall_in[0] => ~NO_FANOUT~
start[0] => ~NO_FANOUT~
valid_in[0] => ~NO_FANOUT~
avst_iord_bl_call_SDF_HLS_component_almost_full[0] <= SDF_HLS_component_function:theSDF_HLS_component_function.out_iord_bl_call_SDF_HLS_component_o_fifoalmost_full
avst_iord_bl_call_SDF_HLS_component_ready[0] <= SDF_HLS_component_function:theSDF_HLS_component_function.out_iord_bl_call_SDF_HLS_component_o_fifoready
avst_iord_bl_s0_almost_full[0] <= ihc_2_function_out_iord_bl_s0_o_fifoalmost_full[0].DB_MAX_OUTPUT_PORT_TYPE
avst_iord_bl_s0_ready[0] <= SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst.out_stream_in_ready
avst_iowr_nb_return_SDF_HLS_component_data[0] <= SDF_HLS_component_function:theSDF_HLS_component_function.out_iowr_nb_return_SDF_HLS_component_o_fifodata
avst_iowr_nb_return_SDF_HLS_component_valid[0] <= SDF_HLS_component_function:theSDF_HLS_component_function.out_iowr_nb_return_SDF_HLS_component_o_fifovalid
avst_iowr_s4_data[0] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_data
avst_iowr_s4_data[1] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_data
avst_iowr_s4_data[2] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_data
avst_iowr_s4_data[3] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_data
avst_iowr_s4_data[4] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_data
avst_iowr_s4_data[5] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_data
avst_iowr_s4_data[6] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_data
avst_iowr_s4_data[7] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_data
avst_iowr_s4_data[8] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_data
avst_iowr_s4_data[9] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_data
avst_iowr_s4_data[10] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_data
avst_iowr_s4_data[11] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_data
avst_iowr_s4_data[12] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_data
avst_iowr_s4_data[13] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_data
avst_iowr_s4_data[14] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_data
avst_iowr_s4_data[15] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_data
avst_iowr_s4_data[16] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_data
avst_iowr_s4_data[17] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_data
avst_iowr_s4_data[18] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_data
avst_iowr_s4_data[19] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_data
avst_iowr_s4_data[20] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_data
avst_iowr_s4_data[21] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_data
avst_iowr_s4_data[22] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_data
avst_iowr_s4_data[23] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_data
avst_iowr_s4_data[24] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_data
avst_iowr_s4_data[25] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_data
avst_iowr_s4_data[26] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_data
avst_iowr_s4_data[27] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_data
avst_iowr_s4_data[28] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_data
avst_iowr_s4_data[29] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_data
avst_iowr_s4_data[30] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_data
avst_iowr_s4_data[31] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_data
avst_iowr_s4_valid[0] <= SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst.out_stream_out_valid
clock => clock.IN9
resetn => resetn.IN9


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst
in_stream_in_data[0] => in_stream_in_data[0].IN1
in_stream_in_data[1] => in_stream_in_data[1].IN1
in_stream_in_data[2] => in_stream_in_data[2].IN1
in_stream_in_data[3] => in_stream_in_data[3].IN1
in_stream_in_data[4] => in_stream_in_data[4].IN1
in_stream_in_data[5] => in_stream_in_data[5].IN1
in_stream_in_data[6] => in_stream_in_data[6].IN1
in_stream_in_data[7] => in_stream_in_data[7].IN1
in_stream_in_data[8] => in_stream_in_data[8].IN1
in_stream_in_data[9] => in_stream_in_data[9].IN1
in_stream_in_data[10] => in_stream_in_data[10].IN1
in_stream_in_data[11] => in_stream_in_data[11].IN1
in_stream_in_data[12] => in_stream_in_data[12].IN1
in_stream_in_data[13] => in_stream_in_data[13].IN1
in_stream_in_data[14] => in_stream_in_data[14].IN1
in_stream_in_data[15] => in_stream_in_data[15].IN1
in_stream_in_data[16] => in_stream_in_data[16].IN1
in_stream_in_data[17] => in_stream_in_data[17].IN1
in_stream_in_data[18] => in_stream_in_data[18].IN1
in_stream_in_data[19] => in_stream_in_data[19].IN1
in_stream_in_data[20] => in_stream_in_data[20].IN1
in_stream_in_data[21] => in_stream_in_data[21].IN1
in_stream_in_data[22] => in_stream_in_data[22].IN1
in_stream_in_data[23] => in_stream_in_data[23].IN1
in_stream_in_data[24] => in_stream_in_data[24].IN1
in_stream_in_data[25] => in_stream_in_data[25].IN1
in_stream_in_data[26] => in_stream_in_data[26].IN1
in_stream_in_data[27] => in_stream_in_data[27].IN1
in_stream_in_data[28] => in_stream_in_data[28].IN1
in_stream_in_data[29] => in_stream_in_data[29].IN1
in_stream_in_data[30] => in_stream_in_data[30].IN1
in_stream_in_data[31] => in_stream_in_data[31].IN1
in_stream_in_valid[0] => iowr_s4_fifo_inst_internal_stream_in_valid_bitsignaltemp.IN1
in_stream_out_almost_full[0] => iowr_s4_fifo_inst_internal_stream_out_almost_full_bitsignaltemp.IN1
in_stream_out_ready[0] => iowr_s4_fifo_inst_internal_stream_out_ready_bitsignaltemp.IN1
out_stream_in_ready[0] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_in_ready
out_stream_out_data[0] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_data
out_stream_out_data[1] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_data
out_stream_out_data[2] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_data
out_stream_out_data[3] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_data
out_stream_out_data[4] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_data
out_stream_out_data[5] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_data
out_stream_out_data[6] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_data
out_stream_out_data[7] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_data
out_stream_out_data[8] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_data
out_stream_out_data[9] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_data
out_stream_out_data[10] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_data
out_stream_out_data[11] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_data
out_stream_out_data[12] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_data
out_stream_out_data[13] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_data
out_stream_out_data[14] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_data
out_stream_out_data[15] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_data
out_stream_out_data[16] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_data
out_stream_out_data[17] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_data
out_stream_out_data[18] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_data
out_stream_out_data[19] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_data
out_stream_out_data[20] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_data
out_stream_out_data[21] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_data
out_stream_out_data[22] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_data
out_stream_out_data[23] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_data
out_stream_out_data[24] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_data
out_stream_out_data[25] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_data
out_stream_out_data[26] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_data
out_stream_out_data[27] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_data
out_stream_out_data[28] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_data
out_stream_out_data[29] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_data
out_stream_out_data[30] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_data
out_stream_out_data[31] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_data
out_stream_out_valid[0] <= acl_stream_fifo:theiowr_s4_fifo_inst_internal.stream_out_valid
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal
clock => clock.IN4
resetn => resetn.IN1
stream_in_valid => incr.IN1
stream_in_data[0] => fifo_data_in[0].IN1
stream_in_data[1] => fifo_data_in[1].IN1
stream_in_data[2] => fifo_data_in[2].IN1
stream_in_data[3] => fifo_data_in[3].IN1
stream_in_data[4] => fifo_data_in[4].IN1
stream_in_data[5] => fifo_data_in[5].IN1
stream_in_data[6] => fifo_data_in[6].IN1
stream_in_data[7] => fifo_data_in[7].IN1
stream_in_data[8] => fifo_data_in[8].IN1
stream_in_data[9] => fifo_data_in[9].IN1
stream_in_data[10] => fifo_data_in[10].IN1
stream_in_data[11] => fifo_data_in[11].IN1
stream_in_data[12] => fifo_data_in[12].IN1
stream_in_data[13] => fifo_data_in[13].IN1
stream_in_data[14] => fifo_data_in[14].IN1
stream_in_data[15] => fifo_data_in[15].IN1
stream_in_data[16] => fifo_data_in[16].IN1
stream_in_data[17] => fifo_data_in[17].IN1
stream_in_data[18] => fifo_data_in[18].IN1
stream_in_data[19] => fifo_data_in[19].IN1
stream_in_data[20] => fifo_data_in[20].IN1
stream_in_data[21] => fifo_data_in[21].IN1
stream_in_data[22] => fifo_data_in[22].IN1
stream_in_data[23] => fifo_data_in[23].IN1
stream_in_data[24] => fifo_data_in[24].IN1
stream_in_data[25] => fifo_data_in[25].IN1
stream_in_data[26] => fifo_data_in[26].IN1
stream_in_data[27] => fifo_data_in[27].IN1
stream_in_data[28] => fifo_data_in[28].IN1
stream_in_data[29] => fifo_data_in[29].IN1
stream_in_data[30] => fifo_data_in[30].IN1
stream_in_data[31] => fifo_data_in[31].IN1
stream_in_ready <= acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst.threshold_reached
stream_in_startofpacket => ~NO_FANOUT~
stream_in_endofpacket => ~NO_FANOUT~
stream_in_empty[0] => ~NO_FANOUT~
stream_out_almost_full => ~NO_FANOUT~
stream_out_ready => decr.IN1
stream_out_ready => _.IN1
stream_out_data[0] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[1] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[2] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[3] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[4] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[5] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[6] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[7] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[8] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[9] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[10] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[11] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[12] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[13] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[14] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[15] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[16] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[17] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[18] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[19] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[20] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[21] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[22] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[23] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[24] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[25] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[26] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[27] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[28] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[29] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[30] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[31] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_valid <= hld_fifo:GEN_RAM_FIFO.fifo.o_valid
stream_out_startofpacket <= <GND>
stream_out_endofpacket <= <GND>
stream_out_empty[0] <= <GND>
almost_full <= acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst.threshold_reached
ecc_err_status[0] <= hld_fifo:GEN_RAM_FIFO.fifo.ecc_err_status
ecc_err_status[1] <= hld_fifo:GEN_RAM_FIFO.fifo.ecc_err_status


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|acl_shift_register_no_reset:GEN_RAM_FIFO.delay_write_interface_of_fifo
clock => ~NO_FANOUT~
D[0] => Q[0].DATAIN
D[1] => Q[1].DATAIN
D[2] => Q[2].DATAIN
D[3] => Q[3].DATAIN
D[4] => Q[4].DATAIN
D[5] => Q[5].DATAIN
D[6] => Q[6].DATAIN
D[7] => Q[7].DATAIN
D[8] => Q[8].DATAIN
D[9] => Q[9].DATAIN
D[10] => Q[10].DATAIN
D[11] => Q[11].DATAIN
D[12] => Q[12].DATAIN
D[13] => Q[13].DATAIN
D[14] => Q[14].DATAIN
D[15] => Q[15].DATAIN
D[16] => Q[16].DATAIN
D[17] => Q[17].DATAIN
D[18] => Q[18].DATAIN
D[19] => Q[19].DATAIN
D[20] => Q[20].DATAIN
D[21] => Q[21].DATAIN
D[22] => Q[22].DATAIN
D[23] => Q[23].DATAIN
D[24] => Q[24].DATAIN
D[25] => Q[25].DATAIN
D[26] => Q[26].DATAIN
D[27] => Q[27].DATAIN
D[28] => Q[28].DATAIN
D[29] => Q[29].DATAIN
D[30] => Q[30].DATAIN
D[31] => Q[31].DATAIN
D[32] => Q[32].DATAIN
Q[0] <= D[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= D[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= D[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= D[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= D[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= D[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= D[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= D[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= D[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= D[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= D[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= D[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= D[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= D[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= D[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= D[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= D[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= D[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= D[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= D[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= D[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= D[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= D[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= D[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= D[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= D[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= D[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= D[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= D[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= D[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= D[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= D[31].DB_MAX_OUTPUT_PORT_TYPE
Q[32] <= D[32].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_almost_full <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
stall_out <= fifo_in_reset.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[1] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[2] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[3] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[4] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[5] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[6] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[7] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[8] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[9] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[10] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[11] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[12] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[13] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[14] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[15] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[16] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[17] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[18] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[19] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[20] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[21] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[22] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[23] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[24] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[25] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[26] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[27] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[28] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[29] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[30] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[31] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component
wren => dpram_er32:auto_generated.wren
data[0] => dpram_er32:auto_generated.data[0]
data[1] => dpram_er32:auto_generated.data[1]
data[2] => dpram_er32:auto_generated.data[2]
data[3] => dpram_er32:auto_generated.data[3]
data[4] => dpram_er32:auto_generated.data[4]
data[5] => dpram_er32:auto_generated.data[5]
data[6] => dpram_er32:auto_generated.data[6]
data[7] => dpram_er32:auto_generated.data[7]
data[8] => dpram_er32:auto_generated.data[8]
data[9] => dpram_er32:auto_generated.data[9]
data[10] => dpram_er32:auto_generated.data[10]
data[11] => dpram_er32:auto_generated.data[11]
data[12] => dpram_er32:auto_generated.data[12]
data[13] => dpram_er32:auto_generated.data[13]
data[14] => dpram_er32:auto_generated.data[14]
data[15] => dpram_er32:auto_generated.data[15]
data[16] => dpram_er32:auto_generated.data[16]
data[17] => dpram_er32:auto_generated.data[17]
data[18] => dpram_er32:auto_generated.data[18]
data[19] => dpram_er32:auto_generated.data[19]
data[20] => dpram_er32:auto_generated.data[20]
data[21] => dpram_er32:auto_generated.data[21]
data[22] => dpram_er32:auto_generated.data[22]
data[23] => dpram_er32:auto_generated.data[23]
data[24] => dpram_er32:auto_generated.data[24]
data[25] => dpram_er32:auto_generated.data[25]
data[26] => dpram_er32:auto_generated.data[26]
data[27] => dpram_er32:auto_generated.data[27]
data[28] => dpram_er32:auto_generated.data[28]
data[29] => dpram_er32:auto_generated.data[29]
data[30] => dpram_er32:auto_generated.data[30]
data[31] => dpram_er32:auto_generated.data[31]
wraddress[0] => dpram_er32:auto_generated.wraddress[0]
wraddress[1] => dpram_er32:auto_generated.wraddress[1]
wraddress[2] => dpram_er32:auto_generated.wraddress[2]
wraddress[3] => dpram_er32:auto_generated.wraddress[3]
wraddress[4] => dpram_er32:auto_generated.wraddress[4]
inclock => dpram_er32:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_er32:auto_generated.rdaddress[0]
rdaddress[1] => dpram_er32:auto_generated.rdaddress[1]
rdaddress[2] => dpram_er32:auto_generated.rdaddress[2]
rdaddress[3] => dpram_er32:auto_generated.rdaddress[3]
rdaddress[4] => dpram_er32:auto_generated.rdaddress[4]
outclock => dpram_er32:auto_generated.outclock
outclocken => dpram_er32:auto_generated.outclocken
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_er32:auto_generated.q[0]
q[1] <= dpram_er32:auto_generated.q[1]
q[2] <= dpram_er32:auto_generated.q[2]
q[3] <= dpram_er32:auto_generated.q[3]
q[4] <= dpram_er32:auto_generated.q[4]
q[5] <= dpram_er32:auto_generated.q[5]
q[6] <= dpram_er32:auto_generated.q[6]
q[7] <= dpram_er32:auto_generated.q[7]
q[8] <= dpram_er32:auto_generated.q[8]
q[9] <= dpram_er32:auto_generated.q[9]
q[10] <= dpram_er32:auto_generated.q[10]
q[11] <= dpram_er32:auto_generated.q[11]
q[12] <= dpram_er32:auto_generated.q[12]
q[13] <= dpram_er32:auto_generated.q[13]
q[14] <= dpram_er32:auto_generated.q[14]
q[15] <= dpram_er32:auto_generated.q[15]
q[16] <= dpram_er32:auto_generated.q[16]
q[17] <= dpram_er32:auto_generated.q[17]
q[18] <= dpram_er32:auto_generated.q[18]
q[19] <= dpram_er32:auto_generated.q[19]
q[20] <= dpram_er32:auto_generated.q[20]
q[21] <= dpram_er32:auto_generated.q[21]
q[22] <= dpram_er32:auto_generated.q[22]
q[23] <= dpram_er32:auto_generated.q[23]
q[24] <= dpram_er32:auto_generated.q[24]
q[25] <= dpram_er32:auto_generated.q[25]
q[26] <= dpram_er32:auto_generated.q[26]
q[27] <= dpram_er32:auto_generated.q[27]
q[28] <= dpram_er32:auto_generated.q[28]
q[29] <= dpram_er32:auto_generated.q[29]
q[30] <= dpram_er32:auto_generated.q[30]
q[31] <= dpram_er32:auto_generated.q[31]


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated
data[0] => lutrama0.PORTADATAIN
data[1] => lutrama1.PORTADATAIN
data[2] => lutrama2.PORTADATAIN
data[3] => lutrama3.PORTADATAIN
data[4] => lutrama4.PORTADATAIN
data[5] => lutrama5.PORTADATAIN
data[6] => lutrama6.PORTADATAIN
data[7] => lutrama7.PORTADATAIN
data[8] => lutrama8.PORTADATAIN
data[9] => lutrama9.PORTADATAIN
data[10] => lutrama10.PORTADATAIN
data[11] => lutrama11.PORTADATAIN
data[12] => lutrama12.PORTADATAIN
data[13] => lutrama13.PORTADATAIN
data[14] => lutrama14.PORTADATAIN
data[15] => lutrama15.PORTADATAIN
data[16] => lutrama16.PORTADATAIN
data[17] => lutrama17.PORTADATAIN
data[18] => lutrama18.PORTADATAIN
data[19] => lutrama19.PORTADATAIN
data[20] => lutrama20.PORTADATAIN
data[21] => lutrama21.PORTADATAIN
data[22] => lutrama22.PORTADATAIN
data[23] => lutrama23.PORTADATAIN
data[24] => lutrama24.PORTADATAIN
data[25] => lutrama25.PORTADATAIN
data[26] => lutrama26.PORTADATAIN
data[27] => lutrama27.PORTADATAIN
data[28] => lutrama28.PORTADATAIN
data[29] => lutrama29.PORTADATAIN
data[30] => lutrama30.PORTADATAIN
data[31] => lutrama31.PORTADATAIN
inclock => lutrama0.CLK0
inclock => lutrama1.CLK0
inclock => lutrama2.CLK0
inclock => lutrama3.CLK0
inclock => lutrama4.CLK0
inclock => lutrama5.CLK0
inclock => lutrama6.CLK0
inclock => lutrama7.CLK0
inclock => lutrama8.CLK0
inclock => lutrama9.CLK0
inclock => lutrama10.CLK0
inclock => lutrama11.CLK0
inclock => lutrama12.CLK0
inclock => lutrama13.CLK0
inclock => lutrama14.CLK0
inclock => lutrama15.CLK0
inclock => lutrama16.CLK0
inclock => lutrama17.CLK0
inclock => lutrama18.CLK0
inclock => lutrama19.CLK0
inclock => lutrama20.CLK0
inclock => lutrama21.CLK0
inclock => lutrama22.CLK0
inclock => lutrama23.CLK0
inclock => lutrama24.CLK0
inclock => lutrama25.CLK0
inclock => lutrama26.CLK0
inclock => lutrama27.CLK0
inclock => lutrama28.CLK0
inclock => lutrama29.CLK0
inclock => lutrama30.CLK0
inclock => lutrama31.CLK0
outclock => dataout_reg[31].CLK
outclock => dataout_reg[30].CLK
outclock => dataout_reg[29].CLK
outclock => dataout_reg[28].CLK
outclock => dataout_reg[27].CLK
outclock => dataout_reg[26].CLK
outclock => dataout_reg[25].CLK
outclock => dataout_reg[24].CLK
outclock => dataout_reg[23].CLK
outclock => dataout_reg[22].CLK
outclock => dataout_reg[21].CLK
outclock => dataout_reg[20].CLK
outclock => dataout_reg[19].CLK
outclock => dataout_reg[18].CLK
outclock => dataout_reg[17].CLK
outclock => dataout_reg[16].CLK
outclock => dataout_reg[15].CLK
outclock => dataout_reg[14].CLK
outclock => dataout_reg[13].CLK
outclock => dataout_reg[12].CLK
outclock => dataout_reg[11].CLK
outclock => dataout_reg[10].CLK
outclock => dataout_reg[9].CLK
outclock => dataout_reg[8].CLK
outclock => dataout_reg[7].CLK
outclock => dataout_reg[6].CLK
outclock => dataout_reg[5].CLK
outclock => dataout_reg[4].CLK
outclock => dataout_reg[3].CLK
outclock => dataout_reg[2].CLK
outclock => dataout_reg[1].CLK
outclock => dataout_reg[0].CLK
outclocken => dataout_reg[31].ENA
outclocken => dataout_reg[30].ENA
outclocken => dataout_reg[29].ENA
outclocken => dataout_reg[28].ENA
outclocken => dataout_reg[27].ENA
outclocken => dataout_reg[26].ENA
outclocken => dataout_reg[25].ENA
outclocken => dataout_reg[24].ENA
outclocken => dataout_reg[23].ENA
outclocken => dataout_reg[22].ENA
outclocken => dataout_reg[21].ENA
outclocken => dataout_reg[20].ENA
outclocken => dataout_reg[19].ENA
outclocken => dataout_reg[18].ENA
outclocken => dataout_reg[17].ENA
outclocken => dataout_reg[16].ENA
outclocken => dataout_reg[15].ENA
outclocken => dataout_reg[14].ENA
outclocken => dataout_reg[13].ENA
outclocken => dataout_reg[12].ENA
outclocken => dataout_reg[11].ENA
outclocken => dataout_reg[10].ENA
outclocken => dataout_reg[9].ENA
outclocken => dataout_reg[8].ENA
outclocken => dataout_reg[7].ENA
outclocken => dataout_reg[6].ENA
outclocken => dataout_reg[5].ENA
outclocken => dataout_reg[4].ENA
outclocken => dataout_reg[3].ENA
outclocken => dataout_reg[2].ENA
outclocken => dataout_reg[1].ENA
outclocken => dataout_reg[0].ENA
q[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dataout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dataout_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dataout_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dataout_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dataout_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dataout_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dataout_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dataout_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dataout_reg[31].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[0] => lutrama1.PORTBADDR
rdaddress[0] => lutrama2.PORTBADDR
rdaddress[0] => lutrama3.PORTBADDR
rdaddress[0] => lutrama4.PORTBADDR
rdaddress[0] => lutrama5.PORTBADDR
rdaddress[0] => lutrama6.PORTBADDR
rdaddress[0] => lutrama7.PORTBADDR
rdaddress[0] => lutrama8.PORTBADDR
rdaddress[0] => lutrama9.PORTBADDR
rdaddress[0] => lutrama10.PORTBADDR
rdaddress[0] => lutrama11.PORTBADDR
rdaddress[0] => lutrama12.PORTBADDR
rdaddress[0] => lutrama13.PORTBADDR
rdaddress[0] => lutrama14.PORTBADDR
rdaddress[0] => lutrama15.PORTBADDR
rdaddress[0] => lutrama16.PORTBADDR
rdaddress[0] => lutrama17.PORTBADDR
rdaddress[0] => lutrama18.PORTBADDR
rdaddress[0] => lutrama19.PORTBADDR
rdaddress[0] => lutrama20.PORTBADDR
rdaddress[0] => lutrama21.PORTBADDR
rdaddress[0] => lutrama22.PORTBADDR
rdaddress[0] => lutrama23.PORTBADDR
rdaddress[0] => lutrama24.PORTBADDR
rdaddress[0] => lutrama25.PORTBADDR
rdaddress[0] => lutrama26.PORTBADDR
rdaddress[0] => lutrama27.PORTBADDR
rdaddress[0] => lutrama28.PORTBADDR
rdaddress[0] => lutrama29.PORTBADDR
rdaddress[0] => lutrama30.PORTBADDR
rdaddress[0] => lutrama31.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[1] => lutrama1.PORTBADDR1
rdaddress[1] => lutrama2.PORTBADDR1
rdaddress[1] => lutrama3.PORTBADDR1
rdaddress[1] => lutrama4.PORTBADDR1
rdaddress[1] => lutrama5.PORTBADDR1
rdaddress[1] => lutrama6.PORTBADDR1
rdaddress[1] => lutrama7.PORTBADDR1
rdaddress[1] => lutrama8.PORTBADDR1
rdaddress[1] => lutrama9.PORTBADDR1
rdaddress[1] => lutrama10.PORTBADDR1
rdaddress[1] => lutrama11.PORTBADDR1
rdaddress[1] => lutrama12.PORTBADDR1
rdaddress[1] => lutrama13.PORTBADDR1
rdaddress[1] => lutrama14.PORTBADDR1
rdaddress[1] => lutrama15.PORTBADDR1
rdaddress[1] => lutrama16.PORTBADDR1
rdaddress[1] => lutrama17.PORTBADDR1
rdaddress[1] => lutrama18.PORTBADDR1
rdaddress[1] => lutrama19.PORTBADDR1
rdaddress[1] => lutrama20.PORTBADDR1
rdaddress[1] => lutrama21.PORTBADDR1
rdaddress[1] => lutrama22.PORTBADDR1
rdaddress[1] => lutrama23.PORTBADDR1
rdaddress[1] => lutrama24.PORTBADDR1
rdaddress[1] => lutrama25.PORTBADDR1
rdaddress[1] => lutrama26.PORTBADDR1
rdaddress[1] => lutrama27.PORTBADDR1
rdaddress[1] => lutrama28.PORTBADDR1
rdaddress[1] => lutrama29.PORTBADDR1
rdaddress[1] => lutrama30.PORTBADDR1
rdaddress[1] => lutrama31.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[2] => lutrama1.PORTBADDR2
rdaddress[2] => lutrama2.PORTBADDR2
rdaddress[2] => lutrama3.PORTBADDR2
rdaddress[2] => lutrama4.PORTBADDR2
rdaddress[2] => lutrama5.PORTBADDR2
rdaddress[2] => lutrama6.PORTBADDR2
rdaddress[2] => lutrama7.PORTBADDR2
rdaddress[2] => lutrama8.PORTBADDR2
rdaddress[2] => lutrama9.PORTBADDR2
rdaddress[2] => lutrama10.PORTBADDR2
rdaddress[2] => lutrama11.PORTBADDR2
rdaddress[2] => lutrama12.PORTBADDR2
rdaddress[2] => lutrama13.PORTBADDR2
rdaddress[2] => lutrama14.PORTBADDR2
rdaddress[2] => lutrama15.PORTBADDR2
rdaddress[2] => lutrama16.PORTBADDR2
rdaddress[2] => lutrama17.PORTBADDR2
rdaddress[2] => lutrama18.PORTBADDR2
rdaddress[2] => lutrama19.PORTBADDR2
rdaddress[2] => lutrama20.PORTBADDR2
rdaddress[2] => lutrama21.PORTBADDR2
rdaddress[2] => lutrama22.PORTBADDR2
rdaddress[2] => lutrama23.PORTBADDR2
rdaddress[2] => lutrama24.PORTBADDR2
rdaddress[2] => lutrama25.PORTBADDR2
rdaddress[2] => lutrama26.PORTBADDR2
rdaddress[2] => lutrama27.PORTBADDR2
rdaddress[2] => lutrama28.PORTBADDR2
rdaddress[2] => lutrama29.PORTBADDR2
rdaddress[2] => lutrama30.PORTBADDR2
rdaddress[2] => lutrama31.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[3] => lutrama1.PORTBADDR3
rdaddress[3] => lutrama2.PORTBADDR3
rdaddress[3] => lutrama3.PORTBADDR3
rdaddress[3] => lutrama4.PORTBADDR3
rdaddress[3] => lutrama5.PORTBADDR3
rdaddress[3] => lutrama6.PORTBADDR3
rdaddress[3] => lutrama7.PORTBADDR3
rdaddress[3] => lutrama8.PORTBADDR3
rdaddress[3] => lutrama9.PORTBADDR3
rdaddress[3] => lutrama10.PORTBADDR3
rdaddress[3] => lutrama11.PORTBADDR3
rdaddress[3] => lutrama12.PORTBADDR3
rdaddress[3] => lutrama13.PORTBADDR3
rdaddress[3] => lutrama14.PORTBADDR3
rdaddress[3] => lutrama15.PORTBADDR3
rdaddress[3] => lutrama16.PORTBADDR3
rdaddress[3] => lutrama17.PORTBADDR3
rdaddress[3] => lutrama18.PORTBADDR3
rdaddress[3] => lutrama19.PORTBADDR3
rdaddress[3] => lutrama20.PORTBADDR3
rdaddress[3] => lutrama21.PORTBADDR3
rdaddress[3] => lutrama22.PORTBADDR3
rdaddress[3] => lutrama23.PORTBADDR3
rdaddress[3] => lutrama24.PORTBADDR3
rdaddress[3] => lutrama25.PORTBADDR3
rdaddress[3] => lutrama26.PORTBADDR3
rdaddress[3] => lutrama27.PORTBADDR3
rdaddress[3] => lutrama28.PORTBADDR3
rdaddress[3] => lutrama29.PORTBADDR3
rdaddress[3] => lutrama30.PORTBADDR3
rdaddress[3] => lutrama31.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
rdaddress[4] => lutrama1.PORTBADDR4
rdaddress[4] => lutrama2.PORTBADDR4
rdaddress[4] => lutrama3.PORTBADDR4
rdaddress[4] => lutrama4.PORTBADDR4
rdaddress[4] => lutrama5.PORTBADDR4
rdaddress[4] => lutrama6.PORTBADDR4
rdaddress[4] => lutrama7.PORTBADDR4
rdaddress[4] => lutrama8.PORTBADDR4
rdaddress[4] => lutrama9.PORTBADDR4
rdaddress[4] => lutrama10.PORTBADDR4
rdaddress[4] => lutrama11.PORTBADDR4
rdaddress[4] => lutrama12.PORTBADDR4
rdaddress[4] => lutrama13.PORTBADDR4
rdaddress[4] => lutrama14.PORTBADDR4
rdaddress[4] => lutrama15.PORTBADDR4
rdaddress[4] => lutrama16.PORTBADDR4
rdaddress[4] => lutrama17.PORTBADDR4
rdaddress[4] => lutrama18.PORTBADDR4
rdaddress[4] => lutrama19.PORTBADDR4
rdaddress[4] => lutrama20.PORTBADDR4
rdaddress[4] => lutrama21.PORTBADDR4
rdaddress[4] => lutrama22.PORTBADDR4
rdaddress[4] => lutrama23.PORTBADDR4
rdaddress[4] => lutrama24.PORTBADDR4
rdaddress[4] => lutrama25.PORTBADDR4
rdaddress[4] => lutrama26.PORTBADDR4
rdaddress[4] => lutrama27.PORTBADDR4
rdaddress[4] => lutrama28.PORTBADDR4
rdaddress[4] => lutrama29.PORTBADDR4
rdaddress[4] => lutrama30.PORTBADDR4
rdaddress[4] => lutrama31.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[0] => lutrama1.PORTAADDR
wraddress[0] => lutrama2.PORTAADDR
wraddress[0] => lutrama3.PORTAADDR
wraddress[0] => lutrama4.PORTAADDR
wraddress[0] => lutrama5.PORTAADDR
wraddress[0] => lutrama6.PORTAADDR
wraddress[0] => lutrama7.PORTAADDR
wraddress[0] => lutrama8.PORTAADDR
wraddress[0] => lutrama9.PORTAADDR
wraddress[0] => lutrama10.PORTAADDR
wraddress[0] => lutrama11.PORTAADDR
wraddress[0] => lutrama12.PORTAADDR
wraddress[0] => lutrama13.PORTAADDR
wraddress[0] => lutrama14.PORTAADDR
wraddress[0] => lutrama15.PORTAADDR
wraddress[0] => lutrama16.PORTAADDR
wraddress[0] => lutrama17.PORTAADDR
wraddress[0] => lutrama18.PORTAADDR
wraddress[0] => lutrama19.PORTAADDR
wraddress[0] => lutrama20.PORTAADDR
wraddress[0] => lutrama21.PORTAADDR
wraddress[0] => lutrama22.PORTAADDR
wraddress[0] => lutrama23.PORTAADDR
wraddress[0] => lutrama24.PORTAADDR
wraddress[0] => lutrama25.PORTAADDR
wraddress[0] => lutrama26.PORTAADDR
wraddress[0] => lutrama27.PORTAADDR
wraddress[0] => lutrama28.PORTAADDR
wraddress[0] => lutrama29.PORTAADDR
wraddress[0] => lutrama30.PORTAADDR
wraddress[0] => lutrama31.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[1] => lutrama1.PORTAADDR1
wraddress[1] => lutrama2.PORTAADDR1
wraddress[1] => lutrama3.PORTAADDR1
wraddress[1] => lutrama4.PORTAADDR1
wraddress[1] => lutrama5.PORTAADDR1
wraddress[1] => lutrama6.PORTAADDR1
wraddress[1] => lutrama7.PORTAADDR1
wraddress[1] => lutrama8.PORTAADDR1
wraddress[1] => lutrama9.PORTAADDR1
wraddress[1] => lutrama10.PORTAADDR1
wraddress[1] => lutrama11.PORTAADDR1
wraddress[1] => lutrama12.PORTAADDR1
wraddress[1] => lutrama13.PORTAADDR1
wraddress[1] => lutrama14.PORTAADDR1
wraddress[1] => lutrama15.PORTAADDR1
wraddress[1] => lutrama16.PORTAADDR1
wraddress[1] => lutrama17.PORTAADDR1
wraddress[1] => lutrama18.PORTAADDR1
wraddress[1] => lutrama19.PORTAADDR1
wraddress[1] => lutrama20.PORTAADDR1
wraddress[1] => lutrama21.PORTAADDR1
wraddress[1] => lutrama22.PORTAADDR1
wraddress[1] => lutrama23.PORTAADDR1
wraddress[1] => lutrama24.PORTAADDR1
wraddress[1] => lutrama25.PORTAADDR1
wraddress[1] => lutrama26.PORTAADDR1
wraddress[1] => lutrama27.PORTAADDR1
wraddress[1] => lutrama28.PORTAADDR1
wraddress[1] => lutrama29.PORTAADDR1
wraddress[1] => lutrama30.PORTAADDR1
wraddress[1] => lutrama31.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[2] => lutrama1.PORTAADDR2
wraddress[2] => lutrama2.PORTAADDR2
wraddress[2] => lutrama3.PORTAADDR2
wraddress[2] => lutrama4.PORTAADDR2
wraddress[2] => lutrama5.PORTAADDR2
wraddress[2] => lutrama6.PORTAADDR2
wraddress[2] => lutrama7.PORTAADDR2
wraddress[2] => lutrama8.PORTAADDR2
wraddress[2] => lutrama9.PORTAADDR2
wraddress[2] => lutrama10.PORTAADDR2
wraddress[2] => lutrama11.PORTAADDR2
wraddress[2] => lutrama12.PORTAADDR2
wraddress[2] => lutrama13.PORTAADDR2
wraddress[2] => lutrama14.PORTAADDR2
wraddress[2] => lutrama15.PORTAADDR2
wraddress[2] => lutrama16.PORTAADDR2
wraddress[2] => lutrama17.PORTAADDR2
wraddress[2] => lutrama18.PORTAADDR2
wraddress[2] => lutrama19.PORTAADDR2
wraddress[2] => lutrama20.PORTAADDR2
wraddress[2] => lutrama21.PORTAADDR2
wraddress[2] => lutrama22.PORTAADDR2
wraddress[2] => lutrama23.PORTAADDR2
wraddress[2] => lutrama24.PORTAADDR2
wraddress[2] => lutrama25.PORTAADDR2
wraddress[2] => lutrama26.PORTAADDR2
wraddress[2] => lutrama27.PORTAADDR2
wraddress[2] => lutrama28.PORTAADDR2
wraddress[2] => lutrama29.PORTAADDR2
wraddress[2] => lutrama30.PORTAADDR2
wraddress[2] => lutrama31.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[3] => lutrama1.PORTAADDR3
wraddress[3] => lutrama2.PORTAADDR3
wraddress[3] => lutrama3.PORTAADDR3
wraddress[3] => lutrama4.PORTAADDR3
wraddress[3] => lutrama5.PORTAADDR3
wraddress[3] => lutrama6.PORTAADDR3
wraddress[3] => lutrama7.PORTAADDR3
wraddress[3] => lutrama8.PORTAADDR3
wraddress[3] => lutrama9.PORTAADDR3
wraddress[3] => lutrama10.PORTAADDR3
wraddress[3] => lutrama11.PORTAADDR3
wraddress[3] => lutrama12.PORTAADDR3
wraddress[3] => lutrama13.PORTAADDR3
wraddress[3] => lutrama14.PORTAADDR3
wraddress[3] => lutrama15.PORTAADDR3
wraddress[3] => lutrama16.PORTAADDR3
wraddress[3] => lutrama17.PORTAADDR3
wraddress[3] => lutrama18.PORTAADDR3
wraddress[3] => lutrama19.PORTAADDR3
wraddress[3] => lutrama20.PORTAADDR3
wraddress[3] => lutrama21.PORTAADDR3
wraddress[3] => lutrama22.PORTAADDR3
wraddress[3] => lutrama23.PORTAADDR3
wraddress[3] => lutrama24.PORTAADDR3
wraddress[3] => lutrama25.PORTAADDR3
wraddress[3] => lutrama26.PORTAADDR3
wraddress[3] => lutrama27.PORTAADDR3
wraddress[3] => lutrama28.PORTAADDR3
wraddress[3] => lutrama29.PORTAADDR3
wraddress[3] => lutrama30.PORTAADDR3
wraddress[3] => lutrama31.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wraddress[4] => lutrama1.PORTAADDR4
wraddress[4] => lutrama2.PORTAADDR4
wraddress[4] => lutrama3.PORTAADDR4
wraddress[4] => lutrama4.PORTAADDR4
wraddress[4] => lutrama5.PORTAADDR4
wraddress[4] => lutrama6.PORTAADDR4
wraddress[4] => lutrama7.PORTAADDR4
wraddress[4] => lutrama8.PORTAADDR4
wraddress[4] => lutrama9.PORTAADDR4
wraddress[4] => lutrama10.PORTAADDR4
wraddress[4] => lutrama11.PORTAADDR4
wraddress[4] => lutrama12.PORTAADDR4
wraddress[4] => lutrama13.PORTAADDR4
wraddress[4] => lutrama14.PORTAADDR4
wraddress[4] => lutrama15.PORTAADDR4
wraddress[4] => lutrama16.PORTAADDR4
wraddress[4] => lutrama17.PORTAADDR4
wraddress[4] => lutrama18.PORTAADDR4
wraddress[4] => lutrama19.PORTAADDR4
wraddress[4] => lutrama20.PORTAADDR4
wraddress[4] => lutrama21.PORTAADDR4
wraddress[4] => lutrama22.PORTAADDR4
wraddress[4] => lutrama23.PORTAADDR4
wraddress[4] => lutrama24.PORTAADDR4
wraddress[4] => lutrama25.PORTAADDR4
wraddress[4] => lutrama26.PORTAADDR4
wraddress[4] => lutrama27.PORTAADDR4
wraddress[4] => lutrama28.PORTAADDR4
wraddress[4] => lutrama29.PORTAADDR4
wraddress[4] => lutrama30.PORTAADDR4
wraddress[4] => lutrama31.PORTAADDR4
wren => lutrama0.ENA0
wren => lutrama1.ENA0
wren => lutrama2.ENA0
wren => lutrama3.ENA0
wren => lutrama4.ENA0
wren => lutrama5.ENA0
wren => lutrama6.ENA0
wren => lutrama7.ENA0
wren => lutrama8.ENA0
wren => lutrama9.ENA0
wren => lutrama10.ENA0
wren => lutrama11.ENA0
wren => lutrama12.ENA0
wren => lutrama13.ENA0
wren => lutrama14.ENA0
wren => lutrama15.ENA0
wren => lutrama16.ENA0
wren => lutrama17.ENA0
wren => lutrama18.ENA0
wren => lutrama19.ENA0
wren => lutrama20.ENA0
wren => lutrama21.ENA0
wren => lutrama22.ENA0
wren => lutrama23.ENA0
wren => lutrama24.ENA0
wren => lutrama25.ENA0
wren => lutrama26.ENA0
wren => lutrama27.ENA0
wren => lutrama28.ENA0
wren => lutrama29.ENA0
wren => lutrama30.ENA0
wren => lutrama31.ENA0


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst
in_stream_in_data[0] => in_stream_in_data[0].IN1
in_stream_in_data[1] => in_stream_in_data[1].IN1
in_stream_in_data[2] => in_stream_in_data[2].IN1
in_stream_in_data[3] => in_stream_in_data[3].IN1
in_stream_in_data[4] => in_stream_in_data[4].IN1
in_stream_in_data[5] => in_stream_in_data[5].IN1
in_stream_in_data[6] => in_stream_in_data[6].IN1
in_stream_in_data[7] => in_stream_in_data[7].IN1
in_stream_in_data[8] => in_stream_in_data[8].IN1
in_stream_in_data[9] => in_stream_in_data[9].IN1
in_stream_in_data[10] => in_stream_in_data[10].IN1
in_stream_in_data[11] => in_stream_in_data[11].IN1
in_stream_in_data[12] => in_stream_in_data[12].IN1
in_stream_in_data[13] => in_stream_in_data[13].IN1
in_stream_in_data[14] => in_stream_in_data[14].IN1
in_stream_in_data[15] => in_stream_in_data[15].IN1
in_stream_in_data[16] => in_stream_in_data[16].IN1
in_stream_in_data[17] => in_stream_in_data[17].IN1
in_stream_in_data[18] => in_stream_in_data[18].IN1
in_stream_in_data[19] => in_stream_in_data[19].IN1
in_stream_in_data[20] => in_stream_in_data[20].IN1
in_stream_in_data[21] => in_stream_in_data[21].IN1
in_stream_in_data[22] => in_stream_in_data[22].IN1
in_stream_in_data[23] => in_stream_in_data[23].IN1
in_stream_in_data[24] => in_stream_in_data[24].IN1
in_stream_in_data[25] => in_stream_in_data[25].IN1
in_stream_in_data[26] => in_stream_in_data[26].IN1
in_stream_in_data[27] => in_stream_in_data[27].IN1
in_stream_in_data[28] => in_stream_in_data[28].IN1
in_stream_in_data[29] => in_stream_in_data[29].IN1
in_stream_in_data[30] => in_stream_in_data[30].IN1
in_stream_in_data[31] => in_stream_in_data[31].IN1
in_stream_in_valid[0] => iowr_s1_fifo_inst_internal_stream_in_valid_bitsignaltemp.IN1
in_stream_out_almost_full[0] => iowr_s1_fifo_inst_internal_stream_out_almost_full_bitsignaltemp.IN1
in_stream_out_ready[0] => iowr_s1_fifo_inst_internal_stream_out_ready_bitsignaltemp.IN1
out_stream_in_ready[0] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_in_ready
out_stream_out_data[0] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_data
out_stream_out_data[1] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_data
out_stream_out_data[2] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_data
out_stream_out_data[3] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_data
out_stream_out_data[4] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_data
out_stream_out_data[5] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_data
out_stream_out_data[6] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_data
out_stream_out_data[7] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_data
out_stream_out_data[8] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_data
out_stream_out_data[9] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_data
out_stream_out_data[10] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_data
out_stream_out_data[11] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_data
out_stream_out_data[12] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_data
out_stream_out_data[13] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_data
out_stream_out_data[14] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_data
out_stream_out_data[15] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_data
out_stream_out_data[16] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_data
out_stream_out_data[17] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_data
out_stream_out_data[18] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_data
out_stream_out_data[19] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_data
out_stream_out_data[20] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_data
out_stream_out_data[21] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_data
out_stream_out_data[22] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_data
out_stream_out_data[23] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_data
out_stream_out_data[24] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_data
out_stream_out_data[25] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_data
out_stream_out_data[26] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_data
out_stream_out_data[27] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_data
out_stream_out_data[28] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_data
out_stream_out_data[29] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_data
out_stream_out_data[30] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_data
out_stream_out_data[31] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_data
out_stream_out_valid[0] <= acl_stream_fifo:theiowr_s1_fifo_inst_internal.stream_out_valid
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal
clock => clock.IN4
resetn => resetn.IN1
stream_in_valid => incr.IN1
stream_in_data[0] => fifo_data_in[0].IN1
stream_in_data[1] => fifo_data_in[1].IN1
stream_in_data[2] => fifo_data_in[2].IN1
stream_in_data[3] => fifo_data_in[3].IN1
stream_in_data[4] => fifo_data_in[4].IN1
stream_in_data[5] => fifo_data_in[5].IN1
stream_in_data[6] => fifo_data_in[6].IN1
stream_in_data[7] => fifo_data_in[7].IN1
stream_in_data[8] => fifo_data_in[8].IN1
stream_in_data[9] => fifo_data_in[9].IN1
stream_in_data[10] => fifo_data_in[10].IN1
stream_in_data[11] => fifo_data_in[11].IN1
stream_in_data[12] => fifo_data_in[12].IN1
stream_in_data[13] => fifo_data_in[13].IN1
stream_in_data[14] => fifo_data_in[14].IN1
stream_in_data[15] => fifo_data_in[15].IN1
stream_in_data[16] => fifo_data_in[16].IN1
stream_in_data[17] => fifo_data_in[17].IN1
stream_in_data[18] => fifo_data_in[18].IN1
stream_in_data[19] => fifo_data_in[19].IN1
stream_in_data[20] => fifo_data_in[20].IN1
stream_in_data[21] => fifo_data_in[21].IN1
stream_in_data[22] => fifo_data_in[22].IN1
stream_in_data[23] => fifo_data_in[23].IN1
stream_in_data[24] => fifo_data_in[24].IN1
stream_in_data[25] => fifo_data_in[25].IN1
stream_in_data[26] => fifo_data_in[26].IN1
stream_in_data[27] => fifo_data_in[27].IN1
stream_in_data[28] => fifo_data_in[28].IN1
stream_in_data[29] => fifo_data_in[29].IN1
stream_in_data[30] => fifo_data_in[30].IN1
stream_in_data[31] => fifo_data_in[31].IN1
stream_in_ready <= acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst.threshold_reached
stream_in_startofpacket => ~NO_FANOUT~
stream_in_endofpacket => ~NO_FANOUT~
stream_in_empty[0] => ~NO_FANOUT~
stream_out_almost_full => ~NO_FANOUT~
stream_out_ready => decr.IN1
stream_out_ready => _.IN1
stream_out_data[0] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[1] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[2] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[3] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[4] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[5] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[6] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[7] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[8] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[9] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[10] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[11] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[12] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[13] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[14] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[15] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[16] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[17] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[18] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[19] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[20] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[21] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[22] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[23] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[24] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[25] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[26] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[27] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[28] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[29] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[30] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[31] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_valid <= hld_fifo:GEN_RAM_FIFO.fifo.o_valid
stream_out_startofpacket <= <GND>
stream_out_endofpacket <= <GND>
stream_out_empty[0] <= <GND>
almost_full <= acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst.threshold_reached
ecc_err_status[0] <= hld_fifo:GEN_RAM_FIFO.fifo.ecc_err_status
ecc_err_status[1] <= hld_fifo:GEN_RAM_FIFO.fifo.ecc_err_status


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|acl_shift_register_no_reset:GEN_RAM_FIFO.delay_write_interface_of_fifo
clock => ~NO_FANOUT~
D[0] => Q[0].DATAIN
D[1] => Q[1].DATAIN
D[2] => Q[2].DATAIN
D[3] => Q[3].DATAIN
D[4] => Q[4].DATAIN
D[5] => Q[5].DATAIN
D[6] => Q[6].DATAIN
D[7] => Q[7].DATAIN
D[8] => Q[8].DATAIN
D[9] => Q[9].DATAIN
D[10] => Q[10].DATAIN
D[11] => Q[11].DATAIN
D[12] => Q[12].DATAIN
D[13] => Q[13].DATAIN
D[14] => Q[14].DATAIN
D[15] => Q[15].DATAIN
D[16] => Q[16].DATAIN
D[17] => Q[17].DATAIN
D[18] => Q[18].DATAIN
D[19] => Q[19].DATAIN
D[20] => Q[20].DATAIN
D[21] => Q[21].DATAIN
D[22] => Q[22].DATAIN
D[23] => Q[23].DATAIN
D[24] => Q[24].DATAIN
D[25] => Q[25].DATAIN
D[26] => Q[26].DATAIN
D[27] => Q[27].DATAIN
D[28] => Q[28].DATAIN
D[29] => Q[29].DATAIN
D[30] => Q[30].DATAIN
D[31] => Q[31].DATAIN
D[32] => Q[32].DATAIN
Q[0] <= D[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= D[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= D[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= D[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= D[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= D[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= D[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= D[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= D[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= D[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= D[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= D[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= D[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= D[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= D[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= D[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= D[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= D[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= D[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= D[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= D[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= D[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= D[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= D[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= D[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= D[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= D[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= D[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= D[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= D[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= D[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= D[31].DB_MAX_OUTPUT_PORT_TYPE
Q[32] <= D[32].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_almost_full <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
stall_out <= fifo_in_reset.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[1] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[2] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[3] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[4] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[5] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[6] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[7] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[8] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[9] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[10] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[11] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[12] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[13] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[14] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[15] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[16] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[17] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[18] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[19] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[20] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[21] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[22] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[23] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[24] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[25] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[26] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[27] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[28] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[29] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[30] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[31] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component
wren => dpram_er32:auto_generated.wren
data[0] => dpram_er32:auto_generated.data[0]
data[1] => dpram_er32:auto_generated.data[1]
data[2] => dpram_er32:auto_generated.data[2]
data[3] => dpram_er32:auto_generated.data[3]
data[4] => dpram_er32:auto_generated.data[4]
data[5] => dpram_er32:auto_generated.data[5]
data[6] => dpram_er32:auto_generated.data[6]
data[7] => dpram_er32:auto_generated.data[7]
data[8] => dpram_er32:auto_generated.data[8]
data[9] => dpram_er32:auto_generated.data[9]
data[10] => dpram_er32:auto_generated.data[10]
data[11] => dpram_er32:auto_generated.data[11]
data[12] => dpram_er32:auto_generated.data[12]
data[13] => dpram_er32:auto_generated.data[13]
data[14] => dpram_er32:auto_generated.data[14]
data[15] => dpram_er32:auto_generated.data[15]
data[16] => dpram_er32:auto_generated.data[16]
data[17] => dpram_er32:auto_generated.data[17]
data[18] => dpram_er32:auto_generated.data[18]
data[19] => dpram_er32:auto_generated.data[19]
data[20] => dpram_er32:auto_generated.data[20]
data[21] => dpram_er32:auto_generated.data[21]
data[22] => dpram_er32:auto_generated.data[22]
data[23] => dpram_er32:auto_generated.data[23]
data[24] => dpram_er32:auto_generated.data[24]
data[25] => dpram_er32:auto_generated.data[25]
data[26] => dpram_er32:auto_generated.data[26]
data[27] => dpram_er32:auto_generated.data[27]
data[28] => dpram_er32:auto_generated.data[28]
data[29] => dpram_er32:auto_generated.data[29]
data[30] => dpram_er32:auto_generated.data[30]
data[31] => dpram_er32:auto_generated.data[31]
wraddress[0] => dpram_er32:auto_generated.wraddress[0]
wraddress[1] => dpram_er32:auto_generated.wraddress[1]
wraddress[2] => dpram_er32:auto_generated.wraddress[2]
wraddress[3] => dpram_er32:auto_generated.wraddress[3]
wraddress[4] => dpram_er32:auto_generated.wraddress[4]
inclock => dpram_er32:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_er32:auto_generated.rdaddress[0]
rdaddress[1] => dpram_er32:auto_generated.rdaddress[1]
rdaddress[2] => dpram_er32:auto_generated.rdaddress[2]
rdaddress[3] => dpram_er32:auto_generated.rdaddress[3]
rdaddress[4] => dpram_er32:auto_generated.rdaddress[4]
outclock => dpram_er32:auto_generated.outclock
outclocken => dpram_er32:auto_generated.outclocken
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_er32:auto_generated.q[0]
q[1] <= dpram_er32:auto_generated.q[1]
q[2] <= dpram_er32:auto_generated.q[2]
q[3] <= dpram_er32:auto_generated.q[3]
q[4] <= dpram_er32:auto_generated.q[4]
q[5] <= dpram_er32:auto_generated.q[5]
q[6] <= dpram_er32:auto_generated.q[6]
q[7] <= dpram_er32:auto_generated.q[7]
q[8] <= dpram_er32:auto_generated.q[8]
q[9] <= dpram_er32:auto_generated.q[9]
q[10] <= dpram_er32:auto_generated.q[10]
q[11] <= dpram_er32:auto_generated.q[11]
q[12] <= dpram_er32:auto_generated.q[12]
q[13] <= dpram_er32:auto_generated.q[13]
q[14] <= dpram_er32:auto_generated.q[14]
q[15] <= dpram_er32:auto_generated.q[15]
q[16] <= dpram_er32:auto_generated.q[16]
q[17] <= dpram_er32:auto_generated.q[17]
q[18] <= dpram_er32:auto_generated.q[18]
q[19] <= dpram_er32:auto_generated.q[19]
q[20] <= dpram_er32:auto_generated.q[20]
q[21] <= dpram_er32:auto_generated.q[21]
q[22] <= dpram_er32:auto_generated.q[22]
q[23] <= dpram_er32:auto_generated.q[23]
q[24] <= dpram_er32:auto_generated.q[24]
q[25] <= dpram_er32:auto_generated.q[25]
q[26] <= dpram_er32:auto_generated.q[26]
q[27] <= dpram_er32:auto_generated.q[27]
q[28] <= dpram_er32:auto_generated.q[28]
q[29] <= dpram_er32:auto_generated.q[29]
q[30] <= dpram_er32:auto_generated.q[30]
q[31] <= dpram_er32:auto_generated.q[31]


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated
data[0] => lutrama0.PORTADATAIN
data[1] => lutrama1.PORTADATAIN
data[2] => lutrama2.PORTADATAIN
data[3] => lutrama3.PORTADATAIN
data[4] => lutrama4.PORTADATAIN
data[5] => lutrama5.PORTADATAIN
data[6] => lutrama6.PORTADATAIN
data[7] => lutrama7.PORTADATAIN
data[8] => lutrama8.PORTADATAIN
data[9] => lutrama9.PORTADATAIN
data[10] => lutrama10.PORTADATAIN
data[11] => lutrama11.PORTADATAIN
data[12] => lutrama12.PORTADATAIN
data[13] => lutrama13.PORTADATAIN
data[14] => lutrama14.PORTADATAIN
data[15] => lutrama15.PORTADATAIN
data[16] => lutrama16.PORTADATAIN
data[17] => lutrama17.PORTADATAIN
data[18] => lutrama18.PORTADATAIN
data[19] => lutrama19.PORTADATAIN
data[20] => lutrama20.PORTADATAIN
data[21] => lutrama21.PORTADATAIN
data[22] => lutrama22.PORTADATAIN
data[23] => lutrama23.PORTADATAIN
data[24] => lutrama24.PORTADATAIN
data[25] => lutrama25.PORTADATAIN
data[26] => lutrama26.PORTADATAIN
data[27] => lutrama27.PORTADATAIN
data[28] => lutrama28.PORTADATAIN
data[29] => lutrama29.PORTADATAIN
data[30] => lutrama30.PORTADATAIN
data[31] => lutrama31.PORTADATAIN
inclock => lutrama0.CLK0
inclock => lutrama1.CLK0
inclock => lutrama2.CLK0
inclock => lutrama3.CLK0
inclock => lutrama4.CLK0
inclock => lutrama5.CLK0
inclock => lutrama6.CLK0
inclock => lutrama7.CLK0
inclock => lutrama8.CLK0
inclock => lutrama9.CLK0
inclock => lutrama10.CLK0
inclock => lutrama11.CLK0
inclock => lutrama12.CLK0
inclock => lutrama13.CLK0
inclock => lutrama14.CLK0
inclock => lutrama15.CLK0
inclock => lutrama16.CLK0
inclock => lutrama17.CLK0
inclock => lutrama18.CLK0
inclock => lutrama19.CLK0
inclock => lutrama20.CLK0
inclock => lutrama21.CLK0
inclock => lutrama22.CLK0
inclock => lutrama23.CLK0
inclock => lutrama24.CLK0
inclock => lutrama25.CLK0
inclock => lutrama26.CLK0
inclock => lutrama27.CLK0
inclock => lutrama28.CLK0
inclock => lutrama29.CLK0
inclock => lutrama30.CLK0
inclock => lutrama31.CLK0
outclock => dataout_reg[31].CLK
outclock => dataout_reg[30].CLK
outclock => dataout_reg[29].CLK
outclock => dataout_reg[28].CLK
outclock => dataout_reg[27].CLK
outclock => dataout_reg[26].CLK
outclock => dataout_reg[25].CLK
outclock => dataout_reg[24].CLK
outclock => dataout_reg[23].CLK
outclock => dataout_reg[22].CLK
outclock => dataout_reg[21].CLK
outclock => dataout_reg[20].CLK
outclock => dataout_reg[19].CLK
outclock => dataout_reg[18].CLK
outclock => dataout_reg[17].CLK
outclock => dataout_reg[16].CLK
outclock => dataout_reg[15].CLK
outclock => dataout_reg[14].CLK
outclock => dataout_reg[13].CLK
outclock => dataout_reg[12].CLK
outclock => dataout_reg[11].CLK
outclock => dataout_reg[10].CLK
outclock => dataout_reg[9].CLK
outclock => dataout_reg[8].CLK
outclock => dataout_reg[7].CLK
outclock => dataout_reg[6].CLK
outclock => dataout_reg[5].CLK
outclock => dataout_reg[4].CLK
outclock => dataout_reg[3].CLK
outclock => dataout_reg[2].CLK
outclock => dataout_reg[1].CLK
outclock => dataout_reg[0].CLK
outclocken => dataout_reg[31].ENA
outclocken => dataout_reg[30].ENA
outclocken => dataout_reg[29].ENA
outclocken => dataout_reg[28].ENA
outclocken => dataout_reg[27].ENA
outclocken => dataout_reg[26].ENA
outclocken => dataout_reg[25].ENA
outclocken => dataout_reg[24].ENA
outclocken => dataout_reg[23].ENA
outclocken => dataout_reg[22].ENA
outclocken => dataout_reg[21].ENA
outclocken => dataout_reg[20].ENA
outclocken => dataout_reg[19].ENA
outclocken => dataout_reg[18].ENA
outclocken => dataout_reg[17].ENA
outclocken => dataout_reg[16].ENA
outclocken => dataout_reg[15].ENA
outclocken => dataout_reg[14].ENA
outclocken => dataout_reg[13].ENA
outclocken => dataout_reg[12].ENA
outclocken => dataout_reg[11].ENA
outclocken => dataout_reg[10].ENA
outclocken => dataout_reg[9].ENA
outclocken => dataout_reg[8].ENA
outclocken => dataout_reg[7].ENA
outclocken => dataout_reg[6].ENA
outclocken => dataout_reg[5].ENA
outclocken => dataout_reg[4].ENA
outclocken => dataout_reg[3].ENA
outclocken => dataout_reg[2].ENA
outclocken => dataout_reg[1].ENA
outclocken => dataout_reg[0].ENA
q[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dataout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dataout_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dataout_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dataout_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dataout_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dataout_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dataout_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dataout_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dataout_reg[31].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[0] => lutrama1.PORTBADDR
rdaddress[0] => lutrama2.PORTBADDR
rdaddress[0] => lutrama3.PORTBADDR
rdaddress[0] => lutrama4.PORTBADDR
rdaddress[0] => lutrama5.PORTBADDR
rdaddress[0] => lutrama6.PORTBADDR
rdaddress[0] => lutrama7.PORTBADDR
rdaddress[0] => lutrama8.PORTBADDR
rdaddress[0] => lutrama9.PORTBADDR
rdaddress[0] => lutrama10.PORTBADDR
rdaddress[0] => lutrama11.PORTBADDR
rdaddress[0] => lutrama12.PORTBADDR
rdaddress[0] => lutrama13.PORTBADDR
rdaddress[0] => lutrama14.PORTBADDR
rdaddress[0] => lutrama15.PORTBADDR
rdaddress[0] => lutrama16.PORTBADDR
rdaddress[0] => lutrama17.PORTBADDR
rdaddress[0] => lutrama18.PORTBADDR
rdaddress[0] => lutrama19.PORTBADDR
rdaddress[0] => lutrama20.PORTBADDR
rdaddress[0] => lutrama21.PORTBADDR
rdaddress[0] => lutrama22.PORTBADDR
rdaddress[0] => lutrama23.PORTBADDR
rdaddress[0] => lutrama24.PORTBADDR
rdaddress[0] => lutrama25.PORTBADDR
rdaddress[0] => lutrama26.PORTBADDR
rdaddress[0] => lutrama27.PORTBADDR
rdaddress[0] => lutrama28.PORTBADDR
rdaddress[0] => lutrama29.PORTBADDR
rdaddress[0] => lutrama30.PORTBADDR
rdaddress[0] => lutrama31.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[1] => lutrama1.PORTBADDR1
rdaddress[1] => lutrama2.PORTBADDR1
rdaddress[1] => lutrama3.PORTBADDR1
rdaddress[1] => lutrama4.PORTBADDR1
rdaddress[1] => lutrama5.PORTBADDR1
rdaddress[1] => lutrama6.PORTBADDR1
rdaddress[1] => lutrama7.PORTBADDR1
rdaddress[1] => lutrama8.PORTBADDR1
rdaddress[1] => lutrama9.PORTBADDR1
rdaddress[1] => lutrama10.PORTBADDR1
rdaddress[1] => lutrama11.PORTBADDR1
rdaddress[1] => lutrama12.PORTBADDR1
rdaddress[1] => lutrama13.PORTBADDR1
rdaddress[1] => lutrama14.PORTBADDR1
rdaddress[1] => lutrama15.PORTBADDR1
rdaddress[1] => lutrama16.PORTBADDR1
rdaddress[1] => lutrama17.PORTBADDR1
rdaddress[1] => lutrama18.PORTBADDR1
rdaddress[1] => lutrama19.PORTBADDR1
rdaddress[1] => lutrama20.PORTBADDR1
rdaddress[1] => lutrama21.PORTBADDR1
rdaddress[1] => lutrama22.PORTBADDR1
rdaddress[1] => lutrama23.PORTBADDR1
rdaddress[1] => lutrama24.PORTBADDR1
rdaddress[1] => lutrama25.PORTBADDR1
rdaddress[1] => lutrama26.PORTBADDR1
rdaddress[1] => lutrama27.PORTBADDR1
rdaddress[1] => lutrama28.PORTBADDR1
rdaddress[1] => lutrama29.PORTBADDR1
rdaddress[1] => lutrama30.PORTBADDR1
rdaddress[1] => lutrama31.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[2] => lutrama1.PORTBADDR2
rdaddress[2] => lutrama2.PORTBADDR2
rdaddress[2] => lutrama3.PORTBADDR2
rdaddress[2] => lutrama4.PORTBADDR2
rdaddress[2] => lutrama5.PORTBADDR2
rdaddress[2] => lutrama6.PORTBADDR2
rdaddress[2] => lutrama7.PORTBADDR2
rdaddress[2] => lutrama8.PORTBADDR2
rdaddress[2] => lutrama9.PORTBADDR2
rdaddress[2] => lutrama10.PORTBADDR2
rdaddress[2] => lutrama11.PORTBADDR2
rdaddress[2] => lutrama12.PORTBADDR2
rdaddress[2] => lutrama13.PORTBADDR2
rdaddress[2] => lutrama14.PORTBADDR2
rdaddress[2] => lutrama15.PORTBADDR2
rdaddress[2] => lutrama16.PORTBADDR2
rdaddress[2] => lutrama17.PORTBADDR2
rdaddress[2] => lutrama18.PORTBADDR2
rdaddress[2] => lutrama19.PORTBADDR2
rdaddress[2] => lutrama20.PORTBADDR2
rdaddress[2] => lutrama21.PORTBADDR2
rdaddress[2] => lutrama22.PORTBADDR2
rdaddress[2] => lutrama23.PORTBADDR2
rdaddress[2] => lutrama24.PORTBADDR2
rdaddress[2] => lutrama25.PORTBADDR2
rdaddress[2] => lutrama26.PORTBADDR2
rdaddress[2] => lutrama27.PORTBADDR2
rdaddress[2] => lutrama28.PORTBADDR2
rdaddress[2] => lutrama29.PORTBADDR2
rdaddress[2] => lutrama30.PORTBADDR2
rdaddress[2] => lutrama31.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[3] => lutrama1.PORTBADDR3
rdaddress[3] => lutrama2.PORTBADDR3
rdaddress[3] => lutrama3.PORTBADDR3
rdaddress[3] => lutrama4.PORTBADDR3
rdaddress[3] => lutrama5.PORTBADDR3
rdaddress[3] => lutrama6.PORTBADDR3
rdaddress[3] => lutrama7.PORTBADDR3
rdaddress[3] => lutrama8.PORTBADDR3
rdaddress[3] => lutrama9.PORTBADDR3
rdaddress[3] => lutrama10.PORTBADDR3
rdaddress[3] => lutrama11.PORTBADDR3
rdaddress[3] => lutrama12.PORTBADDR3
rdaddress[3] => lutrama13.PORTBADDR3
rdaddress[3] => lutrama14.PORTBADDR3
rdaddress[3] => lutrama15.PORTBADDR3
rdaddress[3] => lutrama16.PORTBADDR3
rdaddress[3] => lutrama17.PORTBADDR3
rdaddress[3] => lutrama18.PORTBADDR3
rdaddress[3] => lutrama19.PORTBADDR3
rdaddress[3] => lutrama20.PORTBADDR3
rdaddress[3] => lutrama21.PORTBADDR3
rdaddress[3] => lutrama22.PORTBADDR3
rdaddress[3] => lutrama23.PORTBADDR3
rdaddress[3] => lutrama24.PORTBADDR3
rdaddress[3] => lutrama25.PORTBADDR3
rdaddress[3] => lutrama26.PORTBADDR3
rdaddress[3] => lutrama27.PORTBADDR3
rdaddress[3] => lutrama28.PORTBADDR3
rdaddress[3] => lutrama29.PORTBADDR3
rdaddress[3] => lutrama30.PORTBADDR3
rdaddress[3] => lutrama31.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
rdaddress[4] => lutrama1.PORTBADDR4
rdaddress[4] => lutrama2.PORTBADDR4
rdaddress[4] => lutrama3.PORTBADDR4
rdaddress[4] => lutrama4.PORTBADDR4
rdaddress[4] => lutrama5.PORTBADDR4
rdaddress[4] => lutrama6.PORTBADDR4
rdaddress[4] => lutrama7.PORTBADDR4
rdaddress[4] => lutrama8.PORTBADDR4
rdaddress[4] => lutrama9.PORTBADDR4
rdaddress[4] => lutrama10.PORTBADDR4
rdaddress[4] => lutrama11.PORTBADDR4
rdaddress[4] => lutrama12.PORTBADDR4
rdaddress[4] => lutrama13.PORTBADDR4
rdaddress[4] => lutrama14.PORTBADDR4
rdaddress[4] => lutrama15.PORTBADDR4
rdaddress[4] => lutrama16.PORTBADDR4
rdaddress[4] => lutrama17.PORTBADDR4
rdaddress[4] => lutrama18.PORTBADDR4
rdaddress[4] => lutrama19.PORTBADDR4
rdaddress[4] => lutrama20.PORTBADDR4
rdaddress[4] => lutrama21.PORTBADDR4
rdaddress[4] => lutrama22.PORTBADDR4
rdaddress[4] => lutrama23.PORTBADDR4
rdaddress[4] => lutrama24.PORTBADDR4
rdaddress[4] => lutrama25.PORTBADDR4
rdaddress[4] => lutrama26.PORTBADDR4
rdaddress[4] => lutrama27.PORTBADDR4
rdaddress[4] => lutrama28.PORTBADDR4
rdaddress[4] => lutrama29.PORTBADDR4
rdaddress[4] => lutrama30.PORTBADDR4
rdaddress[4] => lutrama31.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[0] => lutrama1.PORTAADDR
wraddress[0] => lutrama2.PORTAADDR
wraddress[0] => lutrama3.PORTAADDR
wraddress[0] => lutrama4.PORTAADDR
wraddress[0] => lutrama5.PORTAADDR
wraddress[0] => lutrama6.PORTAADDR
wraddress[0] => lutrama7.PORTAADDR
wraddress[0] => lutrama8.PORTAADDR
wraddress[0] => lutrama9.PORTAADDR
wraddress[0] => lutrama10.PORTAADDR
wraddress[0] => lutrama11.PORTAADDR
wraddress[0] => lutrama12.PORTAADDR
wraddress[0] => lutrama13.PORTAADDR
wraddress[0] => lutrama14.PORTAADDR
wraddress[0] => lutrama15.PORTAADDR
wraddress[0] => lutrama16.PORTAADDR
wraddress[0] => lutrama17.PORTAADDR
wraddress[0] => lutrama18.PORTAADDR
wraddress[0] => lutrama19.PORTAADDR
wraddress[0] => lutrama20.PORTAADDR
wraddress[0] => lutrama21.PORTAADDR
wraddress[0] => lutrama22.PORTAADDR
wraddress[0] => lutrama23.PORTAADDR
wraddress[0] => lutrama24.PORTAADDR
wraddress[0] => lutrama25.PORTAADDR
wraddress[0] => lutrama26.PORTAADDR
wraddress[0] => lutrama27.PORTAADDR
wraddress[0] => lutrama28.PORTAADDR
wraddress[0] => lutrama29.PORTAADDR
wraddress[0] => lutrama30.PORTAADDR
wraddress[0] => lutrama31.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[1] => lutrama1.PORTAADDR1
wraddress[1] => lutrama2.PORTAADDR1
wraddress[1] => lutrama3.PORTAADDR1
wraddress[1] => lutrama4.PORTAADDR1
wraddress[1] => lutrama5.PORTAADDR1
wraddress[1] => lutrama6.PORTAADDR1
wraddress[1] => lutrama7.PORTAADDR1
wraddress[1] => lutrama8.PORTAADDR1
wraddress[1] => lutrama9.PORTAADDR1
wraddress[1] => lutrama10.PORTAADDR1
wraddress[1] => lutrama11.PORTAADDR1
wraddress[1] => lutrama12.PORTAADDR1
wraddress[1] => lutrama13.PORTAADDR1
wraddress[1] => lutrama14.PORTAADDR1
wraddress[1] => lutrama15.PORTAADDR1
wraddress[1] => lutrama16.PORTAADDR1
wraddress[1] => lutrama17.PORTAADDR1
wraddress[1] => lutrama18.PORTAADDR1
wraddress[1] => lutrama19.PORTAADDR1
wraddress[1] => lutrama20.PORTAADDR1
wraddress[1] => lutrama21.PORTAADDR1
wraddress[1] => lutrama22.PORTAADDR1
wraddress[1] => lutrama23.PORTAADDR1
wraddress[1] => lutrama24.PORTAADDR1
wraddress[1] => lutrama25.PORTAADDR1
wraddress[1] => lutrama26.PORTAADDR1
wraddress[1] => lutrama27.PORTAADDR1
wraddress[1] => lutrama28.PORTAADDR1
wraddress[1] => lutrama29.PORTAADDR1
wraddress[1] => lutrama30.PORTAADDR1
wraddress[1] => lutrama31.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[2] => lutrama1.PORTAADDR2
wraddress[2] => lutrama2.PORTAADDR2
wraddress[2] => lutrama3.PORTAADDR2
wraddress[2] => lutrama4.PORTAADDR2
wraddress[2] => lutrama5.PORTAADDR2
wraddress[2] => lutrama6.PORTAADDR2
wraddress[2] => lutrama7.PORTAADDR2
wraddress[2] => lutrama8.PORTAADDR2
wraddress[2] => lutrama9.PORTAADDR2
wraddress[2] => lutrama10.PORTAADDR2
wraddress[2] => lutrama11.PORTAADDR2
wraddress[2] => lutrama12.PORTAADDR2
wraddress[2] => lutrama13.PORTAADDR2
wraddress[2] => lutrama14.PORTAADDR2
wraddress[2] => lutrama15.PORTAADDR2
wraddress[2] => lutrama16.PORTAADDR2
wraddress[2] => lutrama17.PORTAADDR2
wraddress[2] => lutrama18.PORTAADDR2
wraddress[2] => lutrama19.PORTAADDR2
wraddress[2] => lutrama20.PORTAADDR2
wraddress[2] => lutrama21.PORTAADDR2
wraddress[2] => lutrama22.PORTAADDR2
wraddress[2] => lutrama23.PORTAADDR2
wraddress[2] => lutrama24.PORTAADDR2
wraddress[2] => lutrama25.PORTAADDR2
wraddress[2] => lutrama26.PORTAADDR2
wraddress[2] => lutrama27.PORTAADDR2
wraddress[2] => lutrama28.PORTAADDR2
wraddress[2] => lutrama29.PORTAADDR2
wraddress[2] => lutrama30.PORTAADDR2
wraddress[2] => lutrama31.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[3] => lutrama1.PORTAADDR3
wraddress[3] => lutrama2.PORTAADDR3
wraddress[3] => lutrama3.PORTAADDR3
wraddress[3] => lutrama4.PORTAADDR3
wraddress[3] => lutrama5.PORTAADDR3
wraddress[3] => lutrama6.PORTAADDR3
wraddress[3] => lutrama7.PORTAADDR3
wraddress[3] => lutrama8.PORTAADDR3
wraddress[3] => lutrama9.PORTAADDR3
wraddress[3] => lutrama10.PORTAADDR3
wraddress[3] => lutrama11.PORTAADDR3
wraddress[3] => lutrama12.PORTAADDR3
wraddress[3] => lutrama13.PORTAADDR3
wraddress[3] => lutrama14.PORTAADDR3
wraddress[3] => lutrama15.PORTAADDR3
wraddress[3] => lutrama16.PORTAADDR3
wraddress[3] => lutrama17.PORTAADDR3
wraddress[3] => lutrama18.PORTAADDR3
wraddress[3] => lutrama19.PORTAADDR3
wraddress[3] => lutrama20.PORTAADDR3
wraddress[3] => lutrama21.PORTAADDR3
wraddress[3] => lutrama22.PORTAADDR3
wraddress[3] => lutrama23.PORTAADDR3
wraddress[3] => lutrama24.PORTAADDR3
wraddress[3] => lutrama25.PORTAADDR3
wraddress[3] => lutrama26.PORTAADDR3
wraddress[3] => lutrama27.PORTAADDR3
wraddress[3] => lutrama28.PORTAADDR3
wraddress[3] => lutrama29.PORTAADDR3
wraddress[3] => lutrama30.PORTAADDR3
wraddress[3] => lutrama31.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wraddress[4] => lutrama1.PORTAADDR4
wraddress[4] => lutrama2.PORTAADDR4
wraddress[4] => lutrama3.PORTAADDR4
wraddress[4] => lutrama4.PORTAADDR4
wraddress[4] => lutrama5.PORTAADDR4
wraddress[4] => lutrama6.PORTAADDR4
wraddress[4] => lutrama7.PORTAADDR4
wraddress[4] => lutrama8.PORTAADDR4
wraddress[4] => lutrama9.PORTAADDR4
wraddress[4] => lutrama10.PORTAADDR4
wraddress[4] => lutrama11.PORTAADDR4
wraddress[4] => lutrama12.PORTAADDR4
wraddress[4] => lutrama13.PORTAADDR4
wraddress[4] => lutrama14.PORTAADDR4
wraddress[4] => lutrama15.PORTAADDR4
wraddress[4] => lutrama16.PORTAADDR4
wraddress[4] => lutrama17.PORTAADDR4
wraddress[4] => lutrama18.PORTAADDR4
wraddress[4] => lutrama19.PORTAADDR4
wraddress[4] => lutrama20.PORTAADDR4
wraddress[4] => lutrama21.PORTAADDR4
wraddress[4] => lutrama22.PORTAADDR4
wraddress[4] => lutrama23.PORTAADDR4
wraddress[4] => lutrama24.PORTAADDR4
wraddress[4] => lutrama25.PORTAADDR4
wraddress[4] => lutrama26.PORTAADDR4
wraddress[4] => lutrama27.PORTAADDR4
wraddress[4] => lutrama28.PORTAADDR4
wraddress[4] => lutrama29.PORTAADDR4
wraddress[4] => lutrama30.PORTAADDR4
wraddress[4] => lutrama31.PORTAADDR4
wren => lutrama0.ENA0
wren => lutrama1.ENA0
wren => lutrama2.ENA0
wren => lutrama3.ENA0
wren => lutrama4.ENA0
wren => lutrama5.ENA0
wren => lutrama6.ENA0
wren => lutrama7.ENA0
wren => lutrama8.ENA0
wren => lutrama9.ENA0
wren => lutrama10.ENA0
wren => lutrama11.ENA0
wren => lutrama12.ENA0
wren => lutrama13.ENA0
wren => lutrama14.ENA0
wren => lutrama15.ENA0
wren => lutrama16.ENA0
wren => lutrama17.ENA0
wren => lutrama18.ENA0
wren => lutrama19.ENA0
wren => lutrama20.ENA0
wren => lutrama21.ENA0
wren => lutrama22.ENA0
wren => lutrama23.ENA0
wren => lutrama24.ENA0
wren => lutrama25.ENA0
wren => lutrama26.ENA0
wren => lutrama27.ENA0
wren => lutrama28.ENA0
wren => lutrama29.ENA0
wren => lutrama30.ENA0
wren => lutrama31.ENA0


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst|acl_stream_fifo:theiowr_s1_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst
in_stream_in_data[0] => in_stream_in_data[0].IN1
in_stream_in_data[1] => in_stream_in_data[1].IN1
in_stream_in_data[2] => in_stream_in_data[2].IN1
in_stream_in_data[3] => in_stream_in_data[3].IN1
in_stream_in_data[4] => in_stream_in_data[4].IN1
in_stream_in_data[5] => in_stream_in_data[5].IN1
in_stream_in_data[6] => in_stream_in_data[6].IN1
in_stream_in_data[7] => in_stream_in_data[7].IN1
in_stream_in_data[8] => in_stream_in_data[8].IN1
in_stream_in_data[9] => in_stream_in_data[9].IN1
in_stream_in_data[10] => in_stream_in_data[10].IN1
in_stream_in_data[11] => in_stream_in_data[11].IN1
in_stream_in_data[12] => in_stream_in_data[12].IN1
in_stream_in_data[13] => in_stream_in_data[13].IN1
in_stream_in_data[14] => in_stream_in_data[14].IN1
in_stream_in_data[15] => in_stream_in_data[15].IN1
in_stream_in_data[16] => in_stream_in_data[16].IN1
in_stream_in_data[17] => in_stream_in_data[17].IN1
in_stream_in_data[18] => in_stream_in_data[18].IN1
in_stream_in_data[19] => in_stream_in_data[19].IN1
in_stream_in_data[20] => in_stream_in_data[20].IN1
in_stream_in_data[21] => in_stream_in_data[21].IN1
in_stream_in_data[22] => in_stream_in_data[22].IN1
in_stream_in_data[23] => in_stream_in_data[23].IN1
in_stream_in_data[24] => in_stream_in_data[24].IN1
in_stream_in_data[25] => in_stream_in_data[25].IN1
in_stream_in_data[26] => in_stream_in_data[26].IN1
in_stream_in_data[27] => in_stream_in_data[27].IN1
in_stream_in_data[28] => in_stream_in_data[28].IN1
in_stream_in_data[29] => in_stream_in_data[29].IN1
in_stream_in_data[30] => in_stream_in_data[30].IN1
in_stream_in_data[31] => in_stream_in_data[31].IN1
in_stream_in_valid[0] => iowr_bl_s3_fifo_inst_internal_stream_in_valid_bitsignaltemp.IN1
in_stream_out_almost_full[0] => iowr_bl_s3_fifo_inst_internal_stream_out_almost_full_bitsignaltemp.IN1
in_stream_out_ready[0] => iowr_bl_s3_fifo_inst_internal_stream_out_ready_bitsignaltemp.IN1
out_stream_in_ready[0] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_in_ready
out_stream_out_data[0] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_data
out_stream_out_data[1] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_data
out_stream_out_data[2] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_data
out_stream_out_data[3] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_data
out_stream_out_data[4] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_data
out_stream_out_data[5] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_data
out_stream_out_data[6] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_data
out_stream_out_data[7] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_data
out_stream_out_data[8] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_data
out_stream_out_data[9] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_data
out_stream_out_data[10] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_data
out_stream_out_data[11] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_data
out_stream_out_data[12] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_data
out_stream_out_data[13] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_data
out_stream_out_data[14] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_data
out_stream_out_data[15] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_data
out_stream_out_data[16] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_data
out_stream_out_data[17] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_data
out_stream_out_data[18] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_data
out_stream_out_data[19] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_data
out_stream_out_data[20] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_data
out_stream_out_data[21] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_data
out_stream_out_data[22] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_data
out_stream_out_data[23] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_data
out_stream_out_data[24] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_data
out_stream_out_data[25] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_data
out_stream_out_data[26] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_data
out_stream_out_data[27] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_data
out_stream_out_data[28] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_data
out_stream_out_data[29] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_data
out_stream_out_data[30] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_data
out_stream_out_data[31] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_data
out_stream_out_valid[0] <= acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal.stream_out_valid
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal
clock => clock.IN4
resetn => resetn.IN1
stream_in_valid => incr.IN1
stream_in_data[0] => fifo_data_in[0].IN1
stream_in_data[1] => fifo_data_in[1].IN1
stream_in_data[2] => fifo_data_in[2].IN1
stream_in_data[3] => fifo_data_in[3].IN1
stream_in_data[4] => fifo_data_in[4].IN1
stream_in_data[5] => fifo_data_in[5].IN1
stream_in_data[6] => fifo_data_in[6].IN1
stream_in_data[7] => fifo_data_in[7].IN1
stream_in_data[8] => fifo_data_in[8].IN1
stream_in_data[9] => fifo_data_in[9].IN1
stream_in_data[10] => fifo_data_in[10].IN1
stream_in_data[11] => fifo_data_in[11].IN1
stream_in_data[12] => fifo_data_in[12].IN1
stream_in_data[13] => fifo_data_in[13].IN1
stream_in_data[14] => fifo_data_in[14].IN1
stream_in_data[15] => fifo_data_in[15].IN1
stream_in_data[16] => fifo_data_in[16].IN1
stream_in_data[17] => fifo_data_in[17].IN1
stream_in_data[18] => fifo_data_in[18].IN1
stream_in_data[19] => fifo_data_in[19].IN1
stream_in_data[20] => fifo_data_in[20].IN1
stream_in_data[21] => fifo_data_in[21].IN1
stream_in_data[22] => fifo_data_in[22].IN1
stream_in_data[23] => fifo_data_in[23].IN1
stream_in_data[24] => fifo_data_in[24].IN1
stream_in_data[25] => fifo_data_in[25].IN1
stream_in_data[26] => fifo_data_in[26].IN1
stream_in_data[27] => fifo_data_in[27].IN1
stream_in_data[28] => fifo_data_in[28].IN1
stream_in_data[29] => fifo_data_in[29].IN1
stream_in_data[30] => fifo_data_in[30].IN1
stream_in_data[31] => fifo_data_in[31].IN1
stream_in_ready <= acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst.threshold_reached
stream_in_startofpacket => ~NO_FANOUT~
stream_in_endofpacket => ~NO_FANOUT~
stream_in_empty[0] => ~NO_FANOUT~
stream_out_almost_full => ~NO_FANOUT~
stream_out_ready => decr.IN1
stream_out_ready => _.IN1
stream_out_data[0] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[1] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[2] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[3] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[4] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[5] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[6] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[7] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[8] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[9] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[10] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[11] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[12] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[13] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[14] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[15] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[16] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[17] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[18] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[19] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[20] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[21] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[22] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[23] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[24] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[25] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[26] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[27] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[28] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[29] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[30] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[31] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_valid <= hld_fifo:GEN_RAM_FIFO.fifo.o_valid
stream_out_startofpacket <= <GND>
stream_out_endofpacket <= <GND>
stream_out_empty[0] <= <GND>
almost_full <= acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst.threshold_reached
ecc_err_status[0] <= hld_fifo:GEN_RAM_FIFO.fifo.ecc_err_status
ecc_err_status[1] <= hld_fifo:GEN_RAM_FIFO.fifo.ecc_err_status


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|acl_shift_register_no_reset:GEN_RAM_FIFO.delay_write_interface_of_fifo
clock => GEN_STAGES.pipe[0][0].CLK
clock => GEN_STAGES.pipe[0][1].CLK
clock => GEN_STAGES.pipe[0][2].CLK
clock => GEN_STAGES.pipe[0][3].CLK
clock => GEN_STAGES.pipe[0][4].CLK
clock => GEN_STAGES.pipe[0][5].CLK
clock => GEN_STAGES.pipe[0][6].CLK
clock => GEN_STAGES.pipe[0][7].CLK
clock => GEN_STAGES.pipe[0][8].CLK
clock => GEN_STAGES.pipe[0][9].CLK
clock => GEN_STAGES.pipe[0][10].CLK
clock => GEN_STAGES.pipe[0][11].CLK
clock => GEN_STAGES.pipe[0][12].CLK
clock => GEN_STAGES.pipe[0][13].CLK
clock => GEN_STAGES.pipe[0][14].CLK
clock => GEN_STAGES.pipe[0][15].CLK
clock => GEN_STAGES.pipe[0][16].CLK
clock => GEN_STAGES.pipe[0][17].CLK
clock => GEN_STAGES.pipe[0][18].CLK
clock => GEN_STAGES.pipe[0][19].CLK
clock => GEN_STAGES.pipe[0][20].CLK
clock => GEN_STAGES.pipe[0][21].CLK
clock => GEN_STAGES.pipe[0][22].CLK
clock => GEN_STAGES.pipe[0][23].CLK
clock => GEN_STAGES.pipe[0][24].CLK
clock => GEN_STAGES.pipe[0][25].CLK
clock => GEN_STAGES.pipe[0][26].CLK
clock => GEN_STAGES.pipe[0][27].CLK
clock => GEN_STAGES.pipe[0][28].CLK
clock => GEN_STAGES.pipe[0][29].CLK
clock => GEN_STAGES.pipe[0][30].CLK
clock => GEN_STAGES.pipe[0][31].CLK
clock => GEN_STAGES.pipe[0][32].CLK
D[0] => GEN_STAGES.pipe[0][0].DATAIN
D[1] => GEN_STAGES.pipe[0][1].DATAIN
D[2] => GEN_STAGES.pipe[0][2].DATAIN
D[3] => GEN_STAGES.pipe[0][3].DATAIN
D[4] => GEN_STAGES.pipe[0][4].DATAIN
D[5] => GEN_STAGES.pipe[0][5].DATAIN
D[6] => GEN_STAGES.pipe[0][6].DATAIN
D[7] => GEN_STAGES.pipe[0][7].DATAIN
D[8] => GEN_STAGES.pipe[0][8].DATAIN
D[9] => GEN_STAGES.pipe[0][9].DATAIN
D[10] => GEN_STAGES.pipe[0][10].DATAIN
D[11] => GEN_STAGES.pipe[0][11].DATAIN
D[12] => GEN_STAGES.pipe[0][12].DATAIN
D[13] => GEN_STAGES.pipe[0][13].DATAIN
D[14] => GEN_STAGES.pipe[0][14].DATAIN
D[15] => GEN_STAGES.pipe[0][15].DATAIN
D[16] => GEN_STAGES.pipe[0][16].DATAIN
D[17] => GEN_STAGES.pipe[0][17].DATAIN
D[18] => GEN_STAGES.pipe[0][18].DATAIN
D[19] => GEN_STAGES.pipe[0][19].DATAIN
D[20] => GEN_STAGES.pipe[0][20].DATAIN
D[21] => GEN_STAGES.pipe[0][21].DATAIN
D[22] => GEN_STAGES.pipe[0][22].DATAIN
D[23] => GEN_STAGES.pipe[0][23].DATAIN
D[24] => GEN_STAGES.pipe[0][24].DATAIN
D[25] => GEN_STAGES.pipe[0][25].DATAIN
D[26] => GEN_STAGES.pipe[0][26].DATAIN
D[27] => GEN_STAGES.pipe[0][27].DATAIN
D[28] => GEN_STAGES.pipe[0][28].DATAIN
D[29] => GEN_STAGES.pipe[0][29].DATAIN
D[30] => GEN_STAGES.pipe[0][30].DATAIN
D[31] => GEN_STAGES.pipe[0][31].DATAIN
D[32] => GEN_STAGES.pipe[0][32].DATAIN
Q[0] <= GEN_STAGES.pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= GEN_STAGES.pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= GEN_STAGES.pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= GEN_STAGES.pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= GEN_STAGES.pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= GEN_STAGES.pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= GEN_STAGES.pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= GEN_STAGES.pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= GEN_STAGES.pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= GEN_STAGES.pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= GEN_STAGES.pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= GEN_STAGES.pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= GEN_STAGES.pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= GEN_STAGES.pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= GEN_STAGES.pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= GEN_STAGES.pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= GEN_STAGES.pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= GEN_STAGES.pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= GEN_STAGES.pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= GEN_STAGES.pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= GEN_STAGES.pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= GEN_STAGES.pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= GEN_STAGES.pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= GEN_STAGES.pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= GEN_STAGES.pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= GEN_STAGES.pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= GEN_STAGES.pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= GEN_STAGES.pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= GEN_STAGES.pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= GEN_STAGES.pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= GEN_STAGES.pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= GEN_STAGES.pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
Q[32] <= GEN_STAGES.pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_almost_full <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
stall_out <= fifo_in_reset.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[1] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[2] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[3] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[4] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[5] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[6] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[7] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[8] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[9] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[10] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[11] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[12] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[13] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[14] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[15] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[16] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[17] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[18] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[19] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[20] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[21] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[22] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[23] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[24] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[25] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[26] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[27] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[28] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[29] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[30] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[31] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component
wren => dpram_er32:auto_generated.wren
data[0] => dpram_er32:auto_generated.data[0]
data[1] => dpram_er32:auto_generated.data[1]
data[2] => dpram_er32:auto_generated.data[2]
data[3] => dpram_er32:auto_generated.data[3]
data[4] => dpram_er32:auto_generated.data[4]
data[5] => dpram_er32:auto_generated.data[5]
data[6] => dpram_er32:auto_generated.data[6]
data[7] => dpram_er32:auto_generated.data[7]
data[8] => dpram_er32:auto_generated.data[8]
data[9] => dpram_er32:auto_generated.data[9]
data[10] => dpram_er32:auto_generated.data[10]
data[11] => dpram_er32:auto_generated.data[11]
data[12] => dpram_er32:auto_generated.data[12]
data[13] => dpram_er32:auto_generated.data[13]
data[14] => dpram_er32:auto_generated.data[14]
data[15] => dpram_er32:auto_generated.data[15]
data[16] => dpram_er32:auto_generated.data[16]
data[17] => dpram_er32:auto_generated.data[17]
data[18] => dpram_er32:auto_generated.data[18]
data[19] => dpram_er32:auto_generated.data[19]
data[20] => dpram_er32:auto_generated.data[20]
data[21] => dpram_er32:auto_generated.data[21]
data[22] => dpram_er32:auto_generated.data[22]
data[23] => dpram_er32:auto_generated.data[23]
data[24] => dpram_er32:auto_generated.data[24]
data[25] => dpram_er32:auto_generated.data[25]
data[26] => dpram_er32:auto_generated.data[26]
data[27] => dpram_er32:auto_generated.data[27]
data[28] => dpram_er32:auto_generated.data[28]
data[29] => dpram_er32:auto_generated.data[29]
data[30] => dpram_er32:auto_generated.data[30]
data[31] => dpram_er32:auto_generated.data[31]
wraddress[0] => dpram_er32:auto_generated.wraddress[0]
wraddress[1] => dpram_er32:auto_generated.wraddress[1]
wraddress[2] => dpram_er32:auto_generated.wraddress[2]
wraddress[3] => dpram_er32:auto_generated.wraddress[3]
wraddress[4] => dpram_er32:auto_generated.wraddress[4]
inclock => dpram_er32:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_er32:auto_generated.rdaddress[0]
rdaddress[1] => dpram_er32:auto_generated.rdaddress[1]
rdaddress[2] => dpram_er32:auto_generated.rdaddress[2]
rdaddress[3] => dpram_er32:auto_generated.rdaddress[3]
rdaddress[4] => dpram_er32:auto_generated.rdaddress[4]
outclock => dpram_er32:auto_generated.outclock
outclocken => dpram_er32:auto_generated.outclocken
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_er32:auto_generated.q[0]
q[1] <= dpram_er32:auto_generated.q[1]
q[2] <= dpram_er32:auto_generated.q[2]
q[3] <= dpram_er32:auto_generated.q[3]
q[4] <= dpram_er32:auto_generated.q[4]
q[5] <= dpram_er32:auto_generated.q[5]
q[6] <= dpram_er32:auto_generated.q[6]
q[7] <= dpram_er32:auto_generated.q[7]
q[8] <= dpram_er32:auto_generated.q[8]
q[9] <= dpram_er32:auto_generated.q[9]
q[10] <= dpram_er32:auto_generated.q[10]
q[11] <= dpram_er32:auto_generated.q[11]
q[12] <= dpram_er32:auto_generated.q[12]
q[13] <= dpram_er32:auto_generated.q[13]
q[14] <= dpram_er32:auto_generated.q[14]
q[15] <= dpram_er32:auto_generated.q[15]
q[16] <= dpram_er32:auto_generated.q[16]
q[17] <= dpram_er32:auto_generated.q[17]
q[18] <= dpram_er32:auto_generated.q[18]
q[19] <= dpram_er32:auto_generated.q[19]
q[20] <= dpram_er32:auto_generated.q[20]
q[21] <= dpram_er32:auto_generated.q[21]
q[22] <= dpram_er32:auto_generated.q[22]
q[23] <= dpram_er32:auto_generated.q[23]
q[24] <= dpram_er32:auto_generated.q[24]
q[25] <= dpram_er32:auto_generated.q[25]
q[26] <= dpram_er32:auto_generated.q[26]
q[27] <= dpram_er32:auto_generated.q[27]
q[28] <= dpram_er32:auto_generated.q[28]
q[29] <= dpram_er32:auto_generated.q[29]
q[30] <= dpram_er32:auto_generated.q[30]
q[31] <= dpram_er32:auto_generated.q[31]


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated
data[0] => lutrama0.PORTADATAIN
data[1] => lutrama1.PORTADATAIN
data[2] => lutrama2.PORTADATAIN
data[3] => lutrama3.PORTADATAIN
data[4] => lutrama4.PORTADATAIN
data[5] => lutrama5.PORTADATAIN
data[6] => lutrama6.PORTADATAIN
data[7] => lutrama7.PORTADATAIN
data[8] => lutrama8.PORTADATAIN
data[9] => lutrama9.PORTADATAIN
data[10] => lutrama10.PORTADATAIN
data[11] => lutrama11.PORTADATAIN
data[12] => lutrama12.PORTADATAIN
data[13] => lutrama13.PORTADATAIN
data[14] => lutrama14.PORTADATAIN
data[15] => lutrama15.PORTADATAIN
data[16] => lutrama16.PORTADATAIN
data[17] => lutrama17.PORTADATAIN
data[18] => lutrama18.PORTADATAIN
data[19] => lutrama19.PORTADATAIN
data[20] => lutrama20.PORTADATAIN
data[21] => lutrama21.PORTADATAIN
data[22] => lutrama22.PORTADATAIN
data[23] => lutrama23.PORTADATAIN
data[24] => lutrama24.PORTADATAIN
data[25] => lutrama25.PORTADATAIN
data[26] => lutrama26.PORTADATAIN
data[27] => lutrama27.PORTADATAIN
data[28] => lutrama28.PORTADATAIN
data[29] => lutrama29.PORTADATAIN
data[30] => lutrama30.PORTADATAIN
data[31] => lutrama31.PORTADATAIN
inclock => lutrama0.CLK0
inclock => lutrama1.CLK0
inclock => lutrama2.CLK0
inclock => lutrama3.CLK0
inclock => lutrama4.CLK0
inclock => lutrama5.CLK0
inclock => lutrama6.CLK0
inclock => lutrama7.CLK0
inclock => lutrama8.CLK0
inclock => lutrama9.CLK0
inclock => lutrama10.CLK0
inclock => lutrama11.CLK0
inclock => lutrama12.CLK0
inclock => lutrama13.CLK0
inclock => lutrama14.CLK0
inclock => lutrama15.CLK0
inclock => lutrama16.CLK0
inclock => lutrama17.CLK0
inclock => lutrama18.CLK0
inclock => lutrama19.CLK0
inclock => lutrama20.CLK0
inclock => lutrama21.CLK0
inclock => lutrama22.CLK0
inclock => lutrama23.CLK0
inclock => lutrama24.CLK0
inclock => lutrama25.CLK0
inclock => lutrama26.CLK0
inclock => lutrama27.CLK0
inclock => lutrama28.CLK0
inclock => lutrama29.CLK0
inclock => lutrama30.CLK0
inclock => lutrama31.CLK0
outclock => dataout_reg[31].CLK
outclock => dataout_reg[30].CLK
outclock => dataout_reg[29].CLK
outclock => dataout_reg[28].CLK
outclock => dataout_reg[27].CLK
outclock => dataout_reg[26].CLK
outclock => dataout_reg[25].CLK
outclock => dataout_reg[24].CLK
outclock => dataout_reg[23].CLK
outclock => dataout_reg[22].CLK
outclock => dataout_reg[21].CLK
outclock => dataout_reg[20].CLK
outclock => dataout_reg[19].CLK
outclock => dataout_reg[18].CLK
outclock => dataout_reg[17].CLK
outclock => dataout_reg[16].CLK
outclock => dataout_reg[15].CLK
outclock => dataout_reg[14].CLK
outclock => dataout_reg[13].CLK
outclock => dataout_reg[12].CLK
outclock => dataout_reg[11].CLK
outclock => dataout_reg[10].CLK
outclock => dataout_reg[9].CLK
outclock => dataout_reg[8].CLK
outclock => dataout_reg[7].CLK
outclock => dataout_reg[6].CLK
outclock => dataout_reg[5].CLK
outclock => dataout_reg[4].CLK
outclock => dataout_reg[3].CLK
outclock => dataout_reg[2].CLK
outclock => dataout_reg[1].CLK
outclock => dataout_reg[0].CLK
outclocken => dataout_reg[31].ENA
outclocken => dataout_reg[30].ENA
outclocken => dataout_reg[29].ENA
outclocken => dataout_reg[28].ENA
outclocken => dataout_reg[27].ENA
outclocken => dataout_reg[26].ENA
outclocken => dataout_reg[25].ENA
outclocken => dataout_reg[24].ENA
outclocken => dataout_reg[23].ENA
outclocken => dataout_reg[22].ENA
outclocken => dataout_reg[21].ENA
outclocken => dataout_reg[20].ENA
outclocken => dataout_reg[19].ENA
outclocken => dataout_reg[18].ENA
outclocken => dataout_reg[17].ENA
outclocken => dataout_reg[16].ENA
outclocken => dataout_reg[15].ENA
outclocken => dataout_reg[14].ENA
outclocken => dataout_reg[13].ENA
outclocken => dataout_reg[12].ENA
outclocken => dataout_reg[11].ENA
outclocken => dataout_reg[10].ENA
outclocken => dataout_reg[9].ENA
outclocken => dataout_reg[8].ENA
outclocken => dataout_reg[7].ENA
outclocken => dataout_reg[6].ENA
outclocken => dataout_reg[5].ENA
outclocken => dataout_reg[4].ENA
outclocken => dataout_reg[3].ENA
outclocken => dataout_reg[2].ENA
outclocken => dataout_reg[1].ENA
outclocken => dataout_reg[0].ENA
q[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dataout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dataout_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dataout_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dataout_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dataout_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dataout_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dataout_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dataout_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dataout_reg[31].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[0] => lutrama1.PORTBADDR
rdaddress[0] => lutrama2.PORTBADDR
rdaddress[0] => lutrama3.PORTBADDR
rdaddress[0] => lutrama4.PORTBADDR
rdaddress[0] => lutrama5.PORTBADDR
rdaddress[0] => lutrama6.PORTBADDR
rdaddress[0] => lutrama7.PORTBADDR
rdaddress[0] => lutrama8.PORTBADDR
rdaddress[0] => lutrama9.PORTBADDR
rdaddress[0] => lutrama10.PORTBADDR
rdaddress[0] => lutrama11.PORTBADDR
rdaddress[0] => lutrama12.PORTBADDR
rdaddress[0] => lutrama13.PORTBADDR
rdaddress[0] => lutrama14.PORTBADDR
rdaddress[0] => lutrama15.PORTBADDR
rdaddress[0] => lutrama16.PORTBADDR
rdaddress[0] => lutrama17.PORTBADDR
rdaddress[0] => lutrama18.PORTBADDR
rdaddress[0] => lutrama19.PORTBADDR
rdaddress[0] => lutrama20.PORTBADDR
rdaddress[0] => lutrama21.PORTBADDR
rdaddress[0] => lutrama22.PORTBADDR
rdaddress[0] => lutrama23.PORTBADDR
rdaddress[0] => lutrama24.PORTBADDR
rdaddress[0] => lutrama25.PORTBADDR
rdaddress[0] => lutrama26.PORTBADDR
rdaddress[0] => lutrama27.PORTBADDR
rdaddress[0] => lutrama28.PORTBADDR
rdaddress[0] => lutrama29.PORTBADDR
rdaddress[0] => lutrama30.PORTBADDR
rdaddress[0] => lutrama31.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[1] => lutrama1.PORTBADDR1
rdaddress[1] => lutrama2.PORTBADDR1
rdaddress[1] => lutrama3.PORTBADDR1
rdaddress[1] => lutrama4.PORTBADDR1
rdaddress[1] => lutrama5.PORTBADDR1
rdaddress[1] => lutrama6.PORTBADDR1
rdaddress[1] => lutrama7.PORTBADDR1
rdaddress[1] => lutrama8.PORTBADDR1
rdaddress[1] => lutrama9.PORTBADDR1
rdaddress[1] => lutrama10.PORTBADDR1
rdaddress[1] => lutrama11.PORTBADDR1
rdaddress[1] => lutrama12.PORTBADDR1
rdaddress[1] => lutrama13.PORTBADDR1
rdaddress[1] => lutrama14.PORTBADDR1
rdaddress[1] => lutrama15.PORTBADDR1
rdaddress[1] => lutrama16.PORTBADDR1
rdaddress[1] => lutrama17.PORTBADDR1
rdaddress[1] => lutrama18.PORTBADDR1
rdaddress[1] => lutrama19.PORTBADDR1
rdaddress[1] => lutrama20.PORTBADDR1
rdaddress[1] => lutrama21.PORTBADDR1
rdaddress[1] => lutrama22.PORTBADDR1
rdaddress[1] => lutrama23.PORTBADDR1
rdaddress[1] => lutrama24.PORTBADDR1
rdaddress[1] => lutrama25.PORTBADDR1
rdaddress[1] => lutrama26.PORTBADDR1
rdaddress[1] => lutrama27.PORTBADDR1
rdaddress[1] => lutrama28.PORTBADDR1
rdaddress[1] => lutrama29.PORTBADDR1
rdaddress[1] => lutrama30.PORTBADDR1
rdaddress[1] => lutrama31.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[2] => lutrama1.PORTBADDR2
rdaddress[2] => lutrama2.PORTBADDR2
rdaddress[2] => lutrama3.PORTBADDR2
rdaddress[2] => lutrama4.PORTBADDR2
rdaddress[2] => lutrama5.PORTBADDR2
rdaddress[2] => lutrama6.PORTBADDR2
rdaddress[2] => lutrama7.PORTBADDR2
rdaddress[2] => lutrama8.PORTBADDR2
rdaddress[2] => lutrama9.PORTBADDR2
rdaddress[2] => lutrama10.PORTBADDR2
rdaddress[2] => lutrama11.PORTBADDR2
rdaddress[2] => lutrama12.PORTBADDR2
rdaddress[2] => lutrama13.PORTBADDR2
rdaddress[2] => lutrama14.PORTBADDR2
rdaddress[2] => lutrama15.PORTBADDR2
rdaddress[2] => lutrama16.PORTBADDR2
rdaddress[2] => lutrama17.PORTBADDR2
rdaddress[2] => lutrama18.PORTBADDR2
rdaddress[2] => lutrama19.PORTBADDR2
rdaddress[2] => lutrama20.PORTBADDR2
rdaddress[2] => lutrama21.PORTBADDR2
rdaddress[2] => lutrama22.PORTBADDR2
rdaddress[2] => lutrama23.PORTBADDR2
rdaddress[2] => lutrama24.PORTBADDR2
rdaddress[2] => lutrama25.PORTBADDR2
rdaddress[2] => lutrama26.PORTBADDR2
rdaddress[2] => lutrama27.PORTBADDR2
rdaddress[2] => lutrama28.PORTBADDR2
rdaddress[2] => lutrama29.PORTBADDR2
rdaddress[2] => lutrama30.PORTBADDR2
rdaddress[2] => lutrama31.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[3] => lutrama1.PORTBADDR3
rdaddress[3] => lutrama2.PORTBADDR3
rdaddress[3] => lutrama3.PORTBADDR3
rdaddress[3] => lutrama4.PORTBADDR3
rdaddress[3] => lutrama5.PORTBADDR3
rdaddress[3] => lutrama6.PORTBADDR3
rdaddress[3] => lutrama7.PORTBADDR3
rdaddress[3] => lutrama8.PORTBADDR3
rdaddress[3] => lutrama9.PORTBADDR3
rdaddress[3] => lutrama10.PORTBADDR3
rdaddress[3] => lutrama11.PORTBADDR3
rdaddress[3] => lutrama12.PORTBADDR3
rdaddress[3] => lutrama13.PORTBADDR3
rdaddress[3] => lutrama14.PORTBADDR3
rdaddress[3] => lutrama15.PORTBADDR3
rdaddress[3] => lutrama16.PORTBADDR3
rdaddress[3] => lutrama17.PORTBADDR3
rdaddress[3] => lutrama18.PORTBADDR3
rdaddress[3] => lutrama19.PORTBADDR3
rdaddress[3] => lutrama20.PORTBADDR3
rdaddress[3] => lutrama21.PORTBADDR3
rdaddress[3] => lutrama22.PORTBADDR3
rdaddress[3] => lutrama23.PORTBADDR3
rdaddress[3] => lutrama24.PORTBADDR3
rdaddress[3] => lutrama25.PORTBADDR3
rdaddress[3] => lutrama26.PORTBADDR3
rdaddress[3] => lutrama27.PORTBADDR3
rdaddress[3] => lutrama28.PORTBADDR3
rdaddress[3] => lutrama29.PORTBADDR3
rdaddress[3] => lutrama30.PORTBADDR3
rdaddress[3] => lutrama31.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
rdaddress[4] => lutrama1.PORTBADDR4
rdaddress[4] => lutrama2.PORTBADDR4
rdaddress[4] => lutrama3.PORTBADDR4
rdaddress[4] => lutrama4.PORTBADDR4
rdaddress[4] => lutrama5.PORTBADDR4
rdaddress[4] => lutrama6.PORTBADDR4
rdaddress[4] => lutrama7.PORTBADDR4
rdaddress[4] => lutrama8.PORTBADDR4
rdaddress[4] => lutrama9.PORTBADDR4
rdaddress[4] => lutrama10.PORTBADDR4
rdaddress[4] => lutrama11.PORTBADDR4
rdaddress[4] => lutrama12.PORTBADDR4
rdaddress[4] => lutrama13.PORTBADDR4
rdaddress[4] => lutrama14.PORTBADDR4
rdaddress[4] => lutrama15.PORTBADDR4
rdaddress[4] => lutrama16.PORTBADDR4
rdaddress[4] => lutrama17.PORTBADDR4
rdaddress[4] => lutrama18.PORTBADDR4
rdaddress[4] => lutrama19.PORTBADDR4
rdaddress[4] => lutrama20.PORTBADDR4
rdaddress[4] => lutrama21.PORTBADDR4
rdaddress[4] => lutrama22.PORTBADDR4
rdaddress[4] => lutrama23.PORTBADDR4
rdaddress[4] => lutrama24.PORTBADDR4
rdaddress[4] => lutrama25.PORTBADDR4
rdaddress[4] => lutrama26.PORTBADDR4
rdaddress[4] => lutrama27.PORTBADDR4
rdaddress[4] => lutrama28.PORTBADDR4
rdaddress[4] => lutrama29.PORTBADDR4
rdaddress[4] => lutrama30.PORTBADDR4
rdaddress[4] => lutrama31.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[0] => lutrama1.PORTAADDR
wraddress[0] => lutrama2.PORTAADDR
wraddress[0] => lutrama3.PORTAADDR
wraddress[0] => lutrama4.PORTAADDR
wraddress[0] => lutrama5.PORTAADDR
wraddress[0] => lutrama6.PORTAADDR
wraddress[0] => lutrama7.PORTAADDR
wraddress[0] => lutrama8.PORTAADDR
wraddress[0] => lutrama9.PORTAADDR
wraddress[0] => lutrama10.PORTAADDR
wraddress[0] => lutrama11.PORTAADDR
wraddress[0] => lutrama12.PORTAADDR
wraddress[0] => lutrama13.PORTAADDR
wraddress[0] => lutrama14.PORTAADDR
wraddress[0] => lutrama15.PORTAADDR
wraddress[0] => lutrama16.PORTAADDR
wraddress[0] => lutrama17.PORTAADDR
wraddress[0] => lutrama18.PORTAADDR
wraddress[0] => lutrama19.PORTAADDR
wraddress[0] => lutrama20.PORTAADDR
wraddress[0] => lutrama21.PORTAADDR
wraddress[0] => lutrama22.PORTAADDR
wraddress[0] => lutrama23.PORTAADDR
wraddress[0] => lutrama24.PORTAADDR
wraddress[0] => lutrama25.PORTAADDR
wraddress[0] => lutrama26.PORTAADDR
wraddress[0] => lutrama27.PORTAADDR
wraddress[0] => lutrama28.PORTAADDR
wraddress[0] => lutrama29.PORTAADDR
wraddress[0] => lutrama30.PORTAADDR
wraddress[0] => lutrama31.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[1] => lutrama1.PORTAADDR1
wraddress[1] => lutrama2.PORTAADDR1
wraddress[1] => lutrama3.PORTAADDR1
wraddress[1] => lutrama4.PORTAADDR1
wraddress[1] => lutrama5.PORTAADDR1
wraddress[1] => lutrama6.PORTAADDR1
wraddress[1] => lutrama7.PORTAADDR1
wraddress[1] => lutrama8.PORTAADDR1
wraddress[1] => lutrama9.PORTAADDR1
wraddress[1] => lutrama10.PORTAADDR1
wraddress[1] => lutrama11.PORTAADDR1
wraddress[1] => lutrama12.PORTAADDR1
wraddress[1] => lutrama13.PORTAADDR1
wraddress[1] => lutrama14.PORTAADDR1
wraddress[1] => lutrama15.PORTAADDR1
wraddress[1] => lutrama16.PORTAADDR1
wraddress[1] => lutrama17.PORTAADDR1
wraddress[1] => lutrama18.PORTAADDR1
wraddress[1] => lutrama19.PORTAADDR1
wraddress[1] => lutrama20.PORTAADDR1
wraddress[1] => lutrama21.PORTAADDR1
wraddress[1] => lutrama22.PORTAADDR1
wraddress[1] => lutrama23.PORTAADDR1
wraddress[1] => lutrama24.PORTAADDR1
wraddress[1] => lutrama25.PORTAADDR1
wraddress[1] => lutrama26.PORTAADDR1
wraddress[1] => lutrama27.PORTAADDR1
wraddress[1] => lutrama28.PORTAADDR1
wraddress[1] => lutrama29.PORTAADDR1
wraddress[1] => lutrama30.PORTAADDR1
wraddress[1] => lutrama31.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[2] => lutrama1.PORTAADDR2
wraddress[2] => lutrama2.PORTAADDR2
wraddress[2] => lutrama3.PORTAADDR2
wraddress[2] => lutrama4.PORTAADDR2
wraddress[2] => lutrama5.PORTAADDR2
wraddress[2] => lutrama6.PORTAADDR2
wraddress[2] => lutrama7.PORTAADDR2
wraddress[2] => lutrama8.PORTAADDR2
wraddress[2] => lutrama9.PORTAADDR2
wraddress[2] => lutrama10.PORTAADDR2
wraddress[2] => lutrama11.PORTAADDR2
wraddress[2] => lutrama12.PORTAADDR2
wraddress[2] => lutrama13.PORTAADDR2
wraddress[2] => lutrama14.PORTAADDR2
wraddress[2] => lutrama15.PORTAADDR2
wraddress[2] => lutrama16.PORTAADDR2
wraddress[2] => lutrama17.PORTAADDR2
wraddress[2] => lutrama18.PORTAADDR2
wraddress[2] => lutrama19.PORTAADDR2
wraddress[2] => lutrama20.PORTAADDR2
wraddress[2] => lutrama21.PORTAADDR2
wraddress[2] => lutrama22.PORTAADDR2
wraddress[2] => lutrama23.PORTAADDR2
wraddress[2] => lutrama24.PORTAADDR2
wraddress[2] => lutrama25.PORTAADDR2
wraddress[2] => lutrama26.PORTAADDR2
wraddress[2] => lutrama27.PORTAADDR2
wraddress[2] => lutrama28.PORTAADDR2
wraddress[2] => lutrama29.PORTAADDR2
wraddress[2] => lutrama30.PORTAADDR2
wraddress[2] => lutrama31.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[3] => lutrama1.PORTAADDR3
wraddress[3] => lutrama2.PORTAADDR3
wraddress[3] => lutrama3.PORTAADDR3
wraddress[3] => lutrama4.PORTAADDR3
wraddress[3] => lutrama5.PORTAADDR3
wraddress[3] => lutrama6.PORTAADDR3
wraddress[3] => lutrama7.PORTAADDR3
wraddress[3] => lutrama8.PORTAADDR3
wraddress[3] => lutrama9.PORTAADDR3
wraddress[3] => lutrama10.PORTAADDR3
wraddress[3] => lutrama11.PORTAADDR3
wraddress[3] => lutrama12.PORTAADDR3
wraddress[3] => lutrama13.PORTAADDR3
wraddress[3] => lutrama14.PORTAADDR3
wraddress[3] => lutrama15.PORTAADDR3
wraddress[3] => lutrama16.PORTAADDR3
wraddress[3] => lutrama17.PORTAADDR3
wraddress[3] => lutrama18.PORTAADDR3
wraddress[3] => lutrama19.PORTAADDR3
wraddress[3] => lutrama20.PORTAADDR3
wraddress[3] => lutrama21.PORTAADDR3
wraddress[3] => lutrama22.PORTAADDR3
wraddress[3] => lutrama23.PORTAADDR3
wraddress[3] => lutrama24.PORTAADDR3
wraddress[3] => lutrama25.PORTAADDR3
wraddress[3] => lutrama26.PORTAADDR3
wraddress[3] => lutrama27.PORTAADDR3
wraddress[3] => lutrama28.PORTAADDR3
wraddress[3] => lutrama29.PORTAADDR3
wraddress[3] => lutrama30.PORTAADDR3
wraddress[3] => lutrama31.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wraddress[4] => lutrama1.PORTAADDR4
wraddress[4] => lutrama2.PORTAADDR4
wraddress[4] => lutrama3.PORTAADDR4
wraddress[4] => lutrama4.PORTAADDR4
wraddress[4] => lutrama5.PORTAADDR4
wraddress[4] => lutrama6.PORTAADDR4
wraddress[4] => lutrama7.PORTAADDR4
wraddress[4] => lutrama8.PORTAADDR4
wraddress[4] => lutrama9.PORTAADDR4
wraddress[4] => lutrama10.PORTAADDR4
wraddress[4] => lutrama11.PORTAADDR4
wraddress[4] => lutrama12.PORTAADDR4
wraddress[4] => lutrama13.PORTAADDR4
wraddress[4] => lutrama14.PORTAADDR4
wraddress[4] => lutrama15.PORTAADDR4
wraddress[4] => lutrama16.PORTAADDR4
wraddress[4] => lutrama17.PORTAADDR4
wraddress[4] => lutrama18.PORTAADDR4
wraddress[4] => lutrama19.PORTAADDR4
wraddress[4] => lutrama20.PORTAADDR4
wraddress[4] => lutrama21.PORTAADDR4
wraddress[4] => lutrama22.PORTAADDR4
wraddress[4] => lutrama23.PORTAADDR4
wraddress[4] => lutrama24.PORTAADDR4
wraddress[4] => lutrama25.PORTAADDR4
wraddress[4] => lutrama26.PORTAADDR4
wraddress[4] => lutrama27.PORTAADDR4
wraddress[4] => lutrama28.PORTAADDR4
wraddress[4] => lutrama29.PORTAADDR4
wraddress[4] => lutrama30.PORTAADDR4
wraddress[4] => lutrama31.PORTAADDR4
wren => lutrama0.ENA0
wren => lutrama1.ENA0
wren => lutrama2.ENA0
wren => lutrama3.ENA0
wren => lutrama4.ENA0
wren => lutrama5.ENA0
wren => lutrama6.ENA0
wren => lutrama7.ENA0
wren => lutrama8.ENA0
wren => lutrama9.ENA0
wren => lutrama10.ENA0
wren => lutrama11.ENA0
wren => lutrama12.ENA0
wren => lutrama13.ENA0
wren => lutrama14.ENA0
wren => lutrama15.ENA0
wren => lutrama16.ENA0
wren => lutrama17.ENA0
wren => lutrama18.ENA0
wren => lutrama19.ENA0
wren => lutrama20.ENA0
wren => lutrama21.ENA0
wren => lutrama22.ENA0
wren => lutrama23.ENA0
wren => lutrama24.ENA0
wren => lutrama25.ENA0
wren => lutrama26.ENA0
wren => lutrama27.ENA0
wren => lutrama28.ENA0
wren => lutrama29.ENA0
wren => lutrama30.ENA0
wren => lutrama31.ENA0


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function
in_arg_call[0] => ~NO_FANOUT~
in_arg_call[1] => ~NO_FANOUT~
in_arg_call[2] => ~NO_FANOUT~
in_arg_call[3] => ~NO_FANOUT~
in_arg_call[4] => ~NO_FANOUT~
in_arg_call[5] => ~NO_FANOUT~
in_arg_call[6] => ~NO_FANOUT~
in_arg_call[7] => ~NO_FANOUT~
in_arg_call[8] => ~NO_FANOUT~
in_arg_call[9] => ~NO_FANOUT~
in_arg_call[10] => ~NO_FANOUT~
in_arg_call[11] => ~NO_FANOUT~
in_arg_call[12] => ~NO_FANOUT~
in_arg_call[13] => ~NO_FANOUT~
in_arg_call[14] => ~NO_FANOUT~
in_arg_call[15] => ~NO_FANOUT~
in_arg_call[16] => ~NO_FANOUT~
in_arg_call[17] => ~NO_FANOUT~
in_arg_call[18] => ~NO_FANOUT~
in_arg_call[19] => ~NO_FANOUT~
in_arg_call[20] => ~NO_FANOUT~
in_arg_call[21] => ~NO_FANOUT~
in_arg_call[22] => ~NO_FANOUT~
in_arg_call[23] => ~NO_FANOUT~
in_arg_call[24] => ~NO_FANOUT~
in_arg_call[25] => ~NO_FANOUT~
in_arg_call[26] => ~NO_FANOUT~
in_arg_call[27] => ~NO_FANOUT~
in_arg_call[28] => ~NO_FANOUT~
in_arg_call[29] => ~NO_FANOUT~
in_arg_call[30] => ~NO_FANOUT~
in_arg_call[31] => ~NO_FANOUT~
in_arg_call[32] => ~NO_FANOUT~
in_arg_call[33] => ~NO_FANOUT~
in_arg_call[34] => ~NO_FANOUT~
in_arg_call[35] => ~NO_FANOUT~
in_arg_call[36] => ~NO_FANOUT~
in_arg_call[37] => ~NO_FANOUT~
in_arg_call[38] => ~NO_FANOUT~
in_arg_call[39] => ~NO_FANOUT~
in_arg_call[40] => ~NO_FANOUT~
in_arg_call[41] => ~NO_FANOUT~
in_arg_call[42] => ~NO_FANOUT~
in_arg_call[43] => ~NO_FANOUT~
in_arg_call[44] => ~NO_FANOUT~
in_arg_call[45] => ~NO_FANOUT~
in_arg_call[46] => ~NO_FANOUT~
in_arg_call[47] => ~NO_FANOUT~
in_arg_call[48] => ~NO_FANOUT~
in_arg_call[49] => ~NO_FANOUT~
in_arg_call[50] => ~NO_FANOUT~
in_arg_call[51] => ~NO_FANOUT~
in_arg_call[52] => ~NO_FANOUT~
in_arg_call[53] => ~NO_FANOUT~
in_arg_call[54] => ~NO_FANOUT~
in_arg_call[55] => ~NO_FANOUT~
in_arg_call[56] => ~NO_FANOUT~
in_arg_call[57] => ~NO_FANOUT~
in_arg_call[58] => ~NO_FANOUT~
in_arg_call[59] => ~NO_FANOUT~
in_arg_call[60] => ~NO_FANOUT~
in_arg_call[61] => ~NO_FANOUT~
in_arg_call[62] => ~NO_FANOUT~
in_arg_call[63] => ~NO_FANOUT~
in_arg_s1_global[0] => ~NO_FANOUT~
in_arg_s1_global[1] => ~NO_FANOUT~
in_arg_s1_global[2] => ~NO_FANOUT~
in_arg_s1_global[3] => ~NO_FANOUT~
in_arg_s1_global[4] => ~NO_FANOUT~
in_arg_s1_global[5] => ~NO_FANOUT~
in_arg_s1_global[6] => ~NO_FANOUT~
in_arg_s1_global[7] => ~NO_FANOUT~
in_arg_s1_global[8] => ~NO_FANOUT~
in_arg_s1_global[9] => ~NO_FANOUT~
in_arg_s1_global[10] => ~NO_FANOUT~
in_arg_s1_global[11] => ~NO_FANOUT~
in_arg_s1_global[12] => ~NO_FANOUT~
in_arg_s1_global[13] => ~NO_FANOUT~
in_arg_s1_global[14] => ~NO_FANOUT~
in_arg_s1_global[15] => ~NO_FANOUT~
in_arg_s1_global[16] => ~NO_FANOUT~
in_arg_s1_global[17] => ~NO_FANOUT~
in_arg_s1_global[18] => ~NO_FANOUT~
in_arg_s1_global[19] => ~NO_FANOUT~
in_arg_s1_global[20] => ~NO_FANOUT~
in_arg_s1_global[21] => ~NO_FANOUT~
in_arg_s1_global[22] => ~NO_FANOUT~
in_arg_s1_global[23] => ~NO_FANOUT~
in_arg_s1_global[24] => ~NO_FANOUT~
in_arg_s1_global[25] => ~NO_FANOUT~
in_arg_s1_global[26] => ~NO_FANOUT~
in_arg_s1_global[27] => ~NO_FANOUT~
in_arg_s1_global[28] => ~NO_FANOUT~
in_arg_s1_global[29] => ~NO_FANOUT~
in_arg_s1_global[30] => ~NO_FANOUT~
in_arg_s1_global[31] => ~NO_FANOUT~
in_arg_s1_global[32] => ~NO_FANOUT~
in_arg_s1_global[33] => ~NO_FANOUT~
in_arg_s1_global[34] => ~NO_FANOUT~
in_arg_s1_global[35] => ~NO_FANOUT~
in_arg_s1_global[36] => ~NO_FANOUT~
in_arg_s1_global[37] => ~NO_FANOUT~
in_arg_s1_global[38] => ~NO_FANOUT~
in_arg_s1_global[39] => ~NO_FANOUT~
in_arg_s1_global[40] => ~NO_FANOUT~
in_arg_s1_global[41] => ~NO_FANOUT~
in_arg_s1_global[42] => ~NO_FANOUT~
in_arg_s1_global[43] => ~NO_FANOUT~
in_arg_s1_global[44] => ~NO_FANOUT~
in_arg_s1_global[45] => ~NO_FANOUT~
in_arg_s1_global[46] => ~NO_FANOUT~
in_arg_s1_global[47] => ~NO_FANOUT~
in_arg_s1_global[48] => ~NO_FANOUT~
in_arg_s1_global[49] => ~NO_FANOUT~
in_arg_s1_global[50] => ~NO_FANOUT~
in_arg_s1_global[51] => ~NO_FANOUT~
in_arg_s1_global[52] => ~NO_FANOUT~
in_arg_s1_global[53] => ~NO_FANOUT~
in_arg_s1_global[54] => ~NO_FANOUT~
in_arg_s1_global[55] => ~NO_FANOUT~
in_arg_s1_global[56] => ~NO_FANOUT~
in_arg_s1_global[57] => ~NO_FANOUT~
in_arg_s1_global[58] => ~NO_FANOUT~
in_arg_s1_global[59] => ~NO_FANOUT~
in_arg_s1_global[60] => ~NO_FANOUT~
in_arg_s1_global[61] => ~NO_FANOUT~
in_arg_s1_global[62] => ~NO_FANOUT~
in_arg_s1_global[63] => ~NO_FANOUT~
in_arg_s3_global[0] => ~NO_FANOUT~
in_arg_s3_global[1] => ~NO_FANOUT~
in_arg_s3_global[2] => ~NO_FANOUT~
in_arg_s3_global[3] => ~NO_FANOUT~
in_arg_s3_global[4] => ~NO_FANOUT~
in_arg_s3_global[5] => ~NO_FANOUT~
in_arg_s3_global[6] => ~NO_FANOUT~
in_arg_s3_global[7] => ~NO_FANOUT~
in_arg_s3_global[8] => ~NO_FANOUT~
in_arg_s3_global[9] => ~NO_FANOUT~
in_arg_s3_global[10] => ~NO_FANOUT~
in_arg_s3_global[11] => ~NO_FANOUT~
in_arg_s3_global[12] => ~NO_FANOUT~
in_arg_s3_global[13] => ~NO_FANOUT~
in_arg_s3_global[14] => ~NO_FANOUT~
in_arg_s3_global[15] => ~NO_FANOUT~
in_arg_s3_global[16] => ~NO_FANOUT~
in_arg_s3_global[17] => ~NO_FANOUT~
in_arg_s3_global[18] => ~NO_FANOUT~
in_arg_s3_global[19] => ~NO_FANOUT~
in_arg_s3_global[20] => ~NO_FANOUT~
in_arg_s3_global[21] => ~NO_FANOUT~
in_arg_s3_global[22] => ~NO_FANOUT~
in_arg_s3_global[23] => ~NO_FANOUT~
in_arg_s3_global[24] => ~NO_FANOUT~
in_arg_s3_global[25] => ~NO_FANOUT~
in_arg_s3_global[26] => ~NO_FANOUT~
in_arg_s3_global[27] => ~NO_FANOUT~
in_arg_s3_global[28] => ~NO_FANOUT~
in_arg_s3_global[29] => ~NO_FANOUT~
in_arg_s3_global[30] => ~NO_FANOUT~
in_arg_s3_global[31] => ~NO_FANOUT~
in_arg_s3_global[32] => ~NO_FANOUT~
in_arg_s3_global[33] => ~NO_FANOUT~
in_arg_s3_global[34] => ~NO_FANOUT~
in_arg_s3_global[35] => ~NO_FANOUT~
in_arg_s3_global[36] => ~NO_FANOUT~
in_arg_s3_global[37] => ~NO_FANOUT~
in_arg_s3_global[38] => ~NO_FANOUT~
in_arg_s3_global[39] => ~NO_FANOUT~
in_arg_s3_global[40] => ~NO_FANOUT~
in_arg_s3_global[41] => ~NO_FANOUT~
in_arg_s3_global[42] => ~NO_FANOUT~
in_arg_s3_global[43] => ~NO_FANOUT~
in_arg_s3_global[44] => ~NO_FANOUT~
in_arg_s3_global[45] => ~NO_FANOUT~
in_arg_s3_global[46] => ~NO_FANOUT~
in_arg_s3_global[47] => ~NO_FANOUT~
in_arg_s3_global[48] => ~NO_FANOUT~
in_arg_s3_global[49] => ~NO_FANOUT~
in_arg_s3_global[50] => ~NO_FANOUT~
in_arg_s3_global[51] => ~NO_FANOUT~
in_arg_s3_global[52] => ~NO_FANOUT~
in_arg_s3_global[53] => ~NO_FANOUT~
in_arg_s3_global[54] => ~NO_FANOUT~
in_arg_s3_global[55] => ~NO_FANOUT~
in_arg_s3_global[56] => ~NO_FANOUT~
in_arg_s3_global[57] => ~NO_FANOUT~
in_arg_s3_global[58] => ~NO_FANOUT~
in_arg_s3_global[59] => ~NO_FANOUT~
in_arg_s3_global[60] => ~NO_FANOUT~
in_arg_s3_global[61] => ~NO_FANOUT~
in_arg_s3_global[62] => ~NO_FANOUT~
in_arg_s3_global[63] => ~NO_FANOUT~
in_arg_s4_global[0] => ~NO_FANOUT~
in_arg_s4_global[1] => ~NO_FANOUT~
in_arg_s4_global[2] => ~NO_FANOUT~
in_arg_s4_global[3] => ~NO_FANOUT~
in_arg_s4_global[4] => ~NO_FANOUT~
in_arg_s4_global[5] => ~NO_FANOUT~
in_arg_s4_global[6] => ~NO_FANOUT~
in_arg_s4_global[7] => ~NO_FANOUT~
in_arg_s4_global[8] => ~NO_FANOUT~
in_arg_s4_global[9] => ~NO_FANOUT~
in_arg_s4_global[10] => ~NO_FANOUT~
in_arg_s4_global[11] => ~NO_FANOUT~
in_arg_s4_global[12] => ~NO_FANOUT~
in_arg_s4_global[13] => ~NO_FANOUT~
in_arg_s4_global[14] => ~NO_FANOUT~
in_arg_s4_global[15] => ~NO_FANOUT~
in_arg_s4_global[16] => ~NO_FANOUT~
in_arg_s4_global[17] => ~NO_FANOUT~
in_arg_s4_global[18] => ~NO_FANOUT~
in_arg_s4_global[19] => ~NO_FANOUT~
in_arg_s4_global[20] => ~NO_FANOUT~
in_arg_s4_global[21] => ~NO_FANOUT~
in_arg_s4_global[22] => ~NO_FANOUT~
in_arg_s4_global[23] => ~NO_FANOUT~
in_arg_s4_global[24] => ~NO_FANOUT~
in_arg_s4_global[25] => ~NO_FANOUT~
in_arg_s4_global[26] => ~NO_FANOUT~
in_arg_s4_global[27] => ~NO_FANOUT~
in_arg_s4_global[28] => ~NO_FANOUT~
in_arg_s4_global[29] => ~NO_FANOUT~
in_arg_s4_global[30] => ~NO_FANOUT~
in_arg_s4_global[31] => ~NO_FANOUT~
in_arg_s4_global[32] => ~NO_FANOUT~
in_arg_s4_global[33] => ~NO_FANOUT~
in_arg_s4_global[34] => ~NO_FANOUT~
in_arg_s4_global[35] => ~NO_FANOUT~
in_arg_s4_global[36] => ~NO_FANOUT~
in_arg_s4_global[37] => ~NO_FANOUT~
in_arg_s4_global[38] => ~NO_FANOUT~
in_arg_s4_global[39] => ~NO_FANOUT~
in_arg_s4_global[40] => ~NO_FANOUT~
in_arg_s4_global[41] => ~NO_FANOUT~
in_arg_s4_global[42] => ~NO_FANOUT~
in_arg_s4_global[43] => ~NO_FANOUT~
in_arg_s4_global[44] => ~NO_FANOUT~
in_arg_s4_global[45] => ~NO_FANOUT~
in_arg_s4_global[46] => ~NO_FANOUT~
in_arg_s4_global[47] => ~NO_FANOUT~
in_arg_s4_global[48] => ~NO_FANOUT~
in_arg_s4_global[49] => ~NO_FANOUT~
in_arg_s4_global[50] => ~NO_FANOUT~
in_arg_s4_global[51] => ~NO_FANOUT~
in_arg_s4_global[52] => ~NO_FANOUT~
in_arg_s4_global[53] => ~NO_FANOUT~
in_arg_s4_global[54] => ~NO_FANOUT~
in_arg_s4_global[55] => ~NO_FANOUT~
in_arg_s4_global[56] => ~NO_FANOUT~
in_arg_s4_global[57] => ~NO_FANOUT~
in_arg_s4_global[58] => ~NO_FANOUT~
in_arg_s4_global[59] => ~NO_FANOUT~
in_arg_s4_global[60] => ~NO_FANOUT~
in_arg_s4_global[61] => ~NO_FANOUT~
in_arg_s4_global[62] => ~NO_FANOUT~
in_arg_s4_global[63] => ~NO_FANOUT~
in_iord_bl_call_ihc_i_fifodata[0] => in_iord_bl_call_ihc_i_fifodata[0].IN1
in_iord_bl_call_ihc_i_fifovalid[0] => in_iord_bl_call_ihc_i_fifovalid[0].IN1
in_iord_bl_s3_i_fifodata[0] => in_iord_bl_s3_i_fifodata[0].IN1
in_iord_bl_s3_i_fifodata[1] => in_iord_bl_s3_i_fifodata[1].IN1
in_iord_bl_s3_i_fifodata[2] => in_iord_bl_s3_i_fifodata[2].IN1
in_iord_bl_s3_i_fifodata[3] => in_iord_bl_s3_i_fifodata[3].IN1
in_iord_bl_s3_i_fifodata[4] => in_iord_bl_s3_i_fifodata[4].IN1
in_iord_bl_s3_i_fifodata[5] => in_iord_bl_s3_i_fifodata[5].IN1
in_iord_bl_s3_i_fifodata[6] => in_iord_bl_s3_i_fifodata[6].IN1
in_iord_bl_s3_i_fifodata[7] => in_iord_bl_s3_i_fifodata[7].IN1
in_iord_bl_s3_i_fifodata[8] => in_iord_bl_s3_i_fifodata[8].IN1
in_iord_bl_s3_i_fifodata[9] => in_iord_bl_s3_i_fifodata[9].IN1
in_iord_bl_s3_i_fifodata[10] => in_iord_bl_s3_i_fifodata[10].IN1
in_iord_bl_s3_i_fifodata[11] => in_iord_bl_s3_i_fifodata[11].IN1
in_iord_bl_s3_i_fifodata[12] => in_iord_bl_s3_i_fifodata[12].IN1
in_iord_bl_s3_i_fifodata[13] => in_iord_bl_s3_i_fifodata[13].IN1
in_iord_bl_s3_i_fifodata[14] => in_iord_bl_s3_i_fifodata[14].IN1
in_iord_bl_s3_i_fifodata[15] => in_iord_bl_s3_i_fifodata[15].IN1
in_iord_bl_s3_i_fifodata[16] => in_iord_bl_s3_i_fifodata[16].IN1
in_iord_bl_s3_i_fifodata[17] => in_iord_bl_s3_i_fifodata[17].IN1
in_iord_bl_s3_i_fifodata[18] => in_iord_bl_s3_i_fifodata[18].IN1
in_iord_bl_s3_i_fifodata[19] => in_iord_bl_s3_i_fifodata[19].IN1
in_iord_bl_s3_i_fifodata[20] => in_iord_bl_s3_i_fifodata[20].IN1
in_iord_bl_s3_i_fifodata[21] => in_iord_bl_s3_i_fifodata[21].IN1
in_iord_bl_s3_i_fifodata[22] => in_iord_bl_s3_i_fifodata[22].IN1
in_iord_bl_s3_i_fifodata[23] => in_iord_bl_s3_i_fifodata[23].IN1
in_iord_bl_s3_i_fifodata[24] => in_iord_bl_s3_i_fifodata[24].IN1
in_iord_bl_s3_i_fifodata[25] => in_iord_bl_s3_i_fifodata[25].IN1
in_iord_bl_s3_i_fifodata[26] => in_iord_bl_s3_i_fifodata[26].IN1
in_iord_bl_s3_i_fifodata[27] => in_iord_bl_s3_i_fifodata[27].IN1
in_iord_bl_s3_i_fifodata[28] => in_iord_bl_s3_i_fifodata[28].IN1
in_iord_bl_s3_i_fifodata[29] => in_iord_bl_s3_i_fifodata[29].IN1
in_iord_bl_s3_i_fifodata[30] => in_iord_bl_s3_i_fifodata[30].IN1
in_iord_bl_s3_i_fifodata[31] => in_iord_bl_s3_i_fifodata[31].IN1
in_iord_bl_s3_i_fifovalid[0] => in_iord_bl_s3_i_fifovalid[0].IN1
in_iord_s1_i_fifodata[0] => in_iord_s1_i_fifodata[0].IN1
in_iord_s1_i_fifodata[1] => in_iord_s1_i_fifodata[1].IN1
in_iord_s1_i_fifodata[2] => in_iord_s1_i_fifodata[2].IN1
in_iord_s1_i_fifodata[3] => in_iord_s1_i_fifodata[3].IN1
in_iord_s1_i_fifodata[4] => in_iord_s1_i_fifodata[4].IN1
in_iord_s1_i_fifodata[5] => in_iord_s1_i_fifodata[5].IN1
in_iord_s1_i_fifodata[6] => in_iord_s1_i_fifodata[6].IN1
in_iord_s1_i_fifodata[7] => in_iord_s1_i_fifodata[7].IN1
in_iord_s1_i_fifodata[8] => in_iord_s1_i_fifodata[8].IN1
in_iord_s1_i_fifodata[9] => in_iord_s1_i_fifodata[9].IN1
in_iord_s1_i_fifodata[10] => in_iord_s1_i_fifodata[10].IN1
in_iord_s1_i_fifodata[11] => in_iord_s1_i_fifodata[11].IN1
in_iord_s1_i_fifodata[12] => in_iord_s1_i_fifodata[12].IN1
in_iord_s1_i_fifodata[13] => in_iord_s1_i_fifodata[13].IN1
in_iord_s1_i_fifodata[14] => in_iord_s1_i_fifodata[14].IN1
in_iord_s1_i_fifodata[15] => in_iord_s1_i_fifodata[15].IN1
in_iord_s1_i_fifodata[16] => in_iord_s1_i_fifodata[16].IN1
in_iord_s1_i_fifodata[17] => in_iord_s1_i_fifodata[17].IN1
in_iord_s1_i_fifodata[18] => in_iord_s1_i_fifodata[18].IN1
in_iord_s1_i_fifodata[19] => in_iord_s1_i_fifodata[19].IN1
in_iord_s1_i_fifodata[20] => in_iord_s1_i_fifodata[20].IN1
in_iord_s1_i_fifodata[21] => in_iord_s1_i_fifodata[21].IN1
in_iord_s1_i_fifodata[22] => in_iord_s1_i_fifodata[22].IN1
in_iord_s1_i_fifodata[23] => in_iord_s1_i_fifodata[23].IN1
in_iord_s1_i_fifodata[24] => in_iord_s1_i_fifodata[24].IN1
in_iord_s1_i_fifodata[25] => in_iord_s1_i_fifodata[25].IN1
in_iord_s1_i_fifodata[26] => in_iord_s1_i_fifodata[26].IN1
in_iord_s1_i_fifodata[27] => in_iord_s1_i_fifodata[27].IN1
in_iord_s1_i_fifodata[28] => in_iord_s1_i_fifodata[28].IN1
in_iord_s1_i_fifodata[29] => in_iord_s1_i_fifodata[29].IN1
in_iord_s1_i_fifodata[30] => in_iord_s1_i_fifodata[30].IN1
in_iord_s1_i_fifodata[31] => in_iord_s1_i_fifodata[31].IN1
in_iord_s1_i_fifovalid[0] => in_iord_s1_i_fifovalid[0].IN1
in_iowr_s4_i_fifoready[0] => in_iowr_s4_i_fifoready[0].IN1
in_stall_in[0] => ~NO_FANOUT~
in_valid_in[0] => in_valid_in[0].IN1
out_iord_bl_call_ihc_o_fifoalmost_full[0] <= SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0.out_iord_bl_call_ihc_o_fifoalmost_full
out_iord_bl_call_ihc_o_fifoready[0] <= SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0.out_iord_bl_call_ihc_o_fifoready
out_iord_bl_s3_o_fifoalmost_full[0] <= SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1.out_iord_bl_s3_o_fifoalmost_full
out_iord_bl_s3_o_fifoready[0] <= SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1.out_iord_bl_s3_o_fifoready
out_iord_s1_o_fifoalmost_full[0] <= SDF_HLS_component_arbiter_iord_s1:thearbiter_iord_s1.out_o_fifoalmost_full
out_iord_s1_o_fifoready[0] <= SDF_HLS_component_arbiter_iord_s1:thearbiter_iord_s1.out_o_fifoready
out_iowr_s4_o_fifodata[0] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifodata
out_iowr_s4_o_fifodata[1] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifodata
out_iowr_s4_o_fifodata[2] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifodata
out_iowr_s4_o_fifodata[3] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifodata
out_iowr_s4_o_fifodata[4] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifodata
out_iowr_s4_o_fifodata[5] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifodata
out_iowr_s4_o_fifodata[6] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifodata
out_iowr_s4_o_fifodata[7] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifodata
out_iowr_s4_o_fifodata[8] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifodata
out_iowr_s4_o_fifodata[9] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifodata
out_iowr_s4_o_fifodata[10] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifodata
out_iowr_s4_o_fifodata[11] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifodata
out_iowr_s4_o_fifodata[12] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifodata
out_iowr_s4_o_fifodata[13] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifodata
out_iowr_s4_o_fifodata[14] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifodata
out_iowr_s4_o_fifodata[15] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifodata
out_iowr_s4_o_fifodata[16] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifodata
out_iowr_s4_o_fifodata[17] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifodata
out_iowr_s4_o_fifodata[18] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifodata
out_iowr_s4_o_fifodata[19] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifodata
out_iowr_s4_o_fifodata[20] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifodata
out_iowr_s4_o_fifodata[21] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifodata
out_iowr_s4_o_fifodata[22] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifodata
out_iowr_s4_o_fifodata[23] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifodata
out_iowr_s4_o_fifodata[24] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifodata
out_iowr_s4_o_fifodata[25] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifodata
out_iowr_s4_o_fifodata[26] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifodata
out_iowr_s4_o_fifodata[27] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifodata
out_iowr_s4_o_fifodata[28] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifodata
out_iowr_s4_o_fifodata[29] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifodata
out_iowr_s4_o_fifodata[30] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifodata
out_iowr_s4_o_fifodata[31] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifodata
out_iowr_s4_o_fifovalid[0] <= SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4.out_o_fifovalid
out_stall_out[0] <= SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0.out_stall_out_0
out_valid_out[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => clock.IN8
resetn => resetn.IN8


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_stall_in[0] => i_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo_stall_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo_valid_in_bitsignaltemp.IN1
out_almost_full[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo.almost_full
out_data_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo.data_out
out_data_out[1] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo.data_out
out_stall_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo.stall_out
out_valid_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo.valid_out
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => ~NO_FANOUT~
data_in[-1] => ~NO_FANOUT~
data_out[0] <= <GND>
data_out[-1] <= <GND>
valid_in => fifo_valid_in.IN1
valid_in => valid_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => fifo_stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= acl_data_fifo:fifo.empty
full <= acl_data_fifo:fifo.full
almost_full <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => ~NO_FANOUT~
data_in[-1] => ~NO_FANOUT~
data_out[0] <= <GND>
data_out[-1] <= <GND>
valid_in => valid_in.IN1
valid_out <= acl_valid_fifo_counter:counter.valid_out
stall_in => stall_in.IN1
stall_out <= acl_valid_fifo_counter:counter.stall_out
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_valid_fifo_counter:counter.empty
full <= acl_valid_fifo_counter:counter.full
almost_full <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter
clock => clock.IN1
resetn => resetn.IN1
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_out <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => occ.IN1
stall_in => occ.OUTPUTSELECT
stall_in => occ.OUTPUTSELECT
stall_in => occ.IN1
stall_out <= gen_depth_small.occ[2].DB_MAX_OUTPUT_PORT_TYPE
empty <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_small.occ[2].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc2_sr:thei_llvm_fpga_pipeline_keep_going_ihc2_sr
in_i_data[0] => data_mux_q.DATAA
in_i_data[0] => sr_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data[0] <= data_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_valid_q[0].CLK
clock => sr_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4
in_data_in0[0] => data_in_q.DATAB
in_data_in0[1] => data_in_q.DATAB
in_data_in0[2] => data_in_q.DATAB
in_data_in0[3] => data_in_q.DATAB
in_data_in0[4] => data_in_q.DATAB
in_data_in0[5] => data_in_q.DATAB
in_data_in0[6] => data_in_q.DATAB
in_data_in0[7] => data_in_q.DATAB
in_data_in0[8] => data_in_q.DATAB
in_data_in0[9] => data_in_q.DATAB
in_data_in0[10] => data_in_q.DATAB
in_data_in0[11] => data_in_q.DATAB
in_data_in0[12] => data_in_q.DATAB
in_data_in0[13] => data_in_q.DATAB
in_data_in0[14] => data_in_q.DATAB
in_data_in0[15] => data_in_q.DATAB
in_data_in0[16] => data_in_q.DATAB
in_data_in0[17] => data_in_q.DATAB
in_data_in0[18] => data_in_q.DATAB
in_data_in0[19] => data_in_q.DATAB
in_data_in0[20] => data_in_q.DATAB
in_data_in0[21] => data_in_q.DATAB
in_data_in0[22] => data_in_q.DATAB
in_data_in0[23] => data_in_q.DATAB
in_data_in0[24] => data_in_q.DATAB
in_data_in0[25] => data_in_q.DATAB
in_data_in0[26] => data_in_q.DATAB
in_data_in0[27] => data_in_q.DATAB
in_data_in0[28] => data_in_q.DATAB
in_data_in0[29] => data_in_q.DATAB
in_data_in0[30] => data_in_q.DATAB
in_data_in0[31] => data_in_q.DATAB
in_data_in1[0] => data_in_q.DATAB
in_data_in1[1] => data_in_q.DATAB
in_data_in1[2] => data_in_q.DATAB
in_data_in1[3] => data_in_q.DATAB
in_data_in1[4] => data_in_q.DATAB
in_data_in1[5] => data_in_q.DATAB
in_data_in1[6] => data_in_q.DATAB
in_data_in1[7] => data_in_q.DATAB
in_data_in1[8] => data_in_q.DATAB
in_data_in1[9] => data_in_q.DATAB
in_data_in1[10] => data_in_q.DATAB
in_data_in1[11] => data_in_q.DATAB
in_data_in1[12] => data_in_q.DATAB
in_data_in1[13] => data_in_q.DATAB
in_data_in1[14] => data_in_q.DATAB
in_data_in1[15] => data_in_q.DATAB
in_data_in1[16] => data_in_q.DATAB
in_data_in1[17] => data_in_q.DATAB
in_data_in1[18] => data_in_q.DATAB
in_data_in1[19] => data_in_q.DATAB
in_data_in1[20] => data_in_q.DATAB
in_data_in1[21] => data_in_q.DATAB
in_data_in1[22] => data_in_q.DATAB
in_data_in1[23] => data_in_q.DATAB
in_data_in1[24] => data_in_q.DATAB
in_data_in1[25] => data_in_q.DATAB
in_data_in1[26] => data_in_q.DATAB
in_data_in1[27] => data_in_q.DATAB
in_data_in1[28] => data_in_q.DATAB
in_data_in1[29] => data_in_q.DATAB
in_data_in1[30] => data_in_q.DATAB
in_data_in1[31] => data_in_q.DATAB
in_i_fifoready[0] => out_ready_out1[0].DATAIN
in_i_fifoready[0] => out_ready_out0[0].DATAIN
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_v.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_v.DATAA
out_o_fifodata[0] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[1] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[2] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[3] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[4] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[5] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[6] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[7] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[8] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[9] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[10] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[11] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[12] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[13] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[14] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[15] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[16] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[17] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[18] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[19] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[20] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[21] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[22] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[23] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[24] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[25] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[26] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[27] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[28] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[29] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[30] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[31] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifovalid[0] <= data_in_v.DB_MAX_OUTPUT_PORT_TYPE
out_ready_out0[0] <= in_i_fifoready[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready_out1[0] <= in_i_fifoready[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_arbiter_iord_s1:thearbiter_iord_s1
in_almost_full_in0[0] => almost_full_or_q.IN0
in_almost_full_in1[0] => almost_full_or_q.IN1
in_i_fifodata[0] => out_data_out1[0].DATAIN
in_i_fifodata[0] => out_data_out0[0].DATAIN
in_i_fifodata[1] => out_data_out1[1].DATAIN
in_i_fifodata[1] => out_data_out0[1].DATAIN
in_i_fifodata[2] => out_data_out1[2].DATAIN
in_i_fifodata[2] => out_data_out0[2].DATAIN
in_i_fifodata[3] => out_data_out1[3].DATAIN
in_i_fifodata[3] => out_data_out0[3].DATAIN
in_i_fifodata[4] => out_data_out1[4].DATAIN
in_i_fifodata[4] => out_data_out0[4].DATAIN
in_i_fifodata[5] => out_data_out1[5].DATAIN
in_i_fifodata[5] => out_data_out0[5].DATAIN
in_i_fifodata[6] => out_data_out1[6].DATAIN
in_i_fifodata[6] => out_data_out0[6].DATAIN
in_i_fifodata[7] => out_data_out1[7].DATAIN
in_i_fifodata[7] => out_data_out0[7].DATAIN
in_i_fifodata[8] => out_data_out1[8].DATAIN
in_i_fifodata[8] => out_data_out0[8].DATAIN
in_i_fifodata[9] => out_data_out1[9].DATAIN
in_i_fifodata[9] => out_data_out0[9].DATAIN
in_i_fifodata[10] => out_data_out1[10].DATAIN
in_i_fifodata[10] => out_data_out0[10].DATAIN
in_i_fifodata[11] => out_data_out1[11].DATAIN
in_i_fifodata[11] => out_data_out0[11].DATAIN
in_i_fifodata[12] => out_data_out1[12].DATAIN
in_i_fifodata[12] => out_data_out0[12].DATAIN
in_i_fifodata[13] => out_data_out1[13].DATAIN
in_i_fifodata[13] => out_data_out0[13].DATAIN
in_i_fifodata[14] => out_data_out1[14].DATAIN
in_i_fifodata[14] => out_data_out0[14].DATAIN
in_i_fifodata[15] => out_data_out1[15].DATAIN
in_i_fifodata[15] => out_data_out0[15].DATAIN
in_i_fifodata[16] => out_data_out1[16].DATAIN
in_i_fifodata[16] => out_data_out0[16].DATAIN
in_i_fifodata[17] => out_data_out1[17].DATAIN
in_i_fifodata[17] => out_data_out0[17].DATAIN
in_i_fifodata[18] => out_data_out1[18].DATAIN
in_i_fifodata[18] => out_data_out0[18].DATAIN
in_i_fifodata[19] => out_data_out1[19].DATAIN
in_i_fifodata[19] => out_data_out0[19].DATAIN
in_i_fifodata[20] => out_data_out1[20].DATAIN
in_i_fifodata[20] => out_data_out0[20].DATAIN
in_i_fifodata[21] => out_data_out1[21].DATAIN
in_i_fifodata[21] => out_data_out0[21].DATAIN
in_i_fifodata[22] => out_data_out1[22].DATAIN
in_i_fifodata[22] => out_data_out0[22].DATAIN
in_i_fifodata[23] => out_data_out1[23].DATAIN
in_i_fifodata[23] => out_data_out0[23].DATAIN
in_i_fifodata[24] => out_data_out1[24].DATAIN
in_i_fifodata[24] => out_data_out0[24].DATAIN
in_i_fifodata[25] => out_data_out1[25].DATAIN
in_i_fifodata[25] => out_data_out0[25].DATAIN
in_i_fifodata[26] => out_data_out1[26].DATAIN
in_i_fifodata[26] => out_data_out0[26].DATAIN
in_i_fifodata[27] => out_data_out1[27].DATAIN
in_i_fifodata[27] => out_data_out0[27].DATAIN
in_i_fifodata[28] => out_data_out1[28].DATAIN
in_i_fifodata[28] => out_data_out0[28].DATAIN
in_i_fifodata[29] => out_data_out1[29].DATAIN
in_i_fifodata[29] => out_data_out0[29].DATAIN
in_i_fifodata[30] => out_data_out1[30].DATAIN
in_i_fifodata[30] => out_data_out0[30].DATAIN
in_i_fifodata[31] => out_data_out1[31].DATAIN
in_i_fifodata[31] => out_data_out0[31].DATAIN
in_i_fifovalid[0] => out_valid_out1[0].DATAIN
in_i_fifovalid[0] => out_valid_out0[0].DATAIN
in_ready_in0[0] => ready_or_q.IN0
in_ready_in1[0] => ready_or_q.IN1
out_data_out0[0] <= in_i_fifodata[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[1] <= in_i_fifodata[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[2] <= in_i_fifodata[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[3] <= in_i_fifodata[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[4] <= in_i_fifodata[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[5] <= in_i_fifodata[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[6] <= in_i_fifodata[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[7] <= in_i_fifodata[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[8] <= in_i_fifodata[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[9] <= in_i_fifodata[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[10] <= in_i_fifodata[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[11] <= in_i_fifodata[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[12] <= in_i_fifodata[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[13] <= in_i_fifodata[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[14] <= in_i_fifodata[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[15] <= in_i_fifodata[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[16] <= in_i_fifodata[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[17] <= in_i_fifodata[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[18] <= in_i_fifodata[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[19] <= in_i_fifodata[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[20] <= in_i_fifodata[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[21] <= in_i_fifodata[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[22] <= in_i_fifodata[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[23] <= in_i_fifodata[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[24] <= in_i_fifodata[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[25] <= in_i_fifodata[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[26] <= in_i_fifodata[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[27] <= in_i_fifodata[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[28] <= in_i_fifodata[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[29] <= in_i_fifodata[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[30] <= in_i_fifodata[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[31] <= in_i_fifodata[31].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[0] <= in_i_fifodata[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[1] <= in_i_fifodata[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[2] <= in_i_fifodata[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[3] <= in_i_fifodata[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[4] <= in_i_fifodata[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[5] <= in_i_fifodata[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[6] <= in_i_fifodata[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[7] <= in_i_fifodata[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[8] <= in_i_fifodata[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[9] <= in_i_fifodata[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[10] <= in_i_fifodata[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[11] <= in_i_fifodata[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[12] <= in_i_fifodata[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[13] <= in_i_fifodata[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[14] <= in_i_fifodata[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[15] <= in_i_fifodata[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[16] <= in_i_fifodata[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[17] <= in_i_fifodata[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[18] <= in_i_fifodata[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[19] <= in_i_fifodata[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[20] <= in_i_fifodata[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[21] <= in_i_fifodata[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[22] <= in_i_fifodata[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[23] <= in_i_fifodata[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[24] <= in_i_fifodata[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[25] <= in_i_fifodata[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[26] <= in_i_fifodata[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[27] <= in_i_fifodata[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[28] <= in_i_fifodata[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[29] <= in_i_fifodata[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[30] <= in_i_fifodata[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[31] <= in_i_fifodata[31].DB_MAX_OUTPUT_PORT_TYPE
out_o_fifoalmost_full[0] <= almost_full_or_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifoready[0] <= ready_or_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out0[0] <= in_i_fifovalid[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out1[0] <= in_i_fifovalid[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1
in_forked_0[0] => in_forked_0[0].IN1
in_forked_1[0] => in_forked_1[0].IN1
in_iord_bl_s1_0_i_fifodata[0] => in_iord_bl_s1_0_i_fifodata[0].IN1
in_iord_bl_s1_0_i_fifodata[1] => in_iord_bl_s1_0_i_fifodata[1].IN1
in_iord_bl_s1_0_i_fifodata[2] => in_iord_bl_s1_0_i_fifodata[2].IN1
in_iord_bl_s1_0_i_fifodata[3] => in_iord_bl_s1_0_i_fifodata[3].IN1
in_iord_bl_s1_0_i_fifodata[4] => in_iord_bl_s1_0_i_fifodata[4].IN1
in_iord_bl_s1_0_i_fifodata[5] => in_iord_bl_s1_0_i_fifodata[5].IN1
in_iord_bl_s1_0_i_fifodata[6] => in_iord_bl_s1_0_i_fifodata[6].IN1
in_iord_bl_s1_0_i_fifodata[7] => in_iord_bl_s1_0_i_fifodata[7].IN1
in_iord_bl_s1_0_i_fifodata[8] => in_iord_bl_s1_0_i_fifodata[8].IN1
in_iord_bl_s1_0_i_fifodata[9] => in_iord_bl_s1_0_i_fifodata[9].IN1
in_iord_bl_s1_0_i_fifodata[10] => in_iord_bl_s1_0_i_fifodata[10].IN1
in_iord_bl_s1_0_i_fifodata[11] => in_iord_bl_s1_0_i_fifodata[11].IN1
in_iord_bl_s1_0_i_fifodata[12] => in_iord_bl_s1_0_i_fifodata[12].IN1
in_iord_bl_s1_0_i_fifodata[13] => in_iord_bl_s1_0_i_fifodata[13].IN1
in_iord_bl_s1_0_i_fifodata[14] => in_iord_bl_s1_0_i_fifodata[14].IN1
in_iord_bl_s1_0_i_fifodata[15] => in_iord_bl_s1_0_i_fifodata[15].IN1
in_iord_bl_s1_0_i_fifodata[16] => in_iord_bl_s1_0_i_fifodata[16].IN1
in_iord_bl_s1_0_i_fifodata[17] => in_iord_bl_s1_0_i_fifodata[17].IN1
in_iord_bl_s1_0_i_fifodata[18] => in_iord_bl_s1_0_i_fifodata[18].IN1
in_iord_bl_s1_0_i_fifodata[19] => in_iord_bl_s1_0_i_fifodata[19].IN1
in_iord_bl_s1_0_i_fifodata[20] => in_iord_bl_s1_0_i_fifodata[20].IN1
in_iord_bl_s1_0_i_fifodata[21] => in_iord_bl_s1_0_i_fifodata[21].IN1
in_iord_bl_s1_0_i_fifodata[22] => in_iord_bl_s1_0_i_fifodata[22].IN1
in_iord_bl_s1_0_i_fifodata[23] => in_iord_bl_s1_0_i_fifodata[23].IN1
in_iord_bl_s1_0_i_fifodata[24] => in_iord_bl_s1_0_i_fifodata[24].IN1
in_iord_bl_s1_0_i_fifodata[25] => in_iord_bl_s1_0_i_fifodata[25].IN1
in_iord_bl_s1_0_i_fifodata[26] => in_iord_bl_s1_0_i_fifodata[26].IN1
in_iord_bl_s1_0_i_fifodata[27] => in_iord_bl_s1_0_i_fifodata[27].IN1
in_iord_bl_s1_0_i_fifodata[28] => in_iord_bl_s1_0_i_fifodata[28].IN1
in_iord_bl_s1_0_i_fifodata[29] => in_iord_bl_s1_0_i_fifodata[29].IN1
in_iord_bl_s1_0_i_fifodata[30] => in_iord_bl_s1_0_i_fifodata[30].IN1
in_iord_bl_s1_0_i_fifodata[31] => in_iord_bl_s1_0_i_fifodata[31].IN1
in_iord_bl_s1_0_i_fifovalid[0] => in_iord_bl_s1_0_i_fifovalid[0].IN1
in_iord_bl_s1_1_i_fifodata[0] => in_iord_bl_s1_1_i_fifodata[0].IN1
in_iord_bl_s1_1_i_fifodata[1] => in_iord_bl_s1_1_i_fifodata[1].IN1
in_iord_bl_s1_1_i_fifodata[2] => in_iord_bl_s1_1_i_fifodata[2].IN1
in_iord_bl_s1_1_i_fifodata[3] => in_iord_bl_s1_1_i_fifodata[3].IN1
in_iord_bl_s1_1_i_fifodata[4] => in_iord_bl_s1_1_i_fifodata[4].IN1
in_iord_bl_s1_1_i_fifodata[5] => in_iord_bl_s1_1_i_fifodata[5].IN1
in_iord_bl_s1_1_i_fifodata[6] => in_iord_bl_s1_1_i_fifodata[6].IN1
in_iord_bl_s1_1_i_fifodata[7] => in_iord_bl_s1_1_i_fifodata[7].IN1
in_iord_bl_s1_1_i_fifodata[8] => in_iord_bl_s1_1_i_fifodata[8].IN1
in_iord_bl_s1_1_i_fifodata[9] => in_iord_bl_s1_1_i_fifodata[9].IN1
in_iord_bl_s1_1_i_fifodata[10] => in_iord_bl_s1_1_i_fifodata[10].IN1
in_iord_bl_s1_1_i_fifodata[11] => in_iord_bl_s1_1_i_fifodata[11].IN1
in_iord_bl_s1_1_i_fifodata[12] => in_iord_bl_s1_1_i_fifodata[12].IN1
in_iord_bl_s1_1_i_fifodata[13] => in_iord_bl_s1_1_i_fifodata[13].IN1
in_iord_bl_s1_1_i_fifodata[14] => in_iord_bl_s1_1_i_fifodata[14].IN1
in_iord_bl_s1_1_i_fifodata[15] => in_iord_bl_s1_1_i_fifodata[15].IN1
in_iord_bl_s1_1_i_fifodata[16] => in_iord_bl_s1_1_i_fifodata[16].IN1
in_iord_bl_s1_1_i_fifodata[17] => in_iord_bl_s1_1_i_fifodata[17].IN1
in_iord_bl_s1_1_i_fifodata[18] => in_iord_bl_s1_1_i_fifodata[18].IN1
in_iord_bl_s1_1_i_fifodata[19] => in_iord_bl_s1_1_i_fifodata[19].IN1
in_iord_bl_s1_1_i_fifodata[20] => in_iord_bl_s1_1_i_fifodata[20].IN1
in_iord_bl_s1_1_i_fifodata[21] => in_iord_bl_s1_1_i_fifodata[21].IN1
in_iord_bl_s1_1_i_fifodata[22] => in_iord_bl_s1_1_i_fifodata[22].IN1
in_iord_bl_s1_1_i_fifodata[23] => in_iord_bl_s1_1_i_fifodata[23].IN1
in_iord_bl_s1_1_i_fifodata[24] => in_iord_bl_s1_1_i_fifodata[24].IN1
in_iord_bl_s1_1_i_fifodata[25] => in_iord_bl_s1_1_i_fifodata[25].IN1
in_iord_bl_s1_1_i_fifodata[26] => in_iord_bl_s1_1_i_fifodata[26].IN1
in_iord_bl_s1_1_i_fifodata[27] => in_iord_bl_s1_1_i_fifodata[27].IN1
in_iord_bl_s1_1_i_fifodata[28] => in_iord_bl_s1_1_i_fifodata[28].IN1
in_iord_bl_s1_1_i_fifodata[29] => in_iord_bl_s1_1_i_fifodata[29].IN1
in_iord_bl_s1_1_i_fifodata[30] => in_iord_bl_s1_1_i_fifodata[30].IN1
in_iord_bl_s1_1_i_fifodata[31] => in_iord_bl_s1_1_i_fifodata[31].IN1
in_iord_bl_s1_1_i_fifovalid[0] => in_iord_bl_s1_1_i_fifovalid[0].IN1
in_iord_bl_s3_i_fifodata[0] => in_iord_bl_s3_i_fifodata[0].IN1
in_iord_bl_s3_i_fifodata[1] => in_iord_bl_s3_i_fifodata[1].IN1
in_iord_bl_s3_i_fifodata[2] => in_iord_bl_s3_i_fifodata[2].IN1
in_iord_bl_s3_i_fifodata[3] => in_iord_bl_s3_i_fifodata[3].IN1
in_iord_bl_s3_i_fifodata[4] => in_iord_bl_s3_i_fifodata[4].IN1
in_iord_bl_s3_i_fifodata[5] => in_iord_bl_s3_i_fifodata[5].IN1
in_iord_bl_s3_i_fifodata[6] => in_iord_bl_s3_i_fifodata[6].IN1
in_iord_bl_s3_i_fifodata[7] => in_iord_bl_s3_i_fifodata[7].IN1
in_iord_bl_s3_i_fifodata[8] => in_iord_bl_s3_i_fifodata[8].IN1
in_iord_bl_s3_i_fifodata[9] => in_iord_bl_s3_i_fifodata[9].IN1
in_iord_bl_s3_i_fifodata[10] => in_iord_bl_s3_i_fifodata[10].IN1
in_iord_bl_s3_i_fifodata[11] => in_iord_bl_s3_i_fifodata[11].IN1
in_iord_bl_s3_i_fifodata[12] => in_iord_bl_s3_i_fifodata[12].IN1
in_iord_bl_s3_i_fifodata[13] => in_iord_bl_s3_i_fifodata[13].IN1
in_iord_bl_s3_i_fifodata[14] => in_iord_bl_s3_i_fifodata[14].IN1
in_iord_bl_s3_i_fifodata[15] => in_iord_bl_s3_i_fifodata[15].IN1
in_iord_bl_s3_i_fifodata[16] => in_iord_bl_s3_i_fifodata[16].IN1
in_iord_bl_s3_i_fifodata[17] => in_iord_bl_s3_i_fifodata[17].IN1
in_iord_bl_s3_i_fifodata[18] => in_iord_bl_s3_i_fifodata[18].IN1
in_iord_bl_s3_i_fifodata[19] => in_iord_bl_s3_i_fifodata[19].IN1
in_iord_bl_s3_i_fifodata[20] => in_iord_bl_s3_i_fifodata[20].IN1
in_iord_bl_s3_i_fifodata[21] => in_iord_bl_s3_i_fifodata[21].IN1
in_iord_bl_s3_i_fifodata[22] => in_iord_bl_s3_i_fifodata[22].IN1
in_iord_bl_s3_i_fifodata[23] => in_iord_bl_s3_i_fifodata[23].IN1
in_iord_bl_s3_i_fifodata[24] => in_iord_bl_s3_i_fifodata[24].IN1
in_iord_bl_s3_i_fifodata[25] => in_iord_bl_s3_i_fifodata[25].IN1
in_iord_bl_s3_i_fifodata[26] => in_iord_bl_s3_i_fifodata[26].IN1
in_iord_bl_s3_i_fifodata[27] => in_iord_bl_s3_i_fifodata[27].IN1
in_iord_bl_s3_i_fifodata[28] => in_iord_bl_s3_i_fifodata[28].IN1
in_iord_bl_s3_i_fifodata[29] => in_iord_bl_s3_i_fifodata[29].IN1
in_iord_bl_s3_i_fifodata[30] => in_iord_bl_s3_i_fifodata[30].IN1
in_iord_bl_s3_i_fifodata[31] => in_iord_bl_s3_i_fifodata[31].IN1
in_iord_bl_s3_i_fifovalid[0] => in_iord_bl_s3_i_fifovalid[0].IN1
in_iowr_bl_s4_0_i_fifoready[0] => in_iowr_bl_s4_0_i_fifoready[0].IN1
in_iowr_bl_s4_1_i_fifoready[0] => in_iowr_bl_s4_1_i_fifoready[0].IN1
in_stall_in_0[0] => in_stall_in_0[0].IN1
in_valid_in_0[0] => in_valid_in_0[0].IN1
in_valid_in_1[0] => in_valid_in_1[0].IN1
out_exiting_stall_out[0] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc2_exiting_stall_out
out_exiting_valid_out[0] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc2_exiting_valid_out
out_iord_bl_s1_0_o_fifoalmost_full[0] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iord_bl_s1_0_o_fifoalmost_full
out_iord_bl_s1_0_o_fifoready[0] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iord_bl_s1_0_o_fifoready
out_iord_bl_s1_1_o_fifoalmost_full[0] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iord_bl_s1_1_o_fifoalmost_full
out_iord_bl_s1_1_o_fifoready[0] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iord_bl_s1_1_o_fifoready
out_iord_bl_s3_o_fifoalmost_full[0] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iord_bl_s3_o_fifoalmost_full
out_iord_bl_s3_o_fifoready[0] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iord_bl_s3_o_fifoready
out_iowr_bl_s4_0_o_fifodata[0] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[1] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[2] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[3] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[4] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[5] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[6] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[7] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[8] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[9] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[10] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[11] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[12] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[13] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[14] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[15] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[16] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[17] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[18] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[19] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[20] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[21] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[22] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[23] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[24] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[25] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[26] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[27] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[28] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[29] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[30] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[31] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifovalid[0] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_0_o_fifovalid
out_iowr_bl_s4_1_o_fifodata[0] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[1] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[2] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[3] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[4] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[5] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[6] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[7] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[8] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[9] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[10] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[11] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[12] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[13] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[14] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[15] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[16] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[17] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[18] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[19] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[20] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[21] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[22] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[23] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[24] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[25] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[26] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[27] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[28] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[29] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[30] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[31] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifovalid[0] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_iowr_bl_s4_1_o_fifovalid
out_stall_in_0[0] <= in_stall_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_0[0] <= SDF_HLS_component_ihc_B1_merge:theihc_B1_merge.out_stall_out_0
out_stall_out_1[0] <= SDF_HLS_component_ihc_B1_merge:theihc_B1_merge.out_stall_out_1
out_valid_in_0[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_in_1[0] <= in_valid_in_1[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= SDF_HLS_component_ihc_B1_branch:theihc_B1_branch.out_valid_out_0
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region.out_pipeline_valid_out
clock => clock.IN3
resetn => resetn.IN3


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_ihc_B1_branch:theihc_B1_branch
in_stall_in_0[0] => stall_out_q.IN0
in_valid_in[0] => stall_out_q.IN1
in_valid_in[0] => out_valid_out_0[0].DATAIN
out_stall_out[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_ihc_B1_merge:theihc_B1_merge
in_forked_0[0] => forked_mux_q.DATAB
in_forked_1[0] => forked_mux_q.DATAA
in_stall_in[0] => stall_out_q.IN1
in_valid_in_0[0] => valid_or_q.IN0
in_valid_in_0[0] => stall_out_1_specific_q.IN1
in_valid_in_0[0] => Decoder0.IN0
in_valid_in_1[0] => valid_or_q.IN1
out_forked[0] <= forked_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_1[0] <= stall_out_1_specific_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= valid_or_q.DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region
in_iord_bl_s1_0_i_fifodata[0] => in_iord_bl_s1_0_i_fifodata[0].IN1
in_iord_bl_s1_0_i_fifodata[1] => in_iord_bl_s1_0_i_fifodata[1].IN1
in_iord_bl_s1_0_i_fifodata[2] => in_iord_bl_s1_0_i_fifodata[2].IN1
in_iord_bl_s1_0_i_fifodata[3] => in_iord_bl_s1_0_i_fifodata[3].IN1
in_iord_bl_s1_0_i_fifodata[4] => in_iord_bl_s1_0_i_fifodata[4].IN1
in_iord_bl_s1_0_i_fifodata[5] => in_iord_bl_s1_0_i_fifodata[5].IN1
in_iord_bl_s1_0_i_fifodata[6] => in_iord_bl_s1_0_i_fifodata[6].IN1
in_iord_bl_s1_0_i_fifodata[7] => in_iord_bl_s1_0_i_fifodata[7].IN1
in_iord_bl_s1_0_i_fifodata[8] => in_iord_bl_s1_0_i_fifodata[8].IN1
in_iord_bl_s1_0_i_fifodata[9] => in_iord_bl_s1_0_i_fifodata[9].IN1
in_iord_bl_s1_0_i_fifodata[10] => in_iord_bl_s1_0_i_fifodata[10].IN1
in_iord_bl_s1_0_i_fifodata[11] => in_iord_bl_s1_0_i_fifodata[11].IN1
in_iord_bl_s1_0_i_fifodata[12] => in_iord_bl_s1_0_i_fifodata[12].IN1
in_iord_bl_s1_0_i_fifodata[13] => in_iord_bl_s1_0_i_fifodata[13].IN1
in_iord_bl_s1_0_i_fifodata[14] => in_iord_bl_s1_0_i_fifodata[14].IN1
in_iord_bl_s1_0_i_fifodata[15] => in_iord_bl_s1_0_i_fifodata[15].IN1
in_iord_bl_s1_0_i_fifodata[16] => in_iord_bl_s1_0_i_fifodata[16].IN1
in_iord_bl_s1_0_i_fifodata[17] => in_iord_bl_s1_0_i_fifodata[17].IN1
in_iord_bl_s1_0_i_fifodata[18] => in_iord_bl_s1_0_i_fifodata[18].IN1
in_iord_bl_s1_0_i_fifodata[19] => in_iord_bl_s1_0_i_fifodata[19].IN1
in_iord_bl_s1_0_i_fifodata[20] => in_iord_bl_s1_0_i_fifodata[20].IN1
in_iord_bl_s1_0_i_fifodata[21] => in_iord_bl_s1_0_i_fifodata[21].IN1
in_iord_bl_s1_0_i_fifodata[22] => in_iord_bl_s1_0_i_fifodata[22].IN1
in_iord_bl_s1_0_i_fifodata[23] => in_iord_bl_s1_0_i_fifodata[23].IN1
in_iord_bl_s1_0_i_fifodata[24] => in_iord_bl_s1_0_i_fifodata[24].IN1
in_iord_bl_s1_0_i_fifodata[25] => in_iord_bl_s1_0_i_fifodata[25].IN1
in_iord_bl_s1_0_i_fifodata[26] => in_iord_bl_s1_0_i_fifodata[26].IN1
in_iord_bl_s1_0_i_fifodata[27] => in_iord_bl_s1_0_i_fifodata[27].IN1
in_iord_bl_s1_0_i_fifodata[28] => in_iord_bl_s1_0_i_fifodata[28].IN1
in_iord_bl_s1_0_i_fifodata[29] => in_iord_bl_s1_0_i_fifodata[29].IN1
in_iord_bl_s1_0_i_fifodata[30] => in_iord_bl_s1_0_i_fifodata[30].IN1
in_iord_bl_s1_0_i_fifodata[31] => in_iord_bl_s1_0_i_fifodata[31].IN1
in_iord_bl_s1_0_i_fifovalid[0] => in_iord_bl_s1_0_i_fifovalid[0].IN1
out_iord_bl_s1_0_o_fifoready[0] <= SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0:thei_iord_bl_s1_unnamed_ihc3_ihc6.out_iord_bl_s1_0_o_fifoready
out_iord_bl_s1_0_o_fifoalmost_full[0] <= SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0:thei_iord_bl_s1_unnamed_ihc3_ihc6.out_iord_bl_s1_0_o_fifoalmost_full
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x.out_pipeline_valid_out
in_stall_in[0] => SE_out_i_iord_bl_s3_unnamed_ihc2_ihc3_backStall.IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
in_forked[0] => bubble_select_stall_entry_b[0].IN1
in_valid_in[0] => in_valid_in[0].IN1
in_iord_bl_s1_1_i_fifodata[0] => in_iord_bl_s1_1_i_fifodata[0].IN1
in_iord_bl_s1_1_i_fifodata[1] => in_iord_bl_s1_1_i_fifodata[1].IN1
in_iord_bl_s1_1_i_fifodata[2] => in_iord_bl_s1_1_i_fifodata[2].IN1
in_iord_bl_s1_1_i_fifodata[3] => in_iord_bl_s1_1_i_fifodata[3].IN1
in_iord_bl_s1_1_i_fifodata[4] => in_iord_bl_s1_1_i_fifodata[4].IN1
in_iord_bl_s1_1_i_fifodata[5] => in_iord_bl_s1_1_i_fifodata[5].IN1
in_iord_bl_s1_1_i_fifodata[6] => in_iord_bl_s1_1_i_fifodata[6].IN1
in_iord_bl_s1_1_i_fifodata[7] => in_iord_bl_s1_1_i_fifodata[7].IN1
in_iord_bl_s1_1_i_fifodata[8] => in_iord_bl_s1_1_i_fifodata[8].IN1
in_iord_bl_s1_1_i_fifodata[9] => in_iord_bl_s1_1_i_fifodata[9].IN1
in_iord_bl_s1_1_i_fifodata[10] => in_iord_bl_s1_1_i_fifodata[10].IN1
in_iord_bl_s1_1_i_fifodata[11] => in_iord_bl_s1_1_i_fifodata[11].IN1
in_iord_bl_s1_1_i_fifodata[12] => in_iord_bl_s1_1_i_fifodata[12].IN1
in_iord_bl_s1_1_i_fifodata[13] => in_iord_bl_s1_1_i_fifodata[13].IN1
in_iord_bl_s1_1_i_fifodata[14] => in_iord_bl_s1_1_i_fifodata[14].IN1
in_iord_bl_s1_1_i_fifodata[15] => in_iord_bl_s1_1_i_fifodata[15].IN1
in_iord_bl_s1_1_i_fifodata[16] => in_iord_bl_s1_1_i_fifodata[16].IN1
in_iord_bl_s1_1_i_fifodata[17] => in_iord_bl_s1_1_i_fifodata[17].IN1
in_iord_bl_s1_1_i_fifodata[18] => in_iord_bl_s1_1_i_fifodata[18].IN1
in_iord_bl_s1_1_i_fifodata[19] => in_iord_bl_s1_1_i_fifodata[19].IN1
in_iord_bl_s1_1_i_fifodata[20] => in_iord_bl_s1_1_i_fifodata[20].IN1
in_iord_bl_s1_1_i_fifodata[21] => in_iord_bl_s1_1_i_fifodata[21].IN1
in_iord_bl_s1_1_i_fifodata[22] => in_iord_bl_s1_1_i_fifodata[22].IN1
in_iord_bl_s1_1_i_fifodata[23] => in_iord_bl_s1_1_i_fifodata[23].IN1
in_iord_bl_s1_1_i_fifodata[24] => in_iord_bl_s1_1_i_fifodata[24].IN1
in_iord_bl_s1_1_i_fifodata[25] => in_iord_bl_s1_1_i_fifodata[25].IN1
in_iord_bl_s1_1_i_fifodata[26] => in_iord_bl_s1_1_i_fifodata[26].IN1
in_iord_bl_s1_1_i_fifodata[27] => in_iord_bl_s1_1_i_fifodata[27].IN1
in_iord_bl_s1_1_i_fifodata[28] => in_iord_bl_s1_1_i_fifodata[28].IN1
in_iord_bl_s1_1_i_fifodata[29] => in_iord_bl_s1_1_i_fifodata[29].IN1
in_iord_bl_s1_1_i_fifodata[30] => in_iord_bl_s1_1_i_fifodata[30].IN1
in_iord_bl_s1_1_i_fifodata[31] => in_iord_bl_s1_1_i_fifodata[31].IN1
in_iord_bl_s1_1_i_fifovalid[0] => in_iord_bl_s1_1_i_fifovalid[0].IN1
out_iord_bl_s1_1_o_fifoready[0] <= SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8.out_iord_bl_s1_1_o_fifoready
out_iord_bl_s1_1_o_fifoalmost_full[0] <= SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8.out_iord_bl_s1_1_o_fifoalmost_full
out_valid_out[0] <= SE_out_i_iord_bl_s3_unnamed_ihc2_ihc3_wireValid.DB_MAX_OUTPUT_PORT_TYPE
in_iowr_bl_s4_0_i_fifoready[0] => in_iowr_bl_s4_0_i_fifoready[0].IN1
out_iowr_bl_s4_0_o_fifodata[0] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[1] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[2] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[3] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[4] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[5] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[6] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[7] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[8] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[9] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[10] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[11] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[12] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[13] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[14] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[15] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[16] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[17] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[18] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[19] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[20] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[21] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[22] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[23] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[24] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[25] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[26] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[27] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[28] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[29] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[30] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifodata[31] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifodata
out_iowr_bl_s4_0_o_fifovalid[0] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10.out_iowr_bl_s4_0_o_fifovalid
in_iowr_bl_s4_1_i_fifoready[0] => in_iowr_bl_s4_1_i_fifoready[0].IN1
out_iowr_bl_s4_1_o_fifodata[0] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[1] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[2] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[3] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[4] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[5] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[6] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[7] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[8] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[9] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[10] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[11] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[12] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[13] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[14] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[15] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[16] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[17] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[18] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[19] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[20] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[21] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[22] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[23] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[24] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[25] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[26] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[27] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[28] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[29] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[30] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifodata[31] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifodata
out_iowr_bl_s4_1_o_fifovalid[0] <= SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12.out_iowr_bl_s4_1_o_fifovalid
in_iord_bl_s3_i_fifodata[0] => in_iord_bl_s3_i_fifodata[0].IN1
in_iord_bl_s3_i_fifodata[1] => in_iord_bl_s3_i_fifodata[1].IN1
in_iord_bl_s3_i_fifodata[2] => in_iord_bl_s3_i_fifodata[2].IN1
in_iord_bl_s3_i_fifodata[3] => in_iord_bl_s3_i_fifodata[3].IN1
in_iord_bl_s3_i_fifodata[4] => in_iord_bl_s3_i_fifodata[4].IN1
in_iord_bl_s3_i_fifodata[5] => in_iord_bl_s3_i_fifodata[5].IN1
in_iord_bl_s3_i_fifodata[6] => in_iord_bl_s3_i_fifodata[6].IN1
in_iord_bl_s3_i_fifodata[7] => in_iord_bl_s3_i_fifodata[7].IN1
in_iord_bl_s3_i_fifodata[8] => in_iord_bl_s3_i_fifodata[8].IN1
in_iord_bl_s3_i_fifodata[9] => in_iord_bl_s3_i_fifodata[9].IN1
in_iord_bl_s3_i_fifodata[10] => in_iord_bl_s3_i_fifodata[10].IN1
in_iord_bl_s3_i_fifodata[11] => in_iord_bl_s3_i_fifodata[11].IN1
in_iord_bl_s3_i_fifodata[12] => in_iord_bl_s3_i_fifodata[12].IN1
in_iord_bl_s3_i_fifodata[13] => in_iord_bl_s3_i_fifodata[13].IN1
in_iord_bl_s3_i_fifodata[14] => in_iord_bl_s3_i_fifodata[14].IN1
in_iord_bl_s3_i_fifodata[15] => in_iord_bl_s3_i_fifodata[15].IN1
in_iord_bl_s3_i_fifodata[16] => in_iord_bl_s3_i_fifodata[16].IN1
in_iord_bl_s3_i_fifodata[17] => in_iord_bl_s3_i_fifodata[17].IN1
in_iord_bl_s3_i_fifodata[18] => in_iord_bl_s3_i_fifodata[18].IN1
in_iord_bl_s3_i_fifodata[19] => in_iord_bl_s3_i_fifodata[19].IN1
in_iord_bl_s3_i_fifodata[20] => in_iord_bl_s3_i_fifodata[20].IN1
in_iord_bl_s3_i_fifodata[21] => in_iord_bl_s3_i_fifodata[21].IN1
in_iord_bl_s3_i_fifodata[22] => in_iord_bl_s3_i_fifodata[22].IN1
in_iord_bl_s3_i_fifodata[23] => in_iord_bl_s3_i_fifodata[23].IN1
in_iord_bl_s3_i_fifodata[24] => in_iord_bl_s3_i_fifodata[24].IN1
in_iord_bl_s3_i_fifodata[25] => in_iord_bl_s3_i_fifodata[25].IN1
in_iord_bl_s3_i_fifodata[26] => in_iord_bl_s3_i_fifodata[26].IN1
in_iord_bl_s3_i_fifodata[27] => in_iord_bl_s3_i_fifodata[27].IN1
in_iord_bl_s3_i_fifodata[28] => in_iord_bl_s3_i_fifodata[28].IN1
in_iord_bl_s3_i_fifodata[29] => in_iord_bl_s3_i_fifodata[29].IN1
in_iord_bl_s3_i_fifodata[30] => in_iord_bl_s3_i_fifodata[30].IN1
in_iord_bl_s3_i_fifodata[31] => in_iord_bl_s3_i_fifodata[31].IN1
in_iord_bl_s3_i_fifovalid[0] => in_iord_bl_s3_i_fifovalid[0].IN1
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc2_exiting_valid_out[0] <= SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc2_exiting_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc2_exiting_stall_out[0] <= SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc2_exiting_stall_out
out_iord_bl_s3_o_fifoready[0] <= SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0:thei_iord_bl_s3_unnamed_ihc2_ihc3.out_iord_bl_s3_o_fifoready
out_iord_bl_s3_o_fifoalmost_full[0] <= SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0:thei_iord_bl_s3_unnamed_ihc2_ihc3.out_iord_bl_s3_o_fifoalmost_full
clock => clock.IN12
resetn => resetn.IN12


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12
in_iowr_bl_s4_1_i_fifoready[0] => iowr_i_fifoready_bitsignaltemp.IN1
out_iowr_bl_s4_1_o_fifodata[0] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_1_o_fifodata[1] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_1_o_fifodata[2] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_1_o_fifodata[3] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_1_o_fifodata[4] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_1_o_fifodata[5] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_1_o_fifodata[6] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_1_o_fifodata[7] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_1_o_fifodata[8] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_1_o_fifodata[9] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_1_o_fifodata[10] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_1_o_fifodata[11] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_1_o_fifodata[12] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_1_o_fifodata[13] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_1_o_fifodata[14] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_1_o_fifodata[15] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_1_o_fifodata[16] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_1_o_fifodata[17] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_1_o_fifodata[18] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_1_o_fifodata[19] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_1_o_fifodata[20] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_1_o_fifodata[21] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_1_o_fifodata[22] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_1_o_fifodata[23] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_1_o_fifodata[24] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_1_o_fifodata[25] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_1_o_fifodata[26] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_1_o_fifodata[27] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_1_o_fifodata[28] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_1_o_fifodata[29] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_1_o_fifodata[30] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_1_o_fifodata[31] <= hld_iowr:theiowr.o_fifodata
in_i_stall[0] => iowr_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_iowr:theiowr.o_stall
in_i_data[0] => in_i_data[0].IN1
in_i_data[1] => in_i_data[1].IN1
in_i_data[2] => in_i_data[2].IN1
in_i_data[3] => in_i_data[3].IN1
in_i_data[4] => in_i_data[4].IN1
in_i_data[5] => in_i_data[5].IN1
in_i_data[6] => in_i_data[6].IN1
in_i_data[7] => in_i_data[7].IN1
in_i_data[8] => in_i_data[8].IN1
in_i_data[9] => in_i_data[9].IN1
in_i_data[10] => in_i_data[10].IN1
in_i_data[11] => in_i_data[11].IN1
in_i_data[12] => in_i_data[12].IN1
in_i_data[13] => in_i_data[13].IN1
in_i_data[14] => in_i_data[14].IN1
in_i_data[15] => in_i_data[15].IN1
in_i_data[16] => in_i_data[16].IN1
in_i_data[17] => in_i_data[17].IN1
in_i_data[18] => in_i_data[18].IN1
in_i_data[19] => in_i_data[19].IN1
in_i_data[20] => in_i_data[20].IN1
in_i_data[21] => in_i_data[21].IN1
in_i_data[22] => in_i_data[22].IN1
in_i_data[23] => in_i_data[23].IN1
in_i_data[24] => in_i_data[24].IN1
in_i_data[25] => in_i_data[25].IN1
in_i_data[26] => in_i_data[26].IN1
in_i_data[27] => in_i_data[27].IN1
in_i_data[28] => in_i_data[28].IN1
in_i_data[29] => in_i_data[29].IN1
in_i_data[30] => in_i_data[30].IN1
in_i_data[31] => in_i_data[31].IN1
in_i_dependence[0] => ~NO_FANOUT~
in_i_valid[0] => iowr_i_valid_bitsignaltemp.IN1
out_iowr_bl_s4_1_o_fifovalid[0] <= hld_iowr:theiowr.o_fifovalid
out_o_ack[0] <= hld_iowr:theiowr.o_ack
out_o_valid[0] <= hld_iowr:theiowr.o_valid
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12|hld_iowr:theiowr
clock => clock.IN1
resetn => resetn.IN1
i_predicate => i_predicate.IN1
i_valid => i_valid.IN1
o_stall <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_stall
i_data[0] => i_data[0].IN1
i_data[1] => i_data[1].IN1
i_data[2] => i_data[2].IN1
i_data[3] => i_data[3].IN1
i_data[4] => i_data[4].IN1
i_data[5] => i_data[5].IN1
i_data[6] => i_data[6].IN1
i_data[7] => i_data[7].IN1
i_data[8] => i_data[8].IN1
i_data[9] => i_data[9].IN1
i_data[10] => i_data[10].IN1
i_data[11] => i_data[11].IN1
i_data[12] => i_data[12].IN1
i_data[13] => i_data[13].IN1
i_data[14] => i_data[14].IN1
i_data[15] => i_data[15].IN1
i_data[16] => i_data[16].IN1
i_data[17] => i_data[17].IN1
i_data[18] => i_data[18].IN1
i_data[19] => i_data[19].IN1
i_data[20] => i_data[20].IN1
i_data[21] => i_data[21].IN1
i_data[22] => i_data[22].IN1
i_data[23] => i_data[23].IN1
i_data[24] => i_data[24].IN1
i_data[25] => i_data[25].IN1
i_data[26] => i_data[26].IN1
i_data[27] => i_data[27].IN1
i_data[28] => i_data[28].IN1
i_data[29] => i_data[29].IN1
i_data[30] => i_data[30].IN1
i_data[31] => i_data[31].IN1
i_startofpacket => i_startofpacket.IN1
i_endofpacket => i_endofpacket.IN1
i_packetempty[0] => i_packetempty[0].IN1
i_packetempty[1] => ~NO_FANOUT~
i_packetempty[2] => ~NO_FANOUT~
i_packetempty[3] => ~NO_FANOUT~
i_packetempty[4] => ~NO_FANOUT~
i_packetempty[5] => ~NO_FANOUT~
i_packetempty[6] => ~NO_FANOUT~
i_packetempty[7] => ~NO_FANOUT~
i_packetempty[8] => ~NO_FANOUT~
i_packetempty[9] => ~NO_FANOUT~
i_packetempty[10] => ~NO_FANOUT~
i_packetempty[11] => ~NO_FANOUT~
i_packetempty[12] => ~NO_FANOUT~
i_packetempty[13] => ~NO_FANOUT~
i_packetempty[14] => ~NO_FANOUT~
i_packetempty[15] => ~NO_FANOUT~
i_packetempty[16] => ~NO_FANOUT~
i_packetempty[17] => ~NO_FANOUT~
i_packetempty[18] => ~NO_FANOUT~
i_packetempty[19] => ~NO_FANOUT~
i_packetempty[20] => ~NO_FANOUT~
i_packetempty[21] => ~NO_FANOUT~
i_packetempty[22] => ~NO_FANOUT~
i_packetempty[23] => ~NO_FANOUT~
i_packetempty[24] => ~NO_FANOUT~
i_packetempty[25] => ~NO_FANOUT~
i_packetempty[26] => ~NO_FANOUT~
i_packetempty[27] => ~NO_FANOUT~
i_packetempty[28] => ~NO_FANOUT~
i_packetempty[29] => ~NO_FANOUT~
i_packetempty[30] => ~NO_FANOUT~
i_packetempty[31] => ~NO_FANOUT~
o_valid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_ack <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_ack
o_empty <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_fifovalid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifovalid
i_fifoready => ch_i_fifostall.IN1
i_fifochannel_stall => ~NO_FANOUT~
o_fifodata[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[1] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[2] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[3] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[4] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[5] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[6] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[7] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[8] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[9] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[10] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[11] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[12] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[13] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[14] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[15] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[16] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[17] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[18] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[19] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[20] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[21] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[22] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[23] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[24] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[25] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[26] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[27] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[28] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[29] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[30] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[31] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifostartofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoendofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoempty[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => o_valid.IN0
i_valid => stall_contribution_sidepath.IN1
i_valid => o_fifovalid.IN0
i_predicate => o_valid.IN1
i_predicate => stall_contribution_sidepath.IN0
i_predicate => o_stall.IN0
i_predicate => o_fifovalid.IN1
o_stall <= o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_data[0] => o_fifodata[0].DATAIN
i_data[1] => o_fifodata[1].DATAIN
i_data[2] => o_fifodata[2].DATAIN
i_data[3] => o_fifodata[3].DATAIN
i_data[4] => o_fifodata[4].DATAIN
i_data[5] => o_fifodata[5].DATAIN
i_data[6] => o_fifodata[6].DATAIN
i_data[7] => o_fifodata[7].DATAIN
i_data[8] => o_fifodata[8].DATAIN
i_data[9] => o_fifodata[9].DATAIN
i_data[10] => o_fifodata[10].DATAIN
i_data[11] => o_fifodata[11].DATAIN
i_data[12] => o_fifodata[12].DATAIN
i_data[13] => o_fifodata[13].DATAIN
i_data[14] => o_fifodata[14].DATAIN
i_data[15] => o_fifodata[15].DATAIN
i_data[16] => o_fifodata[16].DATAIN
i_data[17] => o_fifodata[17].DATAIN
i_data[18] => o_fifodata[18].DATAIN
i_data[19] => o_fifodata[19].DATAIN
i_data[20] => o_fifodata[20].DATAIN
i_data[21] => o_fifodata[21].DATAIN
i_data[22] => o_fifodata[22].DATAIN
i_data[23] => o_fifodata[23].DATAIN
i_data[24] => o_fifodata[24].DATAIN
i_data[25] => o_fifodata[25].DATAIN
i_data[26] => o_fifodata[26].DATAIN
i_data[27] => o_fifodata[27].DATAIN
i_data[28] => o_fifodata[28].DATAIN
i_data[29] => o_fifodata[29].DATAIN
i_data[30] => o_fifodata[30].DATAIN
i_data[31] => o_fifodata[31].DATAIN
i_data[32] => o_fifodata[32].DATAIN
i_data[33] => o_fifodata[33].DATAIN
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => o_stall.IN1
o_ack <= <GND>
o_fifovalid <= o_fifovalid.DB_MAX_OUTPUT_PORT_TYPE
i_fifostall => o_stall.IN1
i_fifostall => o_valid.IN1
i_fifostall => stall_contribution_sidepath.IN1
o_fifodata[0] <= i_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[1] <= i_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[2] <= i_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[3] <= i_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[4] <= i_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[5] <= i_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[6] <= i_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[7] <= i_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[8] <= i_data[8].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[9] <= i_data[9].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[10] <= i_data[10].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[11] <= i_data[11].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[12] <= i_data[12].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[13] <= i_data[13].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[14] <= i_data[14].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[15] <= i_data[15].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[16] <= i_data[16].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[17] <= i_data[17].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[18] <= i_data[18].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[19] <= i_data[19].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[20] <= i_data[20].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[21] <= i_data[21].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[22] <= i_data[22].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[23] <= i_data[23].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[24] <= i_data[24].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[25] <= i_data[25].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[26] <= i_data[26].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[27] <= i_data[27].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[28] <= i_data[28].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[29] <= i_data[29].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[30] <= i_data[30].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[31] <= i_data[31].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[32] <= i_data[32].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[33] <= i_data[33].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8
in_iord_bl_s1_1_i_fifodata[0] => in_iord_bl_s1_1_i_fifodata[0].IN1
in_iord_bl_s1_1_i_fifodata[1] => in_iord_bl_s1_1_i_fifodata[1].IN1
in_iord_bl_s1_1_i_fifodata[2] => in_iord_bl_s1_1_i_fifodata[2].IN1
in_iord_bl_s1_1_i_fifodata[3] => in_iord_bl_s1_1_i_fifodata[3].IN1
in_iord_bl_s1_1_i_fifodata[4] => in_iord_bl_s1_1_i_fifodata[4].IN1
in_iord_bl_s1_1_i_fifodata[5] => in_iord_bl_s1_1_i_fifodata[5].IN1
in_iord_bl_s1_1_i_fifodata[6] => in_iord_bl_s1_1_i_fifodata[6].IN1
in_iord_bl_s1_1_i_fifodata[7] => in_iord_bl_s1_1_i_fifodata[7].IN1
in_iord_bl_s1_1_i_fifodata[8] => in_iord_bl_s1_1_i_fifodata[8].IN1
in_iord_bl_s1_1_i_fifodata[9] => in_iord_bl_s1_1_i_fifodata[9].IN1
in_iord_bl_s1_1_i_fifodata[10] => in_iord_bl_s1_1_i_fifodata[10].IN1
in_iord_bl_s1_1_i_fifodata[11] => in_iord_bl_s1_1_i_fifodata[11].IN1
in_iord_bl_s1_1_i_fifodata[12] => in_iord_bl_s1_1_i_fifodata[12].IN1
in_iord_bl_s1_1_i_fifodata[13] => in_iord_bl_s1_1_i_fifodata[13].IN1
in_iord_bl_s1_1_i_fifodata[14] => in_iord_bl_s1_1_i_fifodata[14].IN1
in_iord_bl_s1_1_i_fifodata[15] => in_iord_bl_s1_1_i_fifodata[15].IN1
in_iord_bl_s1_1_i_fifodata[16] => in_iord_bl_s1_1_i_fifodata[16].IN1
in_iord_bl_s1_1_i_fifodata[17] => in_iord_bl_s1_1_i_fifodata[17].IN1
in_iord_bl_s1_1_i_fifodata[18] => in_iord_bl_s1_1_i_fifodata[18].IN1
in_iord_bl_s1_1_i_fifodata[19] => in_iord_bl_s1_1_i_fifodata[19].IN1
in_iord_bl_s1_1_i_fifodata[20] => in_iord_bl_s1_1_i_fifodata[20].IN1
in_iord_bl_s1_1_i_fifodata[21] => in_iord_bl_s1_1_i_fifodata[21].IN1
in_iord_bl_s1_1_i_fifodata[22] => in_iord_bl_s1_1_i_fifodata[22].IN1
in_iord_bl_s1_1_i_fifodata[23] => in_iord_bl_s1_1_i_fifodata[23].IN1
in_iord_bl_s1_1_i_fifodata[24] => in_iord_bl_s1_1_i_fifodata[24].IN1
in_iord_bl_s1_1_i_fifodata[25] => in_iord_bl_s1_1_i_fifodata[25].IN1
in_iord_bl_s1_1_i_fifodata[26] => in_iord_bl_s1_1_i_fifodata[26].IN1
in_iord_bl_s1_1_i_fifodata[27] => in_iord_bl_s1_1_i_fifodata[27].IN1
in_iord_bl_s1_1_i_fifodata[28] => in_iord_bl_s1_1_i_fifodata[28].IN1
in_iord_bl_s1_1_i_fifodata[29] => in_iord_bl_s1_1_i_fifodata[29].IN1
in_iord_bl_s1_1_i_fifodata[30] => in_iord_bl_s1_1_i_fifodata[30].IN1
in_iord_bl_s1_1_i_fifodata[31] => in_iord_bl_s1_1_i_fifodata[31].IN1
in_iord_bl_s1_1_i_fifovalid[0] => iord_i_fifovalid_bitsignaltemp.IN1
out_iord_bl_s1_1_o_fifoalmost_full[0] <= hld_iord:theiord.o_fifoalmost_full
in_i_stall[0] => in_i_stall[0].IN1
out_o_stall[0] <= hld_iord:theiord.o_stall
in_i_dependence[0] => ~NO_FANOUT~
in_i_valid[0] => iord_i_valid_bitsignaltemp.IN1
out_iord_bl_s1_1_o_fifoready[0] <= hld_iord:theiord.o_fifoready
out_o_data[0] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[1] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[2] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[3] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[4] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[5] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[6] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[7] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[8] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[9] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[10] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[11] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[12] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[13] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[14] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[15] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[16] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[17] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[18] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[19] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[20] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[21] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[22] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[23] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[24] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[25] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[26] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[27] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[28] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[29] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[30] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[31] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_valid[0] <= SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8|SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix
in_stall_in[0] => reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_reg_valid_reg_q[0].IN1
out_stall_out[0] <= reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => reg_data_reg_q[0].DATAIN
in_data_in[1] => reg_data_reg_q[1].DATAIN
in_data_in[2] => reg_data_reg_q[2].DATAIN
in_data_in[3] => reg_data_reg_q[3].DATAIN
in_data_in[4] => reg_data_reg_q[4].DATAIN
in_data_in[5] => reg_data_reg_q[5].DATAIN
in_data_in[6] => reg_data_reg_q[6].DATAIN
in_data_in[7] => reg_data_reg_q[7].DATAIN
in_data_in[8] => reg_data_reg_q[8].DATAIN
in_data_in[9] => reg_data_reg_q[9].DATAIN
in_data_in[10] => reg_data_reg_q[10].DATAIN
in_data_in[11] => reg_data_reg_q[11].DATAIN
in_data_in[12] => reg_data_reg_q[12].DATAIN
in_data_in[13] => reg_data_reg_q[13].DATAIN
in_data_in[14] => reg_data_reg_q[14].DATAIN
in_data_in[15] => reg_data_reg_q[15].DATAIN
in_data_in[16] => reg_data_reg_q[16].DATAIN
in_data_in[17] => reg_data_reg_q[17].DATAIN
in_data_in[18] => reg_data_reg_q[18].DATAIN
in_data_in[19] => reg_data_reg_q[19].DATAIN
in_data_in[20] => reg_data_reg_q[20].DATAIN
in_data_in[21] => reg_data_reg_q[21].DATAIN
in_data_in[22] => reg_data_reg_q[22].DATAIN
in_data_in[23] => reg_data_reg_q[23].DATAIN
in_data_in[24] => reg_data_reg_q[24].DATAIN
in_data_in[25] => reg_data_reg_q[25].DATAIN
in_data_in[26] => reg_data_reg_q[26].DATAIN
in_data_in[27] => reg_data_reg_q[27].DATAIN
in_data_in[28] => reg_data_reg_q[28].DATAIN
in_data_in[29] => reg_data_reg_q[29].DATAIN
in_data_in[30] => reg_data_reg_q[30].DATAIN
in_data_in[31] => reg_data_reg_q[31].DATAIN
in_valid_in[0] => reg_valid_reg_q[0].DATAIN
out_data_out[0] <= reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= reg_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[2] <= reg_data_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[3] <= reg_data_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[4] <= reg_data_reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[5] <= reg_data_reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[6] <= reg_data_reg_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[7] <= reg_data_reg_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[8] <= reg_data_reg_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[9] <= reg_data_reg_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[10] <= reg_data_reg_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[11] <= reg_data_reg_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[12] <= reg_data_reg_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[13] <= reg_data_reg_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[14] <= reg_data_reg_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[15] <= reg_data_reg_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[16] <= reg_data_reg_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[17] <= reg_data_reg_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[18] <= reg_data_reg_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[19] <= reg_data_reg_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[20] <= reg_data_reg_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[21] <= reg_data_reg_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[22] <= reg_data_reg_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[23] <= reg_data_reg_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[24] <= reg_data_reg_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[25] <= reg_data_reg_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[26] <= reg_data_reg_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[27] <= reg_data_reg_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[28] <= reg_data_reg_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[29] <= reg_data_reg_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[30] <= reg_data_reg_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[31] <= reg_data_reg_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => reg_data_reg_q[0].CLK
clock => reg_data_reg_q[1].CLK
clock => reg_data_reg_q[2].CLK
clock => reg_data_reg_q[3].CLK
clock => reg_data_reg_q[4].CLK
clock => reg_data_reg_q[5].CLK
clock => reg_data_reg_q[6].CLK
clock => reg_data_reg_q[7].CLK
clock => reg_data_reg_q[8].CLK
clock => reg_data_reg_q[9].CLK
clock => reg_data_reg_q[10].CLK
clock => reg_data_reg_q[11].CLK
clock => reg_data_reg_q[12].CLK
clock => reg_data_reg_q[13].CLK
clock => reg_data_reg_q[14].CLK
clock => reg_data_reg_q[15].CLK
clock => reg_data_reg_q[16].CLK
clock => reg_data_reg_q[17].CLK
clock => reg_data_reg_q[18].CLK
clock => reg_data_reg_q[19].CLK
clock => reg_data_reg_q[20].CLK
clock => reg_data_reg_q[21].CLK
clock => reg_data_reg_q[22].CLK
clock => reg_data_reg_q[23].CLK
clock => reg_data_reg_q[24].CLK
clock => reg_data_reg_q[25].CLK
clock => reg_data_reg_q[26].CLK
clock => reg_data_reg_q[27].CLK
clock => reg_data_reg_q[28].CLK
clock => reg_data_reg_q[29].CLK
clock => reg_data_reg_q[30].CLK
clock => reg_data_reg_q[31].CLK
clock => reg_valid_reg_q[0].CLK
resetn => reg_data_reg_q[0].ACLR
resetn => reg_data_reg_q[1].ACLR
resetn => reg_data_reg_q[2].ACLR
resetn => reg_data_reg_q[3].ACLR
resetn => reg_data_reg_q[4].ACLR
resetn => reg_data_reg_q[5].ACLR
resetn => reg_data_reg_q[6].ACLR
resetn => reg_data_reg_q[7].ACLR
resetn => reg_data_reg_q[8].ACLR
resetn => reg_data_reg_q[9].ACLR
resetn => reg_data_reg_q[10].ACLR
resetn => reg_data_reg_q[11].ACLR
resetn => reg_data_reg_q[12].ACLR
resetn => reg_data_reg_q[13].ACLR
resetn => reg_data_reg_q[14].ACLR
resetn => reg_data_reg_q[15].ACLR
resetn => reg_data_reg_q[16].ACLR
resetn => reg_data_reg_q[17].ACLR
resetn => reg_data_reg_q[18].ACLR
resetn => reg_data_reg_q[19].ACLR
resetn => reg_data_reg_q[20].ACLR
resetn => reg_data_reg_q[21].ACLR
resetn => reg_data_reg_q[22].ACLR
resetn => reg_data_reg_q[23].ACLR
resetn => reg_data_reg_q[24].ACLR
resetn => reg_data_reg_q[25].ACLR
resetn => reg_data_reg_q[26].ACLR
resetn => reg_data_reg_q[27].ACLR
resetn => reg_data_reg_q[28].ACLR
resetn => reg_data_reg_q[29].ACLR
resetn => reg_data_reg_q[30].ACLR
resetn => reg_data_reg_q[31].ACLR
resetn => reg_valid_reg_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8|hld_iord:theiord
clock => clock.IN1
resetn => resetn.IN1
i_valid => i_valid.IN1
o_stall <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_stall
i_predicate => i_predicate.IN1
o_valid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_empty <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_datavalid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_datavalid
o_data[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[1] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[2] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[3] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[4] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[5] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[6] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[7] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[8] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[9] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[10] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[11] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[12] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[13] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[14] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[15] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[16] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[17] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[18] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[19] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[20] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[21] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[22] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[23] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[24] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[25] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[26] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[27] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[28] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[29] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[30] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[31] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_startofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_endofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[1] <= <GND>
o_packetempty[2] <= <GND>
o_packetempty[3] <= <GND>
o_packetempty[4] <= <GND>
o_packetempty[5] <= <GND>
o_packetempty[6] <= <GND>
o_packetempty[7] <= <GND>
o_packetempty[8] <= <GND>
o_packetempty[9] <= <GND>
o_packetempty[10] <= <GND>
o_packetempty[11] <= <GND>
o_packetempty[12] <= <GND>
o_packetempty[13] <= <GND>
o_packetempty[14] <= <GND>
o_packetempty[15] <= <GND>
o_packetempty[16] <= <GND>
o_packetempty[17] <= <GND>
o_packetempty[18] <= <GND>
o_packetempty[19] <= <GND>
o_packetempty[20] <= <GND>
o_packetempty[21] <= <GND>
o_packetempty[22] <= <GND>
o_packetempty[23] <= <GND>
o_packetempty[24] <= <GND>
o_packetempty[25] <= <GND>
o_packetempty[26] <= <GND>
o_packetempty[27] <= <GND>
o_packetempty[28] <= <GND>
o_packetempty[29] <= <GND>
o_packetempty[30] <= <GND>
o_packetempty[31] <= <GND>
i_fifovalid => ch_i_fifovalid.IN1
o_fifoready <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_fifostall
o_fifoalmost_full <= <GND>
o_fifochannel_stall <= <GND>
i_fifodata[0] => ch_i_fifodata[0].IN1
i_fifodata[1] => ch_i_fifodata[1].IN1
i_fifodata[2] => ch_i_fifodata[2].IN1
i_fifodata[3] => ch_i_fifodata[3].IN1
i_fifodata[4] => ch_i_fifodata[4].IN1
i_fifodata[5] => ch_i_fifodata[5].IN1
i_fifodata[6] => ch_i_fifodata[6].IN1
i_fifodata[7] => ch_i_fifodata[7].IN1
i_fifodata[8] => ch_i_fifodata[8].IN1
i_fifodata[9] => ch_i_fifodata[9].IN1
i_fifodata[10] => ch_i_fifodata[10].IN1
i_fifodata[11] => ch_i_fifodata[11].IN1
i_fifodata[12] => ch_i_fifodata[12].IN1
i_fifodata[13] => ch_i_fifodata[13].IN1
i_fifodata[14] => ch_i_fifodata[14].IN1
i_fifodata[15] => ch_i_fifodata[15].IN1
i_fifodata[16] => ch_i_fifodata[16].IN1
i_fifodata[17] => ch_i_fifodata[17].IN1
i_fifodata[18] => ch_i_fifodata[18].IN1
i_fifodata[19] => ch_i_fifodata[19].IN1
i_fifodata[20] => ch_i_fifodata[20].IN1
i_fifodata[21] => ch_i_fifodata[21].IN1
i_fifodata[22] => ch_i_fifodata[22].IN1
i_fifodata[23] => ch_i_fifodata[23].IN1
i_fifodata[24] => ch_i_fifodata[24].IN1
i_fifodata[25] => ch_i_fifodata[25].IN1
i_fifodata[26] => ch_i_fifodata[26].IN1
i_fifodata[27] => ch_i_fifodata[27].IN1
i_fifodata[28] => ch_i_fifodata[28].IN1
i_fifodata[29] => ch_i_fifodata[29].IN1
i_fifodata[30] => ch_i_fifodata[30].IN1
i_fifodata[31] => ch_i_fifodata[31].IN1
i_fifostartofpacket => ch_i_fifostartofpacket.IN1
i_fifoendofpacket => ch_i_fifoendofpacket.IN1
i_fifoempty[0] => ch_i_fifoempty[0].IN1
ecc_err_status[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
ecc_err_status[1] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst
clock => clock.IN2
resetn => resetn.IN1
i_valid => up_stall.IN0
i_valid => down_valid.IN1
i_valid => down_datavalid.IN0
i_valid => o_fifostall.IN0
i_predicate => down_valid.IN0
i_predicate => o_fifostall.IN1
i_predicate => up_stall.IN1
i_predicate => down_datavalid.IN1
o_stall <= up_stall.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_valid
i_stall => i_stall.IN1
o_datavalid <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[0] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[1] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[2] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[3] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[4] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[5] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[6] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[7] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[8] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[9] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[10] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[11] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[12] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[13] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[14] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[15] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[16] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[17] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[18] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[19] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[20] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[21] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[22] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[23] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[24] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[25] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[26] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[27] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[28] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[29] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[30] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[31] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[32] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[33] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
i_fifovalid => down_valid.IN1
i_fifovalid => down_datavalid.IN1
i_fifovalid => up_stall.IN1
o_fifostall <= o_fifostall.DB_MAX_OUTPUT_PORT_TYPE
i_fifodata[0] => down_data[0].IN1
i_fifodata[1] => down_data[1].IN1
i_fifodata[2] => down_data[2].IN1
i_fifodata[3] => down_data[3].IN1
i_fifodata[4] => down_data[4].IN1
i_fifodata[5] => down_data[5].IN1
i_fifodata[6] => down_data[6].IN1
i_fifodata[7] => down_data[7].IN1
i_fifodata[8] => down_data[8].IN1
i_fifodata[9] => down_data[9].IN1
i_fifodata[10] => down_data[10].IN1
i_fifodata[11] => down_data[11].IN1
i_fifodata[12] => down_data[12].IN1
i_fifodata[13] => down_data[13].IN1
i_fifodata[14] => down_data[14].IN1
i_fifodata[15] => down_data[15].IN1
i_fifodata[16] => down_data[16].IN1
i_fifodata[17] => down_data[17].IN1
i_fifodata[18] => down_data[18].IN1
i_fifodata[19] => down_data[19].IN1
i_fifodata[20] => down_data[20].IN1
i_fifodata[21] => down_data[21].IN1
i_fifodata[22] => down_data[22].IN1
i_fifodata[23] => down_data[23].IN1
i_fifodata[24] => down_data[24].IN1
i_fifodata[25] => down_data[25].IN1
i_fifodata[26] => down_data[26].IN1
i_fifodata[27] => down_data[27].IN1
i_fifodata[28] => down_data[28].IN1
i_fifodata[29] => down_data[29].IN1
i_fifodata[30] => down_data[30].IN1
i_fifodata[31] => down_data[31].IN1
i_fifodata[32] => down_data[32].IN1
i_fifodata[33] => down_data[33].IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_data[32] => o_data.DATAA
i_data[32] => r_data[32].DATAIN
i_data[33] => o_data.DATAA
i_data[33] => r_data[33].DATAIN
i_data[34] => o_data.DATAA
i_data[34] => r_data[34].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[32] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[33] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[34] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10
in_iowr_bl_s4_0_i_fifoready[0] => iowr_i_fifoready_bitsignaltemp.IN1
out_iowr_bl_s4_0_o_fifodata[0] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_0_o_fifodata[1] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_0_o_fifodata[2] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_0_o_fifodata[3] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_0_o_fifodata[4] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_0_o_fifodata[5] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_0_o_fifodata[6] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_0_o_fifodata[7] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_0_o_fifodata[8] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_0_o_fifodata[9] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_0_o_fifodata[10] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_0_o_fifodata[11] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_0_o_fifodata[12] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_0_o_fifodata[13] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_0_o_fifodata[14] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_0_o_fifodata[15] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_0_o_fifodata[16] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_0_o_fifodata[17] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_0_o_fifodata[18] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_0_o_fifodata[19] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_0_o_fifodata[20] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_0_o_fifodata[21] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_0_o_fifodata[22] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_0_o_fifodata[23] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_0_o_fifodata[24] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_0_o_fifodata[25] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_0_o_fifodata[26] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_0_o_fifodata[27] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_0_o_fifodata[28] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_0_o_fifodata[29] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_0_o_fifodata[30] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s4_0_o_fifodata[31] <= hld_iowr:theiowr.o_fifodata
in_i_stall[0] => iowr_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_iowr:theiowr.o_stall
in_i_data[0] => in_i_data[0].IN1
in_i_data[1] => in_i_data[1].IN1
in_i_data[2] => in_i_data[2].IN1
in_i_data[3] => in_i_data[3].IN1
in_i_data[4] => in_i_data[4].IN1
in_i_data[5] => in_i_data[5].IN1
in_i_data[6] => in_i_data[6].IN1
in_i_data[7] => in_i_data[7].IN1
in_i_data[8] => in_i_data[8].IN1
in_i_data[9] => in_i_data[9].IN1
in_i_data[10] => in_i_data[10].IN1
in_i_data[11] => in_i_data[11].IN1
in_i_data[12] => in_i_data[12].IN1
in_i_data[13] => in_i_data[13].IN1
in_i_data[14] => in_i_data[14].IN1
in_i_data[15] => in_i_data[15].IN1
in_i_data[16] => in_i_data[16].IN1
in_i_data[17] => in_i_data[17].IN1
in_i_data[18] => in_i_data[18].IN1
in_i_data[19] => in_i_data[19].IN1
in_i_data[20] => in_i_data[20].IN1
in_i_data[21] => in_i_data[21].IN1
in_i_data[22] => in_i_data[22].IN1
in_i_data[23] => in_i_data[23].IN1
in_i_data[24] => in_i_data[24].IN1
in_i_data[25] => in_i_data[25].IN1
in_i_data[26] => in_i_data[26].IN1
in_i_data[27] => in_i_data[27].IN1
in_i_data[28] => in_i_data[28].IN1
in_i_data[29] => in_i_data[29].IN1
in_i_data[30] => in_i_data[30].IN1
in_i_data[31] => in_i_data[31].IN1
in_i_dependence[0] => ~NO_FANOUT~
in_i_valid[0] => iowr_i_valid_bitsignaltemp.IN1
out_iowr_bl_s4_0_o_fifovalid[0] <= hld_iowr:theiowr.o_fifovalid
out_o_ack[0] <= hld_iowr:theiowr.o_ack
out_o_valid[0] <= hld_iowr:theiowr.o_valid
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10|hld_iowr:theiowr
clock => clock.IN1
resetn => resetn.IN1
i_predicate => i_predicate.IN1
i_valid => i_valid.IN1
o_stall <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_stall
i_data[0] => i_data[0].IN1
i_data[1] => i_data[1].IN1
i_data[2] => i_data[2].IN1
i_data[3] => i_data[3].IN1
i_data[4] => i_data[4].IN1
i_data[5] => i_data[5].IN1
i_data[6] => i_data[6].IN1
i_data[7] => i_data[7].IN1
i_data[8] => i_data[8].IN1
i_data[9] => i_data[9].IN1
i_data[10] => i_data[10].IN1
i_data[11] => i_data[11].IN1
i_data[12] => i_data[12].IN1
i_data[13] => i_data[13].IN1
i_data[14] => i_data[14].IN1
i_data[15] => i_data[15].IN1
i_data[16] => i_data[16].IN1
i_data[17] => i_data[17].IN1
i_data[18] => i_data[18].IN1
i_data[19] => i_data[19].IN1
i_data[20] => i_data[20].IN1
i_data[21] => i_data[21].IN1
i_data[22] => i_data[22].IN1
i_data[23] => i_data[23].IN1
i_data[24] => i_data[24].IN1
i_data[25] => i_data[25].IN1
i_data[26] => i_data[26].IN1
i_data[27] => i_data[27].IN1
i_data[28] => i_data[28].IN1
i_data[29] => i_data[29].IN1
i_data[30] => i_data[30].IN1
i_data[31] => i_data[31].IN1
i_startofpacket => i_startofpacket.IN1
i_endofpacket => i_endofpacket.IN1
i_packetempty[0] => i_packetempty[0].IN1
i_packetempty[1] => ~NO_FANOUT~
i_packetempty[2] => ~NO_FANOUT~
i_packetempty[3] => ~NO_FANOUT~
i_packetempty[4] => ~NO_FANOUT~
i_packetempty[5] => ~NO_FANOUT~
i_packetempty[6] => ~NO_FANOUT~
i_packetempty[7] => ~NO_FANOUT~
i_packetempty[8] => ~NO_FANOUT~
i_packetempty[9] => ~NO_FANOUT~
i_packetempty[10] => ~NO_FANOUT~
i_packetempty[11] => ~NO_FANOUT~
i_packetempty[12] => ~NO_FANOUT~
i_packetempty[13] => ~NO_FANOUT~
i_packetempty[14] => ~NO_FANOUT~
i_packetempty[15] => ~NO_FANOUT~
i_packetempty[16] => ~NO_FANOUT~
i_packetempty[17] => ~NO_FANOUT~
i_packetempty[18] => ~NO_FANOUT~
i_packetempty[19] => ~NO_FANOUT~
i_packetempty[20] => ~NO_FANOUT~
i_packetempty[21] => ~NO_FANOUT~
i_packetempty[22] => ~NO_FANOUT~
i_packetempty[23] => ~NO_FANOUT~
i_packetempty[24] => ~NO_FANOUT~
i_packetempty[25] => ~NO_FANOUT~
i_packetempty[26] => ~NO_FANOUT~
i_packetempty[27] => ~NO_FANOUT~
i_packetempty[28] => ~NO_FANOUT~
i_packetempty[29] => ~NO_FANOUT~
i_packetempty[30] => ~NO_FANOUT~
i_packetempty[31] => ~NO_FANOUT~
o_valid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_ack <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_ack
o_empty <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_fifovalid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifovalid
i_fifoready => ch_i_fifostall.IN1
i_fifochannel_stall => ~NO_FANOUT~
o_fifodata[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[1] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[2] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[3] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[4] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[5] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[6] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[7] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[8] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[9] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[10] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[11] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[12] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[13] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[14] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[15] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[16] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[17] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[18] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[19] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[20] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[21] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[22] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[23] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[24] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[25] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[26] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[27] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[28] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[29] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[30] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[31] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifostartofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoendofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoempty[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => o_valid.IN0
i_valid => stall_contribution_sidepath.IN1
i_valid => o_fifovalid.IN0
i_predicate => o_valid.IN1
i_predicate => stall_contribution_sidepath.IN0
i_predicate => o_stall.IN0
i_predicate => o_fifovalid.IN1
o_stall <= o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_data[0] => o_fifodata[0].DATAIN
i_data[1] => o_fifodata[1].DATAIN
i_data[2] => o_fifodata[2].DATAIN
i_data[3] => o_fifodata[3].DATAIN
i_data[4] => o_fifodata[4].DATAIN
i_data[5] => o_fifodata[5].DATAIN
i_data[6] => o_fifodata[6].DATAIN
i_data[7] => o_fifodata[7].DATAIN
i_data[8] => o_fifodata[8].DATAIN
i_data[9] => o_fifodata[9].DATAIN
i_data[10] => o_fifodata[10].DATAIN
i_data[11] => o_fifodata[11].DATAIN
i_data[12] => o_fifodata[12].DATAIN
i_data[13] => o_fifodata[13].DATAIN
i_data[14] => o_fifodata[14].DATAIN
i_data[15] => o_fifodata[15].DATAIN
i_data[16] => o_fifodata[16].DATAIN
i_data[17] => o_fifodata[17].DATAIN
i_data[18] => o_fifodata[18].DATAIN
i_data[19] => o_fifodata[19].DATAIN
i_data[20] => o_fifodata[20].DATAIN
i_data[21] => o_fifodata[21].DATAIN
i_data[22] => o_fifodata[22].DATAIN
i_data[23] => o_fifodata[23].DATAIN
i_data[24] => o_fifodata[24].DATAIN
i_data[25] => o_fifodata[25].DATAIN
i_data[26] => o_fifodata[26].DATAIN
i_data[27] => o_fifodata[27].DATAIN
i_data[28] => o_fifodata[28].DATAIN
i_data[29] => o_fifodata[29].DATAIN
i_data[30] => o_fifodata[30].DATAIN
i_data[31] => o_fifodata[31].DATAIN
i_data[32] => o_fifodata[32].DATAIN
i_data[33] => o_fifodata[33].DATAIN
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => o_stall.IN1
o_ack <= <GND>
o_fifovalid <= o_fifovalid.DB_MAX_OUTPUT_PORT_TYPE
i_fifostall => o_stall.IN1
i_fifostall => o_valid.IN1
i_fifostall => stall_contribution_sidepath.IN1
o_fifodata[0] <= i_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[1] <= i_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[2] <= i_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[3] <= i_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[4] <= i_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[5] <= i_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[6] <= i_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[7] <= i_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[8] <= i_data[8].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[9] <= i_data[9].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[10] <= i_data[10].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[11] <= i_data[11].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[12] <= i_data[12].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[13] <= i_data[13].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[14] <= i_data[14].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[15] <= i_data[15].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[16] <= i_data[16].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[17] <= i_data[17].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[18] <= i_data[18].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[19] <= i_data[19].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[20] <= i_data[20].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[21] <= i_data[21].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[22] <= i_data[22].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[23] <= i_data[23].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[24] <= i_data[24].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[25] <= i_data[25].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[26] <= i_data[26].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[27] <= i_data[27].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[28] <= i_data[28].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[29] <= i_data[29].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[30] <= i_data[30].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[31] <= i_data[31].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[32] <= i_data[32].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[33] <= i_data[33].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0:thei_iord_bl_s3_unnamed_ihc2_ihc3
in_iord_bl_s3_i_fifodata[0] => in_iord_bl_s3_i_fifodata[0].IN1
in_iord_bl_s3_i_fifodata[1] => in_iord_bl_s3_i_fifodata[1].IN1
in_iord_bl_s3_i_fifodata[2] => in_iord_bl_s3_i_fifodata[2].IN1
in_iord_bl_s3_i_fifodata[3] => in_iord_bl_s3_i_fifodata[3].IN1
in_iord_bl_s3_i_fifodata[4] => in_iord_bl_s3_i_fifodata[4].IN1
in_iord_bl_s3_i_fifodata[5] => in_iord_bl_s3_i_fifodata[5].IN1
in_iord_bl_s3_i_fifodata[6] => in_iord_bl_s3_i_fifodata[6].IN1
in_iord_bl_s3_i_fifodata[7] => in_iord_bl_s3_i_fifodata[7].IN1
in_iord_bl_s3_i_fifodata[8] => in_iord_bl_s3_i_fifodata[8].IN1
in_iord_bl_s3_i_fifodata[9] => in_iord_bl_s3_i_fifodata[9].IN1
in_iord_bl_s3_i_fifodata[10] => in_iord_bl_s3_i_fifodata[10].IN1
in_iord_bl_s3_i_fifodata[11] => in_iord_bl_s3_i_fifodata[11].IN1
in_iord_bl_s3_i_fifodata[12] => in_iord_bl_s3_i_fifodata[12].IN1
in_iord_bl_s3_i_fifodata[13] => in_iord_bl_s3_i_fifodata[13].IN1
in_iord_bl_s3_i_fifodata[14] => in_iord_bl_s3_i_fifodata[14].IN1
in_iord_bl_s3_i_fifodata[15] => in_iord_bl_s3_i_fifodata[15].IN1
in_iord_bl_s3_i_fifodata[16] => in_iord_bl_s3_i_fifodata[16].IN1
in_iord_bl_s3_i_fifodata[17] => in_iord_bl_s3_i_fifodata[17].IN1
in_iord_bl_s3_i_fifodata[18] => in_iord_bl_s3_i_fifodata[18].IN1
in_iord_bl_s3_i_fifodata[19] => in_iord_bl_s3_i_fifodata[19].IN1
in_iord_bl_s3_i_fifodata[20] => in_iord_bl_s3_i_fifodata[20].IN1
in_iord_bl_s3_i_fifodata[21] => in_iord_bl_s3_i_fifodata[21].IN1
in_iord_bl_s3_i_fifodata[22] => in_iord_bl_s3_i_fifodata[22].IN1
in_iord_bl_s3_i_fifodata[23] => in_iord_bl_s3_i_fifodata[23].IN1
in_iord_bl_s3_i_fifodata[24] => in_iord_bl_s3_i_fifodata[24].IN1
in_iord_bl_s3_i_fifodata[25] => in_iord_bl_s3_i_fifodata[25].IN1
in_iord_bl_s3_i_fifodata[26] => in_iord_bl_s3_i_fifodata[26].IN1
in_iord_bl_s3_i_fifodata[27] => in_iord_bl_s3_i_fifodata[27].IN1
in_iord_bl_s3_i_fifodata[28] => in_iord_bl_s3_i_fifodata[28].IN1
in_iord_bl_s3_i_fifodata[29] => in_iord_bl_s3_i_fifodata[29].IN1
in_iord_bl_s3_i_fifodata[30] => in_iord_bl_s3_i_fifodata[30].IN1
in_iord_bl_s3_i_fifodata[31] => in_iord_bl_s3_i_fifodata[31].IN1
in_iord_bl_s3_i_fifovalid[0] => iord_i_fifovalid_bitsignaltemp.IN1
out_iord_bl_s3_o_fifoalmost_full[0] <= hld_iord:theiord.o_fifoalmost_full
in_i_stall[0] => iord_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_iord:theiord.o_stall
in_i_valid[0] => iord_i_valid_bitsignaltemp.IN1
out_iord_bl_s3_o_fifoready[0] <= hld_iord:theiord.o_fifoready
out_o_data[0] <= hld_iord:theiord.o_data
out_o_data[1] <= hld_iord:theiord.o_data
out_o_data[2] <= hld_iord:theiord.o_data
out_o_data[3] <= hld_iord:theiord.o_data
out_o_data[4] <= hld_iord:theiord.o_data
out_o_data[5] <= hld_iord:theiord.o_data
out_o_data[6] <= hld_iord:theiord.o_data
out_o_data[7] <= hld_iord:theiord.o_data
out_o_data[8] <= hld_iord:theiord.o_data
out_o_data[9] <= hld_iord:theiord.o_data
out_o_data[10] <= hld_iord:theiord.o_data
out_o_data[11] <= hld_iord:theiord.o_data
out_o_data[12] <= hld_iord:theiord.o_data
out_o_data[13] <= hld_iord:theiord.o_data
out_o_data[14] <= hld_iord:theiord.o_data
out_o_data[15] <= hld_iord:theiord.o_data
out_o_data[16] <= hld_iord:theiord.o_data
out_o_data[17] <= hld_iord:theiord.o_data
out_o_data[18] <= hld_iord:theiord.o_data
out_o_data[19] <= hld_iord:theiord.o_data
out_o_data[20] <= hld_iord:theiord.o_data
out_o_data[21] <= hld_iord:theiord.o_data
out_o_data[22] <= hld_iord:theiord.o_data
out_o_data[23] <= hld_iord:theiord.o_data
out_o_data[24] <= hld_iord:theiord.o_data
out_o_data[25] <= hld_iord:theiord.o_data
out_o_data[26] <= hld_iord:theiord.o_data
out_o_data[27] <= hld_iord:theiord.o_data
out_o_data[28] <= hld_iord:theiord.o_data
out_o_data[29] <= hld_iord:theiord.o_data
out_o_data[30] <= hld_iord:theiord.o_data
out_o_data[31] <= hld_iord:theiord.o_data
out_o_valid[0] <= hld_iord:theiord.o_valid
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0:thei_iord_bl_s3_unnamed_ihc2_ihc3|hld_iord:theiord
clock => clock.IN1
resetn => resetn.IN1
i_valid => i_valid.IN1
o_stall <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_stall
i_predicate => i_predicate.IN1
o_valid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_empty <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_datavalid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_datavalid
o_data[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[1] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[2] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[3] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[4] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[5] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[6] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[7] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[8] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[9] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[10] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[11] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[12] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[13] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[14] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[15] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[16] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[17] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[18] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[19] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[20] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[21] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[22] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[23] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[24] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[25] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[26] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[27] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[28] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[29] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[30] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[31] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_startofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_endofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[1] <= <GND>
o_packetempty[2] <= <GND>
o_packetempty[3] <= <GND>
o_packetempty[4] <= <GND>
o_packetempty[5] <= <GND>
o_packetempty[6] <= <GND>
o_packetempty[7] <= <GND>
o_packetempty[8] <= <GND>
o_packetempty[9] <= <GND>
o_packetempty[10] <= <GND>
o_packetempty[11] <= <GND>
o_packetempty[12] <= <GND>
o_packetempty[13] <= <GND>
o_packetempty[14] <= <GND>
o_packetempty[15] <= <GND>
o_packetempty[16] <= <GND>
o_packetempty[17] <= <GND>
o_packetempty[18] <= <GND>
o_packetempty[19] <= <GND>
o_packetempty[20] <= <GND>
o_packetempty[21] <= <GND>
o_packetempty[22] <= <GND>
o_packetempty[23] <= <GND>
o_packetempty[24] <= <GND>
o_packetempty[25] <= <GND>
o_packetempty[26] <= <GND>
o_packetempty[27] <= <GND>
o_packetempty[28] <= <GND>
o_packetempty[29] <= <GND>
o_packetempty[30] <= <GND>
o_packetempty[31] <= <GND>
i_fifovalid => ch_i_fifovalid.IN1
o_fifoready <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_fifostall
o_fifoalmost_full <= <GND>
o_fifochannel_stall <= <GND>
i_fifodata[0] => ch_i_fifodata[0].IN1
i_fifodata[1] => ch_i_fifodata[1].IN1
i_fifodata[2] => ch_i_fifodata[2].IN1
i_fifodata[3] => ch_i_fifodata[3].IN1
i_fifodata[4] => ch_i_fifodata[4].IN1
i_fifodata[5] => ch_i_fifodata[5].IN1
i_fifodata[6] => ch_i_fifodata[6].IN1
i_fifodata[7] => ch_i_fifodata[7].IN1
i_fifodata[8] => ch_i_fifodata[8].IN1
i_fifodata[9] => ch_i_fifodata[9].IN1
i_fifodata[10] => ch_i_fifodata[10].IN1
i_fifodata[11] => ch_i_fifodata[11].IN1
i_fifodata[12] => ch_i_fifodata[12].IN1
i_fifodata[13] => ch_i_fifodata[13].IN1
i_fifodata[14] => ch_i_fifodata[14].IN1
i_fifodata[15] => ch_i_fifodata[15].IN1
i_fifodata[16] => ch_i_fifodata[16].IN1
i_fifodata[17] => ch_i_fifodata[17].IN1
i_fifodata[18] => ch_i_fifodata[18].IN1
i_fifodata[19] => ch_i_fifodata[19].IN1
i_fifodata[20] => ch_i_fifodata[20].IN1
i_fifodata[21] => ch_i_fifodata[21].IN1
i_fifodata[22] => ch_i_fifodata[22].IN1
i_fifodata[23] => ch_i_fifodata[23].IN1
i_fifodata[24] => ch_i_fifodata[24].IN1
i_fifodata[25] => ch_i_fifodata[25].IN1
i_fifodata[26] => ch_i_fifodata[26].IN1
i_fifodata[27] => ch_i_fifodata[27].IN1
i_fifodata[28] => ch_i_fifodata[28].IN1
i_fifodata[29] => ch_i_fifodata[29].IN1
i_fifodata[30] => ch_i_fifodata[30].IN1
i_fifodata[31] => ch_i_fifodata[31].IN1
i_fifostartofpacket => ch_i_fifostartofpacket.IN1
i_fifoendofpacket => ch_i_fifoendofpacket.IN1
i_fifoempty[0] => ch_i_fifoempty[0].IN1
ecc_err_status[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
ecc_err_status[1] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0:thei_iord_bl_s3_unnamed_ihc2_ihc3|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst
clock => clock.IN2
resetn => resetn.IN1
i_valid => up_stall.IN0
i_valid => down_valid.IN1
i_valid => down_datavalid.IN0
i_valid => o_fifostall.IN0
i_predicate => down_valid.IN0
i_predicate => o_fifostall.IN1
i_predicate => up_stall.IN1
i_predicate => down_datavalid.IN1
o_stall <= up_stall.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_valid
i_stall => i_stall.IN1
o_datavalid <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[0] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[1] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[2] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[3] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[4] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[5] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[6] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[7] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[8] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[9] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[10] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[11] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[12] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[13] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[14] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[15] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[16] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[17] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[18] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[19] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[20] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[21] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[22] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[23] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[24] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[25] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[26] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[27] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[28] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[29] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[30] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[31] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[32] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[33] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
i_fifovalid => down_valid.IN1
i_fifovalid => down_datavalid.IN1
i_fifovalid => up_stall.IN1
o_fifostall <= o_fifostall.DB_MAX_OUTPUT_PORT_TYPE
i_fifodata[0] => down_data[0].IN1
i_fifodata[1] => down_data[1].IN1
i_fifodata[2] => down_data[2].IN1
i_fifodata[3] => down_data[3].IN1
i_fifodata[4] => down_data[4].IN1
i_fifodata[5] => down_data[5].IN1
i_fifodata[6] => down_data[6].IN1
i_fifodata[7] => down_data[7].IN1
i_fifodata[8] => down_data[8].IN1
i_fifodata[9] => down_data[9].IN1
i_fifodata[10] => down_data[10].IN1
i_fifodata[11] => down_data[11].IN1
i_fifodata[12] => down_data[12].IN1
i_fifodata[13] => down_data[13].IN1
i_fifodata[14] => down_data[14].IN1
i_fifodata[15] => down_data[15].IN1
i_fifodata[16] => down_data[16].IN1
i_fifodata[17] => down_data[17].IN1
i_fifodata[18] => down_data[18].IN1
i_fifodata[19] => down_data[19].IN1
i_fifodata[20] => down_data[20].IN1
i_fifodata[21] => down_data[21].IN1
i_fifodata[22] => down_data[22].IN1
i_fifodata[23] => down_data[23].IN1
i_fifodata[24] => down_data[24].IN1
i_fifodata[25] => down_data[25].IN1
i_fifodata[26] => down_data[26].IN1
i_fifodata[27] => down_data[27].IN1
i_fifodata[28] => down_data[28].IN1
i_fifodata[29] => down_data[29].IN1
i_fifodata[30] => down_data[30].IN1
i_fifodata[31] => down_data[31].IN1
i_fifodata[32] => down_data[32].IN1
i_fifodata[33] => down_data[33].IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0:thei_iord_bl_s3_unnamed_ihc2_ihc3|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0:thei_iord_bl_s3_unnamed_ihc2_ihc3|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_data[32] => o_data.DATAA
i_data[32] => r_data[32].DATAIN
i_data[33] => o_data.DATAA
i_data[33] => r_data[33].DATAIN
i_data[34] => o_data.DATAA
i_data[34] => r_data[34].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[32] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[33] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[34] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0:thei_iord_bl_s3_unnamed_ihc2_ihc3|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13
in_feedback_stall_in_4[0] => i_llvm_fpga_push_i1_memdep_phi2_push4_ihc1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_4[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1.feedback_out
out_feedback_valid_out_4[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_memdep_phi2_push4_ihc1_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_memdep_phi2_push4_ihc1_valid_in_bitsignaltemp.IN1
out_data_out[0] <= SDF_HLS_component_i_llvm_fpga_push_i1_me0000phi2_push4_ihc13_reg:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_reg.out_data_out
out_valid_out[0] <= SDF_HLS_component_i_llvm_fpga_push_i1_me0000phi2_push4_ihc13_reg:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_reg.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|SDF_HLS_component_i_llvm_fpga_push_i1_me0000phi2_push4_ihc13_reg:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_reg
in_stall_in[0] => i_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= i_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => i_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_reg_valid_reg_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|acl_data_fifo:fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
valid_in => valid_in.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= almost_full_counter[3].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|acl_data_fifo:fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
read => data_new[1].IN1
read => data_new[2].IN1
read => data_new[3].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|acl_data_fifo:fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5
in_feedback_in_4[0] => i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc1_feedback_in_bitsignaltemp.IN1
in_feedback_valid_in_4[0] => i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_4[0] <= acl_pop:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc1.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc1.stall_out
in_data_in[0] => i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc1_data_in_bitsignaltemp.IN1
in_dir[0] => i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc1_valid_in_bitsignaltemp.IN1
out_data_out[0] <= SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg.out_data_out
out_valid_out[0] <= SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg
in_stall_in[0] => i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg_valid_reg_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg
clock => clock.IN1
resetn => resetn.IN1
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_out <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => occ.IN1
stall_in => occ.OUTPUTSELECT
stall_in => occ.OUTPUTSELECT
stall_in => occ.IN1
stall_out <= gen_depth_small.occ[3].DB_MAX_OUTPUT_PORT_TYPE
empty <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_small.occ[3].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_ihc_B1_merge_reg:theihc_B1_merge_reg_aunroll_x
in_stall_in[0] => ihc_B1_merge_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_ihc_B1_merge_reg_valid_reg_q[0].IN1
out_stall_out[0] <= ihc_B1_merge_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in_0_tpl[0] => ihc_B1_merge_reg_data_reg_0_x_q[0].DATAIN
in_valid_in[0] => ihc_B1_merge_reg_valid_reg_q[0].DATAIN
out_data_out_0_tpl[0] <= ihc_B1_merge_reg_data_reg_0_x_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= ihc_B1_merge_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ihc_B1_merge_reg_data_reg_0_x_q[0].CLK
clock => ihc_B1_merge_reg_valid_reg_q[0].CLK
resetn => ihc_B1_merge_reg_data_reg_0_x_q[0].ACLR
resetn => ihc_B1_merge_reg_valid_reg_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x.out_pipeline_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc2_exiting_stall_out[0] <= SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc2_exiting_stall_out
in_i_stall[0] => in_i_stall[0].IN1
out_o_stall[0] <= SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_aunroll_x.out_stall_entry
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc2_exiting_valid_out[0] <= SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc2_exiting_valid_out
in_c0_eni1_0_tpl[0] => in_c0_eni1_0_tpl[0].IN1
in_c0_eni1_1_tpl[0] => in_c0_eni1_1_tpl[0].IN1
in_i_valid[0] => input_accepted_and_q.IN1
out_c0_exit_0_tpl[0] <= SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_aunroll_x.out_data_out_0_tpl
out_c0_exit_1_tpl[0] <= SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_aunroll_x.out_data_out_1_tpl
out_c0_exit_2_tpl[0] <= SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_aunroll_x.out_data_out_2_tpl
out_o_valid[0] <= SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_aunroll_x.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_aunroll_x
in_stall_in[0] => i_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_stall_in_bitsignaltemp.IN1
out_stall_entry[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1.stall_entry
in_data_in_0_tpl[0] => dsdk_ip_adapt_bitjoin2_q[0].IN1
in_data_in_1_tpl[0] => dsdk_ip_adapt_bitjoin2_q[8].IN1
in_data_in_2_tpl[0] => dsdk_ip_adapt_bitjoin2_q[16].IN1
in_input_accepted[0] => i_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_input_accepted_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_valid_in_bitsignaltemp.IN1
out_data_out_0_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1.data_out
out_data_out_1_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1.data_out
out_data_out_2_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1.data_out
out_enable[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1.enable
out_valid_mask[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1.valid_mask
out_valid_out[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1.valid_out
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
input_accepted => IIschedcount.IN0
input_accepted => threads_count.OUTPUTSELECT
valid_in => valid_out.DATAIN
valid_in => enable.IN0
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => enable.IN1
stall_entry <= stall_entry.DB_MAX_OUTPUT_PORT_TYPE
enable <= enable.DB_MAX_OUTPUT_PORT_TYPE
inc_pipelined_thread => Add0.IN2
dec_pipelined_thread => IIschedcount.IN1
dec_pipelined_thread => Add0.IN1
valid_mask <= stall_entry.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc2_exiting_valid_out[0] <= SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0:thei_llvm_fpga_pipeline_keep_going_ihc2.out_exiting_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc2_exiting_stall_out[0] <= SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0:thei_llvm_fpga_pipeline_keep_going_ihc2.out_exiting_stall_out
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0:thei_llvm_fpga_pipeline_keep_going_ihc2.out_pipeline_valid_out
out_c0_exi2_0_tpl[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi2_1_tpl[0] <= SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3.out_data_out
out_c0_exi2_2_tpl[0] <= redist0_sync_together13_aunroll_x_in_c0_eni1_1_tpl_3_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= redist1_sync_together13_aunroll_x_in_i_valid_3_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_unnamed_ihc1[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_c0_eni1_0_tpl[0] => ~NO_FANOUT~
in_c0_eni1_1_tpl[0] => redist0_sync_together13_aunroll_x_in_c0_eni1_1_tpl_3_delay_0[0].DATAIN
in_enable[0] => redist1_sync_together13_aunroll_x_in_i_valid_3_q.OUTPUTSELECT
in_enable[0] => enable_stall_connector_not_enable_q[0].IN2
in_enable[0] => redist0_sync_together13_aunroll_x_in_c0_eni1_1_tpl_3_q[0].ENA
in_enable[0] => redist1_sync_together13_aunroll_x_in_i_valid_3_delay_0[0].ENA
in_enable[0] => redist1_sync_together13_aunroll_x_in_i_valid_3_delay_1[0].ENA
in_enable[0] => redist0_sync_together13_aunroll_x_in_c0_eni1_1_tpl_3_delay_0[0].ENA
in_enable[0] => redist0_sync_together13_aunroll_x_in_c0_eni1_1_tpl_3_delay_1[0].ENA
in_i_valid[0] => redist1_sync_together13_aunroll_x_in_i_valid_3_delay_0[0].DATAIN
clock => clock.IN2
resetn => resetn.IN2


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3
in_feedback_stall_in_2[0] => i_llvm_fpga_push_i1_notexitcond_ihc1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_2[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1.feedback_out
out_feedback_valid_out_2[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i1_notexitcond_ihc1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_notexitcond_ihc1_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_notexitcond_ihc1_valid_in_bitsignaltemp.IN1
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1.valid_out
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN1
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_valid.IN1
stall_in => consumed_downstream.OUTPUTSELECT
stall_in => consumed_upstream.OUTPUTSELECT
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1|acl_data_fifo:fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => fifo_data_in[0].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
valid_in => fifo_valid_in.IN1
valid_in => comb.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= acl_data_fifo:fifo.empty
full <= acl_data_fifo:fifo.full
almost_full <= acl_data_fifo:fifo.almost_full


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1|acl_data_fifo:fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
read => data_new[1].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1|acl_data_fifo:fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0:thei_llvm_fpga_pipeline_keep_going_ihc2
out_exiting_stall_out[0] <= acl_dspba_buffer:thepassthru.buffer_out
in_stall_in[0] => i_llvm_fpga_pipeline_keep_going_ihc1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc1.stall_out
in_data_in[0] => i_llvm_fpga_pipeline_keep_going_ihc1_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pipeline_keep_going_ihc1_valid_in_bitsignaltemp.IN1
in_initeration_in[0] => i_llvm_fpga_pipeline_keep_going_ihc1_initeration_in_bitsignaltemp.IN1
in_initeration_valid_in[0] => i_llvm_fpga_pipeline_keep_going_ihc1_initeration_valid_in_bitsignaltemp.IN1
in_not_exitcond_in[0] => i_llvm_fpga_pipeline_keep_going_ihc1_not_exitcond_in_bitsignaltemp.IN1
in_not_exitcond_valid_in[0] => i_llvm_fpga_pipeline_keep_going_ihc1_not_exitcond_valid_in_bitsignaltemp.IN1
in_pipeline_stall_in[0] => i_llvm_fpga_pipeline_keep_going_ihc1_pipeline_stall_in_bitsignaltemp.IN2
out_initeration_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc1.initeration_stall_out
out_not_exitcond_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc1.not_exitcond_stall_out
out_pipeline_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc1.pipeline_valid_out
out_exiting_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc1.exiting_valid_out
out_data_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc1.data_out
out_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc1.valid_out
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0:thei_llvm_fpga_pipeline_keep_going_ihc2|acl_dspba_buffer:thepassthru
buffer_in[0] => buffer_out[0].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0:thei_llvm_fpga_pipeline_keep_going_ihc2|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc1
clock => clock.IN1
resetn => _.IN1
data_in => ~NO_FANOUT~
valid_out <= acl_staging_reg:asr.o_valid
stall_in => stall_in.IN1
stall_out <= acl_staging_reg:asr.o_stall
valid_in => valid_in.IN1
data_out <= <GND>
initeration_in => ~NO_FANOUT~
initeration_stall_out <= <GND>
initeration_valid_in => ~NO_FANOUT~
not_exitcond_in => pipeline_valid_out.IN0
not_exitcond_in => exiting_valid_out.IN0
not_exitcond_stall_out <= pipeline_stall_in.DB_MAX_OUTPUT_PORT_TYPE
not_exitcond_valid_in => pipeline_valid_out.IN1
not_exitcond_valid_in => exiting_valid_out.IN1
pipeline_valid_out <= pipeline_valid_out.DB_MAX_OUTPUT_PORT_TYPE
pipeline_stall_in => not_exitcond_stall_out.DATAIN
pipeline_stall_in => exiting_valid_out.IN1
exiting_valid_out <= exiting_valid_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0:thei_llvm_fpga_pipeline_keep_going_ihc2|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc1|acl_staging_reg:asr
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0:thei_llvm_fpga_pipeline_keep_going_ihc2|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc1|acl_staging_reg:asr|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11
in_feedback_stall_in_3[0] => i_llvm_fpga_push_i1_memdep_phi_push3_ihc1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_3[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1.feedback_out
out_feedback_valid_out_3[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_memdep_phi_push3_ihc1_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_memdep_phi_push3_ihc1_valid_in_bitsignaltemp.IN1
out_data_out[0] <= SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg.out_data_out
out_valid_out[0] <= SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg
in_stall_in[0] => i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg_valid_reg_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|acl_data_fifo:fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => fifo_data_in[0].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
valid_in => fifo_valid_in.IN1
valid_in => comb.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= acl_data_fifo:fifo.empty
full <= acl_data_fifo:fifo.full
almost_full <= acl_data_fifo:fifo.almost_full


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|acl_data_fifo:fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
read => data_new[1].IN1
read => data_new[2].IN1
read => data_new[3].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|acl_data_fifo:fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4
in_feedback_in_3[0] => i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc1_feedback_in_bitsignaltemp.IN1
in_feedback_valid_in_3[0] => i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_3[0] <= acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc1.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc1.stall_out
in_data_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc1_data_in_bitsignaltemp.IN1
in_dir[0] => i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc1_valid_in_bitsignaltemp.IN1
out_data_out[0] <= SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg.out_data_out
out_valid_out[0] <= SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg
in_stall_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg_valid_reg_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0:thei_iord_bl_s1_unnamed_ihc3_ihc6
in_iord_bl_s1_0_i_fifodata[0] => in_iord_bl_s1_0_i_fifodata[0].IN1
in_iord_bl_s1_0_i_fifodata[1] => in_iord_bl_s1_0_i_fifodata[1].IN1
in_iord_bl_s1_0_i_fifodata[2] => in_iord_bl_s1_0_i_fifodata[2].IN1
in_iord_bl_s1_0_i_fifodata[3] => in_iord_bl_s1_0_i_fifodata[3].IN1
in_iord_bl_s1_0_i_fifodata[4] => in_iord_bl_s1_0_i_fifodata[4].IN1
in_iord_bl_s1_0_i_fifodata[5] => in_iord_bl_s1_0_i_fifodata[5].IN1
in_iord_bl_s1_0_i_fifodata[6] => in_iord_bl_s1_0_i_fifodata[6].IN1
in_iord_bl_s1_0_i_fifodata[7] => in_iord_bl_s1_0_i_fifodata[7].IN1
in_iord_bl_s1_0_i_fifodata[8] => in_iord_bl_s1_0_i_fifodata[8].IN1
in_iord_bl_s1_0_i_fifodata[9] => in_iord_bl_s1_0_i_fifodata[9].IN1
in_iord_bl_s1_0_i_fifodata[10] => in_iord_bl_s1_0_i_fifodata[10].IN1
in_iord_bl_s1_0_i_fifodata[11] => in_iord_bl_s1_0_i_fifodata[11].IN1
in_iord_bl_s1_0_i_fifodata[12] => in_iord_bl_s1_0_i_fifodata[12].IN1
in_iord_bl_s1_0_i_fifodata[13] => in_iord_bl_s1_0_i_fifodata[13].IN1
in_iord_bl_s1_0_i_fifodata[14] => in_iord_bl_s1_0_i_fifodata[14].IN1
in_iord_bl_s1_0_i_fifodata[15] => in_iord_bl_s1_0_i_fifodata[15].IN1
in_iord_bl_s1_0_i_fifodata[16] => in_iord_bl_s1_0_i_fifodata[16].IN1
in_iord_bl_s1_0_i_fifodata[17] => in_iord_bl_s1_0_i_fifodata[17].IN1
in_iord_bl_s1_0_i_fifodata[18] => in_iord_bl_s1_0_i_fifodata[18].IN1
in_iord_bl_s1_0_i_fifodata[19] => in_iord_bl_s1_0_i_fifodata[19].IN1
in_iord_bl_s1_0_i_fifodata[20] => in_iord_bl_s1_0_i_fifodata[20].IN1
in_iord_bl_s1_0_i_fifodata[21] => in_iord_bl_s1_0_i_fifodata[21].IN1
in_iord_bl_s1_0_i_fifodata[22] => in_iord_bl_s1_0_i_fifodata[22].IN1
in_iord_bl_s1_0_i_fifodata[23] => in_iord_bl_s1_0_i_fifodata[23].IN1
in_iord_bl_s1_0_i_fifodata[24] => in_iord_bl_s1_0_i_fifodata[24].IN1
in_iord_bl_s1_0_i_fifodata[25] => in_iord_bl_s1_0_i_fifodata[25].IN1
in_iord_bl_s1_0_i_fifodata[26] => in_iord_bl_s1_0_i_fifodata[26].IN1
in_iord_bl_s1_0_i_fifodata[27] => in_iord_bl_s1_0_i_fifodata[27].IN1
in_iord_bl_s1_0_i_fifodata[28] => in_iord_bl_s1_0_i_fifodata[28].IN1
in_iord_bl_s1_0_i_fifodata[29] => in_iord_bl_s1_0_i_fifodata[29].IN1
in_iord_bl_s1_0_i_fifodata[30] => in_iord_bl_s1_0_i_fifodata[30].IN1
in_iord_bl_s1_0_i_fifodata[31] => in_iord_bl_s1_0_i_fifodata[31].IN1
in_iord_bl_s1_0_i_fifovalid[0] => iord_i_fifovalid_bitsignaltemp.IN1
out_iord_bl_s1_0_o_fifoalmost_full[0] <= hld_iord:theiord.o_fifoalmost_full
in_i_stall[0] => in_i_stall[0].IN1
out_o_stall[0] <= hld_iord:theiord.o_stall
in_i_dependence[0] => ~NO_FANOUT~
in_i_valid[0] => iord_i_valid_bitsignaltemp.IN1
out_iord_bl_s1_0_o_fifoready[0] <= hld_iord:theiord.o_fifoready
out_o_data[0] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_data_out
out_o_data[1] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_data_out
out_o_data[2] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_data_out
out_o_data[3] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_data_out
out_o_data[4] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_data_out
out_o_data[5] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_data_out
out_o_data[6] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_data_out
out_o_data[7] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_data_out
out_o_data[8] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_data_out
out_o_data[9] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_data_out
out_o_data[10] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_data_out
out_o_data[11] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_data_out
out_o_data[12] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_data_out
out_o_data[13] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_data_out
out_o_data[14] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_data_out
out_o_data[15] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_data_out
out_o_data[16] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_data_out
out_o_data[17] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_data_out
out_o_data[18] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_data_out
out_o_data[19] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_data_out
out_o_data[20] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_data_out
out_o_data[21] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_data_out
out_o_data[22] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_data_out
out_o_data[23] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_data_out
out_o_data[24] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_data_out
out_o_data[25] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_data_out
out_o_data[26] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_data_out
out_o_data[27] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_data_out
out_o_data[28] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_data_out
out_o_data[29] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_data_out
out_o_data[30] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_data_out
out_o_data[31] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_data_out
out_o_valid[0] <= SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0:thei_iord_bl_s1_unnamed_ihc3_ihc6|SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix
in_stall_in[0] => reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_reg_valid_reg_q[0].IN1
out_stall_out[0] <= reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => reg_data_reg_q[0].DATAIN
in_data_in[1] => reg_data_reg_q[1].DATAIN
in_data_in[2] => reg_data_reg_q[2].DATAIN
in_data_in[3] => reg_data_reg_q[3].DATAIN
in_data_in[4] => reg_data_reg_q[4].DATAIN
in_data_in[5] => reg_data_reg_q[5].DATAIN
in_data_in[6] => reg_data_reg_q[6].DATAIN
in_data_in[7] => reg_data_reg_q[7].DATAIN
in_data_in[8] => reg_data_reg_q[8].DATAIN
in_data_in[9] => reg_data_reg_q[9].DATAIN
in_data_in[10] => reg_data_reg_q[10].DATAIN
in_data_in[11] => reg_data_reg_q[11].DATAIN
in_data_in[12] => reg_data_reg_q[12].DATAIN
in_data_in[13] => reg_data_reg_q[13].DATAIN
in_data_in[14] => reg_data_reg_q[14].DATAIN
in_data_in[15] => reg_data_reg_q[15].DATAIN
in_data_in[16] => reg_data_reg_q[16].DATAIN
in_data_in[17] => reg_data_reg_q[17].DATAIN
in_data_in[18] => reg_data_reg_q[18].DATAIN
in_data_in[19] => reg_data_reg_q[19].DATAIN
in_data_in[20] => reg_data_reg_q[20].DATAIN
in_data_in[21] => reg_data_reg_q[21].DATAIN
in_data_in[22] => reg_data_reg_q[22].DATAIN
in_data_in[23] => reg_data_reg_q[23].DATAIN
in_data_in[24] => reg_data_reg_q[24].DATAIN
in_data_in[25] => reg_data_reg_q[25].DATAIN
in_data_in[26] => reg_data_reg_q[26].DATAIN
in_data_in[27] => reg_data_reg_q[27].DATAIN
in_data_in[28] => reg_data_reg_q[28].DATAIN
in_data_in[29] => reg_data_reg_q[29].DATAIN
in_data_in[30] => reg_data_reg_q[30].DATAIN
in_data_in[31] => reg_data_reg_q[31].DATAIN
in_valid_in[0] => reg_valid_reg_q[0].DATAIN
out_data_out[0] <= reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= reg_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[2] <= reg_data_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[3] <= reg_data_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[4] <= reg_data_reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[5] <= reg_data_reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[6] <= reg_data_reg_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[7] <= reg_data_reg_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[8] <= reg_data_reg_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[9] <= reg_data_reg_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[10] <= reg_data_reg_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[11] <= reg_data_reg_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[12] <= reg_data_reg_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[13] <= reg_data_reg_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[14] <= reg_data_reg_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[15] <= reg_data_reg_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[16] <= reg_data_reg_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[17] <= reg_data_reg_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[18] <= reg_data_reg_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[19] <= reg_data_reg_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[20] <= reg_data_reg_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[21] <= reg_data_reg_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[22] <= reg_data_reg_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[23] <= reg_data_reg_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[24] <= reg_data_reg_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[25] <= reg_data_reg_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[26] <= reg_data_reg_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[27] <= reg_data_reg_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[28] <= reg_data_reg_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[29] <= reg_data_reg_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[30] <= reg_data_reg_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[31] <= reg_data_reg_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => reg_data_reg_q[0].CLK
clock => reg_data_reg_q[1].CLK
clock => reg_data_reg_q[2].CLK
clock => reg_data_reg_q[3].CLK
clock => reg_data_reg_q[4].CLK
clock => reg_data_reg_q[5].CLK
clock => reg_data_reg_q[6].CLK
clock => reg_data_reg_q[7].CLK
clock => reg_data_reg_q[8].CLK
clock => reg_data_reg_q[9].CLK
clock => reg_data_reg_q[10].CLK
clock => reg_data_reg_q[11].CLK
clock => reg_data_reg_q[12].CLK
clock => reg_data_reg_q[13].CLK
clock => reg_data_reg_q[14].CLK
clock => reg_data_reg_q[15].CLK
clock => reg_data_reg_q[16].CLK
clock => reg_data_reg_q[17].CLK
clock => reg_data_reg_q[18].CLK
clock => reg_data_reg_q[19].CLK
clock => reg_data_reg_q[20].CLK
clock => reg_data_reg_q[21].CLK
clock => reg_data_reg_q[22].CLK
clock => reg_data_reg_q[23].CLK
clock => reg_data_reg_q[24].CLK
clock => reg_data_reg_q[25].CLK
clock => reg_data_reg_q[26].CLK
clock => reg_data_reg_q[27].CLK
clock => reg_data_reg_q[28].CLK
clock => reg_data_reg_q[29].CLK
clock => reg_data_reg_q[30].CLK
clock => reg_data_reg_q[31].CLK
clock => reg_valid_reg_q[0].CLK
resetn => reg_data_reg_q[0].ACLR
resetn => reg_data_reg_q[1].ACLR
resetn => reg_data_reg_q[2].ACLR
resetn => reg_data_reg_q[3].ACLR
resetn => reg_data_reg_q[4].ACLR
resetn => reg_data_reg_q[5].ACLR
resetn => reg_data_reg_q[6].ACLR
resetn => reg_data_reg_q[7].ACLR
resetn => reg_data_reg_q[8].ACLR
resetn => reg_data_reg_q[9].ACLR
resetn => reg_data_reg_q[10].ACLR
resetn => reg_data_reg_q[11].ACLR
resetn => reg_data_reg_q[12].ACLR
resetn => reg_data_reg_q[13].ACLR
resetn => reg_data_reg_q[14].ACLR
resetn => reg_data_reg_q[15].ACLR
resetn => reg_data_reg_q[16].ACLR
resetn => reg_data_reg_q[17].ACLR
resetn => reg_data_reg_q[18].ACLR
resetn => reg_data_reg_q[19].ACLR
resetn => reg_data_reg_q[20].ACLR
resetn => reg_data_reg_q[21].ACLR
resetn => reg_data_reg_q[22].ACLR
resetn => reg_data_reg_q[23].ACLR
resetn => reg_data_reg_q[24].ACLR
resetn => reg_data_reg_q[25].ACLR
resetn => reg_data_reg_q[26].ACLR
resetn => reg_data_reg_q[27].ACLR
resetn => reg_data_reg_q[28].ACLR
resetn => reg_data_reg_q[29].ACLR
resetn => reg_data_reg_q[30].ACLR
resetn => reg_data_reg_q[31].ACLR
resetn => reg_valid_reg_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0:thei_iord_bl_s1_unnamed_ihc3_ihc6|hld_iord:theiord
clock => clock.IN1
resetn => resetn.IN1
i_valid => i_valid.IN1
o_stall <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_stall
i_predicate => i_predicate.IN1
o_valid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_empty <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_datavalid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_datavalid
o_data[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[1] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[2] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[3] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[4] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[5] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[6] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[7] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[8] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[9] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[10] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[11] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[12] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[13] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[14] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[15] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[16] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[17] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[18] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[19] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[20] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[21] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[22] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[23] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[24] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[25] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[26] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[27] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[28] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[29] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[30] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[31] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_startofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_endofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[1] <= <GND>
o_packetempty[2] <= <GND>
o_packetempty[3] <= <GND>
o_packetempty[4] <= <GND>
o_packetempty[5] <= <GND>
o_packetempty[6] <= <GND>
o_packetempty[7] <= <GND>
o_packetempty[8] <= <GND>
o_packetempty[9] <= <GND>
o_packetempty[10] <= <GND>
o_packetempty[11] <= <GND>
o_packetempty[12] <= <GND>
o_packetempty[13] <= <GND>
o_packetempty[14] <= <GND>
o_packetempty[15] <= <GND>
o_packetempty[16] <= <GND>
o_packetempty[17] <= <GND>
o_packetempty[18] <= <GND>
o_packetempty[19] <= <GND>
o_packetempty[20] <= <GND>
o_packetempty[21] <= <GND>
o_packetempty[22] <= <GND>
o_packetempty[23] <= <GND>
o_packetempty[24] <= <GND>
o_packetempty[25] <= <GND>
o_packetempty[26] <= <GND>
o_packetempty[27] <= <GND>
o_packetempty[28] <= <GND>
o_packetempty[29] <= <GND>
o_packetempty[30] <= <GND>
o_packetempty[31] <= <GND>
i_fifovalid => ch_i_fifovalid.IN1
o_fifoready <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_fifostall
o_fifoalmost_full <= <GND>
o_fifochannel_stall <= <GND>
i_fifodata[0] => ch_i_fifodata[0].IN1
i_fifodata[1] => ch_i_fifodata[1].IN1
i_fifodata[2] => ch_i_fifodata[2].IN1
i_fifodata[3] => ch_i_fifodata[3].IN1
i_fifodata[4] => ch_i_fifodata[4].IN1
i_fifodata[5] => ch_i_fifodata[5].IN1
i_fifodata[6] => ch_i_fifodata[6].IN1
i_fifodata[7] => ch_i_fifodata[7].IN1
i_fifodata[8] => ch_i_fifodata[8].IN1
i_fifodata[9] => ch_i_fifodata[9].IN1
i_fifodata[10] => ch_i_fifodata[10].IN1
i_fifodata[11] => ch_i_fifodata[11].IN1
i_fifodata[12] => ch_i_fifodata[12].IN1
i_fifodata[13] => ch_i_fifodata[13].IN1
i_fifodata[14] => ch_i_fifodata[14].IN1
i_fifodata[15] => ch_i_fifodata[15].IN1
i_fifodata[16] => ch_i_fifodata[16].IN1
i_fifodata[17] => ch_i_fifodata[17].IN1
i_fifodata[18] => ch_i_fifodata[18].IN1
i_fifodata[19] => ch_i_fifodata[19].IN1
i_fifodata[20] => ch_i_fifodata[20].IN1
i_fifodata[21] => ch_i_fifodata[21].IN1
i_fifodata[22] => ch_i_fifodata[22].IN1
i_fifodata[23] => ch_i_fifodata[23].IN1
i_fifodata[24] => ch_i_fifodata[24].IN1
i_fifodata[25] => ch_i_fifodata[25].IN1
i_fifodata[26] => ch_i_fifodata[26].IN1
i_fifodata[27] => ch_i_fifodata[27].IN1
i_fifodata[28] => ch_i_fifodata[28].IN1
i_fifodata[29] => ch_i_fifodata[29].IN1
i_fifodata[30] => ch_i_fifodata[30].IN1
i_fifodata[31] => ch_i_fifodata[31].IN1
i_fifostartofpacket => ch_i_fifostartofpacket.IN1
i_fifoendofpacket => ch_i_fifoendofpacket.IN1
i_fifoempty[0] => ch_i_fifoempty[0].IN1
ecc_err_status[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
ecc_err_status[1] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0:thei_iord_bl_s1_unnamed_ihc3_ihc6|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => up_stall.IN0
i_valid => down_valid.IN1
i_valid => o_fifostall.IN0
i_predicate => down_valid.IN0
i_predicate => o_fifostall.IN1
i_predicate => up_stall.IN1
o_stall <= up_stall.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= down_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => up_stall.IN1
i_stall => o_fifostall.IN1
o_datavalid <= down_datavalid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= i_fifodata[0].DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= i_fifodata[1].DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= i_fifodata[2].DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= i_fifodata[3].DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= i_fifodata[4].DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= i_fifodata[5].DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= i_fifodata[6].DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= i_fifodata[7].DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= i_fifodata[8].DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= i_fifodata[9].DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= i_fifodata[10].DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= i_fifodata[11].DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= i_fifodata[12].DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= i_fifodata[13].DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= i_fifodata[14].DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= i_fifodata[15].DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= i_fifodata[16].DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= i_fifodata[17].DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= i_fifodata[18].DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= i_fifodata[19].DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= i_fifodata[20].DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= i_fifodata[21].DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= i_fifodata[22].DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= i_fifodata[23].DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= i_fifodata[24].DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= i_fifodata[25].DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= i_fifodata[26].DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= i_fifodata[27].DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= i_fifodata[28].DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= i_fifodata[29].DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= i_fifodata[30].DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= i_fifodata[31].DB_MAX_OUTPUT_PORT_TYPE
o_data[32] <= i_fifodata[32].DB_MAX_OUTPUT_PORT_TYPE
o_data[33] <= i_fifodata[33].DB_MAX_OUTPUT_PORT_TYPE
i_fifovalid => down_valid.IN1
i_fifovalid => down_datavalid.IN1
i_fifovalid => up_stall.IN1
o_fifostall <= o_fifostall.DB_MAX_OUTPUT_PORT_TYPE
i_fifodata[0] => o_data[0].DATAIN
i_fifodata[1] => o_data[1].DATAIN
i_fifodata[2] => o_data[2].DATAIN
i_fifodata[3] => o_data[3].DATAIN
i_fifodata[4] => o_data[4].DATAIN
i_fifodata[5] => o_data[5].DATAIN
i_fifodata[6] => o_data[6].DATAIN
i_fifodata[7] => o_data[7].DATAIN
i_fifodata[8] => o_data[8].DATAIN
i_fifodata[9] => o_data[9].DATAIN
i_fifodata[10] => o_data[10].DATAIN
i_fifodata[11] => o_data[11].DATAIN
i_fifodata[12] => o_data[12].DATAIN
i_fifodata[13] => o_data[13].DATAIN
i_fifodata[14] => o_data[14].DATAIN
i_fifodata[15] => o_data[15].DATAIN
i_fifodata[16] => o_data[16].DATAIN
i_fifodata[17] => o_data[17].DATAIN
i_fifodata[18] => o_data[18].DATAIN
i_fifodata[19] => o_data[19].DATAIN
i_fifodata[20] => o_data[20].DATAIN
i_fifodata[21] => o_data[21].DATAIN
i_fifodata[22] => o_data[22].DATAIN
i_fifodata[23] => o_data[23].DATAIN
i_fifodata[24] => o_data[24].DATAIN
i_fifodata[25] => o_data[25].DATAIN
i_fifodata[26] => o_data[26].DATAIN
i_fifodata[27] => o_data[27].DATAIN
i_fifodata[28] => o_data[28].DATAIN
i_fifodata[29] => o_data[29].DATAIN
i_fifodata[30] => o_data[30].DATAIN
i_fifodata[31] => o_data[31].DATAIN
i_fifodata[32] => o_data[32].DATAIN
i_fifodata[33] => o_data[33].DATAIN
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0:thei_iord_bl_s1_unnamed_ihc3_ihc6|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0
in_iord_bl_call_ihc_i_fifodata[0] => in_iord_bl_call_ihc_i_fifodata[0].IN1
in_iord_bl_call_ihc_i_fifovalid[0] => in_iord_bl_call_ihc_i_fifovalid[0].IN1
in_stall_in_0[0] => in_stall_in_0[0].IN1
in_valid_in_0[0] => in_valid_in_0[0].IN1
out_iord_bl_call_ihc_o_fifoalmost_full[0] <= SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region.out_iord_bl_call_ihc_o_fifoalmost_full
out_iord_bl_call_ihc_o_fifoready[0] <= SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region.out_iord_bl_call_ihc_o_fifoready
out_stall_out_0[0] <= SDF_HLS_component_ihc_B0_merge:theihc_B0_merge.out_stall_out_0
out_valid_out_0[0] <= SDF_HLS_component_ihc_B0_branch:theihc_B0_branch.out_valid_out_0
clock => clock.IN3
resetn => resetn.IN3


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0|SDF_HLS_component_ihc_B0_merge:theihc_B0_merge
in_stall_in[0] => stall_out_q.IN0
in_valid_in_0[0] => stall_out_q.IN1
in_valid_in_0[0] => out_valid_out[0].DATAIN
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0|SDF_HLS_component_ihc_B0_branch:theihc_B0_branch
in_stall_in_0[0] => stall_out_q.IN0
in_valid_in[0] => stall_out_q.IN1
in_valid_in[0] => out_valid_out_0[0].DATAIN
out_stall_out[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region
in_iord_bl_call_ihc_i_fifodata[0] => in_iord_bl_call_ihc_i_fifodata[0].IN1
in_iord_bl_call_ihc_i_fifovalid[0] => in_iord_bl_call_ihc_i_fifovalid[0].IN1
out_iord_bl_call_ihc_o_fifoready[0] <= SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0:thei_iord_bl_call_ihc_unnamed_ihc0_ihc2.out_iord_bl_call_ihc_o_fifoready
out_iord_bl_call_ihc_o_fifoalmost_full[0] <= SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0:thei_iord_bl_call_ihc_unnamed_ihc0_ihc2.out_iord_bl_call_ihc_o_fifoalmost_full
in_stall_in[0] => SE_out_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_backStall.IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
in_valid_in[0] => in_valid_in[0].IN1
out_valid_out[0] <= SE_out_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_wireValid.DB_MAX_OUTPUT_PORT_TYPE
clock => clock.IN4
resetn => resetn.IN4


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1
in_feedback_stall_in_0[0] => i_llvm_fpga_push_token_i1_wt_limpush_ihc1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_0[0] <= acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1.feedback_out
out_feedback_valid_out_0[0] <= acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1.stall_out
in_data_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_ihc1_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_ihc1_valid_in_bitsignaltemp.IN1
out_data_out[0] <= SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg.out_data_out
out_valid_out[0] <= SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg
in_stall_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg_valid_reg_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => data_out[0].DATAIN
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_token_fifo_counter:fifo.data_out
feedback_valid_out <= acl_token_fifo_counter:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1|acl_token_fifo_counter:fifo
clock => clock.IN1
resetn => resetn.IN1
data_out[0] <= token[0].DB_MAX_OUTPUT_PORT_TYPE
valid_in => incr.IN1
valid_out <= empty.DB_MAX_OUTPUT_PORT_TYPE
stall_in => decr.IN1
stall_out <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1|acl_token_fifo_counter:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0
in_feedback_in_0[0] => i_llvm_fpga_pop_token_i1_wt_limpop_ihc1_feedback_in_bitsignaltemp.IN1
in_feedback_valid_in_0[0] => i_llvm_fpga_pop_token_i1_wt_limpop_ihc1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_0[0] <= acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc1.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc1.stall_out
in_data_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_ihc1_data_in_bitsignaltemp.IN1
in_dir[0] => i_llvm_fpga_pop_token_i1_wt_limpop_ihc1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_token_i1_wt_limpop_ihc1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_ihc1_valid_in_bitsignaltemp.IN1
out_data_out[0] <= SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg.out_data_out
out_valid_out[0] <= SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg
in_stall_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg_valid_reg_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0|acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0|acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region|SDF_HLS_component_ihc_B0_merge_reg:theihc_B0_merge_reg
in_stall_in[0] => ihc_B0_merge_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_ihc_B0_merge_reg_valid_reg_q[0].IN1
out_stall_out[0] <= ihc_B0_merge_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => ihc_B0_merge_reg_data_reg_q[0].DATAIN
in_valid_in[0] => ihc_B0_merge_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= ihc_B0_merge_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= ihc_B0_merge_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ihc_B0_merge_reg_data_reg_q[0].CLK
clock => ihc_B0_merge_reg_valid_reg_q[0].CLK
resetn => ihc_B0_merge_reg_data_reg_q[0].ACLR
resetn => ihc_B0_merge_reg_valid_reg_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region|SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0:thei_iord_bl_call_ihc_unnamed_ihc0_ihc2
in_iord_bl_call_ihc_i_fifodata[0] => in_iord_bl_call_ihc_i_fifodata[0].IN1
in_iord_bl_call_ihc_i_fifovalid[0] => iord_i_fifovalid_bitsignaltemp.IN1
out_iord_bl_call_ihc_o_fifoalmost_full[0] <= hld_iord:theiord.o_fifoalmost_full
in_i_stall[0] => iord_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_iord:theiord.o_stall
in_i_valid[0] => iord_i_valid_bitsignaltemp.IN1
out_iord_bl_call_ihc_o_fifoready[0] <= hld_iord:theiord.o_fifoready
out_o_data[0] <= hld_iord:theiord.o_data
out_o_valid[0] <= hld_iord:theiord.o_valid
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region|SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0:thei_iord_bl_call_ihc_unnamed_ihc0_ihc2|hld_iord:theiord
clock => clock.IN1
resetn => resetn.IN1
i_valid => i_valid.IN1
o_stall <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_stall
i_predicate => i_predicate.IN1
o_valid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_empty <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_datavalid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_datavalid
o_data[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_startofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_endofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[1] <= <GND>
o_packetempty[2] <= <GND>
o_packetempty[3] <= <GND>
o_packetempty[4] <= <GND>
o_packetempty[5] <= <GND>
o_packetempty[6] <= <GND>
o_packetempty[7] <= <GND>
o_packetempty[8] <= <GND>
o_packetempty[9] <= <GND>
o_packetempty[10] <= <GND>
o_packetempty[11] <= <GND>
o_packetempty[12] <= <GND>
o_packetempty[13] <= <GND>
o_packetempty[14] <= <GND>
o_packetempty[15] <= <GND>
o_packetempty[16] <= <GND>
o_packetempty[17] <= <GND>
o_packetempty[18] <= <GND>
o_packetempty[19] <= <GND>
o_packetempty[20] <= <GND>
o_packetempty[21] <= <GND>
o_packetempty[22] <= <GND>
o_packetempty[23] <= <GND>
o_packetempty[24] <= <GND>
o_packetempty[25] <= <GND>
o_packetempty[26] <= <GND>
o_packetempty[27] <= <GND>
o_packetempty[28] <= <GND>
o_packetempty[29] <= <GND>
o_packetempty[30] <= <GND>
o_packetempty[31] <= <GND>
i_fifovalid => ch_i_fifovalid.IN1
o_fifoready <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_fifostall
o_fifoalmost_full <= <GND>
o_fifochannel_stall <= <GND>
i_fifodata[0] => ch_i_fifodata[0].IN1
i_fifostartofpacket => ch_i_fifostartofpacket.IN1
i_fifoendofpacket => ch_i_fifoendofpacket.IN1
i_fifoempty[0] => ch_i_fifoempty[0].IN1
ecc_err_status[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
ecc_err_status[1] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region|SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0:thei_iord_bl_call_ihc_unnamed_ihc0_ihc2|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst
clock => clock.IN2
resetn => resetn.IN1
i_valid => up_stall.IN0
i_valid => down_valid.IN1
i_valid => down_datavalid.IN0
i_valid => o_fifostall.IN0
i_predicate => down_valid.IN0
i_predicate => o_fifostall.IN1
i_predicate => up_stall.IN1
i_predicate => down_datavalid.IN1
o_stall <= up_stall.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_valid
i_stall => i_stall.IN1
o_datavalid <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[0] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[1] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[2] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
i_fifovalid => down_valid.IN1
i_fifovalid => down_datavalid.IN1
i_fifovalid => up_stall.IN1
o_fifostall <= o_fifostall.DB_MAX_OUTPUT_PORT_TYPE
i_fifodata[0] => down_data[0].IN1
i_fifodata[1] => down_data[1].IN1
i_fifodata[2] => down_data[2].IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region|SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0:thei_iord_bl_call_ihc_unnamed_ihc0_ihc2|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region|SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0:thei_iord_bl_call_ihc_unnamed_ihc0_ihc2|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region|SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0:thei_iord_bl_call_ihc_unnamed_ihc0_ihc2|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1_sr_1:thebb_ihc_B1_sr_1_aunroll_x
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
in_i_data_0_tpl[0] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[0] => sr_0_x_q[0].DATAIN
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[0] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_0_x_q[0].CLK
clock => sr_valid_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_0_x_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|hld_loop_profiler:theihc_B1_x
clock => clock.IN1
resetn => resetn.IN1
i_capture => ~NO_FANOUT~
i_clear => ~NO_FANOUT~
i_enable => ~NO_FANOUT~
i_shift => ~NO_FANOUT~
i_shift_data[0] => ~NO_FANOUT~
i_shift_data[1] => ~NO_FANOUT~
i_shift_data[2] => ~NO_FANOUT~
i_shift_data[3] => ~NO_FANOUT~
i_shift_data[4] => ~NO_FANOUT~
i_shift_data[5] => ~NO_FANOUT~
i_shift_data[6] => ~NO_FANOUT~
i_shift_data[7] => ~NO_FANOUT~
i_shift_data[8] => ~NO_FANOUT~
i_shift_data[9] => ~NO_FANOUT~
i_shift_data[10] => ~NO_FANOUT~
i_shift_data[11] => ~NO_FANOUT~
i_shift_data[12] => ~NO_FANOUT~
i_shift_data[13] => ~NO_FANOUT~
i_shift_data[14] => ~NO_FANOUT~
i_shift_data[15] => ~NO_FANOUT~
i_shift_data[16] => ~NO_FANOUT~
i_shift_data[17] => ~NO_FANOUT~
i_shift_data[18] => ~NO_FANOUT~
i_shift_data[19] => ~NO_FANOUT~
i_shift_data[20] => ~NO_FANOUT~
i_shift_data[21] => ~NO_FANOUT~
i_shift_data[22] => ~NO_FANOUT~
i_shift_data[23] => ~NO_FANOUT~
i_shift_data[24] => ~NO_FANOUT~
i_shift_data[25] => ~NO_FANOUT~
i_shift_data[26] => ~NO_FANOUT~
i_shift_data[27] => ~NO_FANOUT~
i_shift_data[28] => ~NO_FANOUT~
i_shift_data[29] => ~NO_FANOUT~
i_shift_data[30] => ~NO_FANOUT~
i_shift_data[31] => ~NO_FANOUT~
i_shift_data[32] => ~NO_FANOUT~
i_shift_data[33] => ~NO_FANOUT~
i_shift_data[34] => ~NO_FANOUT~
i_shift_data[35] => ~NO_FANOUT~
i_shift_data[36] => ~NO_FANOUT~
i_shift_data[37] => ~NO_FANOUT~
i_shift_data[38] => ~NO_FANOUT~
i_shift_data[39] => ~NO_FANOUT~
i_shift_data[40] => ~NO_FANOUT~
i_shift_data[41] => ~NO_FANOUT~
i_shift_data[42] => ~NO_FANOUT~
i_shift_data[43] => ~NO_FANOUT~
i_shift_data[44] => ~NO_FANOUT~
i_shift_data[45] => ~NO_FANOUT~
i_shift_data[46] => ~NO_FANOUT~
i_shift_data[47] => ~NO_FANOUT~
i_shift_data[48] => ~NO_FANOUT~
i_shift_data[49] => ~NO_FANOUT~
i_shift_data[50] => ~NO_FANOUT~
i_shift_data[51] => ~NO_FANOUT~
i_shift_data[52] => ~NO_FANOUT~
i_shift_data[53] => ~NO_FANOUT~
i_shift_data[54] => ~NO_FANOUT~
i_shift_data[55] => ~NO_FANOUT~
i_shift_data[56] => ~NO_FANOUT~
i_shift_data[57] => ~NO_FANOUT~
i_shift_data[58] => ~NO_FANOUT~
i_shift_data[59] => ~NO_FANOUT~
i_shift_data[60] => ~NO_FANOUT~
i_shift_data[61] => ~NO_FANOUT~
i_shift_data[62] => ~NO_FANOUT~
i_shift_data[63] => ~NO_FANOUT~
o_shift_data[0] <= <GND>
o_shift_data[1] <= <GND>
o_shift_data[2] <= <GND>
o_shift_data[3] <= <GND>
o_shift_data[4] <= <GND>
o_shift_data[5] <= <GND>
o_shift_data[6] <= <GND>
o_shift_data[7] <= <GND>
o_shift_data[8] <= <GND>
o_shift_data[9] <= <GND>
o_shift_data[10] <= <GND>
o_shift_data[11] <= <GND>
o_shift_data[12] <= <GND>
o_shift_data[13] <= <GND>
o_shift_data[14] <= <GND>
o_shift_data[15] <= <GND>
o_shift_data[16] <= <GND>
o_shift_data[17] <= <GND>
o_shift_data[18] <= <GND>
o_shift_data[19] <= <GND>
o_shift_data[20] <= <GND>
o_shift_data[21] <= <GND>
o_shift_data[22] <= <GND>
o_shift_data[23] <= <GND>
o_shift_data[24] <= <GND>
o_shift_data[25] <= <GND>
o_shift_data[26] <= <GND>
o_shift_data[27] <= <GND>
o_shift_data[28] <= <GND>
o_shift_data[29] <= <GND>
o_shift_data[30] <= <GND>
o_shift_data[31] <= <GND>
o_shift_data[32] <= <GND>
o_shift_data[33] <= <GND>
o_shift_data[34] <= <GND>
o_shift_data[35] <= <GND>
o_shift_data[36] <= <GND>
o_shift_data[37] <= <GND>
o_shift_data[38] <= <GND>
o_shift_data[39] <= <GND>
o_shift_data[40] <= <GND>
o_shift_data[41] <= <GND>
o_shift_data[42] <= <GND>
o_shift_data[43] <= <GND>
o_shift_data[44] <= <GND>
o_shift_data[45] <= <GND>
o_shift_data[46] <= <GND>
o_shift_data[47] <= <GND>
o_shift_data[48] <= <GND>
o_shift_data[49] <= <GND>
o_shift_data[50] <= <GND>
o_shift_data[51] <= <GND>
o_shift_data[52] <= <GND>
o_shift_data[53] <= <GND>
o_shift_data[54] <= <GND>
o_shift_data[55] <= <GND>
o_shift_data[56] <= <GND>
o_shift_data[57] <= <GND>
o_shift_data[58] <= <GND>
o_shift_data[59] <= <GND>
o_shift_data[60] <= <GND>
o_shift_data[61] <= <GND>
o_shift_data[62] <= <GND>
o_shift_data[63] <= <GND>
i_stall_pred => comb.IN0
i_valid_pred => comb.IN1
i_stall_succ => comb.IN0
i_valid_succ => comb.IN1
i_valid_loop => o_profile_valid.DATAIN
o_profile_valid <= i_valid_loop.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|hld_loop_profiler:theihc_B1_x|hld_sim_latency_tracker:sim_tracker_inst
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
i_enable => ~NO_FANOUT~
i_start => ~NO_FANOUT~
i_end => ~NO_FANOUT~


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst
in_stream_in_data[0] => in_stream_in_data[0].IN1
in_stream_in_data[1] => in_stream_in_data[1].IN1
in_stream_in_data[2] => in_stream_in_data[2].IN1
in_stream_in_data[3] => in_stream_in_data[3].IN1
in_stream_in_data[4] => in_stream_in_data[4].IN1
in_stream_in_data[5] => in_stream_in_data[5].IN1
in_stream_in_data[6] => in_stream_in_data[6].IN1
in_stream_in_data[7] => in_stream_in_data[7].IN1
in_stream_in_data[8] => in_stream_in_data[8].IN1
in_stream_in_data[9] => in_stream_in_data[9].IN1
in_stream_in_data[10] => in_stream_in_data[10].IN1
in_stream_in_data[11] => in_stream_in_data[11].IN1
in_stream_in_data[12] => in_stream_in_data[12].IN1
in_stream_in_data[13] => in_stream_in_data[13].IN1
in_stream_in_data[14] => in_stream_in_data[14].IN1
in_stream_in_data[15] => in_stream_in_data[15].IN1
in_stream_in_data[16] => in_stream_in_data[16].IN1
in_stream_in_data[17] => in_stream_in_data[17].IN1
in_stream_in_data[18] => in_stream_in_data[18].IN1
in_stream_in_data[19] => in_stream_in_data[19].IN1
in_stream_in_data[20] => in_stream_in_data[20].IN1
in_stream_in_data[21] => in_stream_in_data[21].IN1
in_stream_in_data[22] => in_stream_in_data[22].IN1
in_stream_in_data[23] => in_stream_in_data[23].IN1
in_stream_in_data[24] => in_stream_in_data[24].IN1
in_stream_in_data[25] => in_stream_in_data[25].IN1
in_stream_in_data[26] => in_stream_in_data[26].IN1
in_stream_in_data[27] => in_stream_in_data[27].IN1
in_stream_in_data[28] => in_stream_in_data[28].IN1
in_stream_in_data[29] => in_stream_in_data[29].IN1
in_stream_in_data[30] => in_stream_in_data[30].IN1
in_stream_in_data[31] => in_stream_in_data[31].IN1
in_stream_in_valid[0] => iowr_s2_fifo_inst_internal_stream_in_valid_bitsignaltemp.IN1
in_stream_out_almost_full[0] => iowr_s2_fifo_inst_internal_stream_out_almost_full_bitsignaltemp.IN1
in_stream_out_ready[0] => iowr_s2_fifo_inst_internal_stream_out_ready_bitsignaltemp.IN1
out_stream_in_ready[0] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_in_ready
out_stream_out_data[0] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_data
out_stream_out_data[1] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_data
out_stream_out_data[2] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_data
out_stream_out_data[3] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_data
out_stream_out_data[4] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_data
out_stream_out_data[5] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_data
out_stream_out_data[6] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_data
out_stream_out_data[7] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_data
out_stream_out_data[8] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_data
out_stream_out_data[9] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_data
out_stream_out_data[10] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_data
out_stream_out_data[11] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_data
out_stream_out_data[12] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_data
out_stream_out_data[13] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_data
out_stream_out_data[14] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_data
out_stream_out_data[15] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_data
out_stream_out_data[16] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_data
out_stream_out_data[17] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_data
out_stream_out_data[18] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_data
out_stream_out_data[19] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_data
out_stream_out_data[20] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_data
out_stream_out_data[21] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_data
out_stream_out_data[22] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_data
out_stream_out_data[23] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_data
out_stream_out_data[24] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_data
out_stream_out_data[25] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_data
out_stream_out_data[26] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_data
out_stream_out_data[27] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_data
out_stream_out_data[28] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_data
out_stream_out_data[29] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_data
out_stream_out_data[30] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_data
out_stream_out_data[31] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_data
out_stream_out_valid[0] <= acl_stream_fifo:theiowr_s2_fifo_inst_internal.stream_out_valid
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal
clock => clock.IN4
resetn => resetn.IN1
stream_in_valid => incr.IN1
stream_in_data[0] => fifo_data_in[0].IN1
stream_in_data[1] => fifo_data_in[1].IN1
stream_in_data[2] => fifo_data_in[2].IN1
stream_in_data[3] => fifo_data_in[3].IN1
stream_in_data[4] => fifo_data_in[4].IN1
stream_in_data[5] => fifo_data_in[5].IN1
stream_in_data[6] => fifo_data_in[6].IN1
stream_in_data[7] => fifo_data_in[7].IN1
stream_in_data[8] => fifo_data_in[8].IN1
stream_in_data[9] => fifo_data_in[9].IN1
stream_in_data[10] => fifo_data_in[10].IN1
stream_in_data[11] => fifo_data_in[11].IN1
stream_in_data[12] => fifo_data_in[12].IN1
stream_in_data[13] => fifo_data_in[13].IN1
stream_in_data[14] => fifo_data_in[14].IN1
stream_in_data[15] => fifo_data_in[15].IN1
stream_in_data[16] => fifo_data_in[16].IN1
stream_in_data[17] => fifo_data_in[17].IN1
stream_in_data[18] => fifo_data_in[18].IN1
stream_in_data[19] => fifo_data_in[19].IN1
stream_in_data[20] => fifo_data_in[20].IN1
stream_in_data[21] => fifo_data_in[21].IN1
stream_in_data[22] => fifo_data_in[22].IN1
stream_in_data[23] => fifo_data_in[23].IN1
stream_in_data[24] => fifo_data_in[24].IN1
stream_in_data[25] => fifo_data_in[25].IN1
stream_in_data[26] => fifo_data_in[26].IN1
stream_in_data[27] => fifo_data_in[27].IN1
stream_in_data[28] => fifo_data_in[28].IN1
stream_in_data[29] => fifo_data_in[29].IN1
stream_in_data[30] => fifo_data_in[30].IN1
stream_in_data[31] => fifo_data_in[31].IN1
stream_in_ready <= acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst.threshold_reached
stream_in_startofpacket => ~NO_FANOUT~
stream_in_endofpacket => ~NO_FANOUT~
stream_in_empty[0] => ~NO_FANOUT~
stream_out_almost_full => ~NO_FANOUT~
stream_out_ready => decr.IN1
stream_out_ready => _.IN1
stream_out_data[0] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[1] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[2] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[3] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[4] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[5] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[6] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[7] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[8] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[9] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[10] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[11] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[12] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[13] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[14] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[15] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[16] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[17] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[18] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[19] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[20] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[21] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[22] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[23] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[24] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[25] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[26] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[27] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[28] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[29] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[30] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[31] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_valid <= hld_fifo:GEN_RAM_FIFO.fifo.o_valid
stream_out_startofpacket <= <GND>
stream_out_endofpacket <= <GND>
stream_out_empty[0] <= <GND>
almost_full <= acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst.threshold_reached
ecc_err_status[0] <= hld_fifo:GEN_RAM_FIFO.fifo.ecc_err_status
ecc_err_status[1] <= hld_fifo:GEN_RAM_FIFO.fifo.ecc_err_status


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|acl_shift_register_no_reset:GEN_RAM_FIFO.delay_write_interface_of_fifo
clock => ~NO_FANOUT~
D[0] => Q[0].DATAIN
D[1] => Q[1].DATAIN
D[2] => Q[2].DATAIN
D[3] => Q[3].DATAIN
D[4] => Q[4].DATAIN
D[5] => Q[5].DATAIN
D[6] => Q[6].DATAIN
D[7] => Q[7].DATAIN
D[8] => Q[8].DATAIN
D[9] => Q[9].DATAIN
D[10] => Q[10].DATAIN
D[11] => Q[11].DATAIN
D[12] => Q[12].DATAIN
D[13] => Q[13].DATAIN
D[14] => Q[14].DATAIN
D[15] => Q[15].DATAIN
D[16] => Q[16].DATAIN
D[17] => Q[17].DATAIN
D[18] => Q[18].DATAIN
D[19] => Q[19].DATAIN
D[20] => Q[20].DATAIN
D[21] => Q[21].DATAIN
D[22] => Q[22].DATAIN
D[23] => Q[23].DATAIN
D[24] => Q[24].DATAIN
D[25] => Q[25].DATAIN
D[26] => Q[26].DATAIN
D[27] => Q[27].DATAIN
D[28] => Q[28].DATAIN
D[29] => Q[29].DATAIN
D[30] => Q[30].DATAIN
D[31] => Q[31].DATAIN
D[32] => Q[32].DATAIN
Q[0] <= D[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= D[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= D[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= D[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= D[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= D[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= D[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= D[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= D[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= D[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= D[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= D[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= D[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= D[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= D[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= D[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= D[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= D[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= D[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= D[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= D[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= D[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= D[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= D[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= D[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= D[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= D[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= D[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= D[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= D[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= D[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= D[31].DB_MAX_OUTPUT_PORT_TYPE
Q[32] <= D[32].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_almost_full <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
stall_out <= fifo_in_reset.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[1] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[2] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[3] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[4] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[5] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[6] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[7] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[8] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[9] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[10] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[11] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[12] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[13] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[14] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[15] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[16] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[17] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[18] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[19] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[20] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[21] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[22] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[23] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[24] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[25] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[26] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[27] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[28] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[29] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[30] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[31] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component
wren => dpram_er32:auto_generated.wren
data[0] => dpram_er32:auto_generated.data[0]
data[1] => dpram_er32:auto_generated.data[1]
data[2] => dpram_er32:auto_generated.data[2]
data[3] => dpram_er32:auto_generated.data[3]
data[4] => dpram_er32:auto_generated.data[4]
data[5] => dpram_er32:auto_generated.data[5]
data[6] => dpram_er32:auto_generated.data[6]
data[7] => dpram_er32:auto_generated.data[7]
data[8] => dpram_er32:auto_generated.data[8]
data[9] => dpram_er32:auto_generated.data[9]
data[10] => dpram_er32:auto_generated.data[10]
data[11] => dpram_er32:auto_generated.data[11]
data[12] => dpram_er32:auto_generated.data[12]
data[13] => dpram_er32:auto_generated.data[13]
data[14] => dpram_er32:auto_generated.data[14]
data[15] => dpram_er32:auto_generated.data[15]
data[16] => dpram_er32:auto_generated.data[16]
data[17] => dpram_er32:auto_generated.data[17]
data[18] => dpram_er32:auto_generated.data[18]
data[19] => dpram_er32:auto_generated.data[19]
data[20] => dpram_er32:auto_generated.data[20]
data[21] => dpram_er32:auto_generated.data[21]
data[22] => dpram_er32:auto_generated.data[22]
data[23] => dpram_er32:auto_generated.data[23]
data[24] => dpram_er32:auto_generated.data[24]
data[25] => dpram_er32:auto_generated.data[25]
data[26] => dpram_er32:auto_generated.data[26]
data[27] => dpram_er32:auto_generated.data[27]
data[28] => dpram_er32:auto_generated.data[28]
data[29] => dpram_er32:auto_generated.data[29]
data[30] => dpram_er32:auto_generated.data[30]
data[31] => dpram_er32:auto_generated.data[31]
wraddress[0] => dpram_er32:auto_generated.wraddress[0]
wraddress[1] => dpram_er32:auto_generated.wraddress[1]
wraddress[2] => dpram_er32:auto_generated.wraddress[2]
wraddress[3] => dpram_er32:auto_generated.wraddress[3]
wraddress[4] => dpram_er32:auto_generated.wraddress[4]
inclock => dpram_er32:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_er32:auto_generated.rdaddress[0]
rdaddress[1] => dpram_er32:auto_generated.rdaddress[1]
rdaddress[2] => dpram_er32:auto_generated.rdaddress[2]
rdaddress[3] => dpram_er32:auto_generated.rdaddress[3]
rdaddress[4] => dpram_er32:auto_generated.rdaddress[4]
outclock => dpram_er32:auto_generated.outclock
outclocken => dpram_er32:auto_generated.outclocken
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_er32:auto_generated.q[0]
q[1] <= dpram_er32:auto_generated.q[1]
q[2] <= dpram_er32:auto_generated.q[2]
q[3] <= dpram_er32:auto_generated.q[3]
q[4] <= dpram_er32:auto_generated.q[4]
q[5] <= dpram_er32:auto_generated.q[5]
q[6] <= dpram_er32:auto_generated.q[6]
q[7] <= dpram_er32:auto_generated.q[7]
q[8] <= dpram_er32:auto_generated.q[8]
q[9] <= dpram_er32:auto_generated.q[9]
q[10] <= dpram_er32:auto_generated.q[10]
q[11] <= dpram_er32:auto_generated.q[11]
q[12] <= dpram_er32:auto_generated.q[12]
q[13] <= dpram_er32:auto_generated.q[13]
q[14] <= dpram_er32:auto_generated.q[14]
q[15] <= dpram_er32:auto_generated.q[15]
q[16] <= dpram_er32:auto_generated.q[16]
q[17] <= dpram_er32:auto_generated.q[17]
q[18] <= dpram_er32:auto_generated.q[18]
q[19] <= dpram_er32:auto_generated.q[19]
q[20] <= dpram_er32:auto_generated.q[20]
q[21] <= dpram_er32:auto_generated.q[21]
q[22] <= dpram_er32:auto_generated.q[22]
q[23] <= dpram_er32:auto_generated.q[23]
q[24] <= dpram_er32:auto_generated.q[24]
q[25] <= dpram_er32:auto_generated.q[25]
q[26] <= dpram_er32:auto_generated.q[26]
q[27] <= dpram_er32:auto_generated.q[27]
q[28] <= dpram_er32:auto_generated.q[28]
q[29] <= dpram_er32:auto_generated.q[29]
q[30] <= dpram_er32:auto_generated.q[30]
q[31] <= dpram_er32:auto_generated.q[31]


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated
data[0] => lutrama0.PORTADATAIN
data[1] => lutrama1.PORTADATAIN
data[2] => lutrama2.PORTADATAIN
data[3] => lutrama3.PORTADATAIN
data[4] => lutrama4.PORTADATAIN
data[5] => lutrama5.PORTADATAIN
data[6] => lutrama6.PORTADATAIN
data[7] => lutrama7.PORTADATAIN
data[8] => lutrama8.PORTADATAIN
data[9] => lutrama9.PORTADATAIN
data[10] => lutrama10.PORTADATAIN
data[11] => lutrama11.PORTADATAIN
data[12] => lutrama12.PORTADATAIN
data[13] => lutrama13.PORTADATAIN
data[14] => lutrama14.PORTADATAIN
data[15] => lutrama15.PORTADATAIN
data[16] => lutrama16.PORTADATAIN
data[17] => lutrama17.PORTADATAIN
data[18] => lutrama18.PORTADATAIN
data[19] => lutrama19.PORTADATAIN
data[20] => lutrama20.PORTADATAIN
data[21] => lutrama21.PORTADATAIN
data[22] => lutrama22.PORTADATAIN
data[23] => lutrama23.PORTADATAIN
data[24] => lutrama24.PORTADATAIN
data[25] => lutrama25.PORTADATAIN
data[26] => lutrama26.PORTADATAIN
data[27] => lutrama27.PORTADATAIN
data[28] => lutrama28.PORTADATAIN
data[29] => lutrama29.PORTADATAIN
data[30] => lutrama30.PORTADATAIN
data[31] => lutrama31.PORTADATAIN
inclock => lutrama0.CLK0
inclock => lutrama1.CLK0
inclock => lutrama2.CLK0
inclock => lutrama3.CLK0
inclock => lutrama4.CLK0
inclock => lutrama5.CLK0
inclock => lutrama6.CLK0
inclock => lutrama7.CLK0
inclock => lutrama8.CLK0
inclock => lutrama9.CLK0
inclock => lutrama10.CLK0
inclock => lutrama11.CLK0
inclock => lutrama12.CLK0
inclock => lutrama13.CLK0
inclock => lutrama14.CLK0
inclock => lutrama15.CLK0
inclock => lutrama16.CLK0
inclock => lutrama17.CLK0
inclock => lutrama18.CLK0
inclock => lutrama19.CLK0
inclock => lutrama20.CLK0
inclock => lutrama21.CLK0
inclock => lutrama22.CLK0
inclock => lutrama23.CLK0
inclock => lutrama24.CLK0
inclock => lutrama25.CLK0
inclock => lutrama26.CLK0
inclock => lutrama27.CLK0
inclock => lutrama28.CLK0
inclock => lutrama29.CLK0
inclock => lutrama30.CLK0
inclock => lutrama31.CLK0
outclock => dataout_reg[31].CLK
outclock => dataout_reg[30].CLK
outclock => dataout_reg[29].CLK
outclock => dataout_reg[28].CLK
outclock => dataout_reg[27].CLK
outclock => dataout_reg[26].CLK
outclock => dataout_reg[25].CLK
outclock => dataout_reg[24].CLK
outclock => dataout_reg[23].CLK
outclock => dataout_reg[22].CLK
outclock => dataout_reg[21].CLK
outclock => dataout_reg[20].CLK
outclock => dataout_reg[19].CLK
outclock => dataout_reg[18].CLK
outclock => dataout_reg[17].CLK
outclock => dataout_reg[16].CLK
outclock => dataout_reg[15].CLK
outclock => dataout_reg[14].CLK
outclock => dataout_reg[13].CLK
outclock => dataout_reg[12].CLK
outclock => dataout_reg[11].CLK
outclock => dataout_reg[10].CLK
outclock => dataout_reg[9].CLK
outclock => dataout_reg[8].CLK
outclock => dataout_reg[7].CLK
outclock => dataout_reg[6].CLK
outclock => dataout_reg[5].CLK
outclock => dataout_reg[4].CLK
outclock => dataout_reg[3].CLK
outclock => dataout_reg[2].CLK
outclock => dataout_reg[1].CLK
outclock => dataout_reg[0].CLK
outclocken => dataout_reg[31].ENA
outclocken => dataout_reg[30].ENA
outclocken => dataout_reg[29].ENA
outclocken => dataout_reg[28].ENA
outclocken => dataout_reg[27].ENA
outclocken => dataout_reg[26].ENA
outclocken => dataout_reg[25].ENA
outclocken => dataout_reg[24].ENA
outclocken => dataout_reg[23].ENA
outclocken => dataout_reg[22].ENA
outclocken => dataout_reg[21].ENA
outclocken => dataout_reg[20].ENA
outclocken => dataout_reg[19].ENA
outclocken => dataout_reg[18].ENA
outclocken => dataout_reg[17].ENA
outclocken => dataout_reg[16].ENA
outclocken => dataout_reg[15].ENA
outclocken => dataout_reg[14].ENA
outclocken => dataout_reg[13].ENA
outclocken => dataout_reg[12].ENA
outclocken => dataout_reg[11].ENA
outclocken => dataout_reg[10].ENA
outclocken => dataout_reg[9].ENA
outclocken => dataout_reg[8].ENA
outclocken => dataout_reg[7].ENA
outclocken => dataout_reg[6].ENA
outclocken => dataout_reg[5].ENA
outclocken => dataout_reg[4].ENA
outclocken => dataout_reg[3].ENA
outclocken => dataout_reg[2].ENA
outclocken => dataout_reg[1].ENA
outclocken => dataout_reg[0].ENA
q[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dataout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dataout_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dataout_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dataout_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dataout_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dataout_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dataout_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dataout_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dataout_reg[31].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[0] => lutrama1.PORTBADDR
rdaddress[0] => lutrama2.PORTBADDR
rdaddress[0] => lutrama3.PORTBADDR
rdaddress[0] => lutrama4.PORTBADDR
rdaddress[0] => lutrama5.PORTBADDR
rdaddress[0] => lutrama6.PORTBADDR
rdaddress[0] => lutrama7.PORTBADDR
rdaddress[0] => lutrama8.PORTBADDR
rdaddress[0] => lutrama9.PORTBADDR
rdaddress[0] => lutrama10.PORTBADDR
rdaddress[0] => lutrama11.PORTBADDR
rdaddress[0] => lutrama12.PORTBADDR
rdaddress[0] => lutrama13.PORTBADDR
rdaddress[0] => lutrama14.PORTBADDR
rdaddress[0] => lutrama15.PORTBADDR
rdaddress[0] => lutrama16.PORTBADDR
rdaddress[0] => lutrama17.PORTBADDR
rdaddress[0] => lutrama18.PORTBADDR
rdaddress[0] => lutrama19.PORTBADDR
rdaddress[0] => lutrama20.PORTBADDR
rdaddress[0] => lutrama21.PORTBADDR
rdaddress[0] => lutrama22.PORTBADDR
rdaddress[0] => lutrama23.PORTBADDR
rdaddress[0] => lutrama24.PORTBADDR
rdaddress[0] => lutrama25.PORTBADDR
rdaddress[0] => lutrama26.PORTBADDR
rdaddress[0] => lutrama27.PORTBADDR
rdaddress[0] => lutrama28.PORTBADDR
rdaddress[0] => lutrama29.PORTBADDR
rdaddress[0] => lutrama30.PORTBADDR
rdaddress[0] => lutrama31.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[1] => lutrama1.PORTBADDR1
rdaddress[1] => lutrama2.PORTBADDR1
rdaddress[1] => lutrama3.PORTBADDR1
rdaddress[1] => lutrama4.PORTBADDR1
rdaddress[1] => lutrama5.PORTBADDR1
rdaddress[1] => lutrama6.PORTBADDR1
rdaddress[1] => lutrama7.PORTBADDR1
rdaddress[1] => lutrama8.PORTBADDR1
rdaddress[1] => lutrama9.PORTBADDR1
rdaddress[1] => lutrama10.PORTBADDR1
rdaddress[1] => lutrama11.PORTBADDR1
rdaddress[1] => lutrama12.PORTBADDR1
rdaddress[1] => lutrama13.PORTBADDR1
rdaddress[1] => lutrama14.PORTBADDR1
rdaddress[1] => lutrama15.PORTBADDR1
rdaddress[1] => lutrama16.PORTBADDR1
rdaddress[1] => lutrama17.PORTBADDR1
rdaddress[1] => lutrama18.PORTBADDR1
rdaddress[1] => lutrama19.PORTBADDR1
rdaddress[1] => lutrama20.PORTBADDR1
rdaddress[1] => lutrama21.PORTBADDR1
rdaddress[1] => lutrama22.PORTBADDR1
rdaddress[1] => lutrama23.PORTBADDR1
rdaddress[1] => lutrama24.PORTBADDR1
rdaddress[1] => lutrama25.PORTBADDR1
rdaddress[1] => lutrama26.PORTBADDR1
rdaddress[1] => lutrama27.PORTBADDR1
rdaddress[1] => lutrama28.PORTBADDR1
rdaddress[1] => lutrama29.PORTBADDR1
rdaddress[1] => lutrama30.PORTBADDR1
rdaddress[1] => lutrama31.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[2] => lutrama1.PORTBADDR2
rdaddress[2] => lutrama2.PORTBADDR2
rdaddress[2] => lutrama3.PORTBADDR2
rdaddress[2] => lutrama4.PORTBADDR2
rdaddress[2] => lutrama5.PORTBADDR2
rdaddress[2] => lutrama6.PORTBADDR2
rdaddress[2] => lutrama7.PORTBADDR2
rdaddress[2] => lutrama8.PORTBADDR2
rdaddress[2] => lutrama9.PORTBADDR2
rdaddress[2] => lutrama10.PORTBADDR2
rdaddress[2] => lutrama11.PORTBADDR2
rdaddress[2] => lutrama12.PORTBADDR2
rdaddress[2] => lutrama13.PORTBADDR2
rdaddress[2] => lutrama14.PORTBADDR2
rdaddress[2] => lutrama15.PORTBADDR2
rdaddress[2] => lutrama16.PORTBADDR2
rdaddress[2] => lutrama17.PORTBADDR2
rdaddress[2] => lutrama18.PORTBADDR2
rdaddress[2] => lutrama19.PORTBADDR2
rdaddress[2] => lutrama20.PORTBADDR2
rdaddress[2] => lutrama21.PORTBADDR2
rdaddress[2] => lutrama22.PORTBADDR2
rdaddress[2] => lutrama23.PORTBADDR2
rdaddress[2] => lutrama24.PORTBADDR2
rdaddress[2] => lutrama25.PORTBADDR2
rdaddress[2] => lutrama26.PORTBADDR2
rdaddress[2] => lutrama27.PORTBADDR2
rdaddress[2] => lutrama28.PORTBADDR2
rdaddress[2] => lutrama29.PORTBADDR2
rdaddress[2] => lutrama30.PORTBADDR2
rdaddress[2] => lutrama31.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[3] => lutrama1.PORTBADDR3
rdaddress[3] => lutrama2.PORTBADDR3
rdaddress[3] => lutrama3.PORTBADDR3
rdaddress[3] => lutrama4.PORTBADDR3
rdaddress[3] => lutrama5.PORTBADDR3
rdaddress[3] => lutrama6.PORTBADDR3
rdaddress[3] => lutrama7.PORTBADDR3
rdaddress[3] => lutrama8.PORTBADDR3
rdaddress[3] => lutrama9.PORTBADDR3
rdaddress[3] => lutrama10.PORTBADDR3
rdaddress[3] => lutrama11.PORTBADDR3
rdaddress[3] => lutrama12.PORTBADDR3
rdaddress[3] => lutrama13.PORTBADDR3
rdaddress[3] => lutrama14.PORTBADDR3
rdaddress[3] => lutrama15.PORTBADDR3
rdaddress[3] => lutrama16.PORTBADDR3
rdaddress[3] => lutrama17.PORTBADDR3
rdaddress[3] => lutrama18.PORTBADDR3
rdaddress[3] => lutrama19.PORTBADDR3
rdaddress[3] => lutrama20.PORTBADDR3
rdaddress[3] => lutrama21.PORTBADDR3
rdaddress[3] => lutrama22.PORTBADDR3
rdaddress[3] => lutrama23.PORTBADDR3
rdaddress[3] => lutrama24.PORTBADDR3
rdaddress[3] => lutrama25.PORTBADDR3
rdaddress[3] => lutrama26.PORTBADDR3
rdaddress[3] => lutrama27.PORTBADDR3
rdaddress[3] => lutrama28.PORTBADDR3
rdaddress[3] => lutrama29.PORTBADDR3
rdaddress[3] => lutrama30.PORTBADDR3
rdaddress[3] => lutrama31.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
rdaddress[4] => lutrama1.PORTBADDR4
rdaddress[4] => lutrama2.PORTBADDR4
rdaddress[4] => lutrama3.PORTBADDR4
rdaddress[4] => lutrama4.PORTBADDR4
rdaddress[4] => lutrama5.PORTBADDR4
rdaddress[4] => lutrama6.PORTBADDR4
rdaddress[4] => lutrama7.PORTBADDR4
rdaddress[4] => lutrama8.PORTBADDR4
rdaddress[4] => lutrama9.PORTBADDR4
rdaddress[4] => lutrama10.PORTBADDR4
rdaddress[4] => lutrama11.PORTBADDR4
rdaddress[4] => lutrama12.PORTBADDR4
rdaddress[4] => lutrama13.PORTBADDR4
rdaddress[4] => lutrama14.PORTBADDR4
rdaddress[4] => lutrama15.PORTBADDR4
rdaddress[4] => lutrama16.PORTBADDR4
rdaddress[4] => lutrama17.PORTBADDR4
rdaddress[4] => lutrama18.PORTBADDR4
rdaddress[4] => lutrama19.PORTBADDR4
rdaddress[4] => lutrama20.PORTBADDR4
rdaddress[4] => lutrama21.PORTBADDR4
rdaddress[4] => lutrama22.PORTBADDR4
rdaddress[4] => lutrama23.PORTBADDR4
rdaddress[4] => lutrama24.PORTBADDR4
rdaddress[4] => lutrama25.PORTBADDR4
rdaddress[4] => lutrama26.PORTBADDR4
rdaddress[4] => lutrama27.PORTBADDR4
rdaddress[4] => lutrama28.PORTBADDR4
rdaddress[4] => lutrama29.PORTBADDR4
rdaddress[4] => lutrama30.PORTBADDR4
rdaddress[4] => lutrama31.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[0] => lutrama1.PORTAADDR
wraddress[0] => lutrama2.PORTAADDR
wraddress[0] => lutrama3.PORTAADDR
wraddress[0] => lutrama4.PORTAADDR
wraddress[0] => lutrama5.PORTAADDR
wraddress[0] => lutrama6.PORTAADDR
wraddress[0] => lutrama7.PORTAADDR
wraddress[0] => lutrama8.PORTAADDR
wraddress[0] => lutrama9.PORTAADDR
wraddress[0] => lutrama10.PORTAADDR
wraddress[0] => lutrama11.PORTAADDR
wraddress[0] => lutrama12.PORTAADDR
wraddress[0] => lutrama13.PORTAADDR
wraddress[0] => lutrama14.PORTAADDR
wraddress[0] => lutrama15.PORTAADDR
wraddress[0] => lutrama16.PORTAADDR
wraddress[0] => lutrama17.PORTAADDR
wraddress[0] => lutrama18.PORTAADDR
wraddress[0] => lutrama19.PORTAADDR
wraddress[0] => lutrama20.PORTAADDR
wraddress[0] => lutrama21.PORTAADDR
wraddress[0] => lutrama22.PORTAADDR
wraddress[0] => lutrama23.PORTAADDR
wraddress[0] => lutrama24.PORTAADDR
wraddress[0] => lutrama25.PORTAADDR
wraddress[0] => lutrama26.PORTAADDR
wraddress[0] => lutrama27.PORTAADDR
wraddress[0] => lutrama28.PORTAADDR
wraddress[0] => lutrama29.PORTAADDR
wraddress[0] => lutrama30.PORTAADDR
wraddress[0] => lutrama31.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[1] => lutrama1.PORTAADDR1
wraddress[1] => lutrama2.PORTAADDR1
wraddress[1] => lutrama3.PORTAADDR1
wraddress[1] => lutrama4.PORTAADDR1
wraddress[1] => lutrama5.PORTAADDR1
wraddress[1] => lutrama6.PORTAADDR1
wraddress[1] => lutrama7.PORTAADDR1
wraddress[1] => lutrama8.PORTAADDR1
wraddress[1] => lutrama9.PORTAADDR1
wraddress[1] => lutrama10.PORTAADDR1
wraddress[1] => lutrama11.PORTAADDR1
wraddress[1] => lutrama12.PORTAADDR1
wraddress[1] => lutrama13.PORTAADDR1
wraddress[1] => lutrama14.PORTAADDR1
wraddress[1] => lutrama15.PORTAADDR1
wraddress[1] => lutrama16.PORTAADDR1
wraddress[1] => lutrama17.PORTAADDR1
wraddress[1] => lutrama18.PORTAADDR1
wraddress[1] => lutrama19.PORTAADDR1
wraddress[1] => lutrama20.PORTAADDR1
wraddress[1] => lutrama21.PORTAADDR1
wraddress[1] => lutrama22.PORTAADDR1
wraddress[1] => lutrama23.PORTAADDR1
wraddress[1] => lutrama24.PORTAADDR1
wraddress[1] => lutrama25.PORTAADDR1
wraddress[1] => lutrama26.PORTAADDR1
wraddress[1] => lutrama27.PORTAADDR1
wraddress[1] => lutrama28.PORTAADDR1
wraddress[1] => lutrama29.PORTAADDR1
wraddress[1] => lutrama30.PORTAADDR1
wraddress[1] => lutrama31.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[2] => lutrama1.PORTAADDR2
wraddress[2] => lutrama2.PORTAADDR2
wraddress[2] => lutrama3.PORTAADDR2
wraddress[2] => lutrama4.PORTAADDR2
wraddress[2] => lutrama5.PORTAADDR2
wraddress[2] => lutrama6.PORTAADDR2
wraddress[2] => lutrama7.PORTAADDR2
wraddress[2] => lutrama8.PORTAADDR2
wraddress[2] => lutrama9.PORTAADDR2
wraddress[2] => lutrama10.PORTAADDR2
wraddress[2] => lutrama11.PORTAADDR2
wraddress[2] => lutrama12.PORTAADDR2
wraddress[2] => lutrama13.PORTAADDR2
wraddress[2] => lutrama14.PORTAADDR2
wraddress[2] => lutrama15.PORTAADDR2
wraddress[2] => lutrama16.PORTAADDR2
wraddress[2] => lutrama17.PORTAADDR2
wraddress[2] => lutrama18.PORTAADDR2
wraddress[2] => lutrama19.PORTAADDR2
wraddress[2] => lutrama20.PORTAADDR2
wraddress[2] => lutrama21.PORTAADDR2
wraddress[2] => lutrama22.PORTAADDR2
wraddress[2] => lutrama23.PORTAADDR2
wraddress[2] => lutrama24.PORTAADDR2
wraddress[2] => lutrama25.PORTAADDR2
wraddress[2] => lutrama26.PORTAADDR2
wraddress[2] => lutrama27.PORTAADDR2
wraddress[2] => lutrama28.PORTAADDR2
wraddress[2] => lutrama29.PORTAADDR2
wraddress[2] => lutrama30.PORTAADDR2
wraddress[2] => lutrama31.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[3] => lutrama1.PORTAADDR3
wraddress[3] => lutrama2.PORTAADDR3
wraddress[3] => lutrama3.PORTAADDR3
wraddress[3] => lutrama4.PORTAADDR3
wraddress[3] => lutrama5.PORTAADDR3
wraddress[3] => lutrama6.PORTAADDR3
wraddress[3] => lutrama7.PORTAADDR3
wraddress[3] => lutrama8.PORTAADDR3
wraddress[3] => lutrama9.PORTAADDR3
wraddress[3] => lutrama10.PORTAADDR3
wraddress[3] => lutrama11.PORTAADDR3
wraddress[3] => lutrama12.PORTAADDR3
wraddress[3] => lutrama13.PORTAADDR3
wraddress[3] => lutrama14.PORTAADDR3
wraddress[3] => lutrama15.PORTAADDR3
wraddress[3] => lutrama16.PORTAADDR3
wraddress[3] => lutrama17.PORTAADDR3
wraddress[3] => lutrama18.PORTAADDR3
wraddress[3] => lutrama19.PORTAADDR3
wraddress[3] => lutrama20.PORTAADDR3
wraddress[3] => lutrama21.PORTAADDR3
wraddress[3] => lutrama22.PORTAADDR3
wraddress[3] => lutrama23.PORTAADDR3
wraddress[3] => lutrama24.PORTAADDR3
wraddress[3] => lutrama25.PORTAADDR3
wraddress[3] => lutrama26.PORTAADDR3
wraddress[3] => lutrama27.PORTAADDR3
wraddress[3] => lutrama28.PORTAADDR3
wraddress[3] => lutrama29.PORTAADDR3
wraddress[3] => lutrama30.PORTAADDR3
wraddress[3] => lutrama31.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wraddress[4] => lutrama1.PORTAADDR4
wraddress[4] => lutrama2.PORTAADDR4
wraddress[4] => lutrama3.PORTAADDR4
wraddress[4] => lutrama4.PORTAADDR4
wraddress[4] => lutrama5.PORTAADDR4
wraddress[4] => lutrama6.PORTAADDR4
wraddress[4] => lutrama7.PORTAADDR4
wraddress[4] => lutrama8.PORTAADDR4
wraddress[4] => lutrama9.PORTAADDR4
wraddress[4] => lutrama10.PORTAADDR4
wraddress[4] => lutrama11.PORTAADDR4
wraddress[4] => lutrama12.PORTAADDR4
wraddress[4] => lutrama13.PORTAADDR4
wraddress[4] => lutrama14.PORTAADDR4
wraddress[4] => lutrama15.PORTAADDR4
wraddress[4] => lutrama16.PORTAADDR4
wraddress[4] => lutrama17.PORTAADDR4
wraddress[4] => lutrama18.PORTAADDR4
wraddress[4] => lutrama19.PORTAADDR4
wraddress[4] => lutrama20.PORTAADDR4
wraddress[4] => lutrama21.PORTAADDR4
wraddress[4] => lutrama22.PORTAADDR4
wraddress[4] => lutrama23.PORTAADDR4
wraddress[4] => lutrama24.PORTAADDR4
wraddress[4] => lutrama25.PORTAADDR4
wraddress[4] => lutrama26.PORTAADDR4
wraddress[4] => lutrama27.PORTAADDR4
wraddress[4] => lutrama28.PORTAADDR4
wraddress[4] => lutrama29.PORTAADDR4
wraddress[4] => lutrama30.PORTAADDR4
wraddress[4] => lutrama31.PORTAADDR4
wren => lutrama0.ENA0
wren => lutrama1.ENA0
wren => lutrama2.ENA0
wren => lutrama3.ENA0
wren => lutrama4.ENA0
wren => lutrama5.ENA0
wren => lutrama6.ENA0
wren => lutrama7.ENA0
wren => lutrama8.ENA0
wren => lutrama9.ENA0
wren => lutrama10.ENA0
wren => lutrama11.ENA0
wren => lutrama12.ENA0
wren => lutrama13.ENA0
wren => lutrama14.ENA0
wren => lutrama15.ENA0
wren => lutrama16.ENA0
wren => lutrama17.ENA0
wren => lutrama18.ENA0
wren => lutrama19.ENA0
wren => lutrama20.ENA0
wren => lutrama21.ENA0
wren => lutrama22.ENA0
wren => lutrama23.ENA0
wren => lutrama24.ENA0
wren => lutrama25.ENA0
wren => lutrama26.ENA0
wren => lutrama27.ENA0
wren => lutrama28.ENA0
wren => lutrama29.ENA0
wren => lutrama30.ENA0
wren => lutrama31.ENA0


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst|acl_stream_fifo:theiowr_s2_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst
in_stream_in_data[0] => in_stream_in_data[0].IN1
in_stream_in_data[1] => in_stream_in_data[1].IN1
in_stream_in_data[2] => in_stream_in_data[2].IN1
in_stream_in_data[3] => in_stream_in_data[3].IN1
in_stream_in_data[4] => in_stream_in_data[4].IN1
in_stream_in_data[5] => in_stream_in_data[5].IN1
in_stream_in_data[6] => in_stream_in_data[6].IN1
in_stream_in_data[7] => in_stream_in_data[7].IN1
in_stream_in_data[8] => in_stream_in_data[8].IN1
in_stream_in_data[9] => in_stream_in_data[9].IN1
in_stream_in_data[10] => in_stream_in_data[10].IN1
in_stream_in_data[11] => in_stream_in_data[11].IN1
in_stream_in_data[12] => in_stream_in_data[12].IN1
in_stream_in_data[13] => in_stream_in_data[13].IN1
in_stream_in_data[14] => in_stream_in_data[14].IN1
in_stream_in_data[15] => in_stream_in_data[15].IN1
in_stream_in_data[16] => in_stream_in_data[16].IN1
in_stream_in_data[17] => in_stream_in_data[17].IN1
in_stream_in_data[18] => in_stream_in_data[18].IN1
in_stream_in_data[19] => in_stream_in_data[19].IN1
in_stream_in_data[20] => in_stream_in_data[20].IN1
in_stream_in_data[21] => in_stream_in_data[21].IN1
in_stream_in_data[22] => in_stream_in_data[22].IN1
in_stream_in_data[23] => in_stream_in_data[23].IN1
in_stream_in_data[24] => in_stream_in_data[24].IN1
in_stream_in_data[25] => in_stream_in_data[25].IN1
in_stream_in_data[26] => in_stream_in_data[26].IN1
in_stream_in_data[27] => in_stream_in_data[27].IN1
in_stream_in_data[28] => in_stream_in_data[28].IN1
in_stream_in_data[29] => in_stream_in_data[29].IN1
in_stream_in_data[30] => in_stream_in_data[30].IN1
in_stream_in_data[31] => in_stream_in_data[31].IN1
in_stream_in_valid[0] => iord_bl_s0_fifo_inst_internal_stream_in_valid_bitsignaltemp.IN1
in_stream_out_almost_full[0] => iord_bl_s0_fifo_inst_internal_stream_out_almost_full_bitsignaltemp.IN1
in_stream_out_ready[0] => iord_bl_s0_fifo_inst_internal_stream_out_ready_bitsignaltemp.IN1
out_stream_in_ready[0] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_in_ready
out_stream_out_data[0] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_data
out_stream_out_data[1] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_data
out_stream_out_data[2] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_data
out_stream_out_data[3] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_data
out_stream_out_data[4] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_data
out_stream_out_data[5] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_data
out_stream_out_data[6] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_data
out_stream_out_data[7] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_data
out_stream_out_data[8] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_data
out_stream_out_data[9] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_data
out_stream_out_data[10] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_data
out_stream_out_data[11] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_data
out_stream_out_data[12] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_data
out_stream_out_data[13] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_data
out_stream_out_data[14] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_data
out_stream_out_data[15] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_data
out_stream_out_data[16] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_data
out_stream_out_data[17] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_data
out_stream_out_data[18] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_data
out_stream_out_data[19] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_data
out_stream_out_data[20] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_data
out_stream_out_data[21] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_data
out_stream_out_data[22] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_data
out_stream_out_data[23] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_data
out_stream_out_data[24] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_data
out_stream_out_data[25] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_data
out_stream_out_data[26] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_data
out_stream_out_data[27] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_data
out_stream_out_data[28] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_data
out_stream_out_data[29] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_data
out_stream_out_data[30] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_data
out_stream_out_data[31] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_data
out_stream_out_valid[0] <= acl_stream_fifo:theiord_bl_s0_fifo_inst_internal.stream_out_valid
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal
clock => clock.IN4
resetn => resetn.IN1
stream_in_valid => incr.IN1
stream_in_data[0] => fifo_data_in[0].IN1
stream_in_data[1] => fifo_data_in[1].IN1
stream_in_data[2] => fifo_data_in[2].IN1
stream_in_data[3] => fifo_data_in[3].IN1
stream_in_data[4] => fifo_data_in[4].IN1
stream_in_data[5] => fifo_data_in[5].IN1
stream_in_data[6] => fifo_data_in[6].IN1
stream_in_data[7] => fifo_data_in[7].IN1
stream_in_data[8] => fifo_data_in[8].IN1
stream_in_data[9] => fifo_data_in[9].IN1
stream_in_data[10] => fifo_data_in[10].IN1
stream_in_data[11] => fifo_data_in[11].IN1
stream_in_data[12] => fifo_data_in[12].IN1
stream_in_data[13] => fifo_data_in[13].IN1
stream_in_data[14] => fifo_data_in[14].IN1
stream_in_data[15] => fifo_data_in[15].IN1
stream_in_data[16] => fifo_data_in[16].IN1
stream_in_data[17] => fifo_data_in[17].IN1
stream_in_data[18] => fifo_data_in[18].IN1
stream_in_data[19] => fifo_data_in[19].IN1
stream_in_data[20] => fifo_data_in[20].IN1
stream_in_data[21] => fifo_data_in[21].IN1
stream_in_data[22] => fifo_data_in[22].IN1
stream_in_data[23] => fifo_data_in[23].IN1
stream_in_data[24] => fifo_data_in[24].IN1
stream_in_data[25] => fifo_data_in[25].IN1
stream_in_data[26] => fifo_data_in[26].IN1
stream_in_data[27] => fifo_data_in[27].IN1
stream_in_data[28] => fifo_data_in[28].IN1
stream_in_data[29] => fifo_data_in[29].IN1
stream_in_data[30] => fifo_data_in[30].IN1
stream_in_data[31] => fifo_data_in[31].IN1
stream_in_ready <= acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst.threshold_reached
stream_in_startofpacket => ~NO_FANOUT~
stream_in_endofpacket => ~NO_FANOUT~
stream_in_empty[0] => ~NO_FANOUT~
stream_out_almost_full => ~NO_FANOUT~
stream_out_ready => decr.IN1
stream_out_ready => _.IN1
stream_out_data[0] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[1] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[2] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[3] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[4] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[5] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[6] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[7] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[8] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[9] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[10] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[11] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[12] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[13] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[14] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[15] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[16] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[17] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[18] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[19] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[20] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[21] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[22] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[23] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[24] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[25] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[26] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[27] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[28] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[29] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[30] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_data[31] <= hld_fifo:GEN_RAM_FIFO.fifo.o_data
stream_out_valid <= hld_fifo:GEN_RAM_FIFO.fifo.o_valid
stream_out_startofpacket <= <GND>
stream_out_endofpacket <= <GND>
stream_out_empty[0] <= <GND>
almost_full <= acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst.threshold_reached
ecc_err_status[0] <= hld_fifo:GEN_RAM_FIFO.fifo.ecc_err_status
ecc_err_status[1] <= hld_fifo:GEN_RAM_FIFO.fifo.ecc_err_status


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|acl_shift_register_no_reset:GEN_RAM_FIFO.delay_write_interface_of_fifo
clock => GEN_STAGES.pipe[0][0].CLK
clock => GEN_STAGES.pipe[0][1].CLK
clock => GEN_STAGES.pipe[0][2].CLK
clock => GEN_STAGES.pipe[0][3].CLK
clock => GEN_STAGES.pipe[0][4].CLK
clock => GEN_STAGES.pipe[0][5].CLK
clock => GEN_STAGES.pipe[0][6].CLK
clock => GEN_STAGES.pipe[0][7].CLK
clock => GEN_STAGES.pipe[0][8].CLK
clock => GEN_STAGES.pipe[0][9].CLK
clock => GEN_STAGES.pipe[0][10].CLK
clock => GEN_STAGES.pipe[0][11].CLK
clock => GEN_STAGES.pipe[0][12].CLK
clock => GEN_STAGES.pipe[0][13].CLK
clock => GEN_STAGES.pipe[0][14].CLK
clock => GEN_STAGES.pipe[0][15].CLK
clock => GEN_STAGES.pipe[0][16].CLK
clock => GEN_STAGES.pipe[0][17].CLK
clock => GEN_STAGES.pipe[0][18].CLK
clock => GEN_STAGES.pipe[0][19].CLK
clock => GEN_STAGES.pipe[0][20].CLK
clock => GEN_STAGES.pipe[0][21].CLK
clock => GEN_STAGES.pipe[0][22].CLK
clock => GEN_STAGES.pipe[0][23].CLK
clock => GEN_STAGES.pipe[0][24].CLK
clock => GEN_STAGES.pipe[0][25].CLK
clock => GEN_STAGES.pipe[0][26].CLK
clock => GEN_STAGES.pipe[0][27].CLK
clock => GEN_STAGES.pipe[0][28].CLK
clock => GEN_STAGES.pipe[0][29].CLK
clock => GEN_STAGES.pipe[0][30].CLK
clock => GEN_STAGES.pipe[0][31].CLK
clock => GEN_STAGES.pipe[0][32].CLK
D[0] => GEN_STAGES.pipe[0][0].DATAIN
D[1] => GEN_STAGES.pipe[0][1].DATAIN
D[2] => GEN_STAGES.pipe[0][2].DATAIN
D[3] => GEN_STAGES.pipe[0][3].DATAIN
D[4] => GEN_STAGES.pipe[0][4].DATAIN
D[5] => GEN_STAGES.pipe[0][5].DATAIN
D[6] => GEN_STAGES.pipe[0][6].DATAIN
D[7] => GEN_STAGES.pipe[0][7].DATAIN
D[8] => GEN_STAGES.pipe[0][8].DATAIN
D[9] => GEN_STAGES.pipe[0][9].DATAIN
D[10] => GEN_STAGES.pipe[0][10].DATAIN
D[11] => GEN_STAGES.pipe[0][11].DATAIN
D[12] => GEN_STAGES.pipe[0][12].DATAIN
D[13] => GEN_STAGES.pipe[0][13].DATAIN
D[14] => GEN_STAGES.pipe[0][14].DATAIN
D[15] => GEN_STAGES.pipe[0][15].DATAIN
D[16] => GEN_STAGES.pipe[0][16].DATAIN
D[17] => GEN_STAGES.pipe[0][17].DATAIN
D[18] => GEN_STAGES.pipe[0][18].DATAIN
D[19] => GEN_STAGES.pipe[0][19].DATAIN
D[20] => GEN_STAGES.pipe[0][20].DATAIN
D[21] => GEN_STAGES.pipe[0][21].DATAIN
D[22] => GEN_STAGES.pipe[0][22].DATAIN
D[23] => GEN_STAGES.pipe[0][23].DATAIN
D[24] => GEN_STAGES.pipe[0][24].DATAIN
D[25] => GEN_STAGES.pipe[0][25].DATAIN
D[26] => GEN_STAGES.pipe[0][26].DATAIN
D[27] => GEN_STAGES.pipe[0][27].DATAIN
D[28] => GEN_STAGES.pipe[0][28].DATAIN
D[29] => GEN_STAGES.pipe[0][29].DATAIN
D[30] => GEN_STAGES.pipe[0][30].DATAIN
D[31] => GEN_STAGES.pipe[0][31].DATAIN
D[32] => GEN_STAGES.pipe[0][32].DATAIN
Q[0] <= GEN_STAGES.pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= GEN_STAGES.pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= GEN_STAGES.pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= GEN_STAGES.pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= GEN_STAGES.pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= GEN_STAGES.pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= GEN_STAGES.pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= GEN_STAGES.pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= GEN_STAGES.pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= GEN_STAGES.pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= GEN_STAGES.pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= GEN_STAGES.pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= GEN_STAGES.pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= GEN_STAGES.pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= GEN_STAGES.pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= GEN_STAGES.pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= GEN_STAGES.pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= GEN_STAGES.pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= GEN_STAGES.pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= GEN_STAGES.pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= GEN_STAGES.pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= GEN_STAGES.pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= GEN_STAGES.pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= GEN_STAGES.pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= GEN_STAGES.pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= GEN_STAGES.pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= GEN_STAGES.pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= GEN_STAGES.pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= GEN_STAGES.pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= GEN_STAGES.pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= GEN_STAGES.pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= GEN_STAGES.pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
Q[32] <= GEN_STAGES.pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_almost_full <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
stall_out <= fifo_in_reset.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[1] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[2] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[3] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[4] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[5] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[6] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[7] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[8] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[9] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[10] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[11] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[12] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[13] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[14] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[15] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[16] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[17] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[18] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[19] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[20] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[21] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[22] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[23] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[24] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[25] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[26] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[27] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[28] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[29] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[30] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[31] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component
wren => dpram_er32:auto_generated.wren
data[0] => dpram_er32:auto_generated.data[0]
data[1] => dpram_er32:auto_generated.data[1]
data[2] => dpram_er32:auto_generated.data[2]
data[3] => dpram_er32:auto_generated.data[3]
data[4] => dpram_er32:auto_generated.data[4]
data[5] => dpram_er32:auto_generated.data[5]
data[6] => dpram_er32:auto_generated.data[6]
data[7] => dpram_er32:auto_generated.data[7]
data[8] => dpram_er32:auto_generated.data[8]
data[9] => dpram_er32:auto_generated.data[9]
data[10] => dpram_er32:auto_generated.data[10]
data[11] => dpram_er32:auto_generated.data[11]
data[12] => dpram_er32:auto_generated.data[12]
data[13] => dpram_er32:auto_generated.data[13]
data[14] => dpram_er32:auto_generated.data[14]
data[15] => dpram_er32:auto_generated.data[15]
data[16] => dpram_er32:auto_generated.data[16]
data[17] => dpram_er32:auto_generated.data[17]
data[18] => dpram_er32:auto_generated.data[18]
data[19] => dpram_er32:auto_generated.data[19]
data[20] => dpram_er32:auto_generated.data[20]
data[21] => dpram_er32:auto_generated.data[21]
data[22] => dpram_er32:auto_generated.data[22]
data[23] => dpram_er32:auto_generated.data[23]
data[24] => dpram_er32:auto_generated.data[24]
data[25] => dpram_er32:auto_generated.data[25]
data[26] => dpram_er32:auto_generated.data[26]
data[27] => dpram_er32:auto_generated.data[27]
data[28] => dpram_er32:auto_generated.data[28]
data[29] => dpram_er32:auto_generated.data[29]
data[30] => dpram_er32:auto_generated.data[30]
data[31] => dpram_er32:auto_generated.data[31]
wraddress[0] => dpram_er32:auto_generated.wraddress[0]
wraddress[1] => dpram_er32:auto_generated.wraddress[1]
wraddress[2] => dpram_er32:auto_generated.wraddress[2]
wraddress[3] => dpram_er32:auto_generated.wraddress[3]
wraddress[4] => dpram_er32:auto_generated.wraddress[4]
inclock => dpram_er32:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_er32:auto_generated.rdaddress[0]
rdaddress[1] => dpram_er32:auto_generated.rdaddress[1]
rdaddress[2] => dpram_er32:auto_generated.rdaddress[2]
rdaddress[3] => dpram_er32:auto_generated.rdaddress[3]
rdaddress[4] => dpram_er32:auto_generated.rdaddress[4]
outclock => dpram_er32:auto_generated.outclock
outclocken => dpram_er32:auto_generated.outclocken
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_er32:auto_generated.q[0]
q[1] <= dpram_er32:auto_generated.q[1]
q[2] <= dpram_er32:auto_generated.q[2]
q[3] <= dpram_er32:auto_generated.q[3]
q[4] <= dpram_er32:auto_generated.q[4]
q[5] <= dpram_er32:auto_generated.q[5]
q[6] <= dpram_er32:auto_generated.q[6]
q[7] <= dpram_er32:auto_generated.q[7]
q[8] <= dpram_er32:auto_generated.q[8]
q[9] <= dpram_er32:auto_generated.q[9]
q[10] <= dpram_er32:auto_generated.q[10]
q[11] <= dpram_er32:auto_generated.q[11]
q[12] <= dpram_er32:auto_generated.q[12]
q[13] <= dpram_er32:auto_generated.q[13]
q[14] <= dpram_er32:auto_generated.q[14]
q[15] <= dpram_er32:auto_generated.q[15]
q[16] <= dpram_er32:auto_generated.q[16]
q[17] <= dpram_er32:auto_generated.q[17]
q[18] <= dpram_er32:auto_generated.q[18]
q[19] <= dpram_er32:auto_generated.q[19]
q[20] <= dpram_er32:auto_generated.q[20]
q[21] <= dpram_er32:auto_generated.q[21]
q[22] <= dpram_er32:auto_generated.q[22]
q[23] <= dpram_er32:auto_generated.q[23]
q[24] <= dpram_er32:auto_generated.q[24]
q[25] <= dpram_er32:auto_generated.q[25]
q[26] <= dpram_er32:auto_generated.q[26]
q[27] <= dpram_er32:auto_generated.q[27]
q[28] <= dpram_er32:auto_generated.q[28]
q[29] <= dpram_er32:auto_generated.q[29]
q[30] <= dpram_er32:auto_generated.q[30]
q[31] <= dpram_er32:auto_generated.q[31]


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated
data[0] => lutrama0.PORTADATAIN
data[1] => lutrama1.PORTADATAIN
data[2] => lutrama2.PORTADATAIN
data[3] => lutrama3.PORTADATAIN
data[4] => lutrama4.PORTADATAIN
data[5] => lutrama5.PORTADATAIN
data[6] => lutrama6.PORTADATAIN
data[7] => lutrama7.PORTADATAIN
data[8] => lutrama8.PORTADATAIN
data[9] => lutrama9.PORTADATAIN
data[10] => lutrama10.PORTADATAIN
data[11] => lutrama11.PORTADATAIN
data[12] => lutrama12.PORTADATAIN
data[13] => lutrama13.PORTADATAIN
data[14] => lutrama14.PORTADATAIN
data[15] => lutrama15.PORTADATAIN
data[16] => lutrama16.PORTADATAIN
data[17] => lutrama17.PORTADATAIN
data[18] => lutrama18.PORTADATAIN
data[19] => lutrama19.PORTADATAIN
data[20] => lutrama20.PORTADATAIN
data[21] => lutrama21.PORTADATAIN
data[22] => lutrama22.PORTADATAIN
data[23] => lutrama23.PORTADATAIN
data[24] => lutrama24.PORTADATAIN
data[25] => lutrama25.PORTADATAIN
data[26] => lutrama26.PORTADATAIN
data[27] => lutrama27.PORTADATAIN
data[28] => lutrama28.PORTADATAIN
data[29] => lutrama29.PORTADATAIN
data[30] => lutrama30.PORTADATAIN
data[31] => lutrama31.PORTADATAIN
inclock => lutrama0.CLK0
inclock => lutrama1.CLK0
inclock => lutrama2.CLK0
inclock => lutrama3.CLK0
inclock => lutrama4.CLK0
inclock => lutrama5.CLK0
inclock => lutrama6.CLK0
inclock => lutrama7.CLK0
inclock => lutrama8.CLK0
inclock => lutrama9.CLK0
inclock => lutrama10.CLK0
inclock => lutrama11.CLK0
inclock => lutrama12.CLK0
inclock => lutrama13.CLK0
inclock => lutrama14.CLK0
inclock => lutrama15.CLK0
inclock => lutrama16.CLK0
inclock => lutrama17.CLK0
inclock => lutrama18.CLK0
inclock => lutrama19.CLK0
inclock => lutrama20.CLK0
inclock => lutrama21.CLK0
inclock => lutrama22.CLK0
inclock => lutrama23.CLK0
inclock => lutrama24.CLK0
inclock => lutrama25.CLK0
inclock => lutrama26.CLK0
inclock => lutrama27.CLK0
inclock => lutrama28.CLK0
inclock => lutrama29.CLK0
inclock => lutrama30.CLK0
inclock => lutrama31.CLK0
outclock => dataout_reg[31].CLK
outclock => dataout_reg[30].CLK
outclock => dataout_reg[29].CLK
outclock => dataout_reg[28].CLK
outclock => dataout_reg[27].CLK
outclock => dataout_reg[26].CLK
outclock => dataout_reg[25].CLK
outclock => dataout_reg[24].CLK
outclock => dataout_reg[23].CLK
outclock => dataout_reg[22].CLK
outclock => dataout_reg[21].CLK
outclock => dataout_reg[20].CLK
outclock => dataout_reg[19].CLK
outclock => dataout_reg[18].CLK
outclock => dataout_reg[17].CLK
outclock => dataout_reg[16].CLK
outclock => dataout_reg[15].CLK
outclock => dataout_reg[14].CLK
outclock => dataout_reg[13].CLK
outclock => dataout_reg[12].CLK
outclock => dataout_reg[11].CLK
outclock => dataout_reg[10].CLK
outclock => dataout_reg[9].CLK
outclock => dataout_reg[8].CLK
outclock => dataout_reg[7].CLK
outclock => dataout_reg[6].CLK
outclock => dataout_reg[5].CLK
outclock => dataout_reg[4].CLK
outclock => dataout_reg[3].CLK
outclock => dataout_reg[2].CLK
outclock => dataout_reg[1].CLK
outclock => dataout_reg[0].CLK
outclocken => dataout_reg[31].ENA
outclocken => dataout_reg[30].ENA
outclocken => dataout_reg[29].ENA
outclocken => dataout_reg[28].ENA
outclocken => dataout_reg[27].ENA
outclocken => dataout_reg[26].ENA
outclocken => dataout_reg[25].ENA
outclocken => dataout_reg[24].ENA
outclocken => dataout_reg[23].ENA
outclocken => dataout_reg[22].ENA
outclocken => dataout_reg[21].ENA
outclocken => dataout_reg[20].ENA
outclocken => dataout_reg[19].ENA
outclocken => dataout_reg[18].ENA
outclocken => dataout_reg[17].ENA
outclocken => dataout_reg[16].ENA
outclocken => dataout_reg[15].ENA
outclocken => dataout_reg[14].ENA
outclocken => dataout_reg[13].ENA
outclocken => dataout_reg[12].ENA
outclocken => dataout_reg[11].ENA
outclocken => dataout_reg[10].ENA
outclocken => dataout_reg[9].ENA
outclocken => dataout_reg[8].ENA
outclocken => dataout_reg[7].ENA
outclocken => dataout_reg[6].ENA
outclocken => dataout_reg[5].ENA
outclocken => dataout_reg[4].ENA
outclocken => dataout_reg[3].ENA
outclocken => dataout_reg[2].ENA
outclocken => dataout_reg[1].ENA
outclocken => dataout_reg[0].ENA
q[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dataout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dataout_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dataout_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dataout_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dataout_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dataout_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dataout_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dataout_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dataout_reg[31].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[0] => lutrama1.PORTBADDR
rdaddress[0] => lutrama2.PORTBADDR
rdaddress[0] => lutrama3.PORTBADDR
rdaddress[0] => lutrama4.PORTBADDR
rdaddress[0] => lutrama5.PORTBADDR
rdaddress[0] => lutrama6.PORTBADDR
rdaddress[0] => lutrama7.PORTBADDR
rdaddress[0] => lutrama8.PORTBADDR
rdaddress[0] => lutrama9.PORTBADDR
rdaddress[0] => lutrama10.PORTBADDR
rdaddress[0] => lutrama11.PORTBADDR
rdaddress[0] => lutrama12.PORTBADDR
rdaddress[0] => lutrama13.PORTBADDR
rdaddress[0] => lutrama14.PORTBADDR
rdaddress[0] => lutrama15.PORTBADDR
rdaddress[0] => lutrama16.PORTBADDR
rdaddress[0] => lutrama17.PORTBADDR
rdaddress[0] => lutrama18.PORTBADDR
rdaddress[0] => lutrama19.PORTBADDR
rdaddress[0] => lutrama20.PORTBADDR
rdaddress[0] => lutrama21.PORTBADDR
rdaddress[0] => lutrama22.PORTBADDR
rdaddress[0] => lutrama23.PORTBADDR
rdaddress[0] => lutrama24.PORTBADDR
rdaddress[0] => lutrama25.PORTBADDR
rdaddress[0] => lutrama26.PORTBADDR
rdaddress[0] => lutrama27.PORTBADDR
rdaddress[0] => lutrama28.PORTBADDR
rdaddress[0] => lutrama29.PORTBADDR
rdaddress[0] => lutrama30.PORTBADDR
rdaddress[0] => lutrama31.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[1] => lutrama1.PORTBADDR1
rdaddress[1] => lutrama2.PORTBADDR1
rdaddress[1] => lutrama3.PORTBADDR1
rdaddress[1] => lutrama4.PORTBADDR1
rdaddress[1] => lutrama5.PORTBADDR1
rdaddress[1] => lutrama6.PORTBADDR1
rdaddress[1] => lutrama7.PORTBADDR1
rdaddress[1] => lutrama8.PORTBADDR1
rdaddress[1] => lutrama9.PORTBADDR1
rdaddress[1] => lutrama10.PORTBADDR1
rdaddress[1] => lutrama11.PORTBADDR1
rdaddress[1] => lutrama12.PORTBADDR1
rdaddress[1] => lutrama13.PORTBADDR1
rdaddress[1] => lutrama14.PORTBADDR1
rdaddress[1] => lutrama15.PORTBADDR1
rdaddress[1] => lutrama16.PORTBADDR1
rdaddress[1] => lutrama17.PORTBADDR1
rdaddress[1] => lutrama18.PORTBADDR1
rdaddress[1] => lutrama19.PORTBADDR1
rdaddress[1] => lutrama20.PORTBADDR1
rdaddress[1] => lutrama21.PORTBADDR1
rdaddress[1] => lutrama22.PORTBADDR1
rdaddress[1] => lutrama23.PORTBADDR1
rdaddress[1] => lutrama24.PORTBADDR1
rdaddress[1] => lutrama25.PORTBADDR1
rdaddress[1] => lutrama26.PORTBADDR1
rdaddress[1] => lutrama27.PORTBADDR1
rdaddress[1] => lutrama28.PORTBADDR1
rdaddress[1] => lutrama29.PORTBADDR1
rdaddress[1] => lutrama30.PORTBADDR1
rdaddress[1] => lutrama31.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[2] => lutrama1.PORTBADDR2
rdaddress[2] => lutrama2.PORTBADDR2
rdaddress[2] => lutrama3.PORTBADDR2
rdaddress[2] => lutrama4.PORTBADDR2
rdaddress[2] => lutrama5.PORTBADDR2
rdaddress[2] => lutrama6.PORTBADDR2
rdaddress[2] => lutrama7.PORTBADDR2
rdaddress[2] => lutrama8.PORTBADDR2
rdaddress[2] => lutrama9.PORTBADDR2
rdaddress[2] => lutrama10.PORTBADDR2
rdaddress[2] => lutrama11.PORTBADDR2
rdaddress[2] => lutrama12.PORTBADDR2
rdaddress[2] => lutrama13.PORTBADDR2
rdaddress[2] => lutrama14.PORTBADDR2
rdaddress[2] => lutrama15.PORTBADDR2
rdaddress[2] => lutrama16.PORTBADDR2
rdaddress[2] => lutrama17.PORTBADDR2
rdaddress[2] => lutrama18.PORTBADDR2
rdaddress[2] => lutrama19.PORTBADDR2
rdaddress[2] => lutrama20.PORTBADDR2
rdaddress[2] => lutrama21.PORTBADDR2
rdaddress[2] => lutrama22.PORTBADDR2
rdaddress[2] => lutrama23.PORTBADDR2
rdaddress[2] => lutrama24.PORTBADDR2
rdaddress[2] => lutrama25.PORTBADDR2
rdaddress[2] => lutrama26.PORTBADDR2
rdaddress[2] => lutrama27.PORTBADDR2
rdaddress[2] => lutrama28.PORTBADDR2
rdaddress[2] => lutrama29.PORTBADDR2
rdaddress[2] => lutrama30.PORTBADDR2
rdaddress[2] => lutrama31.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[3] => lutrama1.PORTBADDR3
rdaddress[3] => lutrama2.PORTBADDR3
rdaddress[3] => lutrama3.PORTBADDR3
rdaddress[3] => lutrama4.PORTBADDR3
rdaddress[3] => lutrama5.PORTBADDR3
rdaddress[3] => lutrama6.PORTBADDR3
rdaddress[3] => lutrama7.PORTBADDR3
rdaddress[3] => lutrama8.PORTBADDR3
rdaddress[3] => lutrama9.PORTBADDR3
rdaddress[3] => lutrama10.PORTBADDR3
rdaddress[3] => lutrama11.PORTBADDR3
rdaddress[3] => lutrama12.PORTBADDR3
rdaddress[3] => lutrama13.PORTBADDR3
rdaddress[3] => lutrama14.PORTBADDR3
rdaddress[3] => lutrama15.PORTBADDR3
rdaddress[3] => lutrama16.PORTBADDR3
rdaddress[3] => lutrama17.PORTBADDR3
rdaddress[3] => lutrama18.PORTBADDR3
rdaddress[3] => lutrama19.PORTBADDR3
rdaddress[3] => lutrama20.PORTBADDR3
rdaddress[3] => lutrama21.PORTBADDR3
rdaddress[3] => lutrama22.PORTBADDR3
rdaddress[3] => lutrama23.PORTBADDR3
rdaddress[3] => lutrama24.PORTBADDR3
rdaddress[3] => lutrama25.PORTBADDR3
rdaddress[3] => lutrama26.PORTBADDR3
rdaddress[3] => lutrama27.PORTBADDR3
rdaddress[3] => lutrama28.PORTBADDR3
rdaddress[3] => lutrama29.PORTBADDR3
rdaddress[3] => lutrama30.PORTBADDR3
rdaddress[3] => lutrama31.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
rdaddress[4] => lutrama1.PORTBADDR4
rdaddress[4] => lutrama2.PORTBADDR4
rdaddress[4] => lutrama3.PORTBADDR4
rdaddress[4] => lutrama4.PORTBADDR4
rdaddress[4] => lutrama5.PORTBADDR4
rdaddress[4] => lutrama6.PORTBADDR4
rdaddress[4] => lutrama7.PORTBADDR4
rdaddress[4] => lutrama8.PORTBADDR4
rdaddress[4] => lutrama9.PORTBADDR4
rdaddress[4] => lutrama10.PORTBADDR4
rdaddress[4] => lutrama11.PORTBADDR4
rdaddress[4] => lutrama12.PORTBADDR4
rdaddress[4] => lutrama13.PORTBADDR4
rdaddress[4] => lutrama14.PORTBADDR4
rdaddress[4] => lutrama15.PORTBADDR4
rdaddress[4] => lutrama16.PORTBADDR4
rdaddress[4] => lutrama17.PORTBADDR4
rdaddress[4] => lutrama18.PORTBADDR4
rdaddress[4] => lutrama19.PORTBADDR4
rdaddress[4] => lutrama20.PORTBADDR4
rdaddress[4] => lutrama21.PORTBADDR4
rdaddress[4] => lutrama22.PORTBADDR4
rdaddress[4] => lutrama23.PORTBADDR4
rdaddress[4] => lutrama24.PORTBADDR4
rdaddress[4] => lutrama25.PORTBADDR4
rdaddress[4] => lutrama26.PORTBADDR4
rdaddress[4] => lutrama27.PORTBADDR4
rdaddress[4] => lutrama28.PORTBADDR4
rdaddress[4] => lutrama29.PORTBADDR4
rdaddress[4] => lutrama30.PORTBADDR4
rdaddress[4] => lutrama31.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[0] => lutrama1.PORTAADDR
wraddress[0] => lutrama2.PORTAADDR
wraddress[0] => lutrama3.PORTAADDR
wraddress[0] => lutrama4.PORTAADDR
wraddress[0] => lutrama5.PORTAADDR
wraddress[0] => lutrama6.PORTAADDR
wraddress[0] => lutrama7.PORTAADDR
wraddress[0] => lutrama8.PORTAADDR
wraddress[0] => lutrama9.PORTAADDR
wraddress[0] => lutrama10.PORTAADDR
wraddress[0] => lutrama11.PORTAADDR
wraddress[0] => lutrama12.PORTAADDR
wraddress[0] => lutrama13.PORTAADDR
wraddress[0] => lutrama14.PORTAADDR
wraddress[0] => lutrama15.PORTAADDR
wraddress[0] => lutrama16.PORTAADDR
wraddress[0] => lutrama17.PORTAADDR
wraddress[0] => lutrama18.PORTAADDR
wraddress[0] => lutrama19.PORTAADDR
wraddress[0] => lutrama20.PORTAADDR
wraddress[0] => lutrama21.PORTAADDR
wraddress[0] => lutrama22.PORTAADDR
wraddress[0] => lutrama23.PORTAADDR
wraddress[0] => lutrama24.PORTAADDR
wraddress[0] => lutrama25.PORTAADDR
wraddress[0] => lutrama26.PORTAADDR
wraddress[0] => lutrama27.PORTAADDR
wraddress[0] => lutrama28.PORTAADDR
wraddress[0] => lutrama29.PORTAADDR
wraddress[0] => lutrama30.PORTAADDR
wraddress[0] => lutrama31.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[1] => lutrama1.PORTAADDR1
wraddress[1] => lutrama2.PORTAADDR1
wraddress[1] => lutrama3.PORTAADDR1
wraddress[1] => lutrama4.PORTAADDR1
wraddress[1] => lutrama5.PORTAADDR1
wraddress[1] => lutrama6.PORTAADDR1
wraddress[1] => lutrama7.PORTAADDR1
wraddress[1] => lutrama8.PORTAADDR1
wraddress[1] => lutrama9.PORTAADDR1
wraddress[1] => lutrama10.PORTAADDR1
wraddress[1] => lutrama11.PORTAADDR1
wraddress[1] => lutrama12.PORTAADDR1
wraddress[1] => lutrama13.PORTAADDR1
wraddress[1] => lutrama14.PORTAADDR1
wraddress[1] => lutrama15.PORTAADDR1
wraddress[1] => lutrama16.PORTAADDR1
wraddress[1] => lutrama17.PORTAADDR1
wraddress[1] => lutrama18.PORTAADDR1
wraddress[1] => lutrama19.PORTAADDR1
wraddress[1] => lutrama20.PORTAADDR1
wraddress[1] => lutrama21.PORTAADDR1
wraddress[1] => lutrama22.PORTAADDR1
wraddress[1] => lutrama23.PORTAADDR1
wraddress[1] => lutrama24.PORTAADDR1
wraddress[1] => lutrama25.PORTAADDR1
wraddress[1] => lutrama26.PORTAADDR1
wraddress[1] => lutrama27.PORTAADDR1
wraddress[1] => lutrama28.PORTAADDR1
wraddress[1] => lutrama29.PORTAADDR1
wraddress[1] => lutrama30.PORTAADDR1
wraddress[1] => lutrama31.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[2] => lutrama1.PORTAADDR2
wraddress[2] => lutrama2.PORTAADDR2
wraddress[2] => lutrama3.PORTAADDR2
wraddress[2] => lutrama4.PORTAADDR2
wraddress[2] => lutrama5.PORTAADDR2
wraddress[2] => lutrama6.PORTAADDR2
wraddress[2] => lutrama7.PORTAADDR2
wraddress[2] => lutrama8.PORTAADDR2
wraddress[2] => lutrama9.PORTAADDR2
wraddress[2] => lutrama10.PORTAADDR2
wraddress[2] => lutrama11.PORTAADDR2
wraddress[2] => lutrama12.PORTAADDR2
wraddress[2] => lutrama13.PORTAADDR2
wraddress[2] => lutrama14.PORTAADDR2
wraddress[2] => lutrama15.PORTAADDR2
wraddress[2] => lutrama16.PORTAADDR2
wraddress[2] => lutrama17.PORTAADDR2
wraddress[2] => lutrama18.PORTAADDR2
wraddress[2] => lutrama19.PORTAADDR2
wraddress[2] => lutrama20.PORTAADDR2
wraddress[2] => lutrama21.PORTAADDR2
wraddress[2] => lutrama22.PORTAADDR2
wraddress[2] => lutrama23.PORTAADDR2
wraddress[2] => lutrama24.PORTAADDR2
wraddress[2] => lutrama25.PORTAADDR2
wraddress[2] => lutrama26.PORTAADDR2
wraddress[2] => lutrama27.PORTAADDR2
wraddress[2] => lutrama28.PORTAADDR2
wraddress[2] => lutrama29.PORTAADDR2
wraddress[2] => lutrama30.PORTAADDR2
wraddress[2] => lutrama31.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[3] => lutrama1.PORTAADDR3
wraddress[3] => lutrama2.PORTAADDR3
wraddress[3] => lutrama3.PORTAADDR3
wraddress[3] => lutrama4.PORTAADDR3
wraddress[3] => lutrama5.PORTAADDR3
wraddress[3] => lutrama6.PORTAADDR3
wraddress[3] => lutrama7.PORTAADDR3
wraddress[3] => lutrama8.PORTAADDR3
wraddress[3] => lutrama9.PORTAADDR3
wraddress[3] => lutrama10.PORTAADDR3
wraddress[3] => lutrama11.PORTAADDR3
wraddress[3] => lutrama12.PORTAADDR3
wraddress[3] => lutrama13.PORTAADDR3
wraddress[3] => lutrama14.PORTAADDR3
wraddress[3] => lutrama15.PORTAADDR3
wraddress[3] => lutrama16.PORTAADDR3
wraddress[3] => lutrama17.PORTAADDR3
wraddress[3] => lutrama18.PORTAADDR3
wraddress[3] => lutrama19.PORTAADDR3
wraddress[3] => lutrama20.PORTAADDR3
wraddress[3] => lutrama21.PORTAADDR3
wraddress[3] => lutrama22.PORTAADDR3
wraddress[3] => lutrama23.PORTAADDR3
wraddress[3] => lutrama24.PORTAADDR3
wraddress[3] => lutrama25.PORTAADDR3
wraddress[3] => lutrama26.PORTAADDR3
wraddress[3] => lutrama27.PORTAADDR3
wraddress[3] => lutrama28.PORTAADDR3
wraddress[3] => lutrama29.PORTAADDR3
wraddress[3] => lutrama30.PORTAADDR3
wraddress[3] => lutrama31.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wraddress[4] => lutrama1.PORTAADDR4
wraddress[4] => lutrama2.PORTAADDR4
wraddress[4] => lutrama3.PORTAADDR4
wraddress[4] => lutrama4.PORTAADDR4
wraddress[4] => lutrama5.PORTAADDR4
wraddress[4] => lutrama6.PORTAADDR4
wraddress[4] => lutrama7.PORTAADDR4
wraddress[4] => lutrama8.PORTAADDR4
wraddress[4] => lutrama9.PORTAADDR4
wraddress[4] => lutrama10.PORTAADDR4
wraddress[4] => lutrama11.PORTAADDR4
wraddress[4] => lutrama12.PORTAADDR4
wraddress[4] => lutrama13.PORTAADDR4
wraddress[4] => lutrama14.PORTAADDR4
wraddress[4] => lutrama15.PORTAADDR4
wraddress[4] => lutrama16.PORTAADDR4
wraddress[4] => lutrama17.PORTAADDR4
wraddress[4] => lutrama18.PORTAADDR4
wraddress[4] => lutrama19.PORTAADDR4
wraddress[4] => lutrama20.PORTAADDR4
wraddress[4] => lutrama21.PORTAADDR4
wraddress[4] => lutrama22.PORTAADDR4
wraddress[4] => lutrama23.PORTAADDR4
wraddress[4] => lutrama24.PORTAADDR4
wraddress[4] => lutrama25.PORTAADDR4
wraddress[4] => lutrama26.PORTAADDR4
wraddress[4] => lutrama27.PORTAADDR4
wraddress[4] => lutrama28.PORTAADDR4
wraddress[4] => lutrama29.PORTAADDR4
wraddress[4] => lutrama30.PORTAADDR4
wraddress[4] => lutrama31.PORTAADDR4
wren => lutrama0.ENA0
wren => lutrama1.ENA0
wren => lutrama2.ENA0
wren => lutrama3.ENA0
wren => lutrama4.ENA0
wren => lutrama5.ENA0
wren => lutrama6.ENA0
wren => lutrama7.ENA0
wren => lutrama8.ENA0
wren => lutrama9.ENA0
wren => lutrama10.ENA0
wren => lutrama11.ENA0
wren => lutrama12.ENA0
wren => lutrama13.ENA0
wren => lutrama14.ENA0
wren => lutrama15.ENA0
wren => lutrama16.ENA0
wren => lutrama17.ENA0
wren => lutrama18.ENA0
wren => lutrama19.ENA0
wren => lutrama20.ENA0
wren => lutrama21.ENA0
wren => lutrama22.ENA0
wren => lutrama23.ENA0
wren => lutrama24.ENA0
wren => lutrama25.ENA0
wren => lutrama26.ENA0
wren => lutrama27.ENA0
wren => lutrama28.ENA0
wren => lutrama29.ENA0
wren => lutrama30.ENA0
wren => lutrama31.ENA0


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function
in_arg_call[0] => ~NO_FANOUT~
in_arg_call[1] => ~NO_FANOUT~
in_arg_call[2] => ~NO_FANOUT~
in_arg_call[3] => ~NO_FANOUT~
in_arg_call[4] => ~NO_FANOUT~
in_arg_call[5] => ~NO_FANOUT~
in_arg_call[6] => ~NO_FANOUT~
in_arg_call[7] => ~NO_FANOUT~
in_arg_call[8] => ~NO_FANOUT~
in_arg_call[9] => ~NO_FANOUT~
in_arg_call[10] => ~NO_FANOUT~
in_arg_call[11] => ~NO_FANOUT~
in_arg_call[12] => ~NO_FANOUT~
in_arg_call[13] => ~NO_FANOUT~
in_arg_call[14] => ~NO_FANOUT~
in_arg_call[15] => ~NO_FANOUT~
in_arg_call[16] => ~NO_FANOUT~
in_arg_call[17] => ~NO_FANOUT~
in_arg_call[18] => ~NO_FANOUT~
in_arg_call[19] => ~NO_FANOUT~
in_arg_call[20] => ~NO_FANOUT~
in_arg_call[21] => ~NO_FANOUT~
in_arg_call[22] => ~NO_FANOUT~
in_arg_call[23] => ~NO_FANOUT~
in_arg_call[24] => ~NO_FANOUT~
in_arg_call[25] => ~NO_FANOUT~
in_arg_call[26] => ~NO_FANOUT~
in_arg_call[27] => ~NO_FANOUT~
in_arg_call[28] => ~NO_FANOUT~
in_arg_call[29] => ~NO_FANOUT~
in_arg_call[30] => ~NO_FANOUT~
in_arg_call[31] => ~NO_FANOUT~
in_arg_call[32] => ~NO_FANOUT~
in_arg_call[33] => ~NO_FANOUT~
in_arg_call[34] => ~NO_FANOUT~
in_arg_call[35] => ~NO_FANOUT~
in_arg_call[36] => ~NO_FANOUT~
in_arg_call[37] => ~NO_FANOUT~
in_arg_call[38] => ~NO_FANOUT~
in_arg_call[39] => ~NO_FANOUT~
in_arg_call[40] => ~NO_FANOUT~
in_arg_call[41] => ~NO_FANOUT~
in_arg_call[42] => ~NO_FANOUT~
in_arg_call[43] => ~NO_FANOUT~
in_arg_call[44] => ~NO_FANOUT~
in_arg_call[45] => ~NO_FANOUT~
in_arg_call[46] => ~NO_FANOUT~
in_arg_call[47] => ~NO_FANOUT~
in_arg_call[48] => ~NO_FANOUT~
in_arg_call[49] => ~NO_FANOUT~
in_arg_call[50] => ~NO_FANOUT~
in_arg_call[51] => ~NO_FANOUT~
in_arg_call[52] => ~NO_FANOUT~
in_arg_call[53] => ~NO_FANOUT~
in_arg_call[54] => ~NO_FANOUT~
in_arg_call[55] => ~NO_FANOUT~
in_arg_call[56] => ~NO_FANOUT~
in_arg_call[57] => ~NO_FANOUT~
in_arg_call[58] => ~NO_FANOUT~
in_arg_call[59] => ~NO_FANOUT~
in_arg_call[60] => ~NO_FANOUT~
in_arg_call[61] => ~NO_FANOUT~
in_arg_call[62] => ~NO_FANOUT~
in_arg_call[63] => ~NO_FANOUT~
in_arg_s0_global[0] => ~NO_FANOUT~
in_arg_s0_global[1] => ~NO_FANOUT~
in_arg_s0_global[2] => ~NO_FANOUT~
in_arg_s0_global[3] => ~NO_FANOUT~
in_arg_s0_global[4] => ~NO_FANOUT~
in_arg_s0_global[5] => ~NO_FANOUT~
in_arg_s0_global[6] => ~NO_FANOUT~
in_arg_s0_global[7] => ~NO_FANOUT~
in_arg_s0_global[8] => ~NO_FANOUT~
in_arg_s0_global[9] => ~NO_FANOUT~
in_arg_s0_global[10] => ~NO_FANOUT~
in_arg_s0_global[11] => ~NO_FANOUT~
in_arg_s0_global[12] => ~NO_FANOUT~
in_arg_s0_global[13] => ~NO_FANOUT~
in_arg_s0_global[14] => ~NO_FANOUT~
in_arg_s0_global[15] => ~NO_FANOUT~
in_arg_s0_global[16] => ~NO_FANOUT~
in_arg_s0_global[17] => ~NO_FANOUT~
in_arg_s0_global[18] => ~NO_FANOUT~
in_arg_s0_global[19] => ~NO_FANOUT~
in_arg_s0_global[20] => ~NO_FANOUT~
in_arg_s0_global[21] => ~NO_FANOUT~
in_arg_s0_global[22] => ~NO_FANOUT~
in_arg_s0_global[23] => ~NO_FANOUT~
in_arg_s0_global[24] => ~NO_FANOUT~
in_arg_s0_global[25] => ~NO_FANOUT~
in_arg_s0_global[26] => ~NO_FANOUT~
in_arg_s0_global[27] => ~NO_FANOUT~
in_arg_s0_global[28] => ~NO_FANOUT~
in_arg_s0_global[29] => ~NO_FANOUT~
in_arg_s0_global[30] => ~NO_FANOUT~
in_arg_s0_global[31] => ~NO_FANOUT~
in_arg_s0_global[32] => ~NO_FANOUT~
in_arg_s0_global[33] => ~NO_FANOUT~
in_arg_s0_global[34] => ~NO_FANOUT~
in_arg_s0_global[35] => ~NO_FANOUT~
in_arg_s0_global[36] => ~NO_FANOUT~
in_arg_s0_global[37] => ~NO_FANOUT~
in_arg_s0_global[38] => ~NO_FANOUT~
in_arg_s0_global[39] => ~NO_FANOUT~
in_arg_s0_global[40] => ~NO_FANOUT~
in_arg_s0_global[41] => ~NO_FANOUT~
in_arg_s0_global[42] => ~NO_FANOUT~
in_arg_s0_global[43] => ~NO_FANOUT~
in_arg_s0_global[44] => ~NO_FANOUT~
in_arg_s0_global[45] => ~NO_FANOUT~
in_arg_s0_global[46] => ~NO_FANOUT~
in_arg_s0_global[47] => ~NO_FANOUT~
in_arg_s0_global[48] => ~NO_FANOUT~
in_arg_s0_global[49] => ~NO_FANOUT~
in_arg_s0_global[50] => ~NO_FANOUT~
in_arg_s0_global[51] => ~NO_FANOUT~
in_arg_s0_global[52] => ~NO_FANOUT~
in_arg_s0_global[53] => ~NO_FANOUT~
in_arg_s0_global[54] => ~NO_FANOUT~
in_arg_s0_global[55] => ~NO_FANOUT~
in_arg_s0_global[56] => ~NO_FANOUT~
in_arg_s0_global[57] => ~NO_FANOUT~
in_arg_s0_global[58] => ~NO_FANOUT~
in_arg_s0_global[59] => ~NO_FANOUT~
in_arg_s0_global[60] => ~NO_FANOUT~
in_arg_s0_global[61] => ~NO_FANOUT~
in_arg_s0_global[62] => ~NO_FANOUT~
in_arg_s0_global[63] => ~NO_FANOUT~
in_arg_s1_global[0] => ~NO_FANOUT~
in_arg_s1_global[1] => ~NO_FANOUT~
in_arg_s1_global[2] => ~NO_FANOUT~
in_arg_s1_global[3] => ~NO_FANOUT~
in_arg_s1_global[4] => ~NO_FANOUT~
in_arg_s1_global[5] => ~NO_FANOUT~
in_arg_s1_global[6] => ~NO_FANOUT~
in_arg_s1_global[7] => ~NO_FANOUT~
in_arg_s1_global[8] => ~NO_FANOUT~
in_arg_s1_global[9] => ~NO_FANOUT~
in_arg_s1_global[10] => ~NO_FANOUT~
in_arg_s1_global[11] => ~NO_FANOUT~
in_arg_s1_global[12] => ~NO_FANOUT~
in_arg_s1_global[13] => ~NO_FANOUT~
in_arg_s1_global[14] => ~NO_FANOUT~
in_arg_s1_global[15] => ~NO_FANOUT~
in_arg_s1_global[16] => ~NO_FANOUT~
in_arg_s1_global[17] => ~NO_FANOUT~
in_arg_s1_global[18] => ~NO_FANOUT~
in_arg_s1_global[19] => ~NO_FANOUT~
in_arg_s1_global[20] => ~NO_FANOUT~
in_arg_s1_global[21] => ~NO_FANOUT~
in_arg_s1_global[22] => ~NO_FANOUT~
in_arg_s1_global[23] => ~NO_FANOUT~
in_arg_s1_global[24] => ~NO_FANOUT~
in_arg_s1_global[25] => ~NO_FANOUT~
in_arg_s1_global[26] => ~NO_FANOUT~
in_arg_s1_global[27] => ~NO_FANOUT~
in_arg_s1_global[28] => ~NO_FANOUT~
in_arg_s1_global[29] => ~NO_FANOUT~
in_arg_s1_global[30] => ~NO_FANOUT~
in_arg_s1_global[31] => ~NO_FANOUT~
in_arg_s1_global[32] => ~NO_FANOUT~
in_arg_s1_global[33] => ~NO_FANOUT~
in_arg_s1_global[34] => ~NO_FANOUT~
in_arg_s1_global[35] => ~NO_FANOUT~
in_arg_s1_global[36] => ~NO_FANOUT~
in_arg_s1_global[37] => ~NO_FANOUT~
in_arg_s1_global[38] => ~NO_FANOUT~
in_arg_s1_global[39] => ~NO_FANOUT~
in_arg_s1_global[40] => ~NO_FANOUT~
in_arg_s1_global[41] => ~NO_FANOUT~
in_arg_s1_global[42] => ~NO_FANOUT~
in_arg_s1_global[43] => ~NO_FANOUT~
in_arg_s1_global[44] => ~NO_FANOUT~
in_arg_s1_global[45] => ~NO_FANOUT~
in_arg_s1_global[46] => ~NO_FANOUT~
in_arg_s1_global[47] => ~NO_FANOUT~
in_arg_s1_global[48] => ~NO_FANOUT~
in_arg_s1_global[49] => ~NO_FANOUT~
in_arg_s1_global[50] => ~NO_FANOUT~
in_arg_s1_global[51] => ~NO_FANOUT~
in_arg_s1_global[52] => ~NO_FANOUT~
in_arg_s1_global[53] => ~NO_FANOUT~
in_arg_s1_global[54] => ~NO_FANOUT~
in_arg_s1_global[55] => ~NO_FANOUT~
in_arg_s1_global[56] => ~NO_FANOUT~
in_arg_s1_global[57] => ~NO_FANOUT~
in_arg_s1_global[58] => ~NO_FANOUT~
in_arg_s1_global[59] => ~NO_FANOUT~
in_arg_s1_global[60] => ~NO_FANOUT~
in_arg_s1_global[61] => ~NO_FANOUT~
in_arg_s1_global[62] => ~NO_FANOUT~
in_arg_s1_global[63] => ~NO_FANOUT~
in_arg_s2_global[0] => ~NO_FANOUT~
in_arg_s2_global[1] => ~NO_FANOUT~
in_arg_s2_global[2] => ~NO_FANOUT~
in_arg_s2_global[3] => ~NO_FANOUT~
in_arg_s2_global[4] => ~NO_FANOUT~
in_arg_s2_global[5] => ~NO_FANOUT~
in_arg_s2_global[6] => ~NO_FANOUT~
in_arg_s2_global[7] => ~NO_FANOUT~
in_arg_s2_global[8] => ~NO_FANOUT~
in_arg_s2_global[9] => ~NO_FANOUT~
in_arg_s2_global[10] => ~NO_FANOUT~
in_arg_s2_global[11] => ~NO_FANOUT~
in_arg_s2_global[12] => ~NO_FANOUT~
in_arg_s2_global[13] => ~NO_FANOUT~
in_arg_s2_global[14] => ~NO_FANOUT~
in_arg_s2_global[15] => ~NO_FANOUT~
in_arg_s2_global[16] => ~NO_FANOUT~
in_arg_s2_global[17] => ~NO_FANOUT~
in_arg_s2_global[18] => ~NO_FANOUT~
in_arg_s2_global[19] => ~NO_FANOUT~
in_arg_s2_global[20] => ~NO_FANOUT~
in_arg_s2_global[21] => ~NO_FANOUT~
in_arg_s2_global[22] => ~NO_FANOUT~
in_arg_s2_global[23] => ~NO_FANOUT~
in_arg_s2_global[24] => ~NO_FANOUT~
in_arg_s2_global[25] => ~NO_FANOUT~
in_arg_s2_global[26] => ~NO_FANOUT~
in_arg_s2_global[27] => ~NO_FANOUT~
in_arg_s2_global[28] => ~NO_FANOUT~
in_arg_s2_global[29] => ~NO_FANOUT~
in_arg_s2_global[30] => ~NO_FANOUT~
in_arg_s2_global[31] => ~NO_FANOUT~
in_arg_s2_global[32] => ~NO_FANOUT~
in_arg_s2_global[33] => ~NO_FANOUT~
in_arg_s2_global[34] => ~NO_FANOUT~
in_arg_s2_global[35] => ~NO_FANOUT~
in_arg_s2_global[36] => ~NO_FANOUT~
in_arg_s2_global[37] => ~NO_FANOUT~
in_arg_s2_global[38] => ~NO_FANOUT~
in_arg_s2_global[39] => ~NO_FANOUT~
in_arg_s2_global[40] => ~NO_FANOUT~
in_arg_s2_global[41] => ~NO_FANOUT~
in_arg_s2_global[42] => ~NO_FANOUT~
in_arg_s2_global[43] => ~NO_FANOUT~
in_arg_s2_global[44] => ~NO_FANOUT~
in_arg_s2_global[45] => ~NO_FANOUT~
in_arg_s2_global[46] => ~NO_FANOUT~
in_arg_s2_global[47] => ~NO_FANOUT~
in_arg_s2_global[48] => ~NO_FANOUT~
in_arg_s2_global[49] => ~NO_FANOUT~
in_arg_s2_global[50] => ~NO_FANOUT~
in_arg_s2_global[51] => ~NO_FANOUT~
in_arg_s2_global[52] => ~NO_FANOUT~
in_arg_s2_global[53] => ~NO_FANOUT~
in_arg_s2_global[54] => ~NO_FANOUT~
in_arg_s2_global[55] => ~NO_FANOUT~
in_arg_s2_global[56] => ~NO_FANOUT~
in_arg_s2_global[57] => ~NO_FANOUT~
in_arg_s2_global[58] => ~NO_FANOUT~
in_arg_s2_global[59] => ~NO_FANOUT~
in_arg_s2_global[60] => ~NO_FANOUT~
in_arg_s2_global[61] => ~NO_FANOUT~
in_arg_s2_global[62] => ~NO_FANOUT~
in_arg_s2_global[63] => ~NO_FANOUT~
in_iord_bl_call_ihc_2_i_fifodata[0] => in_iord_bl_call_ihc_2_i_fifodata[0].IN1
in_iord_bl_call_ihc_2_i_fifovalid[0] => in_iord_bl_call_ihc_2_i_fifovalid[0].IN1
in_iord_bl_s0_i_fifodata[0] => in_iord_bl_s0_i_fifodata[0].IN1
in_iord_bl_s0_i_fifodata[1] => in_iord_bl_s0_i_fifodata[1].IN1
in_iord_bl_s0_i_fifodata[2] => in_iord_bl_s0_i_fifodata[2].IN1
in_iord_bl_s0_i_fifodata[3] => in_iord_bl_s0_i_fifodata[3].IN1
in_iord_bl_s0_i_fifodata[4] => in_iord_bl_s0_i_fifodata[4].IN1
in_iord_bl_s0_i_fifodata[5] => in_iord_bl_s0_i_fifodata[5].IN1
in_iord_bl_s0_i_fifodata[6] => in_iord_bl_s0_i_fifodata[6].IN1
in_iord_bl_s0_i_fifodata[7] => in_iord_bl_s0_i_fifodata[7].IN1
in_iord_bl_s0_i_fifodata[8] => in_iord_bl_s0_i_fifodata[8].IN1
in_iord_bl_s0_i_fifodata[9] => in_iord_bl_s0_i_fifodata[9].IN1
in_iord_bl_s0_i_fifodata[10] => in_iord_bl_s0_i_fifodata[10].IN1
in_iord_bl_s0_i_fifodata[11] => in_iord_bl_s0_i_fifodata[11].IN1
in_iord_bl_s0_i_fifodata[12] => in_iord_bl_s0_i_fifodata[12].IN1
in_iord_bl_s0_i_fifodata[13] => in_iord_bl_s0_i_fifodata[13].IN1
in_iord_bl_s0_i_fifodata[14] => in_iord_bl_s0_i_fifodata[14].IN1
in_iord_bl_s0_i_fifodata[15] => in_iord_bl_s0_i_fifodata[15].IN1
in_iord_bl_s0_i_fifodata[16] => in_iord_bl_s0_i_fifodata[16].IN1
in_iord_bl_s0_i_fifodata[17] => in_iord_bl_s0_i_fifodata[17].IN1
in_iord_bl_s0_i_fifodata[18] => in_iord_bl_s0_i_fifodata[18].IN1
in_iord_bl_s0_i_fifodata[19] => in_iord_bl_s0_i_fifodata[19].IN1
in_iord_bl_s0_i_fifodata[20] => in_iord_bl_s0_i_fifodata[20].IN1
in_iord_bl_s0_i_fifodata[21] => in_iord_bl_s0_i_fifodata[21].IN1
in_iord_bl_s0_i_fifodata[22] => in_iord_bl_s0_i_fifodata[22].IN1
in_iord_bl_s0_i_fifodata[23] => in_iord_bl_s0_i_fifodata[23].IN1
in_iord_bl_s0_i_fifodata[24] => in_iord_bl_s0_i_fifodata[24].IN1
in_iord_bl_s0_i_fifodata[25] => in_iord_bl_s0_i_fifodata[25].IN1
in_iord_bl_s0_i_fifodata[26] => in_iord_bl_s0_i_fifodata[26].IN1
in_iord_bl_s0_i_fifodata[27] => in_iord_bl_s0_i_fifodata[27].IN1
in_iord_bl_s0_i_fifodata[28] => in_iord_bl_s0_i_fifodata[28].IN1
in_iord_bl_s0_i_fifodata[29] => in_iord_bl_s0_i_fifodata[29].IN1
in_iord_bl_s0_i_fifodata[30] => in_iord_bl_s0_i_fifodata[30].IN1
in_iord_bl_s0_i_fifodata[31] => in_iord_bl_s0_i_fifodata[31].IN1
in_iord_bl_s0_i_fifovalid[0] => in_iord_bl_s0_i_fifovalid[0].IN1
in_iowr_s1_i_fifoready[0] => in_iowr_s1_i_fifoready[0].IN1
in_iowr_s2_i_fifoready[0] => in_iowr_s2_i_fifoready[0].IN1
in_stall_in[0] => ~NO_FANOUT~
in_valid_in[0] => in_valid_in[0].IN1
out_iord_bl_call_ihc_2_o_fifoalmost_full[0] <= SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0.out_iord_bl_call_ihc_2_o_fifoalmost_full
out_iord_bl_call_ihc_2_o_fifoready[0] <= SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0.out_iord_bl_call_ihc_2_o_fifoready
out_iord_bl_s0_o_fifoalmost_full[0] <= SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1.out_iord_bl_s0_o_fifoalmost_full
out_iord_bl_s0_o_fifoready[0] <= SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1.out_iord_bl_s0_o_fifoready
out_iowr_s1_o_fifodata[0] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifodata
out_iowr_s1_o_fifodata[1] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifodata
out_iowr_s1_o_fifodata[2] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifodata
out_iowr_s1_o_fifodata[3] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifodata
out_iowr_s1_o_fifodata[4] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifodata
out_iowr_s1_o_fifodata[5] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifodata
out_iowr_s1_o_fifodata[6] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifodata
out_iowr_s1_o_fifodata[7] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifodata
out_iowr_s1_o_fifodata[8] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifodata
out_iowr_s1_o_fifodata[9] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifodata
out_iowr_s1_o_fifodata[10] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifodata
out_iowr_s1_o_fifodata[11] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifodata
out_iowr_s1_o_fifodata[12] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifodata
out_iowr_s1_o_fifodata[13] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifodata
out_iowr_s1_o_fifodata[14] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifodata
out_iowr_s1_o_fifodata[15] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifodata
out_iowr_s1_o_fifodata[16] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifodata
out_iowr_s1_o_fifodata[17] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifodata
out_iowr_s1_o_fifodata[18] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifodata
out_iowr_s1_o_fifodata[19] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifodata
out_iowr_s1_o_fifodata[20] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifodata
out_iowr_s1_o_fifodata[21] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifodata
out_iowr_s1_o_fifodata[22] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifodata
out_iowr_s1_o_fifodata[23] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifodata
out_iowr_s1_o_fifodata[24] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifodata
out_iowr_s1_o_fifodata[25] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifodata
out_iowr_s1_o_fifodata[26] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifodata
out_iowr_s1_o_fifodata[27] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifodata
out_iowr_s1_o_fifodata[28] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifodata
out_iowr_s1_o_fifodata[29] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifodata
out_iowr_s1_o_fifodata[30] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifodata
out_iowr_s1_o_fifodata[31] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifodata
out_iowr_s1_o_fifovalid[0] <= SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1.out_o_fifovalid
out_iowr_s2_o_fifodata[0] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifodata
out_iowr_s2_o_fifodata[1] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifodata
out_iowr_s2_o_fifodata[2] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifodata
out_iowr_s2_o_fifodata[3] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifodata
out_iowr_s2_o_fifodata[4] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifodata
out_iowr_s2_o_fifodata[5] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifodata
out_iowr_s2_o_fifodata[6] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifodata
out_iowr_s2_o_fifodata[7] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifodata
out_iowr_s2_o_fifodata[8] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifodata
out_iowr_s2_o_fifodata[9] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifodata
out_iowr_s2_o_fifodata[10] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifodata
out_iowr_s2_o_fifodata[11] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifodata
out_iowr_s2_o_fifodata[12] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifodata
out_iowr_s2_o_fifodata[13] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifodata
out_iowr_s2_o_fifodata[14] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifodata
out_iowr_s2_o_fifodata[15] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifodata
out_iowr_s2_o_fifodata[16] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifodata
out_iowr_s2_o_fifodata[17] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifodata
out_iowr_s2_o_fifodata[18] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifodata
out_iowr_s2_o_fifodata[19] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifodata
out_iowr_s2_o_fifodata[20] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifodata
out_iowr_s2_o_fifodata[21] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifodata
out_iowr_s2_o_fifodata[22] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifodata
out_iowr_s2_o_fifodata[23] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifodata
out_iowr_s2_o_fifodata[24] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifodata
out_iowr_s2_o_fifodata[25] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifodata
out_iowr_s2_o_fifodata[26] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifodata
out_iowr_s2_o_fifodata[27] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifodata
out_iowr_s2_o_fifodata[28] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifodata
out_iowr_s2_o_fifodata[29] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifodata
out_iowr_s2_o_fifodata[30] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifodata
out_iowr_s2_o_fifodata[31] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifodata
out_iowr_s2_o_fifovalid[0] <= SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2.out_o_fifovalid
out_stall_out[0] <= SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0.out_stall_out_0
out_valid_out[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => clock.IN8
resetn => resetn.IN8


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_stall_in[0] => i_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo_stall_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo_valid_in_bitsignaltemp.IN1
out_almost_full[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo.almost_full
out_data_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo.data_out
out_data_out[1] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo.data_out
out_stall_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo.stall_out
out_valid_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo.valid_out
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => ~NO_FANOUT~
data_in[-1] => ~NO_FANOUT~
data_out[0] <= <GND>
data_out[-1] <= <GND>
valid_in => fifo_valid_in.IN1
valid_in => valid_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => fifo_stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= acl_data_fifo:fifo.empty
full <= acl_data_fifo:fifo.full
almost_full <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => ~NO_FANOUT~
data_in[-1] => ~NO_FANOUT~
data_out[0] <= <GND>
data_out[-1] <= <GND>
valid_in => valid_in.IN1
valid_out <= acl_valid_fifo_counter:counter.valid_out
stall_in => stall_in.IN1
stall_out <= acl_valid_fifo_counter:counter.stall_out
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_valid_fifo_counter:counter.empty
full <= acl_valid_fifo_counter:counter.full
almost_full <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter
clock => clock.IN1
resetn => resetn.IN1
valid_in => lo.IN1
valid_in => flip_aux.IN1
valid_in => valid_out.OUTPUTSELECT
valid_in => flip_inv_aux.IN1
valid_in => always0.IN1
valid_in => flip_inv_aux.IN1
valid_out <= valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
stall_in => flip_aux.IN1
stall_in => exact_full.OUTPUTSELECT
stall_in => always0.IN1
stall_in => lo.IN1
stall_in => flip_aux.IN1
stall_in => flip_inv_aux.IN1
stall_out <= gen_depth_large.exact_full.DB_MAX_OUTPUT_PORT_TYPE
empty <= valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_large.exact_full.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_22_sr:thei_llvm_fpga_pipeline_keep_going_ihc_22_sr
in_i_data[0] => data_mux_q.DATAA
in_i_data[0] => sr_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data[0] <= data_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_valid_q[0].CLK
clock => sr_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2
in_data_in0[0] => data_in_q.DATAB
in_data_in0[1] => data_in_q.DATAB
in_data_in0[2] => data_in_q.DATAB
in_data_in0[3] => data_in_q.DATAB
in_data_in0[4] => data_in_q.DATAB
in_data_in0[5] => data_in_q.DATAB
in_data_in0[6] => data_in_q.DATAB
in_data_in0[7] => data_in_q.DATAB
in_data_in0[8] => data_in_q.DATAB
in_data_in0[9] => data_in_q.DATAB
in_data_in0[10] => data_in_q.DATAB
in_data_in0[11] => data_in_q.DATAB
in_data_in0[12] => data_in_q.DATAB
in_data_in0[13] => data_in_q.DATAB
in_data_in0[14] => data_in_q.DATAB
in_data_in0[15] => data_in_q.DATAB
in_data_in0[16] => data_in_q.DATAB
in_data_in0[17] => data_in_q.DATAB
in_data_in0[18] => data_in_q.DATAB
in_data_in0[19] => data_in_q.DATAB
in_data_in0[20] => data_in_q.DATAB
in_data_in0[21] => data_in_q.DATAB
in_data_in0[22] => data_in_q.DATAB
in_data_in0[23] => data_in_q.DATAB
in_data_in0[24] => data_in_q.DATAB
in_data_in0[25] => data_in_q.DATAB
in_data_in0[26] => data_in_q.DATAB
in_data_in0[27] => data_in_q.DATAB
in_data_in0[28] => data_in_q.DATAB
in_data_in0[29] => data_in_q.DATAB
in_data_in0[30] => data_in_q.DATAB
in_data_in0[31] => data_in_q.DATAB
in_data_in1[0] => data_in_q.DATAB
in_data_in1[1] => data_in_q.DATAB
in_data_in1[2] => data_in_q.DATAB
in_data_in1[3] => data_in_q.DATAB
in_data_in1[4] => data_in_q.DATAB
in_data_in1[5] => data_in_q.DATAB
in_data_in1[6] => data_in_q.DATAB
in_data_in1[7] => data_in_q.DATAB
in_data_in1[8] => data_in_q.DATAB
in_data_in1[9] => data_in_q.DATAB
in_data_in1[10] => data_in_q.DATAB
in_data_in1[11] => data_in_q.DATAB
in_data_in1[12] => data_in_q.DATAB
in_data_in1[13] => data_in_q.DATAB
in_data_in1[14] => data_in_q.DATAB
in_data_in1[15] => data_in_q.DATAB
in_data_in1[16] => data_in_q.DATAB
in_data_in1[17] => data_in_q.DATAB
in_data_in1[18] => data_in_q.DATAB
in_data_in1[19] => data_in_q.DATAB
in_data_in1[20] => data_in_q.DATAB
in_data_in1[21] => data_in_q.DATAB
in_data_in1[22] => data_in_q.DATAB
in_data_in1[23] => data_in_q.DATAB
in_data_in1[24] => data_in_q.DATAB
in_data_in1[25] => data_in_q.DATAB
in_data_in1[26] => data_in_q.DATAB
in_data_in1[27] => data_in_q.DATAB
in_data_in1[28] => data_in_q.DATAB
in_data_in1[29] => data_in_q.DATAB
in_data_in1[30] => data_in_q.DATAB
in_data_in1[31] => data_in_q.DATAB
in_data_in2[0] => data_in_q.DATAB
in_data_in2[1] => data_in_q.DATAB
in_data_in2[2] => data_in_q.DATAB
in_data_in2[3] => data_in_q.DATAB
in_data_in2[4] => data_in_q.DATAB
in_data_in2[5] => data_in_q.DATAB
in_data_in2[6] => data_in_q.DATAB
in_data_in2[7] => data_in_q.DATAB
in_data_in2[8] => data_in_q.DATAB
in_data_in2[9] => data_in_q.DATAB
in_data_in2[10] => data_in_q.DATAB
in_data_in2[11] => data_in_q.DATAB
in_data_in2[12] => data_in_q.DATAB
in_data_in2[13] => data_in_q.DATAB
in_data_in2[14] => data_in_q.DATAB
in_data_in2[15] => data_in_q.DATAB
in_data_in2[16] => data_in_q.DATAB
in_data_in2[17] => data_in_q.DATAB
in_data_in2[18] => data_in_q.DATAB
in_data_in2[19] => data_in_q.DATAB
in_data_in2[20] => data_in_q.DATAB
in_data_in2[21] => data_in_q.DATAB
in_data_in2[22] => data_in_q.DATAB
in_data_in2[23] => data_in_q.DATAB
in_data_in2[24] => data_in_q.DATAB
in_data_in2[25] => data_in_q.DATAB
in_data_in2[26] => data_in_q.DATAB
in_data_in2[27] => data_in_q.DATAB
in_data_in2[28] => data_in_q.DATAB
in_data_in2[29] => data_in_q.DATAB
in_data_in2[30] => data_in_q.DATAB
in_data_in2[31] => data_in_q.DATAB
in_data_in3[0] => data_in_q.DATAB
in_data_in3[1] => data_in_q.DATAB
in_data_in3[2] => data_in_q.DATAB
in_data_in3[3] => data_in_q.DATAB
in_data_in3[4] => data_in_q.DATAB
in_data_in3[5] => data_in_q.DATAB
in_data_in3[6] => data_in_q.DATAB
in_data_in3[7] => data_in_q.DATAB
in_data_in3[8] => data_in_q.DATAB
in_data_in3[9] => data_in_q.DATAB
in_data_in3[10] => data_in_q.DATAB
in_data_in3[11] => data_in_q.DATAB
in_data_in3[12] => data_in_q.DATAB
in_data_in3[13] => data_in_q.DATAB
in_data_in3[14] => data_in_q.DATAB
in_data_in3[15] => data_in_q.DATAB
in_data_in3[16] => data_in_q.DATAB
in_data_in3[17] => data_in_q.DATAB
in_data_in3[18] => data_in_q.DATAB
in_data_in3[19] => data_in_q.DATAB
in_data_in3[20] => data_in_q.DATAB
in_data_in3[21] => data_in_q.DATAB
in_data_in3[22] => data_in_q.DATAB
in_data_in3[23] => data_in_q.DATAB
in_data_in3[24] => data_in_q.DATAB
in_data_in3[25] => data_in_q.DATAB
in_data_in3[26] => data_in_q.DATAB
in_data_in3[27] => data_in_q.DATAB
in_data_in3[28] => data_in_q.DATAB
in_data_in3[29] => data_in_q.DATAB
in_data_in3[30] => data_in_q.DATAB
in_data_in3[31] => data_in_q.DATAB
in_data_in4[0] => data_in_q.DATAB
in_data_in4[1] => data_in_q.DATAB
in_data_in4[2] => data_in_q.DATAB
in_data_in4[3] => data_in_q.DATAB
in_data_in4[4] => data_in_q.DATAB
in_data_in4[5] => data_in_q.DATAB
in_data_in4[6] => data_in_q.DATAB
in_data_in4[7] => data_in_q.DATAB
in_data_in4[8] => data_in_q.DATAB
in_data_in4[9] => data_in_q.DATAB
in_data_in4[10] => data_in_q.DATAB
in_data_in4[11] => data_in_q.DATAB
in_data_in4[12] => data_in_q.DATAB
in_data_in4[13] => data_in_q.DATAB
in_data_in4[14] => data_in_q.DATAB
in_data_in4[15] => data_in_q.DATAB
in_data_in4[16] => data_in_q.DATAB
in_data_in4[17] => data_in_q.DATAB
in_data_in4[18] => data_in_q.DATAB
in_data_in4[19] => data_in_q.DATAB
in_data_in4[20] => data_in_q.DATAB
in_data_in4[21] => data_in_q.DATAB
in_data_in4[22] => data_in_q.DATAB
in_data_in4[23] => data_in_q.DATAB
in_data_in4[24] => data_in_q.DATAB
in_data_in4[25] => data_in_q.DATAB
in_data_in4[26] => data_in_q.DATAB
in_data_in4[27] => data_in_q.DATAB
in_data_in4[28] => data_in_q.DATAB
in_data_in4[29] => data_in_q.DATAB
in_data_in4[30] => data_in_q.DATAB
in_data_in4[31] => data_in_q.DATAB
in_data_in5[0] => data_in_q.DATAB
in_data_in5[1] => data_in_q.DATAB
in_data_in5[2] => data_in_q.DATAB
in_data_in5[3] => data_in_q.DATAB
in_data_in5[4] => data_in_q.DATAB
in_data_in5[5] => data_in_q.DATAB
in_data_in5[6] => data_in_q.DATAB
in_data_in5[7] => data_in_q.DATAB
in_data_in5[8] => data_in_q.DATAB
in_data_in5[9] => data_in_q.DATAB
in_data_in5[10] => data_in_q.DATAB
in_data_in5[11] => data_in_q.DATAB
in_data_in5[12] => data_in_q.DATAB
in_data_in5[13] => data_in_q.DATAB
in_data_in5[14] => data_in_q.DATAB
in_data_in5[15] => data_in_q.DATAB
in_data_in5[16] => data_in_q.DATAB
in_data_in5[17] => data_in_q.DATAB
in_data_in5[18] => data_in_q.DATAB
in_data_in5[19] => data_in_q.DATAB
in_data_in5[20] => data_in_q.DATAB
in_data_in5[21] => data_in_q.DATAB
in_data_in5[22] => data_in_q.DATAB
in_data_in5[23] => data_in_q.DATAB
in_data_in5[24] => data_in_q.DATAB
in_data_in5[25] => data_in_q.DATAB
in_data_in5[26] => data_in_q.DATAB
in_data_in5[27] => data_in_q.DATAB
in_data_in5[28] => data_in_q.DATAB
in_data_in5[29] => data_in_q.DATAB
in_data_in5[30] => data_in_q.DATAB
in_data_in5[31] => data_in_q.DATAB
in_i_fifoready[0] => out_ready_out5[0].DATAIN
in_i_fifoready[0] => out_ready_out0[0].DATAIN
in_i_fifoready[0] => out_ready_out1[0].DATAIN
in_i_fifoready[0] => out_ready_out2[0].DATAIN
in_i_fifoready[0] => out_ready_out3[0].DATAIN
in_i_fifoready[0] => out_ready_out4[0].DATAIN
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_v.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_v.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_v.OUTPUTSELECT
in_valid_in3[0] => data_in_q.OUTPUTSELECT
in_valid_in3[0] => data_in_q.OUTPUTSELECT
in_valid_in3[0] => data_in_q.OUTPUTSELECT
in_valid_in3[0] => data_in_q.OUTPUTSELECT
in_valid_in3[0] => data_in_q.OUTPUTSELECT
in_valid_in3[0] => data_in_q.OUTPUTSELECT
in_valid_in3[0] => data_in_q.OUTPUTSELECT
in_valid_in3[0] => data_in_q.OUTPUTSELECT
in_valid_in3[0] => data_in_q.OUTPUTSELECT
in_valid_in3[0] => data_in_q.OUTPUTSELECT
in_valid_in3[0] => data_in_q.OUTPUTSELECT
in_valid_in3[0] => data_in_q.OUTPUTSELECT
in_valid_in3[0] => data_in_q.OUTPUTSELECT
in_valid_in3[0] => data_in_q.OUTPUTSELECT
in_valid_in3[0] => data_in_q.OUTPUTSELECT
in_valid_in3[0] => data_in_q.OUTPUTSELECT
in_valid_in3[0] => data_in_q.OUTPUTSELECT
in_valid_in3[0] => data_in_q.OUTPUTSELECT
in_valid_in3[0] => data_in_q.OUTPUTSELECT
in_valid_in3[0] => data_in_q.OUTPUTSELECT
in_valid_in3[0] => data_in_q.OUTPUTSELECT
in_valid_in3[0] => data_in_q.OUTPUTSELECT
in_valid_in3[0] => data_in_q.OUTPUTSELECT
in_valid_in3[0] => data_in_q.OUTPUTSELECT
in_valid_in3[0] => data_in_q.OUTPUTSELECT
in_valid_in3[0] => data_in_q.OUTPUTSELECT
in_valid_in3[0] => data_in_q.OUTPUTSELECT
in_valid_in3[0] => data_in_q.OUTPUTSELECT
in_valid_in3[0] => data_in_q.OUTPUTSELECT
in_valid_in3[0] => data_in_q.OUTPUTSELECT
in_valid_in3[0] => data_in_q.OUTPUTSELECT
in_valid_in3[0] => data_in_q.OUTPUTSELECT
in_valid_in3[0] => data_in_v.OUTPUTSELECT
in_valid_in4[0] => data_in_q.OUTPUTSELECT
in_valid_in4[0] => data_in_q.OUTPUTSELECT
in_valid_in4[0] => data_in_q.OUTPUTSELECT
in_valid_in4[0] => data_in_q.OUTPUTSELECT
in_valid_in4[0] => data_in_q.OUTPUTSELECT
in_valid_in4[0] => data_in_q.OUTPUTSELECT
in_valid_in4[0] => data_in_q.OUTPUTSELECT
in_valid_in4[0] => data_in_q.OUTPUTSELECT
in_valid_in4[0] => data_in_q.OUTPUTSELECT
in_valid_in4[0] => data_in_q.OUTPUTSELECT
in_valid_in4[0] => data_in_q.OUTPUTSELECT
in_valid_in4[0] => data_in_q.OUTPUTSELECT
in_valid_in4[0] => data_in_q.OUTPUTSELECT
in_valid_in4[0] => data_in_q.OUTPUTSELECT
in_valid_in4[0] => data_in_q.OUTPUTSELECT
in_valid_in4[0] => data_in_q.OUTPUTSELECT
in_valid_in4[0] => data_in_q.OUTPUTSELECT
in_valid_in4[0] => data_in_q.OUTPUTSELECT
in_valid_in4[0] => data_in_q.OUTPUTSELECT
in_valid_in4[0] => data_in_q.OUTPUTSELECT
in_valid_in4[0] => data_in_q.OUTPUTSELECT
in_valid_in4[0] => data_in_q.OUTPUTSELECT
in_valid_in4[0] => data_in_q.OUTPUTSELECT
in_valid_in4[0] => data_in_q.OUTPUTSELECT
in_valid_in4[0] => data_in_q.OUTPUTSELECT
in_valid_in4[0] => data_in_q.OUTPUTSELECT
in_valid_in4[0] => data_in_q.OUTPUTSELECT
in_valid_in4[0] => data_in_q.OUTPUTSELECT
in_valid_in4[0] => data_in_q.OUTPUTSELECT
in_valid_in4[0] => data_in_q.OUTPUTSELECT
in_valid_in4[0] => data_in_q.OUTPUTSELECT
in_valid_in4[0] => data_in_q.OUTPUTSELECT
in_valid_in4[0] => data_in_v.OUTPUTSELECT
in_valid_in5[0] => data_in_q.OUTPUTSELECT
in_valid_in5[0] => data_in_q.OUTPUTSELECT
in_valid_in5[0] => data_in_q.OUTPUTSELECT
in_valid_in5[0] => data_in_q.OUTPUTSELECT
in_valid_in5[0] => data_in_q.OUTPUTSELECT
in_valid_in5[0] => data_in_q.OUTPUTSELECT
in_valid_in5[0] => data_in_q.OUTPUTSELECT
in_valid_in5[0] => data_in_q.OUTPUTSELECT
in_valid_in5[0] => data_in_q.OUTPUTSELECT
in_valid_in5[0] => data_in_q.OUTPUTSELECT
in_valid_in5[0] => data_in_q.OUTPUTSELECT
in_valid_in5[0] => data_in_q.OUTPUTSELECT
in_valid_in5[0] => data_in_q.OUTPUTSELECT
in_valid_in5[0] => data_in_q.OUTPUTSELECT
in_valid_in5[0] => data_in_q.OUTPUTSELECT
in_valid_in5[0] => data_in_q.OUTPUTSELECT
in_valid_in5[0] => data_in_q.OUTPUTSELECT
in_valid_in5[0] => data_in_q.OUTPUTSELECT
in_valid_in5[0] => data_in_q.OUTPUTSELECT
in_valid_in5[0] => data_in_q.OUTPUTSELECT
in_valid_in5[0] => data_in_q.OUTPUTSELECT
in_valid_in5[0] => data_in_q.OUTPUTSELECT
in_valid_in5[0] => data_in_q.OUTPUTSELECT
in_valid_in5[0] => data_in_q.OUTPUTSELECT
in_valid_in5[0] => data_in_q.OUTPUTSELECT
in_valid_in5[0] => data_in_q.OUTPUTSELECT
in_valid_in5[0] => data_in_q.OUTPUTSELECT
in_valid_in5[0] => data_in_q.OUTPUTSELECT
in_valid_in5[0] => data_in_q.OUTPUTSELECT
in_valid_in5[0] => data_in_q.OUTPUTSELECT
in_valid_in5[0] => data_in_q.OUTPUTSELECT
in_valid_in5[0] => data_in_q.OUTPUTSELECT
in_valid_in5[0] => data_in_v.DATAA
out_o_fifodata[0] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[1] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[2] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[3] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[4] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[5] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[6] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[7] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[8] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[9] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[10] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[11] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[12] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[13] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[14] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[15] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[16] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[17] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[18] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[19] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[20] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[21] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[22] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[23] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[24] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[25] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[26] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[27] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[28] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[29] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[30] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[31] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifovalid[0] <= data_in_v.DB_MAX_OUTPUT_PORT_TYPE
out_ready_out0[0] <= in_i_fifoready[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready_out1[0] <= in_i_fifoready[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready_out2[0] <= in_i_fifoready[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready_out3[0] <= in_i_fifoready[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready_out4[0] <= in_i_fifoready[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready_out5[0] <= in_i_fifoready[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1
in_data_in0[0] => data_in_q.DATAB
in_data_in0[1] => data_in_q.DATAB
in_data_in0[2] => data_in_q.DATAB
in_data_in0[3] => data_in_q.DATAB
in_data_in0[4] => data_in_q.DATAB
in_data_in0[5] => data_in_q.DATAB
in_data_in0[6] => data_in_q.DATAB
in_data_in0[7] => data_in_q.DATAB
in_data_in0[8] => data_in_q.DATAB
in_data_in0[9] => data_in_q.DATAB
in_data_in0[10] => data_in_q.DATAB
in_data_in0[11] => data_in_q.DATAB
in_data_in0[12] => data_in_q.DATAB
in_data_in0[13] => data_in_q.DATAB
in_data_in0[14] => data_in_q.DATAB
in_data_in0[15] => data_in_q.DATAB
in_data_in0[16] => data_in_q.DATAB
in_data_in0[17] => data_in_q.DATAB
in_data_in0[18] => data_in_q.DATAB
in_data_in0[19] => data_in_q.DATAB
in_data_in0[20] => data_in_q.DATAB
in_data_in0[21] => data_in_q.DATAB
in_data_in0[22] => data_in_q.DATAB
in_data_in0[23] => data_in_q.DATAB
in_data_in0[24] => data_in_q.DATAB
in_data_in0[25] => data_in_q.DATAB
in_data_in0[26] => data_in_q.DATAB
in_data_in0[27] => data_in_q.DATAB
in_data_in0[28] => data_in_q.DATAB
in_data_in0[29] => data_in_q.DATAB
in_data_in0[30] => data_in_q.DATAB
in_data_in0[31] => data_in_q.DATAB
in_data_in1[0] => data_in_q.DATAB
in_data_in1[1] => data_in_q.DATAB
in_data_in1[2] => data_in_q.DATAB
in_data_in1[3] => data_in_q.DATAB
in_data_in1[4] => data_in_q.DATAB
in_data_in1[5] => data_in_q.DATAB
in_data_in1[6] => data_in_q.DATAB
in_data_in1[7] => data_in_q.DATAB
in_data_in1[8] => data_in_q.DATAB
in_data_in1[9] => data_in_q.DATAB
in_data_in1[10] => data_in_q.DATAB
in_data_in1[11] => data_in_q.DATAB
in_data_in1[12] => data_in_q.DATAB
in_data_in1[13] => data_in_q.DATAB
in_data_in1[14] => data_in_q.DATAB
in_data_in1[15] => data_in_q.DATAB
in_data_in1[16] => data_in_q.DATAB
in_data_in1[17] => data_in_q.DATAB
in_data_in1[18] => data_in_q.DATAB
in_data_in1[19] => data_in_q.DATAB
in_data_in1[20] => data_in_q.DATAB
in_data_in1[21] => data_in_q.DATAB
in_data_in1[22] => data_in_q.DATAB
in_data_in1[23] => data_in_q.DATAB
in_data_in1[24] => data_in_q.DATAB
in_data_in1[25] => data_in_q.DATAB
in_data_in1[26] => data_in_q.DATAB
in_data_in1[27] => data_in_q.DATAB
in_data_in1[28] => data_in_q.DATAB
in_data_in1[29] => data_in_q.DATAB
in_data_in1[30] => data_in_q.DATAB
in_data_in1[31] => data_in_q.DATAB
in_data_in2[0] => data_in_q.DATAB
in_data_in2[1] => data_in_q.DATAB
in_data_in2[2] => data_in_q.DATAB
in_data_in2[3] => data_in_q.DATAB
in_data_in2[4] => data_in_q.DATAB
in_data_in2[5] => data_in_q.DATAB
in_data_in2[6] => data_in_q.DATAB
in_data_in2[7] => data_in_q.DATAB
in_data_in2[8] => data_in_q.DATAB
in_data_in2[9] => data_in_q.DATAB
in_data_in2[10] => data_in_q.DATAB
in_data_in2[11] => data_in_q.DATAB
in_data_in2[12] => data_in_q.DATAB
in_data_in2[13] => data_in_q.DATAB
in_data_in2[14] => data_in_q.DATAB
in_data_in2[15] => data_in_q.DATAB
in_data_in2[16] => data_in_q.DATAB
in_data_in2[17] => data_in_q.DATAB
in_data_in2[18] => data_in_q.DATAB
in_data_in2[19] => data_in_q.DATAB
in_data_in2[20] => data_in_q.DATAB
in_data_in2[21] => data_in_q.DATAB
in_data_in2[22] => data_in_q.DATAB
in_data_in2[23] => data_in_q.DATAB
in_data_in2[24] => data_in_q.DATAB
in_data_in2[25] => data_in_q.DATAB
in_data_in2[26] => data_in_q.DATAB
in_data_in2[27] => data_in_q.DATAB
in_data_in2[28] => data_in_q.DATAB
in_data_in2[29] => data_in_q.DATAB
in_data_in2[30] => data_in_q.DATAB
in_data_in2[31] => data_in_q.DATAB
in_i_fifoready[0] => out_ready_out2[0].DATAIN
in_i_fifoready[0] => out_ready_out0[0].DATAIN
in_i_fifoready[0] => out_ready_out1[0].DATAIN
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_q.OUTPUTSELECT
in_valid_in0[0] => data_in_v.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_q.OUTPUTSELECT
in_valid_in1[0] => data_in_v.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_q.OUTPUTSELECT
in_valid_in2[0] => data_in_v.DATAA
out_o_fifodata[0] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[1] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[2] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[3] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[4] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[5] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[6] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[7] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[8] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[9] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[10] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[11] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[12] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[13] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[14] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[15] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[16] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[17] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[18] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[19] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[20] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[21] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[22] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[23] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[24] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[25] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[26] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[27] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[28] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[29] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[30] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifodata[31] <= data_in_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifovalid[0] <= data_in_v.DB_MAX_OUTPUT_PORT_TYPE
out_ready_out0[0] <= in_i_fifoready[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready_out1[0] <= in_i_fifoready[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready_out2[0] <= in_i_fifoready[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1
in_forked_0[0] => in_forked_0[0].IN1
in_forked_1[0] => in_forked_1[0].IN1
in_iord_bl_s0_i_fifodata[0] => in_iord_bl_s0_i_fifodata[0].IN1
in_iord_bl_s0_i_fifodata[1] => in_iord_bl_s0_i_fifodata[1].IN1
in_iord_bl_s0_i_fifodata[2] => in_iord_bl_s0_i_fifodata[2].IN1
in_iord_bl_s0_i_fifodata[3] => in_iord_bl_s0_i_fifodata[3].IN1
in_iord_bl_s0_i_fifodata[4] => in_iord_bl_s0_i_fifodata[4].IN1
in_iord_bl_s0_i_fifodata[5] => in_iord_bl_s0_i_fifodata[5].IN1
in_iord_bl_s0_i_fifodata[6] => in_iord_bl_s0_i_fifodata[6].IN1
in_iord_bl_s0_i_fifodata[7] => in_iord_bl_s0_i_fifodata[7].IN1
in_iord_bl_s0_i_fifodata[8] => in_iord_bl_s0_i_fifodata[8].IN1
in_iord_bl_s0_i_fifodata[9] => in_iord_bl_s0_i_fifodata[9].IN1
in_iord_bl_s0_i_fifodata[10] => in_iord_bl_s0_i_fifodata[10].IN1
in_iord_bl_s0_i_fifodata[11] => in_iord_bl_s0_i_fifodata[11].IN1
in_iord_bl_s0_i_fifodata[12] => in_iord_bl_s0_i_fifodata[12].IN1
in_iord_bl_s0_i_fifodata[13] => in_iord_bl_s0_i_fifodata[13].IN1
in_iord_bl_s0_i_fifodata[14] => in_iord_bl_s0_i_fifodata[14].IN1
in_iord_bl_s0_i_fifodata[15] => in_iord_bl_s0_i_fifodata[15].IN1
in_iord_bl_s0_i_fifodata[16] => in_iord_bl_s0_i_fifodata[16].IN1
in_iord_bl_s0_i_fifodata[17] => in_iord_bl_s0_i_fifodata[17].IN1
in_iord_bl_s0_i_fifodata[18] => in_iord_bl_s0_i_fifodata[18].IN1
in_iord_bl_s0_i_fifodata[19] => in_iord_bl_s0_i_fifodata[19].IN1
in_iord_bl_s0_i_fifodata[20] => in_iord_bl_s0_i_fifodata[20].IN1
in_iord_bl_s0_i_fifodata[21] => in_iord_bl_s0_i_fifodata[21].IN1
in_iord_bl_s0_i_fifodata[22] => in_iord_bl_s0_i_fifodata[22].IN1
in_iord_bl_s0_i_fifodata[23] => in_iord_bl_s0_i_fifodata[23].IN1
in_iord_bl_s0_i_fifodata[24] => in_iord_bl_s0_i_fifodata[24].IN1
in_iord_bl_s0_i_fifodata[25] => in_iord_bl_s0_i_fifodata[25].IN1
in_iord_bl_s0_i_fifodata[26] => in_iord_bl_s0_i_fifodata[26].IN1
in_iord_bl_s0_i_fifodata[27] => in_iord_bl_s0_i_fifodata[27].IN1
in_iord_bl_s0_i_fifodata[28] => in_iord_bl_s0_i_fifodata[28].IN1
in_iord_bl_s0_i_fifodata[29] => in_iord_bl_s0_i_fifodata[29].IN1
in_iord_bl_s0_i_fifodata[30] => in_iord_bl_s0_i_fifodata[30].IN1
in_iord_bl_s0_i_fifodata[31] => in_iord_bl_s0_i_fifodata[31].IN1
in_iord_bl_s0_i_fifovalid[0] => in_iord_bl_s0_i_fifovalid[0].IN1
in_iowr_bl_s1_0_i_fifoready[0] => in_iowr_bl_s1_0_i_fifoready[0].IN1
in_iowr_bl_s1_1_i_fifoready[0] => in_iowr_bl_s1_1_i_fifoready[0].IN1
in_iowr_bl_s1_2_i_fifoready[0] => in_iowr_bl_s1_2_i_fifoready[0].IN1
in_iowr_bl_s2_0_i_fifoready[0] => in_iowr_bl_s2_0_i_fifoready[0].IN1
in_iowr_bl_s2_1_i_fifoready[0] => in_iowr_bl_s2_1_i_fifoready[0].IN1
in_iowr_bl_s2_2_i_fifoready[0] => in_iowr_bl_s2_2_i_fifoready[0].IN1
in_iowr_bl_s2_3_i_fifoready[0] => in_iowr_bl_s2_3_i_fifoready[0].IN1
in_iowr_bl_s2_4_i_fifoready[0] => in_iowr_bl_s2_4_i_fifoready[0].IN1
in_iowr_bl_s2_5_i_fifoready[0] => in_iowr_bl_s2_5_i_fifoready[0].IN1
in_stall_in_0[0] => in_stall_in_0[0].IN1
in_valid_in_0[0] => in_valid_in_0[0].IN1
in_valid_in_1[0] => in_valid_in_1[0].IN1
out_exiting_stall_out[0] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc_22_exiting_stall_out
out_exiting_valid_out[0] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc_22_exiting_valid_out
out_iord_bl_s0_o_fifoalmost_full[0] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iord_bl_s0_o_fifoalmost_full
out_iord_bl_s0_o_fifoready[0] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iord_bl_s0_o_fifoready
out_iowr_bl_s1_0_o_fifodata[0] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[1] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[2] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[3] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[4] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[5] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[6] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[7] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[8] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[9] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[10] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[11] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[12] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[13] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[14] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[15] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[16] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[17] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[18] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[19] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[20] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[21] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[22] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[23] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[24] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[25] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[26] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[27] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[28] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[29] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[30] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[31] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifovalid[0] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_0_o_fifovalid
out_iowr_bl_s1_1_o_fifodata[0] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[1] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[2] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[3] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[4] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[5] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[6] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[7] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[8] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[9] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[10] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[11] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[12] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[13] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[14] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[15] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[16] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[17] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[18] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[19] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[20] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[21] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[22] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[23] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[24] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[25] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[26] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[27] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[28] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[29] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[30] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[31] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifovalid[0] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_1_o_fifovalid
out_iowr_bl_s1_2_o_fifodata[0] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[1] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[2] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[3] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[4] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[5] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[6] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[7] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[8] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[9] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[10] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[11] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[12] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[13] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[14] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[15] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[16] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[17] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[18] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[19] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[20] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[21] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[22] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[23] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[24] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[25] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[26] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[27] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[28] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[29] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[30] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[31] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifovalid[0] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s1_2_o_fifovalid
out_iowr_bl_s2_0_o_fifodata[0] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[1] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[2] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[3] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[4] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[5] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[6] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[7] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[8] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[9] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[10] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[11] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[12] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[13] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[14] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[15] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[16] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[17] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[18] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[19] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[20] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[21] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[22] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[23] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[24] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[25] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[26] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[27] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[28] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[29] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[30] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[31] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifovalid[0] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_0_o_fifovalid
out_iowr_bl_s2_1_o_fifodata[0] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[1] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[2] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[3] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[4] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[5] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[6] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[7] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[8] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[9] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[10] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[11] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[12] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[13] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[14] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[15] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[16] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[17] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[18] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[19] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[20] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[21] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[22] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[23] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[24] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[25] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[26] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[27] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[28] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[29] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[30] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[31] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifovalid[0] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_1_o_fifovalid
out_iowr_bl_s2_2_o_fifodata[0] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[1] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[2] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[3] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[4] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[5] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[6] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[7] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[8] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[9] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[10] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[11] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[12] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[13] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[14] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[15] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[16] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[17] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[18] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[19] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[20] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[21] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[22] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[23] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[24] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[25] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[26] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[27] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[28] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[29] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[30] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[31] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifovalid[0] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_2_o_fifovalid
out_iowr_bl_s2_3_o_fifodata[0] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[1] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[2] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[3] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[4] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[5] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[6] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[7] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[8] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[9] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[10] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[11] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[12] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[13] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[14] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[15] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[16] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[17] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[18] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[19] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[20] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[21] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[22] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[23] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[24] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[25] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[26] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[27] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[28] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[29] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[30] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[31] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifovalid[0] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_3_o_fifovalid
out_iowr_bl_s2_4_o_fifodata[0] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[1] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[2] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[3] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[4] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[5] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[6] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[7] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[8] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[9] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[10] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[11] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[12] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[13] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[14] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[15] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[16] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[17] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[18] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[19] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[20] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[21] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[22] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[23] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[24] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[25] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[26] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[27] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[28] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[29] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[30] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[31] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifovalid[0] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_4_o_fifovalid
out_iowr_bl_s2_5_o_fifodata[0] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[1] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[2] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[3] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[4] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[5] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[6] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[7] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[8] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[9] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[10] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[11] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[12] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[13] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[14] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[15] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[16] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[17] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[18] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[19] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[20] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[21] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[22] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[23] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[24] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[25] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[26] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[27] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[28] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[29] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[30] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[31] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifovalid[0] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_iowr_bl_s2_5_o_fifovalid
out_stall_in_0[0] <= in_stall_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_0[0] <= SDF_HLS_component_ihc_2_B1_merge:theihc_2_B1_merge.out_stall_out_0
out_stall_out_1[0] <= SDF_HLS_component_ihc_2_B1_merge:theihc_2_B1_merge.out_stall_out_1
out_valid_in_0[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_in_1[0] <= in_valid_in_1[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= SDF_HLS_component_ihc_2_B1_branch:theihc_2_B1_branch.out_valid_out_0
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region.out_pipeline_valid_out
clock => clock.IN3
resetn => resetn.IN3


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_ihc_2_B1_branch:theihc_2_B1_branch
in_stall_in_0[0] => stall_out_q.IN0
in_valid_in[0] => stall_out_q.IN1
in_valid_in[0] => out_valid_out_0[0].DATAIN
out_stall_out[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_ihc_2_B1_merge:theihc_2_B1_merge
in_forked_0[0] => forked_mux_q.DATAB
in_forked_1[0] => forked_mux_q.DATAA
in_stall_in[0] => stall_out_q.IN1
in_valid_in_0[0] => valid_or_q.IN0
in_valid_in_0[0] => stall_out_1_specific_q.IN1
in_valid_in_0[0] => Decoder0.IN0
in_valid_in_1[0] => valid_or_q.IN1
out_forked[0] <= forked_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_1[0] <= stall_out_1_specific_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= valid_or_q.DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region
in_iowr_bl_s1_0_i_fifoready[0] => in_iowr_bl_s1_0_i_fifoready[0].IN1
out_iowr_bl_s1_0_o_fifodata[0] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[1] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[2] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[3] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[4] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[5] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[6] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[7] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[8] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[9] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[10] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[11] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[12] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[13] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[14] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[15] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[16] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[17] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[18] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[19] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[20] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[21] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[22] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[23] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[24] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[25] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[26] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[27] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[28] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[29] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[30] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifodata[31] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifodata
out_iowr_bl_s1_0_o_fifovalid[0] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29.out_iowr_bl_s1_0_o_fifovalid
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x.out_pipeline_valid_out
in_stall_in[0] => SE_out_bubble_out_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_1_backStall.IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
in_forked[0] => bubble_select_stall_entry_b[0].IN1
in_valid_in[0] => in_valid_in[0].IN1
in_iowr_bl_s2_0_i_fifoready[0] => in_iowr_bl_s2_0_i_fifoready[0].IN1
out_iowr_bl_s2_0_o_fifodata[0] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[1] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[2] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[3] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[4] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[5] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[6] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[7] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[8] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[9] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[10] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[11] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[12] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[13] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[14] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[15] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[16] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[17] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[18] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[19] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[20] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[21] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[22] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[23] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[24] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[25] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[26] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[27] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[28] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[29] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[30] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifodata[31] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifodata
out_iowr_bl_s2_0_o_fifovalid[0] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210.out_iowr_bl_s2_0_o_fifovalid
out_valid_out[0] <= SE_out_bubble_out_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_1_wireValid.DB_MAX_OUTPUT_PORT_TYPE
in_iowr_bl_s1_1_i_fifoready[0] => in_iowr_bl_s1_1_i_fifoready[0].IN1
out_iowr_bl_s1_1_o_fifodata[0] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[1] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[2] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[3] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[4] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[5] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[6] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[7] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[8] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[9] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[10] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[11] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[12] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[13] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[14] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[15] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[16] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[17] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[18] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[19] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[20] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[21] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[22] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[23] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[24] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[25] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[26] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[27] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[28] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[29] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[30] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifodata[31] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifodata
out_iowr_bl_s1_1_o_fifovalid[0] <= SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212.out_iowr_bl_s1_1_o_fifovalid
in_iowr_bl_s2_1_i_fifoready[0] => in_iowr_bl_s2_1_i_fifoready[0].IN1
out_iowr_bl_s2_1_o_fifodata[0] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[1] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[2] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[3] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[4] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[5] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[6] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[7] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[8] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[9] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[10] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[11] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[12] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[13] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[14] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[15] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[16] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[17] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[18] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[19] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[20] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[21] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[22] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[23] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[24] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[25] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[26] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[27] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[28] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[29] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[30] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifodata[31] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifodata
out_iowr_bl_s2_1_o_fifovalid[0] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213.out_iowr_bl_s2_1_o_fifovalid
in_iowr_bl_s2_2_i_fifoready[0] => in_iowr_bl_s2_2_i_fifoready[0].IN1
out_iowr_bl_s2_2_o_fifodata[0] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[1] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[2] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[3] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[4] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[5] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[6] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[7] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[8] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[9] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[10] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[11] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[12] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[13] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[14] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[15] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[16] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[17] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[18] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[19] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[20] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[21] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[22] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[23] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[24] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[25] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[26] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[27] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[28] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[29] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[30] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifodata[31] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifodata
out_iowr_bl_s2_2_o_fifovalid[0] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215.out_iowr_bl_s2_2_o_fifovalid
in_iowr_bl_s1_2_i_fifoready[0] => in_iowr_bl_s1_2_i_fifoready[0].IN1
out_iowr_bl_s1_2_o_fifodata[0] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[1] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[2] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[3] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[4] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[5] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[6] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[7] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[8] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[9] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[10] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[11] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[12] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[13] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[14] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[15] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[16] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[17] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[18] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[19] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[20] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[21] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[22] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[23] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[24] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[25] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[26] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[27] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[28] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[29] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[30] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifodata[31] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifodata
out_iowr_bl_s1_2_o_fifovalid[0] <= SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216.out_iowr_bl_s1_2_o_fifovalid
in_iowr_bl_s2_3_i_fifoready[0] => in_iowr_bl_s2_3_i_fifoready[0].IN1
out_iowr_bl_s2_3_o_fifodata[0] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[1] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[2] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[3] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[4] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[5] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[6] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[7] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[8] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[9] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[10] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[11] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[12] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[13] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[14] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[15] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[16] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[17] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[18] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[19] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[20] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[21] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[22] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[23] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[24] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[25] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[26] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[27] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[28] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[29] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[30] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifodata[31] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifodata
out_iowr_bl_s2_3_o_fifovalid[0] <= SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217.out_iowr_bl_s2_3_o_fifovalid
in_iowr_bl_s2_4_i_fifoready[0] => in_iowr_bl_s2_4_i_fifoready[0].IN1
out_iowr_bl_s2_4_o_fifodata[0] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[1] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[2] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[3] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[4] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[5] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[6] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[7] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[8] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[9] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[10] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[11] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[12] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[13] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[14] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[15] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[16] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[17] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[18] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[19] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[20] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[21] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[22] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[23] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[24] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[25] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[26] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[27] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[28] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[29] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[30] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifodata[31] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifodata
out_iowr_bl_s2_4_o_fifovalid[0] <= SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219.out_iowr_bl_s2_4_o_fifovalid
in_iowr_bl_s2_5_i_fifoready[0] => in_iowr_bl_s2_5_i_fifoready[0].IN1
out_iowr_bl_s2_5_o_fifodata[0] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[1] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[2] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[3] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[4] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[5] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[6] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[7] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[8] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[9] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[10] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[11] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[12] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[13] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[14] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[15] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[16] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[17] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[18] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[19] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[20] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[21] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[22] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[23] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[24] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[25] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[26] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[27] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[28] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[29] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[30] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifodata[31] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifodata
out_iowr_bl_s2_5_o_fifovalid[0] <= SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220.out_iowr_bl_s2_5_o_fifovalid
in_iord_bl_s0_i_fifodata[0] => in_iord_bl_s0_i_fifodata[0].IN1
in_iord_bl_s0_i_fifodata[1] => in_iord_bl_s0_i_fifodata[1].IN1
in_iord_bl_s0_i_fifodata[2] => in_iord_bl_s0_i_fifodata[2].IN1
in_iord_bl_s0_i_fifodata[3] => in_iord_bl_s0_i_fifodata[3].IN1
in_iord_bl_s0_i_fifodata[4] => in_iord_bl_s0_i_fifodata[4].IN1
in_iord_bl_s0_i_fifodata[5] => in_iord_bl_s0_i_fifodata[5].IN1
in_iord_bl_s0_i_fifodata[6] => in_iord_bl_s0_i_fifodata[6].IN1
in_iord_bl_s0_i_fifodata[7] => in_iord_bl_s0_i_fifodata[7].IN1
in_iord_bl_s0_i_fifodata[8] => in_iord_bl_s0_i_fifodata[8].IN1
in_iord_bl_s0_i_fifodata[9] => in_iord_bl_s0_i_fifodata[9].IN1
in_iord_bl_s0_i_fifodata[10] => in_iord_bl_s0_i_fifodata[10].IN1
in_iord_bl_s0_i_fifodata[11] => in_iord_bl_s0_i_fifodata[11].IN1
in_iord_bl_s0_i_fifodata[12] => in_iord_bl_s0_i_fifodata[12].IN1
in_iord_bl_s0_i_fifodata[13] => in_iord_bl_s0_i_fifodata[13].IN1
in_iord_bl_s0_i_fifodata[14] => in_iord_bl_s0_i_fifodata[14].IN1
in_iord_bl_s0_i_fifodata[15] => in_iord_bl_s0_i_fifodata[15].IN1
in_iord_bl_s0_i_fifodata[16] => in_iord_bl_s0_i_fifodata[16].IN1
in_iord_bl_s0_i_fifodata[17] => in_iord_bl_s0_i_fifodata[17].IN1
in_iord_bl_s0_i_fifodata[18] => in_iord_bl_s0_i_fifodata[18].IN1
in_iord_bl_s0_i_fifodata[19] => in_iord_bl_s0_i_fifodata[19].IN1
in_iord_bl_s0_i_fifodata[20] => in_iord_bl_s0_i_fifodata[20].IN1
in_iord_bl_s0_i_fifodata[21] => in_iord_bl_s0_i_fifodata[21].IN1
in_iord_bl_s0_i_fifodata[22] => in_iord_bl_s0_i_fifodata[22].IN1
in_iord_bl_s0_i_fifodata[23] => in_iord_bl_s0_i_fifodata[23].IN1
in_iord_bl_s0_i_fifodata[24] => in_iord_bl_s0_i_fifodata[24].IN1
in_iord_bl_s0_i_fifodata[25] => in_iord_bl_s0_i_fifodata[25].IN1
in_iord_bl_s0_i_fifodata[26] => in_iord_bl_s0_i_fifodata[26].IN1
in_iord_bl_s0_i_fifodata[27] => in_iord_bl_s0_i_fifodata[27].IN1
in_iord_bl_s0_i_fifodata[28] => in_iord_bl_s0_i_fifodata[28].IN1
in_iord_bl_s0_i_fifodata[29] => in_iord_bl_s0_i_fifodata[29].IN1
in_iord_bl_s0_i_fifodata[30] => in_iord_bl_s0_i_fifodata[30].IN1
in_iord_bl_s0_i_fifodata[31] => in_iord_bl_s0_i_fifodata[31].IN1
in_iord_bl_s0_i_fifovalid[0] => in_iord_bl_s0_i_fifovalid[0].IN1
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc_22_exiting_valid_out[0] <= SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc_22_exiting_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc_22_exiting_stall_out[0] <= SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc_22_exiting_stall_out
out_iord_bl_s0_o_fifoready[0] <= SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20:thei_iord_bl_s0_or_41_ihc_28.out_iord_bl_s0_o_fifoready
out_iord_bl_s0_o_fifoalmost_full[0] <= SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20:thei_iord_bl_s0_or_41_ihc_28.out_iord_bl_s0_o_fifoalmost_full
clock => clock.IN19
resetn => resetn.IN19


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217
in_iowr_bl_s2_3_i_fifoready[0] => iowr_i_fifoready_bitsignaltemp.IN1
out_iowr_bl_s2_3_o_fifodata[0] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_3_o_fifodata[1] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_3_o_fifodata[2] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_3_o_fifodata[3] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_3_o_fifodata[4] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_3_o_fifodata[5] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_3_o_fifodata[6] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_3_o_fifodata[7] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_3_o_fifodata[8] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_3_o_fifodata[9] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_3_o_fifodata[10] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_3_o_fifodata[11] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_3_o_fifodata[12] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_3_o_fifodata[13] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_3_o_fifodata[14] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_3_o_fifodata[15] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_3_o_fifodata[16] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_3_o_fifodata[17] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_3_o_fifodata[18] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_3_o_fifodata[19] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_3_o_fifodata[20] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_3_o_fifodata[21] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_3_o_fifodata[22] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_3_o_fifodata[23] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_3_o_fifodata[24] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_3_o_fifodata[25] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_3_o_fifodata[26] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_3_o_fifodata[27] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_3_o_fifodata[28] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_3_o_fifodata[29] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_3_o_fifodata[30] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_3_o_fifodata[31] <= hld_iowr:theiowr.o_fifodata
in_i_stall[0] => iowr_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_iowr:theiowr.o_stall
in_c1_exe2[0] => iowr_i_predicate_bitsignaltemp.IN1
in_i_data[0] => in_i_data[0].IN1
in_i_data[1] => in_i_data[1].IN1
in_i_data[2] => in_i_data[2].IN1
in_i_data[3] => in_i_data[3].IN1
in_i_data[4] => in_i_data[4].IN1
in_i_data[5] => in_i_data[5].IN1
in_i_data[6] => in_i_data[6].IN1
in_i_data[7] => in_i_data[7].IN1
in_i_data[8] => in_i_data[8].IN1
in_i_data[9] => in_i_data[9].IN1
in_i_data[10] => in_i_data[10].IN1
in_i_data[11] => in_i_data[11].IN1
in_i_data[12] => in_i_data[12].IN1
in_i_data[13] => in_i_data[13].IN1
in_i_data[14] => in_i_data[14].IN1
in_i_data[15] => in_i_data[15].IN1
in_i_data[16] => in_i_data[16].IN1
in_i_data[17] => in_i_data[17].IN1
in_i_data[18] => in_i_data[18].IN1
in_i_data[19] => in_i_data[19].IN1
in_i_data[20] => in_i_data[20].IN1
in_i_data[21] => in_i_data[21].IN1
in_i_data[22] => in_i_data[22].IN1
in_i_data[23] => in_i_data[23].IN1
in_i_data[24] => in_i_data[24].IN1
in_i_data[25] => in_i_data[25].IN1
in_i_data[26] => in_i_data[26].IN1
in_i_data[27] => in_i_data[27].IN1
in_i_data[28] => in_i_data[28].IN1
in_i_data[29] => in_i_data[29].IN1
in_i_data[30] => in_i_data[30].IN1
in_i_data[31] => in_i_data[31].IN1
in_i_dependence[0] => ~NO_FANOUT~
in_i_valid[0] => iowr_i_valid_bitsignaltemp.IN1
out_iowr_bl_s2_3_o_fifovalid[0] <= hld_iowr:theiowr.o_fifovalid
out_o_ack[0] <= hld_iowr:theiowr.o_ack
out_o_valid[0] <= hld_iowr:theiowr.o_valid
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217|hld_iowr:theiowr
clock => clock.IN1
resetn => resetn.IN1
i_predicate => i_predicate.IN1
i_valid => i_valid.IN1
o_stall <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_stall
i_data[0] => i_data[0].IN1
i_data[1] => i_data[1].IN1
i_data[2] => i_data[2].IN1
i_data[3] => i_data[3].IN1
i_data[4] => i_data[4].IN1
i_data[5] => i_data[5].IN1
i_data[6] => i_data[6].IN1
i_data[7] => i_data[7].IN1
i_data[8] => i_data[8].IN1
i_data[9] => i_data[9].IN1
i_data[10] => i_data[10].IN1
i_data[11] => i_data[11].IN1
i_data[12] => i_data[12].IN1
i_data[13] => i_data[13].IN1
i_data[14] => i_data[14].IN1
i_data[15] => i_data[15].IN1
i_data[16] => i_data[16].IN1
i_data[17] => i_data[17].IN1
i_data[18] => i_data[18].IN1
i_data[19] => i_data[19].IN1
i_data[20] => i_data[20].IN1
i_data[21] => i_data[21].IN1
i_data[22] => i_data[22].IN1
i_data[23] => i_data[23].IN1
i_data[24] => i_data[24].IN1
i_data[25] => i_data[25].IN1
i_data[26] => i_data[26].IN1
i_data[27] => i_data[27].IN1
i_data[28] => i_data[28].IN1
i_data[29] => i_data[29].IN1
i_data[30] => i_data[30].IN1
i_data[31] => i_data[31].IN1
i_startofpacket => i_startofpacket.IN1
i_endofpacket => i_endofpacket.IN1
i_packetempty[0] => i_packetempty[0].IN1
i_packetempty[1] => ~NO_FANOUT~
i_packetempty[2] => ~NO_FANOUT~
i_packetempty[3] => ~NO_FANOUT~
i_packetempty[4] => ~NO_FANOUT~
i_packetempty[5] => ~NO_FANOUT~
i_packetempty[6] => ~NO_FANOUT~
i_packetempty[7] => ~NO_FANOUT~
i_packetempty[8] => ~NO_FANOUT~
i_packetempty[9] => ~NO_FANOUT~
i_packetempty[10] => ~NO_FANOUT~
i_packetempty[11] => ~NO_FANOUT~
i_packetempty[12] => ~NO_FANOUT~
i_packetempty[13] => ~NO_FANOUT~
i_packetempty[14] => ~NO_FANOUT~
i_packetempty[15] => ~NO_FANOUT~
i_packetempty[16] => ~NO_FANOUT~
i_packetempty[17] => ~NO_FANOUT~
i_packetempty[18] => ~NO_FANOUT~
i_packetempty[19] => ~NO_FANOUT~
i_packetempty[20] => ~NO_FANOUT~
i_packetempty[21] => ~NO_FANOUT~
i_packetempty[22] => ~NO_FANOUT~
i_packetempty[23] => ~NO_FANOUT~
i_packetempty[24] => ~NO_FANOUT~
i_packetempty[25] => ~NO_FANOUT~
i_packetempty[26] => ~NO_FANOUT~
i_packetempty[27] => ~NO_FANOUT~
i_packetempty[28] => ~NO_FANOUT~
i_packetempty[29] => ~NO_FANOUT~
i_packetempty[30] => ~NO_FANOUT~
i_packetempty[31] => ~NO_FANOUT~
o_valid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_ack <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_ack
o_empty <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_fifovalid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifovalid
i_fifoready => ch_i_fifostall.IN1
i_fifochannel_stall => ~NO_FANOUT~
o_fifodata[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[1] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[2] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[3] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[4] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[5] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[6] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[7] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[8] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[9] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[10] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[11] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[12] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[13] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[14] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[15] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[16] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[17] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[18] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[19] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[20] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[21] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[22] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[23] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[24] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[25] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[26] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[27] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[28] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[29] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[30] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[31] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifostartofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoendofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoempty[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => o_valid.IN0
i_valid => stall_contribution_sidepath.IN1
i_valid => o_fifovalid.IN0
i_predicate => o_valid.IN1
i_predicate => stall_contribution_sidepath.IN0
i_predicate => o_stall.IN0
i_predicate => o_fifovalid.IN1
o_stall <= o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_data[0] => o_fifodata[0].DATAIN
i_data[1] => o_fifodata[1].DATAIN
i_data[2] => o_fifodata[2].DATAIN
i_data[3] => o_fifodata[3].DATAIN
i_data[4] => o_fifodata[4].DATAIN
i_data[5] => o_fifodata[5].DATAIN
i_data[6] => o_fifodata[6].DATAIN
i_data[7] => o_fifodata[7].DATAIN
i_data[8] => o_fifodata[8].DATAIN
i_data[9] => o_fifodata[9].DATAIN
i_data[10] => o_fifodata[10].DATAIN
i_data[11] => o_fifodata[11].DATAIN
i_data[12] => o_fifodata[12].DATAIN
i_data[13] => o_fifodata[13].DATAIN
i_data[14] => o_fifodata[14].DATAIN
i_data[15] => o_fifodata[15].DATAIN
i_data[16] => o_fifodata[16].DATAIN
i_data[17] => o_fifodata[17].DATAIN
i_data[18] => o_fifodata[18].DATAIN
i_data[19] => o_fifodata[19].DATAIN
i_data[20] => o_fifodata[20].DATAIN
i_data[21] => o_fifodata[21].DATAIN
i_data[22] => o_fifodata[22].DATAIN
i_data[23] => o_fifodata[23].DATAIN
i_data[24] => o_fifodata[24].DATAIN
i_data[25] => o_fifodata[25].DATAIN
i_data[26] => o_fifodata[26].DATAIN
i_data[27] => o_fifodata[27].DATAIN
i_data[28] => o_fifodata[28].DATAIN
i_data[29] => o_fifodata[29].DATAIN
i_data[30] => o_fifodata[30].DATAIN
i_data[31] => o_fifodata[31].DATAIN
i_data[32] => o_fifodata[32].DATAIN
i_data[33] => o_fifodata[33].DATAIN
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => o_stall.IN1
o_ack <= <GND>
o_fifovalid <= o_fifovalid.DB_MAX_OUTPUT_PORT_TYPE
i_fifostall => o_stall.IN1
i_fifostall => o_valid.IN1
i_fifostall => stall_contribution_sidepath.IN1
o_fifodata[0] <= i_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[1] <= i_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[2] <= i_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[3] <= i_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[4] <= i_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[5] <= i_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[6] <= i_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[7] <= i_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[8] <= i_data[8].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[9] <= i_data[9].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[10] <= i_data[10].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[11] <= i_data[11].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[12] <= i_data[12].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[13] <= i_data[13].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[14] <= i_data[14].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[15] <= i_data[15].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[16] <= i_data[16].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[17] <= i_data[17].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[18] <= i_data[18].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[19] <= i_data[19].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[20] <= i_data[20].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[21] <= i_data[21].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[22] <= i_data[22].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[23] <= i_data[23].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[24] <= i_data[24].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[25] <= i_data[25].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[26] <= i_data[26].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[27] <= i_data[27].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[28] <= i_data[28].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[29] <= i_data[29].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[30] <= i_data[30].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[31] <= i_data[31].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[32] <= i_data[32].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[33] <= i_data[33].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215
in_iowr_bl_s2_2_i_fifoready[0] => iowr_i_fifoready_bitsignaltemp.IN1
out_iowr_bl_s2_2_o_fifodata[0] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_2_o_fifodata[1] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_2_o_fifodata[2] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_2_o_fifodata[3] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_2_o_fifodata[4] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_2_o_fifodata[5] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_2_o_fifodata[6] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_2_o_fifodata[7] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_2_o_fifodata[8] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_2_o_fifodata[9] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_2_o_fifodata[10] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_2_o_fifodata[11] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_2_o_fifodata[12] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_2_o_fifodata[13] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_2_o_fifodata[14] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_2_o_fifodata[15] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_2_o_fifodata[16] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_2_o_fifodata[17] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_2_o_fifodata[18] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_2_o_fifodata[19] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_2_o_fifodata[20] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_2_o_fifodata[21] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_2_o_fifodata[22] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_2_o_fifodata[23] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_2_o_fifodata[24] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_2_o_fifodata[25] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_2_o_fifodata[26] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_2_o_fifodata[27] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_2_o_fifodata[28] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_2_o_fifodata[29] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_2_o_fifodata[30] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_2_o_fifodata[31] <= hld_iowr:theiowr.o_fifodata
in_i_stall[0] => iowr_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_iowr:theiowr.o_stall
in_c1_exe2[0] => iowr_i_predicate_bitsignaltemp.IN1
in_i_data[0] => in_i_data[0].IN1
in_i_data[1] => in_i_data[1].IN1
in_i_data[2] => in_i_data[2].IN1
in_i_data[3] => in_i_data[3].IN1
in_i_data[4] => in_i_data[4].IN1
in_i_data[5] => in_i_data[5].IN1
in_i_data[6] => in_i_data[6].IN1
in_i_data[7] => in_i_data[7].IN1
in_i_data[8] => in_i_data[8].IN1
in_i_data[9] => in_i_data[9].IN1
in_i_data[10] => in_i_data[10].IN1
in_i_data[11] => in_i_data[11].IN1
in_i_data[12] => in_i_data[12].IN1
in_i_data[13] => in_i_data[13].IN1
in_i_data[14] => in_i_data[14].IN1
in_i_data[15] => in_i_data[15].IN1
in_i_data[16] => in_i_data[16].IN1
in_i_data[17] => in_i_data[17].IN1
in_i_data[18] => in_i_data[18].IN1
in_i_data[19] => in_i_data[19].IN1
in_i_data[20] => in_i_data[20].IN1
in_i_data[21] => in_i_data[21].IN1
in_i_data[22] => in_i_data[22].IN1
in_i_data[23] => in_i_data[23].IN1
in_i_data[24] => in_i_data[24].IN1
in_i_data[25] => in_i_data[25].IN1
in_i_data[26] => in_i_data[26].IN1
in_i_data[27] => in_i_data[27].IN1
in_i_data[28] => in_i_data[28].IN1
in_i_data[29] => in_i_data[29].IN1
in_i_data[30] => in_i_data[30].IN1
in_i_data[31] => in_i_data[31].IN1
in_i_dependence[0] => ~NO_FANOUT~
in_i_valid[0] => iowr_i_valid_bitsignaltemp.IN1
out_iowr_bl_s2_2_o_fifovalid[0] <= hld_iowr:theiowr.o_fifovalid
out_o_ack[0] <= hld_iowr:theiowr.o_ack
out_o_valid[0] <= hld_iowr:theiowr.o_valid
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215|hld_iowr:theiowr
clock => clock.IN1
resetn => resetn.IN1
i_predicate => i_predicate.IN1
i_valid => i_valid.IN1
o_stall <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_stall
i_data[0] => i_data[0].IN1
i_data[1] => i_data[1].IN1
i_data[2] => i_data[2].IN1
i_data[3] => i_data[3].IN1
i_data[4] => i_data[4].IN1
i_data[5] => i_data[5].IN1
i_data[6] => i_data[6].IN1
i_data[7] => i_data[7].IN1
i_data[8] => i_data[8].IN1
i_data[9] => i_data[9].IN1
i_data[10] => i_data[10].IN1
i_data[11] => i_data[11].IN1
i_data[12] => i_data[12].IN1
i_data[13] => i_data[13].IN1
i_data[14] => i_data[14].IN1
i_data[15] => i_data[15].IN1
i_data[16] => i_data[16].IN1
i_data[17] => i_data[17].IN1
i_data[18] => i_data[18].IN1
i_data[19] => i_data[19].IN1
i_data[20] => i_data[20].IN1
i_data[21] => i_data[21].IN1
i_data[22] => i_data[22].IN1
i_data[23] => i_data[23].IN1
i_data[24] => i_data[24].IN1
i_data[25] => i_data[25].IN1
i_data[26] => i_data[26].IN1
i_data[27] => i_data[27].IN1
i_data[28] => i_data[28].IN1
i_data[29] => i_data[29].IN1
i_data[30] => i_data[30].IN1
i_data[31] => i_data[31].IN1
i_startofpacket => i_startofpacket.IN1
i_endofpacket => i_endofpacket.IN1
i_packetempty[0] => i_packetempty[0].IN1
i_packetempty[1] => ~NO_FANOUT~
i_packetempty[2] => ~NO_FANOUT~
i_packetempty[3] => ~NO_FANOUT~
i_packetempty[4] => ~NO_FANOUT~
i_packetempty[5] => ~NO_FANOUT~
i_packetempty[6] => ~NO_FANOUT~
i_packetempty[7] => ~NO_FANOUT~
i_packetempty[8] => ~NO_FANOUT~
i_packetempty[9] => ~NO_FANOUT~
i_packetempty[10] => ~NO_FANOUT~
i_packetempty[11] => ~NO_FANOUT~
i_packetempty[12] => ~NO_FANOUT~
i_packetempty[13] => ~NO_FANOUT~
i_packetempty[14] => ~NO_FANOUT~
i_packetempty[15] => ~NO_FANOUT~
i_packetempty[16] => ~NO_FANOUT~
i_packetempty[17] => ~NO_FANOUT~
i_packetempty[18] => ~NO_FANOUT~
i_packetempty[19] => ~NO_FANOUT~
i_packetempty[20] => ~NO_FANOUT~
i_packetempty[21] => ~NO_FANOUT~
i_packetempty[22] => ~NO_FANOUT~
i_packetempty[23] => ~NO_FANOUT~
i_packetempty[24] => ~NO_FANOUT~
i_packetempty[25] => ~NO_FANOUT~
i_packetempty[26] => ~NO_FANOUT~
i_packetempty[27] => ~NO_FANOUT~
i_packetempty[28] => ~NO_FANOUT~
i_packetempty[29] => ~NO_FANOUT~
i_packetempty[30] => ~NO_FANOUT~
i_packetempty[31] => ~NO_FANOUT~
o_valid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_ack <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_ack
o_empty <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_fifovalid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifovalid
i_fifoready => ch_i_fifostall.IN1
i_fifochannel_stall => ~NO_FANOUT~
o_fifodata[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[1] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[2] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[3] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[4] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[5] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[6] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[7] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[8] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[9] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[10] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[11] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[12] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[13] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[14] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[15] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[16] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[17] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[18] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[19] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[20] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[21] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[22] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[23] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[24] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[25] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[26] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[27] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[28] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[29] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[30] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[31] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifostartofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoendofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoempty[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => o_valid.IN0
i_valid => stall_contribution_sidepath.IN1
i_valid => o_fifovalid.IN0
i_predicate => o_valid.IN1
i_predicate => stall_contribution_sidepath.IN0
i_predicate => o_stall.IN0
i_predicate => o_fifovalid.IN1
o_stall <= o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_data[0] => o_fifodata[0].DATAIN
i_data[1] => o_fifodata[1].DATAIN
i_data[2] => o_fifodata[2].DATAIN
i_data[3] => o_fifodata[3].DATAIN
i_data[4] => o_fifodata[4].DATAIN
i_data[5] => o_fifodata[5].DATAIN
i_data[6] => o_fifodata[6].DATAIN
i_data[7] => o_fifodata[7].DATAIN
i_data[8] => o_fifodata[8].DATAIN
i_data[9] => o_fifodata[9].DATAIN
i_data[10] => o_fifodata[10].DATAIN
i_data[11] => o_fifodata[11].DATAIN
i_data[12] => o_fifodata[12].DATAIN
i_data[13] => o_fifodata[13].DATAIN
i_data[14] => o_fifodata[14].DATAIN
i_data[15] => o_fifodata[15].DATAIN
i_data[16] => o_fifodata[16].DATAIN
i_data[17] => o_fifodata[17].DATAIN
i_data[18] => o_fifodata[18].DATAIN
i_data[19] => o_fifodata[19].DATAIN
i_data[20] => o_fifodata[20].DATAIN
i_data[21] => o_fifodata[21].DATAIN
i_data[22] => o_fifodata[22].DATAIN
i_data[23] => o_fifodata[23].DATAIN
i_data[24] => o_fifodata[24].DATAIN
i_data[25] => o_fifodata[25].DATAIN
i_data[26] => o_fifodata[26].DATAIN
i_data[27] => o_fifodata[27].DATAIN
i_data[28] => o_fifodata[28].DATAIN
i_data[29] => o_fifodata[29].DATAIN
i_data[30] => o_fifodata[30].DATAIN
i_data[31] => o_fifodata[31].DATAIN
i_data[32] => o_fifodata[32].DATAIN
i_data[33] => o_fifodata[33].DATAIN
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => o_stall.IN1
o_ack <= <GND>
o_fifovalid <= o_fifovalid.DB_MAX_OUTPUT_PORT_TYPE
i_fifostall => o_stall.IN1
i_fifostall => o_valid.IN1
i_fifostall => stall_contribution_sidepath.IN1
o_fifodata[0] <= i_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[1] <= i_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[2] <= i_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[3] <= i_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[4] <= i_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[5] <= i_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[6] <= i_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[7] <= i_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[8] <= i_data[8].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[9] <= i_data[9].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[10] <= i_data[10].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[11] <= i_data[11].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[12] <= i_data[12].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[13] <= i_data[13].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[14] <= i_data[14].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[15] <= i_data[15].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[16] <= i_data[16].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[17] <= i_data[17].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[18] <= i_data[18].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[19] <= i_data[19].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[20] <= i_data[20].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[21] <= i_data[21].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[22] <= i_data[22].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[23] <= i_data[23].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[24] <= i_data[24].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[25] <= i_data[25].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[26] <= i_data[26].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[27] <= i_data[27].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[28] <= i_data[28].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[29] <= i_data[29].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[30] <= i_data[30].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[31] <= i_data[31].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[32] <= i_data[32].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[33] <= i_data[33].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216
in_iowr_bl_s1_2_i_fifoready[0] => iowr_i_fifoready_bitsignaltemp.IN1
out_iowr_bl_s1_2_o_fifodata[0] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_2_o_fifodata[1] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_2_o_fifodata[2] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_2_o_fifodata[3] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_2_o_fifodata[4] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_2_o_fifodata[5] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_2_o_fifodata[6] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_2_o_fifodata[7] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_2_o_fifodata[8] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_2_o_fifodata[9] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_2_o_fifodata[10] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_2_o_fifodata[11] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_2_o_fifodata[12] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_2_o_fifodata[13] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_2_o_fifodata[14] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_2_o_fifodata[15] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_2_o_fifodata[16] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_2_o_fifodata[17] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_2_o_fifodata[18] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_2_o_fifodata[19] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_2_o_fifodata[20] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_2_o_fifodata[21] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_2_o_fifodata[22] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_2_o_fifodata[23] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_2_o_fifodata[24] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_2_o_fifodata[25] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_2_o_fifodata[26] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_2_o_fifodata[27] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_2_o_fifodata[28] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_2_o_fifodata[29] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_2_o_fifodata[30] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_2_o_fifodata[31] <= hld_iowr:theiowr.o_fifodata
in_i_stall[0] => iowr_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_iowr:theiowr.o_stall
in_c1_exe1[0] => iowr_i_predicate_bitsignaltemp.IN1
in_i_data[0] => in_i_data[0].IN1
in_i_data[1] => in_i_data[1].IN1
in_i_data[2] => in_i_data[2].IN1
in_i_data[3] => in_i_data[3].IN1
in_i_data[4] => in_i_data[4].IN1
in_i_data[5] => in_i_data[5].IN1
in_i_data[6] => in_i_data[6].IN1
in_i_data[7] => in_i_data[7].IN1
in_i_data[8] => in_i_data[8].IN1
in_i_data[9] => in_i_data[9].IN1
in_i_data[10] => in_i_data[10].IN1
in_i_data[11] => in_i_data[11].IN1
in_i_data[12] => in_i_data[12].IN1
in_i_data[13] => in_i_data[13].IN1
in_i_data[14] => in_i_data[14].IN1
in_i_data[15] => in_i_data[15].IN1
in_i_data[16] => in_i_data[16].IN1
in_i_data[17] => in_i_data[17].IN1
in_i_data[18] => in_i_data[18].IN1
in_i_data[19] => in_i_data[19].IN1
in_i_data[20] => in_i_data[20].IN1
in_i_data[21] => in_i_data[21].IN1
in_i_data[22] => in_i_data[22].IN1
in_i_data[23] => in_i_data[23].IN1
in_i_data[24] => in_i_data[24].IN1
in_i_data[25] => in_i_data[25].IN1
in_i_data[26] => in_i_data[26].IN1
in_i_data[27] => in_i_data[27].IN1
in_i_data[28] => in_i_data[28].IN1
in_i_data[29] => in_i_data[29].IN1
in_i_data[30] => in_i_data[30].IN1
in_i_data[31] => in_i_data[31].IN1
in_i_valid[0] => iowr_i_valid_bitsignaltemp.IN1
out_iowr_bl_s1_2_o_fifovalid[0] <= hld_iowr:theiowr.o_fifovalid
out_o_ack[0] <= hld_iowr:theiowr.o_ack
out_o_valid[0] <= hld_iowr:theiowr.o_valid
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216|hld_iowr:theiowr
clock => clock.IN1
resetn => resetn.IN1
i_predicate => i_predicate.IN1
i_valid => i_valid.IN1
o_stall <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_stall
i_data[0] => i_data[0].IN1
i_data[1] => i_data[1].IN1
i_data[2] => i_data[2].IN1
i_data[3] => i_data[3].IN1
i_data[4] => i_data[4].IN1
i_data[5] => i_data[5].IN1
i_data[6] => i_data[6].IN1
i_data[7] => i_data[7].IN1
i_data[8] => i_data[8].IN1
i_data[9] => i_data[9].IN1
i_data[10] => i_data[10].IN1
i_data[11] => i_data[11].IN1
i_data[12] => i_data[12].IN1
i_data[13] => i_data[13].IN1
i_data[14] => i_data[14].IN1
i_data[15] => i_data[15].IN1
i_data[16] => i_data[16].IN1
i_data[17] => i_data[17].IN1
i_data[18] => i_data[18].IN1
i_data[19] => i_data[19].IN1
i_data[20] => i_data[20].IN1
i_data[21] => i_data[21].IN1
i_data[22] => i_data[22].IN1
i_data[23] => i_data[23].IN1
i_data[24] => i_data[24].IN1
i_data[25] => i_data[25].IN1
i_data[26] => i_data[26].IN1
i_data[27] => i_data[27].IN1
i_data[28] => i_data[28].IN1
i_data[29] => i_data[29].IN1
i_data[30] => i_data[30].IN1
i_data[31] => i_data[31].IN1
i_startofpacket => i_startofpacket.IN1
i_endofpacket => i_endofpacket.IN1
i_packetempty[0] => i_packetempty[0].IN1
i_packetempty[1] => ~NO_FANOUT~
i_packetempty[2] => ~NO_FANOUT~
i_packetempty[3] => ~NO_FANOUT~
i_packetempty[4] => ~NO_FANOUT~
i_packetempty[5] => ~NO_FANOUT~
i_packetempty[6] => ~NO_FANOUT~
i_packetempty[7] => ~NO_FANOUT~
i_packetempty[8] => ~NO_FANOUT~
i_packetempty[9] => ~NO_FANOUT~
i_packetempty[10] => ~NO_FANOUT~
i_packetempty[11] => ~NO_FANOUT~
i_packetempty[12] => ~NO_FANOUT~
i_packetempty[13] => ~NO_FANOUT~
i_packetempty[14] => ~NO_FANOUT~
i_packetempty[15] => ~NO_FANOUT~
i_packetempty[16] => ~NO_FANOUT~
i_packetempty[17] => ~NO_FANOUT~
i_packetempty[18] => ~NO_FANOUT~
i_packetempty[19] => ~NO_FANOUT~
i_packetempty[20] => ~NO_FANOUT~
i_packetempty[21] => ~NO_FANOUT~
i_packetempty[22] => ~NO_FANOUT~
i_packetempty[23] => ~NO_FANOUT~
i_packetempty[24] => ~NO_FANOUT~
i_packetempty[25] => ~NO_FANOUT~
i_packetempty[26] => ~NO_FANOUT~
i_packetempty[27] => ~NO_FANOUT~
i_packetempty[28] => ~NO_FANOUT~
i_packetempty[29] => ~NO_FANOUT~
i_packetempty[30] => ~NO_FANOUT~
i_packetempty[31] => ~NO_FANOUT~
o_valid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_ack <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_ack
o_empty <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_fifovalid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifovalid
i_fifoready => ch_i_fifostall.IN1
i_fifochannel_stall => ~NO_FANOUT~
o_fifodata[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[1] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[2] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[3] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[4] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[5] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[6] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[7] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[8] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[9] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[10] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[11] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[12] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[13] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[14] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[15] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[16] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[17] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[18] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[19] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[20] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[21] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[22] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[23] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[24] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[25] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[26] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[27] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[28] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[29] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[30] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[31] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifostartofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoendofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoempty[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => o_valid.IN0
i_valid => stall_contribution_sidepath.IN1
i_valid => o_fifovalid.IN0
i_predicate => o_valid.IN1
i_predicate => stall_contribution_sidepath.IN0
i_predicate => o_stall.IN0
i_predicate => o_fifovalid.IN1
o_stall <= o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_data[0] => o_fifodata[0].DATAIN
i_data[1] => o_fifodata[1].DATAIN
i_data[2] => o_fifodata[2].DATAIN
i_data[3] => o_fifodata[3].DATAIN
i_data[4] => o_fifodata[4].DATAIN
i_data[5] => o_fifodata[5].DATAIN
i_data[6] => o_fifodata[6].DATAIN
i_data[7] => o_fifodata[7].DATAIN
i_data[8] => o_fifodata[8].DATAIN
i_data[9] => o_fifodata[9].DATAIN
i_data[10] => o_fifodata[10].DATAIN
i_data[11] => o_fifodata[11].DATAIN
i_data[12] => o_fifodata[12].DATAIN
i_data[13] => o_fifodata[13].DATAIN
i_data[14] => o_fifodata[14].DATAIN
i_data[15] => o_fifodata[15].DATAIN
i_data[16] => o_fifodata[16].DATAIN
i_data[17] => o_fifodata[17].DATAIN
i_data[18] => o_fifodata[18].DATAIN
i_data[19] => o_fifodata[19].DATAIN
i_data[20] => o_fifodata[20].DATAIN
i_data[21] => o_fifodata[21].DATAIN
i_data[22] => o_fifodata[22].DATAIN
i_data[23] => o_fifodata[23].DATAIN
i_data[24] => o_fifodata[24].DATAIN
i_data[25] => o_fifodata[25].DATAIN
i_data[26] => o_fifodata[26].DATAIN
i_data[27] => o_fifodata[27].DATAIN
i_data[28] => o_fifodata[28].DATAIN
i_data[29] => o_fifodata[29].DATAIN
i_data[30] => o_fifodata[30].DATAIN
i_data[31] => o_fifodata[31].DATAIN
i_data[32] => o_fifodata[32].DATAIN
i_data[33] => o_fifodata[33].DATAIN
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => o_stall.IN1
o_ack <= <GND>
o_fifovalid <= o_fifovalid.DB_MAX_OUTPUT_PORT_TYPE
i_fifostall => o_stall.IN1
i_fifostall => o_valid.IN1
i_fifostall => stall_contribution_sidepath.IN1
o_fifodata[0] <= i_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[1] <= i_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[2] <= i_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[3] <= i_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[4] <= i_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[5] <= i_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[6] <= i_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[7] <= i_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[8] <= i_data[8].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[9] <= i_data[9].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[10] <= i_data[10].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[11] <= i_data[11].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[12] <= i_data[12].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[13] <= i_data[13].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[14] <= i_data[14].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[15] <= i_data[15].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[16] <= i_data[16].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[17] <= i_data[17].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[18] <= i_data[18].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[19] <= i_data[19].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[20] <= i_data[20].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[21] <= i_data[21].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[22] <= i_data[22].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[23] <= i_data[23].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[24] <= i_data[24].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[25] <= i_data[25].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[26] <= i_data[26].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[27] <= i_data[27].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[28] <= i_data[28].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[29] <= i_data[29].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[30] <= i_data[30].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[31] <= i_data[31].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[32] <= i_data[32].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[33] <= i_data[33].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218
in_feedback_stall_in_4[0] => i_llvm_fpga_push_i1_memdep_phi_push4_ihc_21_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_4[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21.feedback_out
out_feedback_valid_out_4[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_memdep_phi_push4_ihc_21_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_memdep_phi_push4_ihc_21_valid_in_bitsignaltemp.IN1
out_data_out[0] <= SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push4_ihc_218_reg:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218_reg.out_data_out
out_valid_out[0] <= SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push4_ihc_218_reg:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218_reg.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push4_ihc_218_reg:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218_reg
in_stall_in[0] => i_llvm_fpga_push_i1_memdep_phi_push4_ihc_218_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_218_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_i1_memdep_phi_push4_ihc_218_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_i1_memdep_phi_push4_ihc_218_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_push_i1_memdep_phi_push4_ihc_218_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= i_llvm_fpga_push_i1_memdep_phi_push4_ihc_218_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_i1_memdep_phi_push4_ihc_218_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => i_llvm_fpga_push_i1_memdep_phi_push4_ihc_218_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_i1_memdep_phi_push4_ihc_218_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_i1_memdep_phi_push4_ihc_218_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_i1_memdep_phi_push4_ihc_218_reg_valid_reg_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => fifo_data_in[0].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
valid_in => fifo_valid_in.IN1
valid_in => comb.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= acl_data_fifo:fifo.empty
full <= acl_data_fifo:fifo.full
almost_full <= acl_data_fifo:fifo.almost_full


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_ll_ram_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_ll_ram_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_ll_ram_fifo:fifo.stall_out
ecc_err_status[0] <= acl_ll_ram_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_ll_ram_fifo:fifo.ecc_err_status
empty <= acl_ll_ram_fifo:fifo.empty
full <= acl_ll_ram_fifo:fifo.full
almost_full <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo
clock => clock.IN4
resetn => resetn.IN1
data_in[0] => ll_data_in[0].IN2
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
valid_in => sel_valid_in.IN1
valid_out <= acl_data_fifo:sel_fifo.valid_out
stall_in => sel_stall_in.IN1
stall_out <= acl_data_fifo:sel_fifo.stall_out
empty <= acl_data_fifo:sel_fifo.empty
full <= acl_data_fifo:sel_fifo.full
ecc_err_status[0] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[1] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component
wren => dpram_op32:auto_generated.wren
data[0] => dpram_op32:auto_generated.data[0]
wraddress[0] => dpram_op32:auto_generated.wraddress[0]
wraddress[1] => dpram_op32:auto_generated.wraddress[1]
wraddress[2] => dpram_op32:auto_generated.wraddress[2]
inclock => dpram_op32:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_op32:auto_generated.rdaddress[0]
rdaddress[1] => dpram_op32:auto_generated.rdaddress[1]
rdaddress[2] => dpram_op32:auto_generated.rdaddress[2]
outclock => dpram_op32:auto_generated.outclock
outclocken => dpram_op32:auto_generated.outclocken
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_op32:auto_generated.q[0]


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_op32:auto_generated
data[0] => lutrama0.PORTADATAIN
inclock => lutrama0.CLK0
outclock => dataout_reg[0].CLK
outclocken => dataout_reg[0].ENA
q[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
wraddress[0] => lutrama0.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wren => lutrama0.ENA0


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always2.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always3.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
valid_in => valid_in.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= almost_full_counter[2].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAB
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
valid_in => valid_in.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= almost_full_counter[4].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
read => data_new[1].IN1
read => data_new[2].IN1
read => data_new[3].IN1
read => data_new[4].IN1
read => data_new[5].IN1
read => data_new[6].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20:thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23
in_feedback_in_4[0] => i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_21_feedback_in_bitsignaltemp.IN1
in_feedback_valid_in_4[0] => i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_21_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_4[0] <= acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_21.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_21.stall_out
in_data_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_21_data_in_bitsignaltemp.IN1
in_dir[0] => i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_21_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_21_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_21_valid_in_bitsignaltemp.IN1
out_data_out[0] <= SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg.out_data_out
out_valid_out[0] <= SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20:thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg
in_stall_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg_valid_reg_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20:thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_21
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20:thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_21|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_ihc_2_B1_merge_reg:theihc_2_B1_merge_reg_aunroll_x
in_stall_in[0] => ihc_2_B1_merge_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_ihc_2_B1_merge_reg_valid_reg_q[0].IN1
out_stall_out[0] <= ihc_2_B1_merge_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in_0_tpl[0] => ihc_2_B1_merge_reg_data_reg_0_x_q[0].DATAIN
in_valid_in[0] => ihc_2_B1_merge_reg_valid_reg_q[0].DATAIN
out_data_out_0_tpl[0] <= ihc_2_B1_merge_reg_data_reg_0_x_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= ihc_2_B1_merge_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ihc_2_B1_merge_reg_data_reg_0_x_q[0].CLK
clock => ihc_2_B1_merge_reg_valid_reg_q[0].CLK
resetn => ihc_2_B1_merge_reg_data_reg_0_x_q[0].ACLR
resetn => ihc_2_B1_merge_reg_valid_reg_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x.out_pipeline_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc_22_exiting_stall_out[0] <= SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc_22_exiting_stall_out
in_i_stall[0] => in_i_stall[0].IN1
out_o_stall[0] <= SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21_aunroll_x.out_stall_entry
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc_22_exiting_valid_out[0] <= SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc_22_exiting_valid_out
in_c0_eni1_0_tpl[0] => in_c0_eni1_0_tpl[0].IN1
in_c0_eni1_1_tpl[0] => in_c0_eni1_1_tpl[0].IN1
in_i_valid[0] => input_accepted_and_q.IN1
out_c0_exit_0_tpl[0] <= SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21_aunroll_x.out_data_out_0_tpl
out_c0_exit_1_tpl[0] <= SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21_aunroll_x.out_data_out_1_tpl
out_c0_exit_2_tpl[0] <= SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21_aunroll_x.out_data_out_2_tpl
out_o_valid[0] <= SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21_aunroll_x.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21_aunroll_x
in_stall_in[0] => i_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21_stall_in_bitsignaltemp.IN1
out_stall_entry[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21.stall_entry
in_data_in_0_tpl[0] => dsdk_ip_adapt_bitjoin2_q[0].IN1
in_data_in_1_tpl[0] => dsdk_ip_adapt_bitjoin2_q[8].IN1
in_data_in_2_tpl[0] => dsdk_ip_adapt_bitjoin2_q[16].IN1
in_input_accepted[0] => i_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21_input_accepted_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21_valid_in_bitsignaltemp.IN1
out_data_out_0_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21.data_out
out_data_out_1_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21.data_out
out_data_out_2_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21.data_out
out_enable[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21.enable
out_valid_mask[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21.valid_mask
out_valid_out[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21.valid_out
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
input_accepted => IIschedcount.IN0
input_accepted => threads_count.OUTPUTSELECT
valid_in => valid_out.DATAIN
valid_in => enable.IN0
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => enable.IN1
stall_entry <= stall_entry.DB_MAX_OUTPUT_PORT_TYPE
enable <= enable.DB_MAX_OUTPUT_PORT_TYPE
inc_pipelined_thread => Add0.IN2
dec_pipelined_thread => IIschedcount.IN1
dec_pipelined_thread => Add0.IN1
valid_mask <= stall_entry.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc_22_exiting_valid_out[0] <= SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20:thei_llvm_fpga_pipeline_keep_going_ihc_22.out_exiting_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc_22_exiting_stall_out[0] <= SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20:thei_llvm_fpga_pipeline_keep_going_ihc_22.out_exiting_stall_out
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20:thei_llvm_fpga_pipeline_keep_going_ihc_22.out_pipeline_valid_out
out_c0_exi2_0_tpl[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi2_1_tpl[0] <= SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23.out_data_out
out_c0_exi2_2_tpl[0] <= dspba_delay_ver:redist0_sync_together13_aunroll_x_in_c0_eni1_1_tpl_6.xout
out_o_valid[0] <= redist1_sync_together13_aunroll_x_in_i_valid_6_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_unnamed_ihc_21[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_c0_eni1_0_tpl[0] => ~NO_FANOUT~
in_c0_eni1_1_tpl[0] => in_c0_eni1_1_tpl[0].IN1
in_enable[0] => in_enable[0].IN2
in_i_valid[0] => in_i_valid[0].IN1
clock => clock.IN4
resetn => resetn.IN4


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|dspba_delay_ver:redist1_sync_together13_aunroll_x_in_i_valid_6
clk => delays[5][0].CLK
clk => delays[4][0].CLK
clk => delays[3][0].CLK
clk => delays[2][0].CLK
clk => delays[1][0].CLK
clk => delays[0][0].CLK
aclr => delays[5][0].ACLR
aclr => delays[0][0].ACLR
aclr => delays[1][0].ACLR
aclr => delays[2][0].ACLR
aclr => delays[3][0].ACLR
aclr => delays[4][0].ACLR
ena => delays[0][0].ENA
ena => delays[1][0].ENA
ena => delays[5][0].ENA
ena => delays[2][0].ENA
ena => delays[3][0].ENA
ena => delays[4][0].ENA
xin[0] => delays[0][0].DATAIN
xout[0] <= delays[5][0].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23
in_feedback_stall_in_2[0] => i_llvm_fpga_push_i1_notexitcond_ihc_21_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_2[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21.feedback_out
out_feedback_valid_out_2[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i1_notexitcond_ihc_21_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_notexitcond_ihc_21_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_notexitcond_ihc_21_valid_in_bitsignaltemp.IN1
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21.valid_out
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN1
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_valid.IN1
stall_in => consumed_downstream.OUTPUTSELECT
stall_in => consumed_upstream.OUTPUTSELECT
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21|acl_data_fifo:fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => fifo_data_in[0].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
valid_in => fifo_valid_in.IN1
valid_in => comb.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= acl_data_fifo:fifo.empty
full <= acl_data_fifo:fifo.full
almost_full <= acl_data_fifo:fifo.almost_full


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
read => data_new[1].IN1
read => data_new[2].IN1
read => data_new[3].IN1
read => data_new[4].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21|acl_data_fifo:fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21|acl_data_fifo:fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20:thei_llvm_fpga_pipeline_keep_going_ihc_22
out_exiting_stall_out[0] <= acl_dspba_buffer:thepassthru.buffer_out
in_stall_in[0] => i_llvm_fpga_pipeline_keep_going_ihc_21_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc_21.stall_out
in_data_in[0] => i_llvm_fpga_pipeline_keep_going_ihc_21_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pipeline_keep_going_ihc_21_valid_in_bitsignaltemp.IN1
in_initeration_in[0] => i_llvm_fpga_pipeline_keep_going_ihc_21_initeration_in_bitsignaltemp.IN1
in_initeration_valid_in[0] => i_llvm_fpga_pipeline_keep_going_ihc_21_initeration_valid_in_bitsignaltemp.IN1
in_not_exitcond_in[0] => i_llvm_fpga_pipeline_keep_going_ihc_21_not_exitcond_in_bitsignaltemp.IN1
in_not_exitcond_valid_in[0] => i_llvm_fpga_pipeline_keep_going_ihc_21_not_exitcond_valid_in_bitsignaltemp.IN1
in_pipeline_stall_in[0] => i_llvm_fpga_pipeline_keep_going_ihc_21_pipeline_stall_in_bitsignaltemp.IN2
out_initeration_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc_21.initeration_stall_out
out_not_exitcond_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc_21.not_exitcond_stall_out
out_pipeline_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc_21.pipeline_valid_out
out_exiting_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc_21.exiting_valid_out
out_data_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc_21.data_out
out_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc_21.valid_out
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20:thei_llvm_fpga_pipeline_keep_going_ihc_22|acl_dspba_buffer:thepassthru
buffer_in[0] => buffer_out[0].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20:thei_llvm_fpga_pipeline_keep_going_ihc_22|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc_21
clock => clock.IN1
resetn => _.IN1
data_in => ~NO_FANOUT~
valid_out <= acl_staging_reg:asr.o_valid
stall_in => stall_in.IN1
stall_out <= acl_staging_reg:asr.o_stall
valid_in => valid_in.IN1
data_out <= <GND>
initeration_in => ~NO_FANOUT~
initeration_stall_out <= <GND>
initeration_valid_in => ~NO_FANOUT~
not_exitcond_in => pipeline_valid_out.IN0
not_exitcond_in => exiting_valid_out.IN0
not_exitcond_stall_out <= pipeline_stall_in.DB_MAX_OUTPUT_PORT_TYPE
not_exitcond_valid_in => pipeline_valid_out.IN1
not_exitcond_valid_in => exiting_valid_out.IN1
pipeline_valid_out <= pipeline_valid_out.DB_MAX_OUTPUT_PORT_TYPE
pipeline_stall_in => not_exitcond_stall_out.DATAIN
pipeline_stall_in => exiting_valid_out.IN1
exiting_valid_out <= exiting_valid_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20:thei_llvm_fpga_pipeline_keep_going_ihc_22|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc_21|acl_staging_reg:asr
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20:thei_llvm_fpga_pipeline_keep_going_ihc_22|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc_21|acl_staging_reg:asr|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x|dspba_delay_ver:redist0_sync_together13_aunroll_x_in_c0_eni1_1_tpl_6
clk => delays[5][0].CLK
clk => delays[4][0].CLK
clk => delays[3][0].CLK
clk => delays[2][0].CLK
clk => delays[1][0].CLK
clk => delays[0][0].CLK
aclr => delays[5][0].ACLR
aclr => delays[0][0].ACLR
aclr => delays[1][0].ACLR
aclr => delays[2][0].ACLR
aclr => delays[3][0].ACLR
aclr => delays[4][0].ACLR
ena => delays[0][0].ENA
ena => delays[1][0].ENA
ena => delays[5][0].ENA
ena => delays[2][0].ENA
ena => delays[3][0].ENA
ena => delays[4][0].ENA
xin[0] => delays[0][0].DATAIN
xout[0] <= delays[5][0].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_1_reg
clock => clock.IN1
resetn => resetn.IN1
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_out <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => occ.IN1
stall_in => occ.OUTPUTSELECT
stall_in => occ.OUTPUTSELECT
stall_in => occ.IN1
stall_out <= gen_depth_small.occ[3].DB_MAX_OUTPUT_PORT_TYPE
empty <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_small.occ[3].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_1_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20:thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24
in_feedback_in_5[0] => i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_21_feedback_in_bitsignaltemp.IN1
in_feedback_valid_in_5[0] => i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_21_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_5[0] <= acl_pop:thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_21.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_21.stall_out
in_data_in[0] => i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_21_data_in_bitsignaltemp.IN1
in_dir[0] => i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_21_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_21_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_21_valid_in_bitsignaltemp.IN1
out_data_out[0] <= SDF_HLS_component_i_llvm_fpga_pop_i1_mem0000hi42_pop5_ihc_24_reg:thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_reg.out_data_out
out_valid_out[0] <= SDF_HLS_component_i_llvm_fpga_pop_i1_mem0000hi42_pop5_ihc_24_reg:thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_reg.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20:thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24|SDF_HLS_component_i_llvm_fpga_pop_i1_mem0000hi42_pop5_ihc_24_reg:thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_reg
in_stall_in[0] => i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_reg_valid_reg_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20:thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_21
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20:thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_21|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221
in_feedback_stall_in_5[0] => i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_5[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21.feedback_out
out_feedback_valid_out_5[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21_valid_in_bitsignaltemp.IN1
out_data_out[0] <= SDF_HLS_component_i_llvm_fpga_push_i1_me000042_push5_ihc_221_reg:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221_reg.out_data_out
out_valid_out[0] <= SDF_HLS_component_i_llvm_fpga_push_i1_me000042_push5_ihc_221_reg:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221_reg.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|SDF_HLS_component_i_llvm_fpga_push_i1_me000042_push5_ihc_221_reg:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221_reg
in_stall_in[0] => i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221_reg_valid_reg_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => fifo_data_in[0].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
valid_in => fifo_valid_in.IN1
valid_in => comb.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= acl_data_fifo:fifo.empty
full <= acl_data_fifo:fifo.full
almost_full <= acl_data_fifo:fifo.almost_full


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_ll_ram_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_ll_ram_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_ll_ram_fifo:fifo.stall_out
ecc_err_status[0] <= acl_ll_ram_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_ll_ram_fifo:fifo.ecc_err_status
empty <= acl_ll_ram_fifo:fifo.empty
full <= acl_ll_ram_fifo:fifo.full
almost_full <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo
clock => clock.IN4
resetn => resetn.IN1
data_in[0] => ll_data_in[0].IN2
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
valid_in => sel_valid_in.IN1
valid_out <= acl_data_fifo:sel_fifo.valid_out
stall_in => sel_stall_in.IN1
stall_out <= acl_data_fifo:sel_fifo.stall_out
empty <= acl_data_fifo:sel_fifo.empty
full <= acl_data_fifo:sel_fifo.full
ecc_err_status[0] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[1] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component
wren => dpram_op32:auto_generated.wren
data[0] => dpram_op32:auto_generated.data[0]
wraddress[0] => dpram_op32:auto_generated.wraddress[0]
wraddress[1] => dpram_op32:auto_generated.wraddress[1]
wraddress[2] => dpram_op32:auto_generated.wraddress[2]
inclock => dpram_op32:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_op32:auto_generated.rdaddress[0]
rdaddress[1] => dpram_op32:auto_generated.rdaddress[1]
rdaddress[2] => dpram_op32:auto_generated.rdaddress[2]
outclock => dpram_op32:auto_generated.outclock
outclocken => dpram_op32:auto_generated.outclocken
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_op32:auto_generated.q[0]


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_op32:auto_generated
data[0] => lutrama0.PORTADATAIN
inclock => lutrama0.CLK0
outclock => dataout_reg[0].CLK
outclocken => dataout_reg[0].ENA
q[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
wraddress[0] => lutrama0.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wren => lutrama0.ENA0


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always2.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always3.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
valid_in => valid_in.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= almost_full_counter[2].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAB
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
valid_in => valid_in.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= almost_full_counter[4].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
read => data_new[1].IN1
read => data_new[2].IN1
read => data_new[3].IN1
read => data_new[4].IN1
read => data_new[5].IN1
read => data_new[6].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221|acl_push:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_21|acl_data_fifo:fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219
in_iowr_bl_s2_4_i_fifoready[0] => iowr_i_fifoready_bitsignaltemp.IN1
out_iowr_bl_s2_4_o_fifodata[0] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_4_o_fifodata[1] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_4_o_fifodata[2] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_4_o_fifodata[3] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_4_o_fifodata[4] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_4_o_fifodata[5] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_4_o_fifodata[6] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_4_o_fifodata[7] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_4_o_fifodata[8] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_4_o_fifodata[9] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_4_o_fifodata[10] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_4_o_fifodata[11] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_4_o_fifodata[12] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_4_o_fifodata[13] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_4_o_fifodata[14] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_4_o_fifodata[15] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_4_o_fifodata[16] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_4_o_fifodata[17] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_4_o_fifodata[18] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_4_o_fifodata[19] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_4_o_fifodata[20] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_4_o_fifodata[21] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_4_o_fifodata[22] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_4_o_fifodata[23] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_4_o_fifodata[24] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_4_o_fifodata[25] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_4_o_fifodata[26] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_4_o_fifodata[27] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_4_o_fifodata[28] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_4_o_fifodata[29] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_4_o_fifodata[30] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_4_o_fifodata[31] <= hld_iowr:theiowr.o_fifodata
in_i_stall[0] => iowr_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_iowr:theiowr.o_stall
in_c1_exe1[0] => iowr_i_predicate_bitsignaltemp.IN1
in_i_data[0] => in_i_data[0].IN1
in_i_data[1] => in_i_data[1].IN1
in_i_data[2] => in_i_data[2].IN1
in_i_data[3] => in_i_data[3].IN1
in_i_data[4] => in_i_data[4].IN1
in_i_data[5] => in_i_data[5].IN1
in_i_data[6] => in_i_data[6].IN1
in_i_data[7] => in_i_data[7].IN1
in_i_data[8] => in_i_data[8].IN1
in_i_data[9] => in_i_data[9].IN1
in_i_data[10] => in_i_data[10].IN1
in_i_data[11] => in_i_data[11].IN1
in_i_data[12] => in_i_data[12].IN1
in_i_data[13] => in_i_data[13].IN1
in_i_data[14] => in_i_data[14].IN1
in_i_data[15] => in_i_data[15].IN1
in_i_data[16] => in_i_data[16].IN1
in_i_data[17] => in_i_data[17].IN1
in_i_data[18] => in_i_data[18].IN1
in_i_data[19] => in_i_data[19].IN1
in_i_data[20] => in_i_data[20].IN1
in_i_data[21] => in_i_data[21].IN1
in_i_data[22] => in_i_data[22].IN1
in_i_data[23] => in_i_data[23].IN1
in_i_data[24] => in_i_data[24].IN1
in_i_data[25] => in_i_data[25].IN1
in_i_data[26] => in_i_data[26].IN1
in_i_data[27] => in_i_data[27].IN1
in_i_data[28] => in_i_data[28].IN1
in_i_data[29] => in_i_data[29].IN1
in_i_data[30] => in_i_data[30].IN1
in_i_data[31] => in_i_data[31].IN1
in_i_valid[0] => iowr_i_valid_bitsignaltemp.IN1
out_iowr_bl_s2_4_o_fifovalid[0] <= hld_iowr:theiowr.o_fifovalid
out_o_ack[0] <= hld_iowr:theiowr.o_ack
out_o_valid[0] <= hld_iowr:theiowr.o_valid
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219|hld_iowr:theiowr
clock => clock.IN1
resetn => resetn.IN1
i_predicate => i_predicate.IN1
i_valid => i_valid.IN1
o_stall <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_stall
i_data[0] => i_data[0].IN1
i_data[1] => i_data[1].IN1
i_data[2] => i_data[2].IN1
i_data[3] => i_data[3].IN1
i_data[4] => i_data[4].IN1
i_data[5] => i_data[5].IN1
i_data[6] => i_data[6].IN1
i_data[7] => i_data[7].IN1
i_data[8] => i_data[8].IN1
i_data[9] => i_data[9].IN1
i_data[10] => i_data[10].IN1
i_data[11] => i_data[11].IN1
i_data[12] => i_data[12].IN1
i_data[13] => i_data[13].IN1
i_data[14] => i_data[14].IN1
i_data[15] => i_data[15].IN1
i_data[16] => i_data[16].IN1
i_data[17] => i_data[17].IN1
i_data[18] => i_data[18].IN1
i_data[19] => i_data[19].IN1
i_data[20] => i_data[20].IN1
i_data[21] => i_data[21].IN1
i_data[22] => i_data[22].IN1
i_data[23] => i_data[23].IN1
i_data[24] => i_data[24].IN1
i_data[25] => i_data[25].IN1
i_data[26] => i_data[26].IN1
i_data[27] => i_data[27].IN1
i_data[28] => i_data[28].IN1
i_data[29] => i_data[29].IN1
i_data[30] => i_data[30].IN1
i_data[31] => i_data[31].IN1
i_startofpacket => i_startofpacket.IN1
i_endofpacket => i_endofpacket.IN1
i_packetempty[0] => i_packetempty[0].IN1
i_packetempty[1] => ~NO_FANOUT~
i_packetempty[2] => ~NO_FANOUT~
i_packetempty[3] => ~NO_FANOUT~
i_packetempty[4] => ~NO_FANOUT~
i_packetempty[5] => ~NO_FANOUT~
i_packetempty[6] => ~NO_FANOUT~
i_packetempty[7] => ~NO_FANOUT~
i_packetempty[8] => ~NO_FANOUT~
i_packetempty[9] => ~NO_FANOUT~
i_packetempty[10] => ~NO_FANOUT~
i_packetempty[11] => ~NO_FANOUT~
i_packetempty[12] => ~NO_FANOUT~
i_packetempty[13] => ~NO_FANOUT~
i_packetempty[14] => ~NO_FANOUT~
i_packetempty[15] => ~NO_FANOUT~
i_packetempty[16] => ~NO_FANOUT~
i_packetempty[17] => ~NO_FANOUT~
i_packetempty[18] => ~NO_FANOUT~
i_packetempty[19] => ~NO_FANOUT~
i_packetempty[20] => ~NO_FANOUT~
i_packetempty[21] => ~NO_FANOUT~
i_packetempty[22] => ~NO_FANOUT~
i_packetempty[23] => ~NO_FANOUT~
i_packetempty[24] => ~NO_FANOUT~
i_packetempty[25] => ~NO_FANOUT~
i_packetempty[26] => ~NO_FANOUT~
i_packetempty[27] => ~NO_FANOUT~
i_packetempty[28] => ~NO_FANOUT~
i_packetempty[29] => ~NO_FANOUT~
i_packetempty[30] => ~NO_FANOUT~
i_packetempty[31] => ~NO_FANOUT~
o_valid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_ack <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_ack
o_empty <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_fifovalid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifovalid
i_fifoready => ch_i_fifostall.IN1
i_fifochannel_stall => ~NO_FANOUT~
o_fifodata[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[1] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[2] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[3] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[4] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[5] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[6] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[7] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[8] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[9] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[10] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[11] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[12] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[13] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[14] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[15] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[16] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[17] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[18] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[19] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[20] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[21] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[22] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[23] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[24] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[25] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[26] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[27] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[28] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[29] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[30] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[31] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifostartofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoendofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoempty[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => o_valid.IN0
i_valid => stall_contribution_sidepath.IN1
i_valid => o_fifovalid.IN0
i_predicate => o_valid.IN1
i_predicate => stall_contribution_sidepath.IN0
i_predicate => o_stall.IN0
i_predicate => o_fifovalid.IN1
o_stall <= o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_data[0] => o_fifodata[0].DATAIN
i_data[1] => o_fifodata[1].DATAIN
i_data[2] => o_fifodata[2].DATAIN
i_data[3] => o_fifodata[3].DATAIN
i_data[4] => o_fifodata[4].DATAIN
i_data[5] => o_fifodata[5].DATAIN
i_data[6] => o_fifodata[6].DATAIN
i_data[7] => o_fifodata[7].DATAIN
i_data[8] => o_fifodata[8].DATAIN
i_data[9] => o_fifodata[9].DATAIN
i_data[10] => o_fifodata[10].DATAIN
i_data[11] => o_fifodata[11].DATAIN
i_data[12] => o_fifodata[12].DATAIN
i_data[13] => o_fifodata[13].DATAIN
i_data[14] => o_fifodata[14].DATAIN
i_data[15] => o_fifodata[15].DATAIN
i_data[16] => o_fifodata[16].DATAIN
i_data[17] => o_fifodata[17].DATAIN
i_data[18] => o_fifodata[18].DATAIN
i_data[19] => o_fifodata[19].DATAIN
i_data[20] => o_fifodata[20].DATAIN
i_data[21] => o_fifodata[21].DATAIN
i_data[22] => o_fifodata[22].DATAIN
i_data[23] => o_fifodata[23].DATAIN
i_data[24] => o_fifodata[24].DATAIN
i_data[25] => o_fifodata[25].DATAIN
i_data[26] => o_fifodata[26].DATAIN
i_data[27] => o_fifodata[27].DATAIN
i_data[28] => o_fifodata[28].DATAIN
i_data[29] => o_fifodata[29].DATAIN
i_data[30] => o_fifodata[30].DATAIN
i_data[31] => o_fifodata[31].DATAIN
i_data[32] => o_fifodata[32].DATAIN
i_data[33] => o_fifodata[33].DATAIN
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => o_stall.IN1
o_ack <= <GND>
o_fifovalid <= o_fifovalid.DB_MAX_OUTPUT_PORT_TYPE
i_fifostall => o_stall.IN1
i_fifostall => o_valid.IN1
i_fifostall => stall_contribution_sidepath.IN1
o_fifodata[0] <= i_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[1] <= i_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[2] <= i_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[3] <= i_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[4] <= i_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[5] <= i_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[6] <= i_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[7] <= i_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[8] <= i_data[8].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[9] <= i_data[9].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[10] <= i_data[10].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[11] <= i_data[11].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[12] <= i_data[12].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[13] <= i_data[13].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[14] <= i_data[14].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[15] <= i_data[15].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[16] <= i_data[16].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[17] <= i_data[17].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[18] <= i_data[18].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[19] <= i_data[19].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[20] <= i_data[20].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[21] <= i_data[21].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[22] <= i_data[22].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[23] <= i_data[23].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[24] <= i_data[24].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[25] <= i_data[25].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[26] <= i_data[26].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[27] <= i_data[27].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[28] <= i_data[28].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[29] <= i_data[29].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[30] <= i_data[30].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[31] <= i_data[31].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[32] <= i_data[32].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[33] <= i_data[33].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220
in_iowr_bl_s2_5_i_fifoready[0] => iowr_i_fifoready_bitsignaltemp.IN1
out_iowr_bl_s2_5_o_fifodata[0] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_5_o_fifodata[1] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_5_o_fifodata[2] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_5_o_fifodata[3] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_5_o_fifodata[4] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_5_o_fifodata[5] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_5_o_fifodata[6] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_5_o_fifodata[7] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_5_o_fifodata[8] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_5_o_fifodata[9] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_5_o_fifodata[10] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_5_o_fifodata[11] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_5_o_fifodata[12] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_5_o_fifodata[13] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_5_o_fifodata[14] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_5_o_fifodata[15] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_5_o_fifodata[16] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_5_o_fifodata[17] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_5_o_fifodata[18] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_5_o_fifodata[19] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_5_o_fifodata[20] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_5_o_fifodata[21] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_5_o_fifodata[22] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_5_o_fifodata[23] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_5_o_fifodata[24] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_5_o_fifodata[25] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_5_o_fifodata[26] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_5_o_fifodata[27] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_5_o_fifodata[28] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_5_o_fifodata[29] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_5_o_fifodata[30] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_5_o_fifodata[31] <= hld_iowr:theiowr.o_fifodata
in_i_stall[0] => iowr_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_iowr:theiowr.o_stall
in_c1_exe1[0] => iowr_i_predicate_bitsignaltemp.IN1
in_i_data[0] => in_i_data[0].IN1
in_i_data[1] => in_i_data[1].IN1
in_i_data[2] => in_i_data[2].IN1
in_i_data[3] => in_i_data[3].IN1
in_i_data[4] => in_i_data[4].IN1
in_i_data[5] => in_i_data[5].IN1
in_i_data[6] => in_i_data[6].IN1
in_i_data[7] => in_i_data[7].IN1
in_i_data[8] => in_i_data[8].IN1
in_i_data[9] => in_i_data[9].IN1
in_i_data[10] => in_i_data[10].IN1
in_i_data[11] => in_i_data[11].IN1
in_i_data[12] => in_i_data[12].IN1
in_i_data[13] => in_i_data[13].IN1
in_i_data[14] => in_i_data[14].IN1
in_i_data[15] => in_i_data[15].IN1
in_i_data[16] => in_i_data[16].IN1
in_i_data[17] => in_i_data[17].IN1
in_i_data[18] => in_i_data[18].IN1
in_i_data[19] => in_i_data[19].IN1
in_i_data[20] => in_i_data[20].IN1
in_i_data[21] => in_i_data[21].IN1
in_i_data[22] => in_i_data[22].IN1
in_i_data[23] => in_i_data[23].IN1
in_i_data[24] => in_i_data[24].IN1
in_i_data[25] => in_i_data[25].IN1
in_i_data[26] => in_i_data[26].IN1
in_i_data[27] => in_i_data[27].IN1
in_i_data[28] => in_i_data[28].IN1
in_i_data[29] => in_i_data[29].IN1
in_i_data[30] => in_i_data[30].IN1
in_i_data[31] => in_i_data[31].IN1
in_i_dependence[0] => ~NO_FANOUT~
in_i_valid[0] => iowr_i_valid_bitsignaltemp.IN1
out_iowr_bl_s2_5_o_fifovalid[0] <= hld_iowr:theiowr.o_fifovalid
out_o_ack[0] <= hld_iowr:theiowr.o_ack
out_o_valid[0] <= hld_iowr:theiowr.o_valid
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220|hld_iowr:theiowr
clock => clock.IN1
resetn => resetn.IN1
i_predicate => i_predicate.IN1
i_valid => i_valid.IN1
o_stall <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_stall
i_data[0] => i_data[0].IN1
i_data[1] => i_data[1].IN1
i_data[2] => i_data[2].IN1
i_data[3] => i_data[3].IN1
i_data[4] => i_data[4].IN1
i_data[5] => i_data[5].IN1
i_data[6] => i_data[6].IN1
i_data[7] => i_data[7].IN1
i_data[8] => i_data[8].IN1
i_data[9] => i_data[9].IN1
i_data[10] => i_data[10].IN1
i_data[11] => i_data[11].IN1
i_data[12] => i_data[12].IN1
i_data[13] => i_data[13].IN1
i_data[14] => i_data[14].IN1
i_data[15] => i_data[15].IN1
i_data[16] => i_data[16].IN1
i_data[17] => i_data[17].IN1
i_data[18] => i_data[18].IN1
i_data[19] => i_data[19].IN1
i_data[20] => i_data[20].IN1
i_data[21] => i_data[21].IN1
i_data[22] => i_data[22].IN1
i_data[23] => i_data[23].IN1
i_data[24] => i_data[24].IN1
i_data[25] => i_data[25].IN1
i_data[26] => i_data[26].IN1
i_data[27] => i_data[27].IN1
i_data[28] => i_data[28].IN1
i_data[29] => i_data[29].IN1
i_data[30] => i_data[30].IN1
i_data[31] => i_data[31].IN1
i_startofpacket => i_startofpacket.IN1
i_endofpacket => i_endofpacket.IN1
i_packetempty[0] => i_packetempty[0].IN1
i_packetempty[1] => ~NO_FANOUT~
i_packetempty[2] => ~NO_FANOUT~
i_packetempty[3] => ~NO_FANOUT~
i_packetempty[4] => ~NO_FANOUT~
i_packetempty[5] => ~NO_FANOUT~
i_packetempty[6] => ~NO_FANOUT~
i_packetempty[7] => ~NO_FANOUT~
i_packetempty[8] => ~NO_FANOUT~
i_packetempty[9] => ~NO_FANOUT~
i_packetempty[10] => ~NO_FANOUT~
i_packetempty[11] => ~NO_FANOUT~
i_packetempty[12] => ~NO_FANOUT~
i_packetempty[13] => ~NO_FANOUT~
i_packetempty[14] => ~NO_FANOUT~
i_packetempty[15] => ~NO_FANOUT~
i_packetempty[16] => ~NO_FANOUT~
i_packetempty[17] => ~NO_FANOUT~
i_packetempty[18] => ~NO_FANOUT~
i_packetempty[19] => ~NO_FANOUT~
i_packetempty[20] => ~NO_FANOUT~
i_packetempty[21] => ~NO_FANOUT~
i_packetempty[22] => ~NO_FANOUT~
i_packetempty[23] => ~NO_FANOUT~
i_packetempty[24] => ~NO_FANOUT~
i_packetempty[25] => ~NO_FANOUT~
i_packetempty[26] => ~NO_FANOUT~
i_packetempty[27] => ~NO_FANOUT~
i_packetempty[28] => ~NO_FANOUT~
i_packetempty[29] => ~NO_FANOUT~
i_packetempty[30] => ~NO_FANOUT~
i_packetempty[31] => ~NO_FANOUT~
o_valid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_ack <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_ack
o_empty <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_fifovalid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifovalid
i_fifoready => ch_i_fifostall.IN1
i_fifochannel_stall => ~NO_FANOUT~
o_fifodata[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[1] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[2] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[3] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[4] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[5] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[6] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[7] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[8] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[9] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[10] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[11] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[12] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[13] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[14] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[15] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[16] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[17] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[18] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[19] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[20] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[21] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[22] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[23] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[24] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[25] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[26] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[27] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[28] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[29] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[30] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[31] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifostartofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoendofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoempty[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => o_valid.IN0
i_valid => stall_contribution_sidepath.IN1
i_valid => o_fifovalid.IN0
i_predicate => o_valid.IN1
i_predicate => stall_contribution_sidepath.IN0
i_predicate => o_stall.IN0
i_predicate => o_fifovalid.IN1
o_stall <= o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_data[0] => o_fifodata[0].DATAIN
i_data[1] => o_fifodata[1].DATAIN
i_data[2] => o_fifodata[2].DATAIN
i_data[3] => o_fifodata[3].DATAIN
i_data[4] => o_fifodata[4].DATAIN
i_data[5] => o_fifodata[5].DATAIN
i_data[6] => o_fifodata[6].DATAIN
i_data[7] => o_fifodata[7].DATAIN
i_data[8] => o_fifodata[8].DATAIN
i_data[9] => o_fifodata[9].DATAIN
i_data[10] => o_fifodata[10].DATAIN
i_data[11] => o_fifodata[11].DATAIN
i_data[12] => o_fifodata[12].DATAIN
i_data[13] => o_fifodata[13].DATAIN
i_data[14] => o_fifodata[14].DATAIN
i_data[15] => o_fifodata[15].DATAIN
i_data[16] => o_fifodata[16].DATAIN
i_data[17] => o_fifodata[17].DATAIN
i_data[18] => o_fifodata[18].DATAIN
i_data[19] => o_fifodata[19].DATAIN
i_data[20] => o_fifodata[20].DATAIN
i_data[21] => o_fifodata[21].DATAIN
i_data[22] => o_fifodata[22].DATAIN
i_data[23] => o_fifodata[23].DATAIN
i_data[24] => o_fifodata[24].DATAIN
i_data[25] => o_fifodata[25].DATAIN
i_data[26] => o_fifodata[26].DATAIN
i_data[27] => o_fifodata[27].DATAIN
i_data[28] => o_fifodata[28].DATAIN
i_data[29] => o_fifodata[29].DATAIN
i_data[30] => o_fifodata[30].DATAIN
i_data[31] => o_fifodata[31].DATAIN
i_data[32] => o_fifodata[32].DATAIN
i_data[33] => o_fifodata[33].DATAIN
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => o_stall.IN1
o_ack <= <GND>
o_fifovalid <= o_fifovalid.DB_MAX_OUTPUT_PORT_TYPE
i_fifostall => o_stall.IN1
i_fifostall => o_valid.IN1
i_fifostall => stall_contribution_sidepath.IN1
o_fifodata[0] <= i_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[1] <= i_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[2] <= i_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[3] <= i_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[4] <= i_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[5] <= i_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[6] <= i_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[7] <= i_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[8] <= i_data[8].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[9] <= i_data[9].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[10] <= i_data[10].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[11] <= i_data[11].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[12] <= i_data[12].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[13] <= i_data[13].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[14] <= i_data[14].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[15] <= i_data[15].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[16] <= i_data[16].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[17] <= i_data[17].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[18] <= i_data[18].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[19] <= i_data[19].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[20] <= i_data[20].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[21] <= i_data[21].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[22] <= i_data[22].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[23] <= i_data[23].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[24] <= i_data[24].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[25] <= i_data[25].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[26] <= i_data[26].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[27] <= i_data[27].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[28] <= i_data[28].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[29] <= i_data[29].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[30] <= i_data[30].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[31] <= i_data[31].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[32] <= i_data[32].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[33] <= i_data[33].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_1_reg
clock => clock.IN1
resetn => resetn.IN1
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_out <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => occ.IN1
stall_in => occ.OUTPUTSELECT
stall_in => occ.OUTPUTSELECT
stall_in => occ.IN1
stall_out <= gen_depth_small.occ[3].DB_MAX_OUTPUT_PORT_TYPE
empty <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_small.occ[3].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_1_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20:thei_iord_bl_s0_or_41_ihc_28
in_iord_bl_s0_i_fifodata[0] => in_iord_bl_s0_i_fifodata[0].IN1
in_iord_bl_s0_i_fifodata[1] => in_iord_bl_s0_i_fifodata[1].IN1
in_iord_bl_s0_i_fifodata[2] => in_iord_bl_s0_i_fifodata[2].IN1
in_iord_bl_s0_i_fifodata[3] => in_iord_bl_s0_i_fifodata[3].IN1
in_iord_bl_s0_i_fifodata[4] => in_iord_bl_s0_i_fifodata[4].IN1
in_iord_bl_s0_i_fifodata[5] => in_iord_bl_s0_i_fifodata[5].IN1
in_iord_bl_s0_i_fifodata[6] => in_iord_bl_s0_i_fifodata[6].IN1
in_iord_bl_s0_i_fifodata[7] => in_iord_bl_s0_i_fifodata[7].IN1
in_iord_bl_s0_i_fifodata[8] => in_iord_bl_s0_i_fifodata[8].IN1
in_iord_bl_s0_i_fifodata[9] => in_iord_bl_s0_i_fifodata[9].IN1
in_iord_bl_s0_i_fifodata[10] => in_iord_bl_s0_i_fifodata[10].IN1
in_iord_bl_s0_i_fifodata[11] => in_iord_bl_s0_i_fifodata[11].IN1
in_iord_bl_s0_i_fifodata[12] => in_iord_bl_s0_i_fifodata[12].IN1
in_iord_bl_s0_i_fifodata[13] => in_iord_bl_s0_i_fifodata[13].IN1
in_iord_bl_s0_i_fifodata[14] => in_iord_bl_s0_i_fifodata[14].IN1
in_iord_bl_s0_i_fifodata[15] => in_iord_bl_s0_i_fifodata[15].IN1
in_iord_bl_s0_i_fifodata[16] => in_iord_bl_s0_i_fifodata[16].IN1
in_iord_bl_s0_i_fifodata[17] => in_iord_bl_s0_i_fifodata[17].IN1
in_iord_bl_s0_i_fifodata[18] => in_iord_bl_s0_i_fifodata[18].IN1
in_iord_bl_s0_i_fifodata[19] => in_iord_bl_s0_i_fifodata[19].IN1
in_iord_bl_s0_i_fifodata[20] => in_iord_bl_s0_i_fifodata[20].IN1
in_iord_bl_s0_i_fifodata[21] => in_iord_bl_s0_i_fifodata[21].IN1
in_iord_bl_s0_i_fifodata[22] => in_iord_bl_s0_i_fifodata[22].IN1
in_iord_bl_s0_i_fifodata[23] => in_iord_bl_s0_i_fifodata[23].IN1
in_iord_bl_s0_i_fifodata[24] => in_iord_bl_s0_i_fifodata[24].IN1
in_iord_bl_s0_i_fifodata[25] => in_iord_bl_s0_i_fifodata[25].IN1
in_iord_bl_s0_i_fifodata[26] => in_iord_bl_s0_i_fifodata[26].IN1
in_iord_bl_s0_i_fifodata[27] => in_iord_bl_s0_i_fifodata[27].IN1
in_iord_bl_s0_i_fifodata[28] => in_iord_bl_s0_i_fifodata[28].IN1
in_iord_bl_s0_i_fifodata[29] => in_iord_bl_s0_i_fifodata[29].IN1
in_iord_bl_s0_i_fifodata[30] => in_iord_bl_s0_i_fifodata[30].IN1
in_iord_bl_s0_i_fifodata[31] => in_iord_bl_s0_i_fifodata[31].IN1
in_iord_bl_s0_i_fifovalid[0] => iord_i_fifovalid_bitsignaltemp.IN1
out_iord_bl_s0_o_fifoalmost_full[0] <= hld_iord:theiord.o_fifoalmost_full
in_i_stall[0] => iord_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_iord:theiord.o_stall
in_c1_exe1[0] => iord_i_predicate_bitsignaltemp.IN1
in_i_valid[0] => iord_i_valid_bitsignaltemp.IN1
out_iord_bl_s0_o_fifoready[0] <= hld_iord:theiord.o_fifoready
out_o_data[0] <= hld_iord:theiord.o_data
out_o_data[1] <= hld_iord:theiord.o_data
out_o_data[2] <= hld_iord:theiord.o_data
out_o_data[3] <= hld_iord:theiord.o_data
out_o_data[4] <= hld_iord:theiord.o_data
out_o_data[5] <= hld_iord:theiord.o_data
out_o_data[6] <= hld_iord:theiord.o_data
out_o_data[7] <= hld_iord:theiord.o_data
out_o_data[8] <= hld_iord:theiord.o_data
out_o_data[9] <= hld_iord:theiord.o_data
out_o_data[10] <= hld_iord:theiord.o_data
out_o_data[11] <= hld_iord:theiord.o_data
out_o_data[12] <= hld_iord:theiord.o_data
out_o_data[13] <= hld_iord:theiord.o_data
out_o_data[14] <= hld_iord:theiord.o_data
out_o_data[15] <= hld_iord:theiord.o_data
out_o_data[16] <= hld_iord:theiord.o_data
out_o_data[17] <= hld_iord:theiord.o_data
out_o_data[18] <= hld_iord:theiord.o_data
out_o_data[19] <= hld_iord:theiord.o_data
out_o_data[20] <= hld_iord:theiord.o_data
out_o_data[21] <= hld_iord:theiord.o_data
out_o_data[22] <= hld_iord:theiord.o_data
out_o_data[23] <= hld_iord:theiord.o_data
out_o_data[24] <= hld_iord:theiord.o_data
out_o_data[25] <= hld_iord:theiord.o_data
out_o_data[26] <= hld_iord:theiord.o_data
out_o_data[27] <= hld_iord:theiord.o_data
out_o_data[28] <= hld_iord:theiord.o_data
out_o_data[29] <= hld_iord:theiord.o_data
out_o_data[30] <= hld_iord:theiord.o_data
out_o_data[31] <= hld_iord:theiord.o_data
out_o_valid[0] <= hld_iord:theiord.o_valid
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20:thei_iord_bl_s0_or_41_ihc_28|hld_iord:theiord
clock => clock.IN1
resetn => resetn.IN1
i_valid => i_valid.IN1
o_stall <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_stall
i_predicate => i_predicate.IN1
o_valid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_empty <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_datavalid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_datavalid
o_data[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[1] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[2] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[3] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[4] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[5] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[6] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[7] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[8] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[9] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[10] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[11] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[12] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[13] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[14] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[15] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[16] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[17] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[18] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[19] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[20] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[21] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[22] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[23] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[24] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[25] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[26] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[27] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[28] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[29] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[30] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[31] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_startofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_endofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[1] <= <GND>
o_packetempty[2] <= <GND>
o_packetempty[3] <= <GND>
o_packetempty[4] <= <GND>
o_packetempty[5] <= <GND>
o_packetempty[6] <= <GND>
o_packetempty[7] <= <GND>
o_packetempty[8] <= <GND>
o_packetempty[9] <= <GND>
o_packetempty[10] <= <GND>
o_packetempty[11] <= <GND>
o_packetempty[12] <= <GND>
o_packetempty[13] <= <GND>
o_packetempty[14] <= <GND>
o_packetempty[15] <= <GND>
o_packetempty[16] <= <GND>
o_packetempty[17] <= <GND>
o_packetempty[18] <= <GND>
o_packetempty[19] <= <GND>
o_packetempty[20] <= <GND>
o_packetempty[21] <= <GND>
o_packetempty[22] <= <GND>
o_packetempty[23] <= <GND>
o_packetempty[24] <= <GND>
o_packetempty[25] <= <GND>
o_packetempty[26] <= <GND>
o_packetempty[27] <= <GND>
o_packetempty[28] <= <GND>
o_packetempty[29] <= <GND>
o_packetempty[30] <= <GND>
o_packetempty[31] <= <GND>
i_fifovalid => ch_i_fifovalid.IN1
o_fifoready <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_fifostall
o_fifoalmost_full <= <GND>
o_fifochannel_stall <= <GND>
i_fifodata[0] => ch_i_fifodata[0].IN1
i_fifodata[1] => ch_i_fifodata[1].IN1
i_fifodata[2] => ch_i_fifodata[2].IN1
i_fifodata[3] => ch_i_fifodata[3].IN1
i_fifodata[4] => ch_i_fifodata[4].IN1
i_fifodata[5] => ch_i_fifodata[5].IN1
i_fifodata[6] => ch_i_fifodata[6].IN1
i_fifodata[7] => ch_i_fifodata[7].IN1
i_fifodata[8] => ch_i_fifodata[8].IN1
i_fifodata[9] => ch_i_fifodata[9].IN1
i_fifodata[10] => ch_i_fifodata[10].IN1
i_fifodata[11] => ch_i_fifodata[11].IN1
i_fifodata[12] => ch_i_fifodata[12].IN1
i_fifodata[13] => ch_i_fifodata[13].IN1
i_fifodata[14] => ch_i_fifodata[14].IN1
i_fifodata[15] => ch_i_fifodata[15].IN1
i_fifodata[16] => ch_i_fifodata[16].IN1
i_fifodata[17] => ch_i_fifodata[17].IN1
i_fifodata[18] => ch_i_fifodata[18].IN1
i_fifodata[19] => ch_i_fifodata[19].IN1
i_fifodata[20] => ch_i_fifodata[20].IN1
i_fifodata[21] => ch_i_fifodata[21].IN1
i_fifodata[22] => ch_i_fifodata[22].IN1
i_fifodata[23] => ch_i_fifodata[23].IN1
i_fifodata[24] => ch_i_fifodata[24].IN1
i_fifodata[25] => ch_i_fifodata[25].IN1
i_fifodata[26] => ch_i_fifodata[26].IN1
i_fifodata[27] => ch_i_fifodata[27].IN1
i_fifodata[28] => ch_i_fifodata[28].IN1
i_fifodata[29] => ch_i_fifodata[29].IN1
i_fifodata[30] => ch_i_fifodata[30].IN1
i_fifodata[31] => ch_i_fifodata[31].IN1
i_fifostartofpacket => ch_i_fifostartofpacket.IN1
i_fifoendofpacket => ch_i_fifoendofpacket.IN1
i_fifoempty[0] => ch_i_fifoempty[0].IN1
ecc_err_status[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
ecc_err_status[1] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20:thei_iord_bl_s0_or_41_ihc_28|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst
clock => clock.IN2
resetn => resetn.IN1
i_valid => up_stall.IN0
i_valid => down_valid.IN1
i_valid => down_datavalid.IN0
i_valid => o_fifostall.IN0
i_predicate => down_valid.IN0
i_predicate => o_fifostall.IN1
i_predicate => up_stall.IN1
i_predicate => down_datavalid.IN1
o_stall <= up_stall.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_valid
i_stall => i_stall.IN1
o_datavalid <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[0] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[1] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[2] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[3] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[4] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[5] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[6] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[7] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[8] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[9] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[10] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[11] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[12] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[13] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[14] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[15] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[16] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[17] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[18] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[19] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[20] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[21] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[22] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[23] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[24] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[25] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[26] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[27] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[28] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[29] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[30] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[31] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[32] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[33] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
i_fifovalid => down_valid.IN1
i_fifovalid => down_datavalid.IN1
i_fifovalid => up_stall.IN1
o_fifostall <= o_fifostall.DB_MAX_OUTPUT_PORT_TYPE
i_fifodata[0] => down_data[0].IN1
i_fifodata[1] => down_data[1].IN1
i_fifodata[2] => down_data[2].IN1
i_fifodata[3] => down_data[3].IN1
i_fifodata[4] => down_data[4].IN1
i_fifodata[5] => down_data[5].IN1
i_fifodata[6] => down_data[6].IN1
i_fifodata[7] => down_data[7].IN1
i_fifodata[8] => down_data[8].IN1
i_fifodata[9] => down_data[9].IN1
i_fifodata[10] => down_data[10].IN1
i_fifodata[11] => down_data[11].IN1
i_fifodata[12] => down_data[12].IN1
i_fifodata[13] => down_data[13].IN1
i_fifodata[14] => down_data[14].IN1
i_fifodata[15] => down_data[15].IN1
i_fifodata[16] => down_data[16].IN1
i_fifodata[17] => down_data[17].IN1
i_fifodata[18] => down_data[18].IN1
i_fifodata[19] => down_data[19].IN1
i_fifodata[20] => down_data[20].IN1
i_fifodata[21] => down_data[21].IN1
i_fifodata[22] => down_data[22].IN1
i_fifodata[23] => down_data[23].IN1
i_fifodata[24] => down_data[24].IN1
i_fifodata[25] => down_data[25].IN1
i_fifodata[26] => down_data[26].IN1
i_fifodata[27] => down_data[27].IN1
i_fifodata[28] => down_data[28].IN1
i_fifodata[29] => down_data[29].IN1
i_fifodata[30] => down_data[30].IN1
i_fifodata[31] => down_data[31].IN1
i_fifodata[32] => down_data[32].IN1
i_fifodata[33] => down_data[33].IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20:thei_iord_bl_s0_or_41_ihc_28|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20:thei_iord_bl_s0_or_41_ihc_28|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_data[32] => o_data.DATAA
i_data[32] => r_data[32].DATAIN
i_data[33] => o_data.DATAA
i_data[33] => r_data[33].DATAIN
i_data[34] => o_data.DATAA
i_data[34] => r_data[34].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[32] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[33] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[34] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20:thei_iord_bl_s0_or_41_ihc_28|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210
in_iowr_bl_s2_0_i_fifoready[0] => iowr_i_fifoready_bitsignaltemp.IN1
out_iowr_bl_s2_0_o_fifodata[0] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_0_o_fifodata[1] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_0_o_fifodata[2] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_0_o_fifodata[3] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_0_o_fifodata[4] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_0_o_fifodata[5] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_0_o_fifodata[6] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_0_o_fifodata[7] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_0_o_fifodata[8] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_0_o_fifodata[9] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_0_o_fifodata[10] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_0_o_fifodata[11] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_0_o_fifodata[12] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_0_o_fifodata[13] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_0_o_fifodata[14] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_0_o_fifodata[15] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_0_o_fifodata[16] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_0_o_fifodata[17] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_0_o_fifodata[18] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_0_o_fifodata[19] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_0_o_fifodata[20] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_0_o_fifodata[21] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_0_o_fifodata[22] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_0_o_fifodata[23] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_0_o_fifodata[24] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_0_o_fifodata[25] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_0_o_fifodata[26] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_0_o_fifodata[27] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_0_o_fifodata[28] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_0_o_fifodata[29] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_0_o_fifodata[30] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_0_o_fifodata[31] <= hld_iowr:theiowr.o_fifodata
in_i_stall[0] => iowr_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_iowr:theiowr.o_stall
in_c1_exe2[0] => iowr_i_predicate_bitsignaltemp.IN1
in_i_data[0] => in_i_data[0].IN1
in_i_data[1] => in_i_data[1].IN1
in_i_data[2] => in_i_data[2].IN1
in_i_data[3] => in_i_data[3].IN1
in_i_data[4] => in_i_data[4].IN1
in_i_data[5] => in_i_data[5].IN1
in_i_data[6] => in_i_data[6].IN1
in_i_data[7] => in_i_data[7].IN1
in_i_data[8] => in_i_data[8].IN1
in_i_data[9] => in_i_data[9].IN1
in_i_data[10] => in_i_data[10].IN1
in_i_data[11] => in_i_data[11].IN1
in_i_data[12] => in_i_data[12].IN1
in_i_data[13] => in_i_data[13].IN1
in_i_data[14] => in_i_data[14].IN1
in_i_data[15] => in_i_data[15].IN1
in_i_data[16] => in_i_data[16].IN1
in_i_data[17] => in_i_data[17].IN1
in_i_data[18] => in_i_data[18].IN1
in_i_data[19] => in_i_data[19].IN1
in_i_data[20] => in_i_data[20].IN1
in_i_data[21] => in_i_data[21].IN1
in_i_data[22] => in_i_data[22].IN1
in_i_data[23] => in_i_data[23].IN1
in_i_data[24] => in_i_data[24].IN1
in_i_data[25] => in_i_data[25].IN1
in_i_data[26] => in_i_data[26].IN1
in_i_data[27] => in_i_data[27].IN1
in_i_data[28] => in_i_data[28].IN1
in_i_data[29] => in_i_data[29].IN1
in_i_data[30] => in_i_data[30].IN1
in_i_data[31] => in_i_data[31].IN1
in_i_dependence[0] => ~NO_FANOUT~
in_i_valid[0] => iowr_i_valid_bitsignaltemp.IN1
out_iowr_bl_s2_0_o_fifovalid[0] <= hld_iowr:theiowr.o_fifovalid
out_o_ack[0] <= hld_iowr:theiowr.o_ack
out_o_valid[0] <= hld_iowr:theiowr.o_valid
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210|hld_iowr:theiowr
clock => clock.IN1
resetn => resetn.IN1
i_predicate => i_predicate.IN1
i_valid => i_valid.IN1
o_stall <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_stall
i_data[0] => i_data[0].IN1
i_data[1] => i_data[1].IN1
i_data[2] => i_data[2].IN1
i_data[3] => i_data[3].IN1
i_data[4] => i_data[4].IN1
i_data[5] => i_data[5].IN1
i_data[6] => i_data[6].IN1
i_data[7] => i_data[7].IN1
i_data[8] => i_data[8].IN1
i_data[9] => i_data[9].IN1
i_data[10] => i_data[10].IN1
i_data[11] => i_data[11].IN1
i_data[12] => i_data[12].IN1
i_data[13] => i_data[13].IN1
i_data[14] => i_data[14].IN1
i_data[15] => i_data[15].IN1
i_data[16] => i_data[16].IN1
i_data[17] => i_data[17].IN1
i_data[18] => i_data[18].IN1
i_data[19] => i_data[19].IN1
i_data[20] => i_data[20].IN1
i_data[21] => i_data[21].IN1
i_data[22] => i_data[22].IN1
i_data[23] => i_data[23].IN1
i_data[24] => i_data[24].IN1
i_data[25] => i_data[25].IN1
i_data[26] => i_data[26].IN1
i_data[27] => i_data[27].IN1
i_data[28] => i_data[28].IN1
i_data[29] => i_data[29].IN1
i_data[30] => i_data[30].IN1
i_data[31] => i_data[31].IN1
i_startofpacket => i_startofpacket.IN1
i_endofpacket => i_endofpacket.IN1
i_packetempty[0] => i_packetempty[0].IN1
i_packetempty[1] => ~NO_FANOUT~
i_packetempty[2] => ~NO_FANOUT~
i_packetempty[3] => ~NO_FANOUT~
i_packetempty[4] => ~NO_FANOUT~
i_packetempty[5] => ~NO_FANOUT~
i_packetempty[6] => ~NO_FANOUT~
i_packetempty[7] => ~NO_FANOUT~
i_packetempty[8] => ~NO_FANOUT~
i_packetempty[9] => ~NO_FANOUT~
i_packetempty[10] => ~NO_FANOUT~
i_packetempty[11] => ~NO_FANOUT~
i_packetempty[12] => ~NO_FANOUT~
i_packetempty[13] => ~NO_FANOUT~
i_packetempty[14] => ~NO_FANOUT~
i_packetempty[15] => ~NO_FANOUT~
i_packetempty[16] => ~NO_FANOUT~
i_packetempty[17] => ~NO_FANOUT~
i_packetempty[18] => ~NO_FANOUT~
i_packetempty[19] => ~NO_FANOUT~
i_packetempty[20] => ~NO_FANOUT~
i_packetempty[21] => ~NO_FANOUT~
i_packetempty[22] => ~NO_FANOUT~
i_packetempty[23] => ~NO_FANOUT~
i_packetempty[24] => ~NO_FANOUT~
i_packetempty[25] => ~NO_FANOUT~
i_packetempty[26] => ~NO_FANOUT~
i_packetempty[27] => ~NO_FANOUT~
i_packetempty[28] => ~NO_FANOUT~
i_packetempty[29] => ~NO_FANOUT~
i_packetempty[30] => ~NO_FANOUT~
i_packetempty[31] => ~NO_FANOUT~
o_valid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_ack <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_ack
o_empty <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_fifovalid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifovalid
i_fifoready => ch_i_fifostall.IN1
i_fifochannel_stall => ~NO_FANOUT~
o_fifodata[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[1] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[2] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[3] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[4] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[5] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[6] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[7] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[8] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[9] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[10] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[11] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[12] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[13] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[14] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[15] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[16] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[17] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[18] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[19] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[20] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[21] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[22] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[23] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[24] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[25] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[26] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[27] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[28] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[29] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[30] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[31] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifostartofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoendofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoempty[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => o_valid.IN0
i_valid => stall_contribution_sidepath.IN1
i_valid => o_fifovalid.IN0
i_predicate => o_valid.IN1
i_predicate => stall_contribution_sidepath.IN0
i_predicate => o_stall.IN0
i_predicate => o_fifovalid.IN1
o_stall <= o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_data[0] => o_fifodata[0].DATAIN
i_data[1] => o_fifodata[1].DATAIN
i_data[2] => o_fifodata[2].DATAIN
i_data[3] => o_fifodata[3].DATAIN
i_data[4] => o_fifodata[4].DATAIN
i_data[5] => o_fifodata[5].DATAIN
i_data[6] => o_fifodata[6].DATAIN
i_data[7] => o_fifodata[7].DATAIN
i_data[8] => o_fifodata[8].DATAIN
i_data[9] => o_fifodata[9].DATAIN
i_data[10] => o_fifodata[10].DATAIN
i_data[11] => o_fifodata[11].DATAIN
i_data[12] => o_fifodata[12].DATAIN
i_data[13] => o_fifodata[13].DATAIN
i_data[14] => o_fifodata[14].DATAIN
i_data[15] => o_fifodata[15].DATAIN
i_data[16] => o_fifodata[16].DATAIN
i_data[17] => o_fifodata[17].DATAIN
i_data[18] => o_fifodata[18].DATAIN
i_data[19] => o_fifodata[19].DATAIN
i_data[20] => o_fifodata[20].DATAIN
i_data[21] => o_fifodata[21].DATAIN
i_data[22] => o_fifodata[22].DATAIN
i_data[23] => o_fifodata[23].DATAIN
i_data[24] => o_fifodata[24].DATAIN
i_data[25] => o_fifodata[25].DATAIN
i_data[26] => o_fifodata[26].DATAIN
i_data[27] => o_fifodata[27].DATAIN
i_data[28] => o_fifodata[28].DATAIN
i_data[29] => o_fifodata[29].DATAIN
i_data[30] => o_fifodata[30].DATAIN
i_data[31] => o_fifodata[31].DATAIN
i_data[32] => o_fifodata[32].DATAIN
i_data[33] => o_fifodata[33].DATAIN
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => o_stall.IN1
o_ack <= <GND>
o_fifovalid <= o_fifovalid.DB_MAX_OUTPUT_PORT_TYPE
i_fifostall => o_stall.IN1
i_fifostall => o_valid.IN1
i_fifostall => stall_contribution_sidepath.IN1
o_fifodata[0] <= i_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[1] <= i_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[2] <= i_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[3] <= i_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[4] <= i_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[5] <= i_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[6] <= i_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[7] <= i_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[8] <= i_data[8].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[9] <= i_data[9].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[10] <= i_data[10].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[11] <= i_data[11].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[12] <= i_data[12].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[13] <= i_data[13].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[14] <= i_data[14].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[15] <= i_data[15].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[16] <= i_data[16].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[17] <= i_data[17].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[18] <= i_data[18].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[19] <= i_data[19].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[20] <= i_data[20].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[21] <= i_data[21].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[22] <= i_data[22].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[23] <= i_data[23].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[24] <= i_data[24].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[25] <= i_data[25].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[26] <= i_data[26].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[27] <= i_data[27].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[28] <= i_data[28].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[29] <= i_data[29].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[30] <= i_data[30].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[31] <= i_data[31].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[32] <= i_data[32].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[33] <= i_data[33].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213
in_iowr_bl_s2_1_i_fifoready[0] => iowr_i_fifoready_bitsignaltemp.IN1
out_iowr_bl_s2_1_o_fifodata[0] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_1_o_fifodata[1] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_1_o_fifodata[2] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_1_o_fifodata[3] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_1_o_fifodata[4] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_1_o_fifodata[5] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_1_o_fifodata[6] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_1_o_fifodata[7] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_1_o_fifodata[8] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_1_o_fifodata[9] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_1_o_fifodata[10] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_1_o_fifodata[11] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_1_o_fifodata[12] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_1_o_fifodata[13] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_1_o_fifodata[14] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_1_o_fifodata[15] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_1_o_fifodata[16] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_1_o_fifodata[17] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_1_o_fifodata[18] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_1_o_fifodata[19] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_1_o_fifodata[20] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_1_o_fifodata[21] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_1_o_fifodata[22] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_1_o_fifodata[23] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_1_o_fifodata[24] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_1_o_fifodata[25] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_1_o_fifodata[26] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_1_o_fifodata[27] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_1_o_fifodata[28] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_1_o_fifodata[29] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_1_o_fifodata[30] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s2_1_o_fifodata[31] <= hld_iowr:theiowr.o_fifodata
in_i_stall[0] => iowr_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_iowr:theiowr.o_stall
in_c1_exe2[0] => iowr_i_predicate_bitsignaltemp.IN1
in_i_data[0] => in_i_data[0].IN1
in_i_data[1] => in_i_data[1].IN1
in_i_data[2] => in_i_data[2].IN1
in_i_data[3] => in_i_data[3].IN1
in_i_data[4] => in_i_data[4].IN1
in_i_data[5] => in_i_data[5].IN1
in_i_data[6] => in_i_data[6].IN1
in_i_data[7] => in_i_data[7].IN1
in_i_data[8] => in_i_data[8].IN1
in_i_data[9] => in_i_data[9].IN1
in_i_data[10] => in_i_data[10].IN1
in_i_data[11] => in_i_data[11].IN1
in_i_data[12] => in_i_data[12].IN1
in_i_data[13] => in_i_data[13].IN1
in_i_data[14] => in_i_data[14].IN1
in_i_data[15] => in_i_data[15].IN1
in_i_data[16] => in_i_data[16].IN1
in_i_data[17] => in_i_data[17].IN1
in_i_data[18] => in_i_data[18].IN1
in_i_data[19] => in_i_data[19].IN1
in_i_data[20] => in_i_data[20].IN1
in_i_data[21] => in_i_data[21].IN1
in_i_data[22] => in_i_data[22].IN1
in_i_data[23] => in_i_data[23].IN1
in_i_data[24] => in_i_data[24].IN1
in_i_data[25] => in_i_data[25].IN1
in_i_data[26] => in_i_data[26].IN1
in_i_data[27] => in_i_data[27].IN1
in_i_data[28] => in_i_data[28].IN1
in_i_data[29] => in_i_data[29].IN1
in_i_data[30] => in_i_data[30].IN1
in_i_data[31] => in_i_data[31].IN1
in_i_dependence[0] => ~NO_FANOUT~
in_i_valid[0] => iowr_i_valid_bitsignaltemp.IN1
out_iowr_bl_s2_1_o_fifovalid[0] <= hld_iowr:theiowr.o_fifovalid
out_o_ack[0] <= hld_iowr:theiowr.o_ack
out_o_valid[0] <= hld_iowr:theiowr.o_valid
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213|hld_iowr:theiowr
clock => clock.IN1
resetn => resetn.IN1
i_predicate => i_predicate.IN1
i_valid => i_valid.IN1
o_stall <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_stall
i_data[0] => i_data[0].IN1
i_data[1] => i_data[1].IN1
i_data[2] => i_data[2].IN1
i_data[3] => i_data[3].IN1
i_data[4] => i_data[4].IN1
i_data[5] => i_data[5].IN1
i_data[6] => i_data[6].IN1
i_data[7] => i_data[7].IN1
i_data[8] => i_data[8].IN1
i_data[9] => i_data[9].IN1
i_data[10] => i_data[10].IN1
i_data[11] => i_data[11].IN1
i_data[12] => i_data[12].IN1
i_data[13] => i_data[13].IN1
i_data[14] => i_data[14].IN1
i_data[15] => i_data[15].IN1
i_data[16] => i_data[16].IN1
i_data[17] => i_data[17].IN1
i_data[18] => i_data[18].IN1
i_data[19] => i_data[19].IN1
i_data[20] => i_data[20].IN1
i_data[21] => i_data[21].IN1
i_data[22] => i_data[22].IN1
i_data[23] => i_data[23].IN1
i_data[24] => i_data[24].IN1
i_data[25] => i_data[25].IN1
i_data[26] => i_data[26].IN1
i_data[27] => i_data[27].IN1
i_data[28] => i_data[28].IN1
i_data[29] => i_data[29].IN1
i_data[30] => i_data[30].IN1
i_data[31] => i_data[31].IN1
i_startofpacket => i_startofpacket.IN1
i_endofpacket => i_endofpacket.IN1
i_packetempty[0] => i_packetempty[0].IN1
i_packetempty[1] => ~NO_FANOUT~
i_packetempty[2] => ~NO_FANOUT~
i_packetempty[3] => ~NO_FANOUT~
i_packetempty[4] => ~NO_FANOUT~
i_packetempty[5] => ~NO_FANOUT~
i_packetempty[6] => ~NO_FANOUT~
i_packetempty[7] => ~NO_FANOUT~
i_packetempty[8] => ~NO_FANOUT~
i_packetempty[9] => ~NO_FANOUT~
i_packetempty[10] => ~NO_FANOUT~
i_packetempty[11] => ~NO_FANOUT~
i_packetempty[12] => ~NO_FANOUT~
i_packetempty[13] => ~NO_FANOUT~
i_packetempty[14] => ~NO_FANOUT~
i_packetempty[15] => ~NO_FANOUT~
i_packetempty[16] => ~NO_FANOUT~
i_packetempty[17] => ~NO_FANOUT~
i_packetempty[18] => ~NO_FANOUT~
i_packetempty[19] => ~NO_FANOUT~
i_packetempty[20] => ~NO_FANOUT~
i_packetempty[21] => ~NO_FANOUT~
i_packetempty[22] => ~NO_FANOUT~
i_packetempty[23] => ~NO_FANOUT~
i_packetempty[24] => ~NO_FANOUT~
i_packetempty[25] => ~NO_FANOUT~
i_packetempty[26] => ~NO_FANOUT~
i_packetempty[27] => ~NO_FANOUT~
i_packetempty[28] => ~NO_FANOUT~
i_packetempty[29] => ~NO_FANOUT~
i_packetempty[30] => ~NO_FANOUT~
i_packetempty[31] => ~NO_FANOUT~
o_valid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_ack <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_ack
o_empty <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_fifovalid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifovalid
i_fifoready => ch_i_fifostall.IN1
i_fifochannel_stall => ~NO_FANOUT~
o_fifodata[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[1] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[2] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[3] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[4] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[5] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[6] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[7] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[8] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[9] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[10] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[11] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[12] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[13] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[14] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[15] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[16] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[17] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[18] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[19] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[20] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[21] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[22] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[23] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[24] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[25] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[26] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[27] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[28] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[29] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[30] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[31] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifostartofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoendofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoempty[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => o_valid.IN0
i_valid => stall_contribution_sidepath.IN1
i_valid => o_fifovalid.IN0
i_predicate => o_valid.IN1
i_predicate => stall_contribution_sidepath.IN0
i_predicate => o_stall.IN0
i_predicate => o_fifovalid.IN1
o_stall <= o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_data[0] => o_fifodata[0].DATAIN
i_data[1] => o_fifodata[1].DATAIN
i_data[2] => o_fifodata[2].DATAIN
i_data[3] => o_fifodata[3].DATAIN
i_data[4] => o_fifodata[4].DATAIN
i_data[5] => o_fifodata[5].DATAIN
i_data[6] => o_fifodata[6].DATAIN
i_data[7] => o_fifodata[7].DATAIN
i_data[8] => o_fifodata[8].DATAIN
i_data[9] => o_fifodata[9].DATAIN
i_data[10] => o_fifodata[10].DATAIN
i_data[11] => o_fifodata[11].DATAIN
i_data[12] => o_fifodata[12].DATAIN
i_data[13] => o_fifodata[13].DATAIN
i_data[14] => o_fifodata[14].DATAIN
i_data[15] => o_fifodata[15].DATAIN
i_data[16] => o_fifodata[16].DATAIN
i_data[17] => o_fifodata[17].DATAIN
i_data[18] => o_fifodata[18].DATAIN
i_data[19] => o_fifodata[19].DATAIN
i_data[20] => o_fifodata[20].DATAIN
i_data[21] => o_fifodata[21].DATAIN
i_data[22] => o_fifodata[22].DATAIN
i_data[23] => o_fifodata[23].DATAIN
i_data[24] => o_fifodata[24].DATAIN
i_data[25] => o_fifodata[25].DATAIN
i_data[26] => o_fifodata[26].DATAIN
i_data[27] => o_fifodata[27].DATAIN
i_data[28] => o_fifodata[28].DATAIN
i_data[29] => o_fifodata[29].DATAIN
i_data[30] => o_fifodata[30].DATAIN
i_data[31] => o_fifodata[31].DATAIN
i_data[32] => o_fifodata[32].DATAIN
i_data[33] => o_fifodata[33].DATAIN
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => o_stall.IN1
o_ack <= <GND>
o_fifovalid <= o_fifovalid.DB_MAX_OUTPUT_PORT_TYPE
i_fifostall => o_stall.IN1
i_fifostall => o_valid.IN1
i_fifostall => stall_contribution_sidepath.IN1
o_fifodata[0] <= i_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[1] <= i_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[2] <= i_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[3] <= i_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[4] <= i_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[5] <= i_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[6] <= i_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[7] <= i_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[8] <= i_data[8].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[9] <= i_data[9].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[10] <= i_data[10].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[11] <= i_data[11].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[12] <= i_data[12].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[13] <= i_data[13].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[14] <= i_data[14].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[15] <= i_data[15].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[16] <= i_data[16].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[17] <= i_data[17].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[18] <= i_data[18].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[19] <= i_data[19].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[20] <= i_data[20].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[21] <= i_data[21].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[22] <= i_data[22].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[23] <= i_data[23].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[24] <= i_data[24].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[25] <= i_data[25].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[26] <= i_data[26].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[27] <= i_data[27].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[28] <= i_data[28].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[29] <= i_data[29].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[30] <= i_data[30].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[31] <= i_data[31].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[32] <= i_data[32].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[33] <= i_data[33].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212
in_iowr_bl_s1_1_i_fifoready[0] => iowr_i_fifoready_bitsignaltemp.IN1
out_iowr_bl_s1_1_o_fifodata[0] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_1_o_fifodata[1] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_1_o_fifodata[2] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_1_o_fifodata[3] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_1_o_fifodata[4] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_1_o_fifodata[5] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_1_o_fifodata[6] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_1_o_fifodata[7] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_1_o_fifodata[8] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_1_o_fifodata[9] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_1_o_fifodata[10] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_1_o_fifodata[11] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_1_o_fifodata[12] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_1_o_fifodata[13] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_1_o_fifodata[14] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_1_o_fifodata[15] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_1_o_fifodata[16] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_1_o_fifodata[17] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_1_o_fifodata[18] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_1_o_fifodata[19] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_1_o_fifodata[20] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_1_o_fifodata[21] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_1_o_fifodata[22] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_1_o_fifodata[23] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_1_o_fifodata[24] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_1_o_fifodata[25] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_1_o_fifodata[26] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_1_o_fifodata[27] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_1_o_fifodata[28] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_1_o_fifodata[29] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_1_o_fifodata[30] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_1_o_fifodata[31] <= hld_iowr:theiowr.o_fifodata
in_i_stall[0] => iowr_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_iowr:theiowr.o_stall
in_c1_exe2[0] => iowr_i_predicate_bitsignaltemp.IN1
in_i_data[0] => in_i_data[0].IN1
in_i_data[1] => in_i_data[1].IN1
in_i_data[2] => in_i_data[2].IN1
in_i_data[3] => in_i_data[3].IN1
in_i_data[4] => in_i_data[4].IN1
in_i_data[5] => in_i_data[5].IN1
in_i_data[6] => in_i_data[6].IN1
in_i_data[7] => in_i_data[7].IN1
in_i_data[8] => in_i_data[8].IN1
in_i_data[9] => in_i_data[9].IN1
in_i_data[10] => in_i_data[10].IN1
in_i_data[11] => in_i_data[11].IN1
in_i_data[12] => in_i_data[12].IN1
in_i_data[13] => in_i_data[13].IN1
in_i_data[14] => in_i_data[14].IN1
in_i_data[15] => in_i_data[15].IN1
in_i_data[16] => in_i_data[16].IN1
in_i_data[17] => in_i_data[17].IN1
in_i_data[18] => in_i_data[18].IN1
in_i_data[19] => in_i_data[19].IN1
in_i_data[20] => in_i_data[20].IN1
in_i_data[21] => in_i_data[21].IN1
in_i_data[22] => in_i_data[22].IN1
in_i_data[23] => in_i_data[23].IN1
in_i_data[24] => in_i_data[24].IN1
in_i_data[25] => in_i_data[25].IN1
in_i_data[26] => in_i_data[26].IN1
in_i_data[27] => in_i_data[27].IN1
in_i_data[28] => in_i_data[28].IN1
in_i_data[29] => in_i_data[29].IN1
in_i_data[30] => in_i_data[30].IN1
in_i_data[31] => in_i_data[31].IN1
in_i_dependence[0] => ~NO_FANOUT~
in_i_valid[0] => iowr_i_valid_bitsignaltemp.IN1
out_iowr_bl_s1_1_o_fifovalid[0] <= hld_iowr:theiowr.o_fifovalid
out_o_ack[0] <= hld_iowr:theiowr.o_ack
out_o_valid[0] <= hld_iowr:theiowr.o_valid
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212|hld_iowr:theiowr
clock => clock.IN1
resetn => resetn.IN1
i_predicate => i_predicate.IN1
i_valid => i_valid.IN1
o_stall <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_stall
i_data[0] => i_data[0].IN1
i_data[1] => i_data[1].IN1
i_data[2] => i_data[2].IN1
i_data[3] => i_data[3].IN1
i_data[4] => i_data[4].IN1
i_data[5] => i_data[5].IN1
i_data[6] => i_data[6].IN1
i_data[7] => i_data[7].IN1
i_data[8] => i_data[8].IN1
i_data[9] => i_data[9].IN1
i_data[10] => i_data[10].IN1
i_data[11] => i_data[11].IN1
i_data[12] => i_data[12].IN1
i_data[13] => i_data[13].IN1
i_data[14] => i_data[14].IN1
i_data[15] => i_data[15].IN1
i_data[16] => i_data[16].IN1
i_data[17] => i_data[17].IN1
i_data[18] => i_data[18].IN1
i_data[19] => i_data[19].IN1
i_data[20] => i_data[20].IN1
i_data[21] => i_data[21].IN1
i_data[22] => i_data[22].IN1
i_data[23] => i_data[23].IN1
i_data[24] => i_data[24].IN1
i_data[25] => i_data[25].IN1
i_data[26] => i_data[26].IN1
i_data[27] => i_data[27].IN1
i_data[28] => i_data[28].IN1
i_data[29] => i_data[29].IN1
i_data[30] => i_data[30].IN1
i_data[31] => i_data[31].IN1
i_startofpacket => i_startofpacket.IN1
i_endofpacket => i_endofpacket.IN1
i_packetempty[0] => i_packetempty[0].IN1
i_packetempty[1] => ~NO_FANOUT~
i_packetempty[2] => ~NO_FANOUT~
i_packetempty[3] => ~NO_FANOUT~
i_packetempty[4] => ~NO_FANOUT~
i_packetempty[5] => ~NO_FANOUT~
i_packetempty[6] => ~NO_FANOUT~
i_packetempty[7] => ~NO_FANOUT~
i_packetempty[8] => ~NO_FANOUT~
i_packetempty[9] => ~NO_FANOUT~
i_packetempty[10] => ~NO_FANOUT~
i_packetempty[11] => ~NO_FANOUT~
i_packetempty[12] => ~NO_FANOUT~
i_packetempty[13] => ~NO_FANOUT~
i_packetempty[14] => ~NO_FANOUT~
i_packetempty[15] => ~NO_FANOUT~
i_packetempty[16] => ~NO_FANOUT~
i_packetempty[17] => ~NO_FANOUT~
i_packetempty[18] => ~NO_FANOUT~
i_packetempty[19] => ~NO_FANOUT~
i_packetempty[20] => ~NO_FANOUT~
i_packetempty[21] => ~NO_FANOUT~
i_packetempty[22] => ~NO_FANOUT~
i_packetempty[23] => ~NO_FANOUT~
i_packetempty[24] => ~NO_FANOUT~
i_packetempty[25] => ~NO_FANOUT~
i_packetempty[26] => ~NO_FANOUT~
i_packetempty[27] => ~NO_FANOUT~
i_packetempty[28] => ~NO_FANOUT~
i_packetempty[29] => ~NO_FANOUT~
i_packetempty[30] => ~NO_FANOUT~
i_packetempty[31] => ~NO_FANOUT~
o_valid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_ack <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_ack
o_empty <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_fifovalid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifovalid
i_fifoready => ch_i_fifostall.IN1
i_fifochannel_stall => ~NO_FANOUT~
o_fifodata[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[1] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[2] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[3] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[4] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[5] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[6] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[7] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[8] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[9] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[10] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[11] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[12] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[13] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[14] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[15] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[16] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[17] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[18] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[19] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[20] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[21] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[22] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[23] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[24] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[25] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[26] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[27] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[28] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[29] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[30] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[31] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifostartofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoendofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoempty[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => o_valid.IN0
i_valid => stall_contribution_sidepath.IN1
i_valid => o_fifovalid.IN0
i_predicate => o_valid.IN1
i_predicate => stall_contribution_sidepath.IN0
i_predicate => o_stall.IN0
i_predicate => o_fifovalid.IN1
o_stall <= o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_data[0] => o_fifodata[0].DATAIN
i_data[1] => o_fifodata[1].DATAIN
i_data[2] => o_fifodata[2].DATAIN
i_data[3] => o_fifodata[3].DATAIN
i_data[4] => o_fifodata[4].DATAIN
i_data[5] => o_fifodata[5].DATAIN
i_data[6] => o_fifodata[6].DATAIN
i_data[7] => o_fifodata[7].DATAIN
i_data[8] => o_fifodata[8].DATAIN
i_data[9] => o_fifodata[9].DATAIN
i_data[10] => o_fifodata[10].DATAIN
i_data[11] => o_fifodata[11].DATAIN
i_data[12] => o_fifodata[12].DATAIN
i_data[13] => o_fifodata[13].DATAIN
i_data[14] => o_fifodata[14].DATAIN
i_data[15] => o_fifodata[15].DATAIN
i_data[16] => o_fifodata[16].DATAIN
i_data[17] => o_fifodata[17].DATAIN
i_data[18] => o_fifodata[18].DATAIN
i_data[19] => o_fifodata[19].DATAIN
i_data[20] => o_fifodata[20].DATAIN
i_data[21] => o_fifodata[21].DATAIN
i_data[22] => o_fifodata[22].DATAIN
i_data[23] => o_fifodata[23].DATAIN
i_data[24] => o_fifodata[24].DATAIN
i_data[25] => o_fifodata[25].DATAIN
i_data[26] => o_fifodata[26].DATAIN
i_data[27] => o_fifodata[27].DATAIN
i_data[28] => o_fifodata[28].DATAIN
i_data[29] => o_fifodata[29].DATAIN
i_data[30] => o_fifodata[30].DATAIN
i_data[31] => o_fifodata[31].DATAIN
i_data[32] => o_fifodata[32].DATAIN
i_data[33] => o_fifodata[33].DATAIN
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => o_stall.IN1
o_ack <= <GND>
o_fifovalid <= o_fifovalid.DB_MAX_OUTPUT_PORT_TYPE
i_fifostall => o_stall.IN1
i_fifostall => o_valid.IN1
i_fifostall => stall_contribution_sidepath.IN1
o_fifodata[0] <= i_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[1] <= i_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[2] <= i_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[3] <= i_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[4] <= i_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[5] <= i_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[6] <= i_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[7] <= i_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[8] <= i_data[8].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[9] <= i_data[9].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[10] <= i_data[10].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[11] <= i_data[11].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[12] <= i_data[12].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[13] <= i_data[13].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[14] <= i_data[14].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[15] <= i_data[15].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[16] <= i_data[16].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[17] <= i_data[17].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[18] <= i_data[18].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[19] <= i_data[19].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[20] <= i_data[20].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[21] <= i_data[21].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[22] <= i_data[22].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[23] <= i_data[23].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[24] <= i_data[24].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[25] <= i_data[25].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[26] <= i_data[26].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[27] <= i_data[27].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[28] <= i_data[28].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[29] <= i_data[29].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[30] <= i_data[30].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[31] <= i_data[31].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[32] <= i_data[32].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[33] <= i_data[33].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x
in_i_stall[0] => in_i_stall[0].IN1
out_o_stall[0] <= SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x.out_stall_entry
in_c0_exe1[0] => in_c0_exe1[0].IN1
in_c0_exe2[0] => in_c0_exe2[0].IN1
in_c1_eni1_0_tpl[0] => in_c1_eni1_0_tpl[0].IN1
in_c1_eni1_1_tpl[0] => in_c1_eni1_1_tpl[0].IN1
in_i_valid[0] => input_accepted_and_q.IN1
out_c1_exit_0_tpl[0] <= SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x.out_data_out_0_tpl
out_c1_exit_1_tpl[0] <= SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x.out_data_out_1_tpl
out_c1_exit_2_tpl[0] <= SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x.out_data_out_2_tpl
out_c1_exit_3_tpl[0] <= SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x.out_data_out_3_tpl
out_o_valid[0] <= SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x
out_c1_exi3_0_tpl[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi3_1_tpl[0] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi3_2_tpl[0] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
out_c1_exi3_3_tpl[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= out_o_valid[0].DB_MAX_OUTPUT_PORT_TYPE
out_unnamed_ihc_21[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_c1_eni1_0_tpl[0] => ~NO_FANOUT~
in_c1_eni1_1_tpl[0] => redist1_sync_together22_aunroll_x_in_c1_eni1_1_tpl_1_q.DATAB
in_enable[0] => in_enable[0].IN1
in_i_valid[0] => valid_fanout_reg1_q.DATAB
in_i_valid[0] => redist2_sync_together22_aunroll_x_in_i_valid_1_q[0].DATAIN
clock => clock.IN3
resetn => resetn.IN3


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|dspba_delay_ver:i_unnamed_ihc_29_delay
clk => delays[0][0].CLK
aclr => delays[0][0].ACLR
ena => delays[0][0].ENA
xin[0] => delays[0][0].DATAIN
xout[0] <= delays[0][0].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211
in_feedback_stall_in_3[0] => i_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_3[0] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_out
out_feedback_out_3[1] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_out
out_feedback_out_3[2] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_out
out_feedback_out_3[3] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_out
out_feedback_out_3[4] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_out
out_feedback_out_3[5] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_out
out_feedback_out_3[6] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_out
out_feedback_out_3[7] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_out
out_feedback_out_3[8] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_out
out_feedback_out_3[9] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_out
out_feedback_out_3[10] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_out
out_feedback_out_3[11] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_out
out_feedback_out_3[12] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_out
out_feedback_out_3[13] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_out
out_feedback_out_3[14] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_out
out_feedback_out_3[15] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_out
out_feedback_out_3[16] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_out
out_feedback_out_3[17] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_out
out_feedback_out_3[18] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_out
out_feedback_out_3[19] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_out
out_feedback_out_3[20] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_out
out_feedback_out_3[21] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_out
out_feedback_out_3[22] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_out
out_feedback_out_3[23] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_out
out_feedback_out_3[24] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_out
out_feedback_out_3[25] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_out
out_feedback_out_3[26] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_out
out_feedback_out_3[27] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_out
out_feedback_out_3[28] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_out
out_feedback_out_3[29] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_out
out_feedback_out_3[30] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_out
out_feedback_out_3[31] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_out
out_feedback_valid_out_3[0] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.stall_out
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_data_in[2] => in_data_in[2].IN1
in_data_in[3] => in_data_in[3].IN1
in_data_in[4] => in_data_in[4].IN1
in_data_in[5] => in_data_in[5].IN1
in_data_in[6] => in_data_in[6].IN1
in_data_in[7] => in_data_in[7].IN1
in_data_in[8] => in_data_in[8].IN1
in_data_in[9] => in_data_in[9].IN1
in_data_in[10] => in_data_in[10].IN1
in_data_in[11] => in_data_in[11].IN1
in_data_in[12] => in_data_in[12].IN1
in_data_in[13] => in_data_in[13].IN1
in_data_in[14] => in_data_in[14].IN1
in_data_in[15] => in_data_in[15].IN1
in_data_in[16] => in_data_in[16].IN1
in_data_in[17] => in_data_in[17].IN1
in_data_in[18] => in_data_in[18].IN1
in_data_in[19] => in_data_in[19].IN1
in_data_in[20] => in_data_in[20].IN1
in_data_in[21] => in_data_in[21].IN1
in_data_in[22] => in_data_in[22].IN1
in_data_in[23] => in_data_in[23].IN1
in_data_in[24] => in_data_in[24].IN1
in_data_in[25] => in_data_in[25].IN1
in_data_in[26] => in_data_in[26].IN1
in_data_in[27] => in_data_in[27].IN1
in_data_in[28] => in_data_in[28].IN1
in_data_in[29] => in_data_in[29].IN1
in_data_in[30] => in_data_in[30].IN1
in_data_in[31] => in_data_in[31].IN1
in_valid_in[0] => i_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21_valid_in_bitsignaltemp.IN1
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.data_out
out_data_out[1] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.data_out
out_data_out[2] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.data_out
out_data_out[3] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.data_out
out_data_out[4] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.data_out
out_data_out[5] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.data_out
out_data_out[6] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.data_out
out_data_out[7] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.data_out
out_data_out[8] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.data_out
out_data_out[9] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.data_out
out_data_out[10] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.data_out
out_data_out[11] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.data_out
out_data_out[12] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.data_out
out_data_out[13] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.data_out
out_data_out[14] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.data_out
out_data_out[15] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.data_out
out_data_out[16] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.data_out
out_data_out[17] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.data_out
out_data_out[18] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.data_out
out_data_out[19] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.data_out
out_data_out[20] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.data_out
out_data_out[21] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.data_out
out_data_out[22] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.data_out
out_data_out[23] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.data_out
out_data_out[24] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.data_out
out_data_out[25] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.data_out
out_data_out[26] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.data_out
out_data_out[27] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.data_out
out_data_out[28] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.data_out
out_data_out[29] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.data_out
out_data_out[30] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.data_out
out_data_out[31] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21.valid_out
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
data_in[8] => feedback[8].IN1
data_in[9] => feedback[9].IN1
data_in[10] => feedback[10].IN1
data_in[11] => feedback[11].IN1
data_in[12] => feedback[12].IN1
data_in[13] => feedback[13].IN1
data_in[14] => feedback[14].IN1
data_in[15] => feedback[15].IN1
data_in[16] => feedback[16].IN1
data_in[17] => feedback[17].IN1
data_in[18] => feedback[18].IN1
data_in[19] => feedback[19].IN1
data_in[20] => feedback[20].IN1
data_in[21] => feedback[21].IN1
data_in[22] => feedback[22].IN1
data_in[23] => feedback[23].IN1
data_in[24] => feedback[24].IN1
data_in[25] => feedback[25].IN1
data_in[26] => feedback[26].IN1
data_in[27] => feedback[27].IN1
data_in[28] => feedback[28].IN1
data_in[29] => feedback[29].IN1
data_in[30] => feedback[30].IN1
data_in[31] => feedback[31].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN1
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_valid.IN1
stall_in => consumed_downstream.OUTPUTSELECT
stall_in => consumed_upstream.OUTPUTSELECT
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= feedback[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= feedback[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= feedback[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= feedback[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= feedback[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= feedback[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= feedback[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= feedback[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= feedback[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= feedback[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= feedback[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= feedback[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= feedback[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= feedback[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= feedback[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= feedback[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= feedback[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= feedback[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= feedback[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= feedback[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= feedback[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= feedback[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= feedback[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= feedback[31].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_out[8] <= acl_data_fifo:fifo.data_out
feedback_out[9] <= acl_data_fifo:fifo.data_out
feedback_out[10] <= acl_data_fifo:fifo.data_out
feedback_out[11] <= acl_data_fifo:fifo.data_out
feedback_out[12] <= acl_data_fifo:fifo.data_out
feedback_out[13] <= acl_data_fifo:fifo.data_out
feedback_out[14] <= acl_data_fifo:fifo.data_out
feedback_out[15] <= acl_data_fifo:fifo.data_out
feedback_out[16] <= acl_data_fifo:fifo.data_out
feedback_out[17] <= acl_data_fifo:fifo.data_out
feedback_out[18] <= acl_data_fifo:fifo.data_out
feedback_out[19] <= acl_data_fifo:fifo.data_out
feedback_out[20] <= acl_data_fifo:fifo.data_out
feedback_out[21] <= acl_data_fifo:fifo.data_out
feedback_out[22] <= acl_data_fifo:fifo.data_out
feedback_out[23] <= acl_data_fifo:fifo.data_out
feedback_out[24] <= acl_data_fifo:fifo.data_out
feedback_out[25] <= acl_data_fifo:fifo.data_out
feedback_out[26] <= acl_data_fifo:fifo.data_out
feedback_out[27] <= acl_data_fifo:fifo.data_out
feedback_out[28] <= acl_data_fifo:fifo.data_out
feedback_out[29] <= acl_data_fifo:fifo.data_out
feedback_out[30] <= acl_data_fifo:fifo.data_out
feedback_out[31] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
data_out[1] <= acl_ll_fifo:fifo.data_out
data_out[2] <= acl_ll_fifo:fifo.data_out
data_out[3] <= acl_ll_fifo:fifo.data_out
data_out[4] <= acl_ll_fifo:fifo.data_out
data_out[5] <= acl_ll_fifo:fifo.data_out
data_out[6] <= acl_ll_fifo:fifo.data_out
data_out[7] <= acl_ll_fifo:fifo.data_out
data_out[8] <= acl_ll_fifo:fifo.data_out
data_out[9] <= acl_ll_fifo:fifo.data_out
data_out[10] <= acl_ll_fifo:fifo.data_out
data_out[11] <= acl_ll_fifo:fifo.data_out
data_out[12] <= acl_ll_fifo:fifo.data_out
data_out[13] <= acl_ll_fifo:fifo.data_out
data_out[14] <= acl_ll_fifo:fifo.data_out
data_out[15] <= acl_ll_fifo:fifo.data_out
data_out[16] <= acl_ll_fifo:fifo.data_out
data_out[17] <= acl_ll_fifo:fifo.data_out
data_out[18] <= acl_ll_fifo:fifo.data_out
data_out[19] <= acl_ll_fifo:fifo.data_out
data_out[20] <= acl_ll_fifo:fifo.data_out
data_out[21] <= acl_ll_fifo:fifo.data_out
data_out[22] <= acl_ll_fifo:fifo.data_out
data_out[23] <= acl_ll_fifo:fifo.data_out
data_out[24] <= acl_ll_fifo:fifo.data_out
data_out[25] <= acl_ll_fifo:fifo.data_out
data_out[26] <= acl_ll_fifo:fifo.data_out
data_out[27] <= acl_ll_fifo:fifo.data_out
data_out[28] <= acl_ll_fifo:fifo.data_out
data_out[29] <= acl_ll_fifo:fifo.data_out
data_out[30] <= acl_ll_fifo:fifo.data_out
data_out[31] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAA
data_in[1] => data.DATAB
data_in[1] => data.DATAB
data_in[1] => data.DATAB
data_in[1] => data.DATAB
data_in[1] => data.DATAB
data_in[1] => data.DATAB
data_in[1] => data.DATAA
data_in[2] => data.DATAB
data_in[2] => data.DATAB
data_in[2] => data.DATAB
data_in[2] => data.DATAB
data_in[2] => data.DATAB
data_in[2] => data.DATAB
data_in[2] => data.DATAA
data_in[3] => data.DATAB
data_in[3] => data.DATAB
data_in[3] => data.DATAB
data_in[3] => data.DATAB
data_in[3] => data.DATAB
data_in[3] => data.DATAB
data_in[3] => data.DATAA
data_in[4] => data.DATAB
data_in[4] => data.DATAB
data_in[4] => data.DATAB
data_in[4] => data.DATAB
data_in[4] => data.DATAB
data_in[4] => data.DATAB
data_in[4] => data.DATAA
data_in[5] => data.DATAB
data_in[5] => data.DATAB
data_in[5] => data.DATAB
data_in[5] => data.DATAB
data_in[5] => data.DATAB
data_in[5] => data.DATAB
data_in[5] => data.DATAA
data_in[6] => data.DATAB
data_in[6] => data.DATAB
data_in[6] => data.DATAB
data_in[6] => data.DATAB
data_in[6] => data.DATAB
data_in[6] => data.DATAB
data_in[6] => data.DATAA
data_in[7] => data.DATAB
data_in[7] => data.DATAB
data_in[7] => data.DATAB
data_in[7] => data.DATAB
data_in[7] => data.DATAB
data_in[7] => data.DATAB
data_in[7] => data.DATAA
data_in[8] => data.DATAB
data_in[8] => data.DATAB
data_in[8] => data.DATAB
data_in[8] => data.DATAB
data_in[8] => data.DATAB
data_in[8] => data.DATAB
data_in[8] => data.DATAA
data_in[9] => data.DATAB
data_in[9] => data.DATAB
data_in[9] => data.DATAB
data_in[9] => data.DATAB
data_in[9] => data.DATAB
data_in[9] => data.DATAB
data_in[9] => data.DATAA
data_in[10] => data.DATAB
data_in[10] => data.DATAB
data_in[10] => data.DATAB
data_in[10] => data.DATAB
data_in[10] => data.DATAB
data_in[10] => data.DATAB
data_in[10] => data.DATAA
data_in[11] => data.DATAB
data_in[11] => data.DATAB
data_in[11] => data.DATAB
data_in[11] => data.DATAB
data_in[11] => data.DATAB
data_in[11] => data.DATAB
data_in[11] => data.DATAA
data_in[12] => data.DATAB
data_in[12] => data.DATAB
data_in[12] => data.DATAB
data_in[12] => data.DATAB
data_in[12] => data.DATAB
data_in[12] => data.DATAB
data_in[12] => data.DATAA
data_in[13] => data.DATAB
data_in[13] => data.DATAB
data_in[13] => data.DATAB
data_in[13] => data.DATAB
data_in[13] => data.DATAB
data_in[13] => data.DATAB
data_in[13] => data.DATAA
data_in[14] => data.DATAB
data_in[14] => data.DATAB
data_in[14] => data.DATAB
data_in[14] => data.DATAB
data_in[14] => data.DATAB
data_in[14] => data.DATAB
data_in[14] => data.DATAA
data_in[15] => data.DATAB
data_in[15] => data.DATAB
data_in[15] => data.DATAB
data_in[15] => data.DATAB
data_in[15] => data.DATAB
data_in[15] => data.DATAB
data_in[15] => data.DATAA
data_in[16] => data.DATAB
data_in[16] => data.DATAB
data_in[16] => data.DATAB
data_in[16] => data.DATAB
data_in[16] => data.DATAB
data_in[16] => data.DATAB
data_in[16] => data.DATAA
data_in[17] => data.DATAB
data_in[17] => data.DATAB
data_in[17] => data.DATAB
data_in[17] => data.DATAB
data_in[17] => data.DATAB
data_in[17] => data.DATAB
data_in[17] => data.DATAA
data_in[18] => data.DATAB
data_in[18] => data.DATAB
data_in[18] => data.DATAB
data_in[18] => data.DATAB
data_in[18] => data.DATAB
data_in[18] => data.DATAB
data_in[18] => data.DATAA
data_in[19] => data.DATAB
data_in[19] => data.DATAB
data_in[19] => data.DATAB
data_in[19] => data.DATAB
data_in[19] => data.DATAB
data_in[19] => data.DATAB
data_in[19] => data.DATAA
data_in[20] => data.DATAB
data_in[20] => data.DATAB
data_in[20] => data.DATAB
data_in[20] => data.DATAB
data_in[20] => data.DATAB
data_in[20] => data.DATAB
data_in[20] => data.DATAA
data_in[21] => data.DATAB
data_in[21] => data.DATAB
data_in[21] => data.DATAB
data_in[21] => data.DATAB
data_in[21] => data.DATAB
data_in[21] => data.DATAB
data_in[21] => data.DATAA
data_in[22] => data.DATAB
data_in[22] => data.DATAB
data_in[22] => data.DATAB
data_in[22] => data.DATAB
data_in[22] => data.DATAB
data_in[22] => data.DATAB
data_in[22] => data.DATAA
data_in[23] => data.DATAB
data_in[23] => data.DATAB
data_in[23] => data.DATAB
data_in[23] => data.DATAB
data_in[23] => data.DATAB
data_in[23] => data.DATAB
data_in[23] => data.DATAA
data_in[24] => data.DATAB
data_in[24] => data.DATAB
data_in[24] => data.DATAB
data_in[24] => data.DATAB
data_in[24] => data.DATAB
data_in[24] => data.DATAB
data_in[24] => data.DATAA
data_in[25] => data.DATAB
data_in[25] => data.DATAB
data_in[25] => data.DATAB
data_in[25] => data.DATAB
data_in[25] => data.DATAB
data_in[25] => data.DATAB
data_in[25] => data.DATAA
data_in[26] => data.DATAB
data_in[26] => data.DATAB
data_in[26] => data.DATAB
data_in[26] => data.DATAB
data_in[26] => data.DATAB
data_in[26] => data.DATAB
data_in[26] => data.DATAA
data_in[27] => data.DATAB
data_in[27] => data.DATAB
data_in[27] => data.DATAB
data_in[27] => data.DATAB
data_in[27] => data.DATAB
data_in[27] => data.DATAB
data_in[27] => data.DATAA
data_in[28] => data.DATAB
data_in[28] => data.DATAB
data_in[28] => data.DATAB
data_in[28] => data.DATAB
data_in[28] => data.DATAB
data_in[28] => data.DATAB
data_in[28] => data.DATAA
data_in[29] => data.DATAB
data_in[29] => data.DATAB
data_in[29] => data.DATAB
data_in[29] => data.DATAB
data_in[29] => data.DATAB
data_in[29] => data.DATAB
data_in[29] => data.DATAA
data_in[30] => data.DATAB
data_in[30] => data.DATAB
data_in[30] => data.DATAB
data_in[30] => data.DATAB
data_in[30] => data.DATAB
data_in[30] => data.DATAB
data_in[30] => data.DATAA
data_in[31] => data.DATAB
data_in[31] => data.DATAB
data_in[31] => data.DATAB
data_in[31] => data.DATAB
data_in[31] => data.DATAB
data_in[31] => data.DATAB
data_in[31] => data.DATAA
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data[0][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data[0][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data[0][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data[0][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data[0][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data[0][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data[0][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data[0][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data[0][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data[0][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data[0][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data[0][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data[0][15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data[0][16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data[0][17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data[0][18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data[0][19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data[0][20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data[0][21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data[0][22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data[0][23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data[0][24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data[0][25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data[0][26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data[0][27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data[0][28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data[0][29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data[0][30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data[0][31].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
read => data_new[1].IN1
read => data_new[2].IN1
read => data_new[3].IN1
read => data_new[4].IN1
read => data_new[5].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21|acl_data_fifo:fifo|acl_ll_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_22
in_feedback_in_3[0] => in_feedback_in_3[0].IN1
in_feedback_in_3[1] => in_feedback_in_3[1].IN1
in_feedback_in_3[2] => in_feedback_in_3[2].IN1
in_feedback_in_3[3] => in_feedback_in_3[3].IN1
in_feedback_in_3[4] => in_feedback_in_3[4].IN1
in_feedback_in_3[5] => in_feedback_in_3[5].IN1
in_feedback_in_3[6] => in_feedback_in_3[6].IN1
in_feedback_in_3[7] => in_feedback_in_3[7].IN1
in_feedback_in_3[8] => in_feedback_in_3[8].IN1
in_feedback_in_3[9] => in_feedback_in_3[9].IN1
in_feedback_in_3[10] => in_feedback_in_3[10].IN1
in_feedback_in_3[11] => in_feedback_in_3[11].IN1
in_feedback_in_3[12] => in_feedback_in_3[12].IN1
in_feedback_in_3[13] => in_feedback_in_3[13].IN1
in_feedback_in_3[14] => in_feedback_in_3[14].IN1
in_feedback_in_3[15] => in_feedback_in_3[15].IN1
in_feedback_in_3[16] => in_feedback_in_3[16].IN1
in_feedback_in_3[17] => in_feedback_in_3[17].IN1
in_feedback_in_3[18] => in_feedback_in_3[18].IN1
in_feedback_in_3[19] => in_feedback_in_3[19].IN1
in_feedback_in_3[20] => in_feedback_in_3[20].IN1
in_feedback_in_3[21] => in_feedback_in_3[21].IN1
in_feedback_in_3[22] => in_feedback_in_3[22].IN1
in_feedback_in_3[23] => in_feedback_in_3[23].IN1
in_feedback_in_3[24] => in_feedback_in_3[24].IN1
in_feedback_in_3[25] => in_feedback_in_3[25].IN1
in_feedback_in_3[26] => in_feedback_in_3[26].IN1
in_feedback_in_3[27] => in_feedback_in_3[27].IN1
in_feedback_in_3[28] => in_feedback_in_3[28].IN1
in_feedback_in_3[29] => in_feedback_in_3[29].IN1
in_feedback_in_3[30] => in_feedback_in_3[30].IN1
in_feedback_in_3[31] => in_feedback_in_3[31].IN1
in_feedback_valid_in_3[0] => i_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_3[0] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.feedback_stall_out
in_stall_in[0] => i_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.stall_out
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_data_in[2] => in_data_in[2].IN1
in_data_in[3] => in_data_in[3].IN1
in_data_in[4] => in_data_in[4].IN1
in_data_in[5] => in_data_in[5].IN1
in_data_in[6] => in_data_in[6].IN1
in_data_in[7] => in_data_in[7].IN1
in_data_in[8] => in_data_in[8].IN1
in_data_in[9] => in_data_in[9].IN1
in_data_in[10] => in_data_in[10].IN1
in_data_in[11] => in_data_in[11].IN1
in_data_in[12] => in_data_in[12].IN1
in_data_in[13] => in_data_in[13].IN1
in_data_in[14] => in_data_in[14].IN1
in_data_in[15] => in_data_in[15].IN1
in_data_in[16] => in_data_in[16].IN1
in_data_in[17] => in_data_in[17].IN1
in_data_in[18] => in_data_in[18].IN1
in_data_in[19] => in_data_in[19].IN1
in_data_in[20] => in_data_in[20].IN1
in_data_in[21] => in_data_in[21].IN1
in_data_in[22] => in_data_in[22].IN1
in_data_in[23] => in_data_in[23].IN1
in_data_in[24] => in_data_in[24].IN1
in_data_in[25] => in_data_in[25].IN1
in_data_in[26] => in_data_in[26].IN1
in_data_in[27] => in_data_in[27].IN1
in_data_in[28] => in_data_in[28].IN1
in_data_in[29] => in_data_in[29].IN1
in_data_in[30] => in_data_in[30].IN1
in_data_in[31] => in_data_in[31].IN1
in_dir[0] => i_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21_valid_in_bitsignaltemp.IN1
out_data_out[0] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.data_out
out_data_out[1] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.data_out
out_data_out[2] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.data_out
out_data_out[3] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.data_out
out_data_out[4] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.data_out
out_data_out[5] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.data_out
out_data_out[6] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.data_out
out_data_out[7] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.data_out
out_data_out[8] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.data_out
out_data_out[9] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.data_out
out_data_out[10] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.data_out
out_data_out[11] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.data_out
out_data_out[12] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.data_out
out_data_out[13] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.data_out
out_data_out[14] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.data_out
out_data_out[15] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.data_out
out_data_out[16] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.data_out
out_data_out[17] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.data_out
out_data_out[18] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.data_out
out_data_out[19] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.data_out
out_data_out[20] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.data_out
out_data_out[21] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.data_out
out_data_out[22] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.data_out
out_data_out[23] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.data_out
out_data_out[24] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.data_out
out_data_out[25] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.data_out
out_data_out[26] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.data_out
out_data_out[27] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.data_out
out_data_out[28] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.data_out
out_data_out[29] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.data_out
out_data_out[30] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.data_out
out_data_out[31] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.data_out
out_valid_out[0] <= acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21.valid_out
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_22|acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
data_in[8] => data_out.DATAA
data_in[9] => data_out.DATAA
data_in[10] => data_out.DATAA
data_in[11] => data_out.DATAA
data_in[12] => data_out.DATAA
data_in[13] => data_out.DATAA
data_in[14] => data_out.DATAA
data_in[15] => data_out.DATAA
data_in[16] => data_out.DATAA
data_in[17] => data_out.DATAA
data_in[18] => data_out.DATAA
data_in[19] => data_out.DATAA
data_in[20] => data_out.DATAA
data_in[21] => data_out.DATAA
data_in[22] => data_out.DATAA
data_in[23] => data_out.DATAA
data_in[24] => data_out.DATAA
data_in[25] => data_out.DATAA
data_in[26] => data_out.DATAA
data_in[27] => data_out.DATAA
data_in[28] => data_out.DATAA
data_in[29] => data_out.DATAA
data_in[30] => data_out.DATAA
data_in[31] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_in[8] => data_out.DATAB
feedback_in[9] => data_out.DATAB
feedback_in[10] => data_out.DATAB
feedback_in[11] => data_out.DATAB
feedback_in[12] => data_out.DATAB
feedback_in[13] => data_out.DATAB
feedback_in[14] => data_out.DATAB
feedback_in[15] => data_out.DATAB
feedback_in[16] => data_out.DATAB
feedback_in[17] => data_out.DATAB
feedback_in[18] => data_out.DATAB
feedback_in[19] => data_out.DATAB
feedback_in[20] => data_out.DATAB
feedback_in[21] => data_out.DATAB
feedback_in[22] => data_out.DATAB
feedback_in[23] => data_out.DATAB
feedback_in[24] => data_out.DATAB
feedback_in[25] => data_out.DATAB
feedback_in[26] => data_out.DATAB
feedback_in[27] => data_out.DATAB
feedback_in[28] => data_out.DATAB
feedback_in[29] => data_out.DATAB
feedback_in[30] => data_out.DATAB
feedback_in[31] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x|SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_22|acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x
in_stall_in[0] => i_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_stall_in_bitsignaltemp.IN1
out_stall_entry[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21.stall_entry
in_data_in_0_tpl[0] => dsdk_ip_adapt_bitjoin2_q[0].IN1
in_data_in_1_tpl[0] => dsdk_ip_adapt_bitjoin2_q[8].IN1
in_data_in_2_tpl[0] => dsdk_ip_adapt_bitjoin2_q[16].IN1
in_data_in_3_tpl[0] => dsdk_ip_adapt_bitjoin2_q[24].IN1
in_dec_pipelined_thread[0] => i_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_dec_pipelined_thread_bitsignaltemp.IN1
in_inc_pipelined_thread[0] => i_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_inc_pipelined_thread_bitsignaltemp.IN1
in_input_accepted[0] => i_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_input_accepted_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_valid_in_bitsignaltemp.IN1
out_data_out_0_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21.data_out
out_data_out_1_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21.data_out
out_data_out_2_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21.data_out
out_data_out_3_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21.data_out
out_enable[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21.enable
out_valid_mask[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21.valid_mask
out_valid_out[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21.valid_out
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
input_accepted => IIschedcount.IN0
input_accepted => threads_count.OUTPUTSELECT
input_accepted => threads_count.OUTPUTSELECT
input_accepted => threads_count.OUTPUTSELECT
input_accepted => threads_count.OUTPUTSELECT
valid_in => valid_out.DATAIN
valid_in => enable.IN0
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => enable.IN1
stall_entry <= stall_entry.DB_MAX_OUTPUT_PORT_TYPE
enable <= enable.DB_MAX_OUTPUT_PORT_TYPE
inc_pipelined_thread => Add0.IN2
dec_pipelined_thread => IIschedcount.IN1
dec_pipelined_thread => Add0.IN1
valid_mask <= stall_entry.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29
in_iowr_bl_s1_0_i_fifoready[0] => iowr_i_fifoready_bitsignaltemp.IN1
out_iowr_bl_s1_0_o_fifodata[0] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_0_o_fifodata[1] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_0_o_fifodata[2] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_0_o_fifodata[3] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_0_o_fifodata[4] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_0_o_fifodata[5] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_0_o_fifodata[6] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_0_o_fifodata[7] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_0_o_fifodata[8] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_0_o_fifodata[9] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_0_o_fifodata[10] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_0_o_fifodata[11] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_0_o_fifodata[12] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_0_o_fifodata[13] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_0_o_fifodata[14] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_0_o_fifodata[15] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_0_o_fifodata[16] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_0_o_fifodata[17] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_0_o_fifodata[18] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_0_o_fifodata[19] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_0_o_fifodata[20] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_0_o_fifodata[21] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_0_o_fifodata[22] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_0_o_fifodata[23] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_0_o_fifodata[24] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_0_o_fifodata[25] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_0_o_fifodata[26] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_0_o_fifodata[27] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_0_o_fifodata[28] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_0_o_fifodata[29] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_0_o_fifodata[30] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s1_0_o_fifodata[31] <= hld_iowr:theiowr.o_fifodata
in_i_stall[0] => iowr_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_iowr:theiowr.o_stall
in_c1_exe2[0] => iowr_i_predicate_bitsignaltemp.IN1
in_i_data[0] => in_i_data[0].IN1
in_i_data[1] => in_i_data[1].IN1
in_i_data[2] => in_i_data[2].IN1
in_i_data[3] => in_i_data[3].IN1
in_i_data[4] => in_i_data[4].IN1
in_i_data[5] => in_i_data[5].IN1
in_i_data[6] => in_i_data[6].IN1
in_i_data[7] => in_i_data[7].IN1
in_i_data[8] => in_i_data[8].IN1
in_i_data[9] => in_i_data[9].IN1
in_i_data[10] => in_i_data[10].IN1
in_i_data[11] => in_i_data[11].IN1
in_i_data[12] => in_i_data[12].IN1
in_i_data[13] => in_i_data[13].IN1
in_i_data[14] => in_i_data[14].IN1
in_i_data[15] => in_i_data[15].IN1
in_i_data[16] => in_i_data[16].IN1
in_i_data[17] => in_i_data[17].IN1
in_i_data[18] => in_i_data[18].IN1
in_i_data[19] => in_i_data[19].IN1
in_i_data[20] => in_i_data[20].IN1
in_i_data[21] => in_i_data[21].IN1
in_i_data[22] => in_i_data[22].IN1
in_i_data[23] => in_i_data[23].IN1
in_i_data[24] => in_i_data[24].IN1
in_i_data[25] => in_i_data[25].IN1
in_i_data[26] => in_i_data[26].IN1
in_i_data[27] => in_i_data[27].IN1
in_i_data[28] => in_i_data[28].IN1
in_i_data[29] => in_i_data[29].IN1
in_i_data[30] => in_i_data[30].IN1
in_i_data[31] => in_i_data[31].IN1
in_i_dependence[0] => ~NO_FANOUT~
in_i_valid[0] => iowr_i_valid_bitsignaltemp.IN1
out_iowr_bl_s1_0_o_fifovalid[0] <= hld_iowr:theiowr.o_fifovalid
out_o_ack[0] <= hld_iowr:theiowr.o_ack
out_o_valid[0] <= hld_iowr:theiowr.o_valid
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29|hld_iowr:theiowr
clock => clock.IN1
resetn => resetn.IN1
i_predicate => i_predicate.IN1
i_valid => i_valid.IN1
o_stall <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_stall
i_data[0] => i_data[0].IN1
i_data[1] => i_data[1].IN1
i_data[2] => i_data[2].IN1
i_data[3] => i_data[3].IN1
i_data[4] => i_data[4].IN1
i_data[5] => i_data[5].IN1
i_data[6] => i_data[6].IN1
i_data[7] => i_data[7].IN1
i_data[8] => i_data[8].IN1
i_data[9] => i_data[9].IN1
i_data[10] => i_data[10].IN1
i_data[11] => i_data[11].IN1
i_data[12] => i_data[12].IN1
i_data[13] => i_data[13].IN1
i_data[14] => i_data[14].IN1
i_data[15] => i_data[15].IN1
i_data[16] => i_data[16].IN1
i_data[17] => i_data[17].IN1
i_data[18] => i_data[18].IN1
i_data[19] => i_data[19].IN1
i_data[20] => i_data[20].IN1
i_data[21] => i_data[21].IN1
i_data[22] => i_data[22].IN1
i_data[23] => i_data[23].IN1
i_data[24] => i_data[24].IN1
i_data[25] => i_data[25].IN1
i_data[26] => i_data[26].IN1
i_data[27] => i_data[27].IN1
i_data[28] => i_data[28].IN1
i_data[29] => i_data[29].IN1
i_data[30] => i_data[30].IN1
i_data[31] => i_data[31].IN1
i_startofpacket => i_startofpacket.IN1
i_endofpacket => i_endofpacket.IN1
i_packetempty[0] => i_packetempty[0].IN1
i_packetempty[1] => ~NO_FANOUT~
i_packetempty[2] => ~NO_FANOUT~
i_packetempty[3] => ~NO_FANOUT~
i_packetempty[4] => ~NO_FANOUT~
i_packetempty[5] => ~NO_FANOUT~
i_packetempty[6] => ~NO_FANOUT~
i_packetempty[7] => ~NO_FANOUT~
i_packetempty[8] => ~NO_FANOUT~
i_packetempty[9] => ~NO_FANOUT~
i_packetempty[10] => ~NO_FANOUT~
i_packetempty[11] => ~NO_FANOUT~
i_packetempty[12] => ~NO_FANOUT~
i_packetempty[13] => ~NO_FANOUT~
i_packetempty[14] => ~NO_FANOUT~
i_packetempty[15] => ~NO_FANOUT~
i_packetempty[16] => ~NO_FANOUT~
i_packetempty[17] => ~NO_FANOUT~
i_packetempty[18] => ~NO_FANOUT~
i_packetempty[19] => ~NO_FANOUT~
i_packetempty[20] => ~NO_FANOUT~
i_packetempty[21] => ~NO_FANOUT~
i_packetempty[22] => ~NO_FANOUT~
i_packetempty[23] => ~NO_FANOUT~
i_packetempty[24] => ~NO_FANOUT~
i_packetempty[25] => ~NO_FANOUT~
i_packetempty[26] => ~NO_FANOUT~
i_packetempty[27] => ~NO_FANOUT~
i_packetempty[28] => ~NO_FANOUT~
i_packetempty[29] => ~NO_FANOUT~
i_packetempty[30] => ~NO_FANOUT~
i_packetempty[31] => ~NO_FANOUT~
o_valid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_ack <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_ack
o_empty <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_fifovalid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifovalid
i_fifoready => ch_i_fifostall.IN1
i_fifochannel_stall => ~NO_FANOUT~
o_fifodata[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[1] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[2] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[3] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[4] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[5] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[6] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[7] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[8] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[9] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[10] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[11] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[12] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[13] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[14] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[15] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[16] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[17] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[18] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[19] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[20] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[21] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[22] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[23] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[24] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[25] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[26] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[27] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[28] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[29] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[30] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[31] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifostartofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoendofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoempty[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => o_valid.IN0
i_valid => stall_contribution_sidepath.IN1
i_valid => o_fifovalid.IN0
i_predicate => o_valid.IN1
i_predicate => stall_contribution_sidepath.IN0
i_predicate => o_stall.IN0
i_predicate => o_fifovalid.IN1
o_stall <= o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_data[0] => o_fifodata[0].DATAIN
i_data[1] => o_fifodata[1].DATAIN
i_data[2] => o_fifodata[2].DATAIN
i_data[3] => o_fifodata[3].DATAIN
i_data[4] => o_fifodata[4].DATAIN
i_data[5] => o_fifodata[5].DATAIN
i_data[6] => o_fifodata[6].DATAIN
i_data[7] => o_fifodata[7].DATAIN
i_data[8] => o_fifodata[8].DATAIN
i_data[9] => o_fifodata[9].DATAIN
i_data[10] => o_fifodata[10].DATAIN
i_data[11] => o_fifodata[11].DATAIN
i_data[12] => o_fifodata[12].DATAIN
i_data[13] => o_fifodata[13].DATAIN
i_data[14] => o_fifodata[14].DATAIN
i_data[15] => o_fifodata[15].DATAIN
i_data[16] => o_fifodata[16].DATAIN
i_data[17] => o_fifodata[17].DATAIN
i_data[18] => o_fifodata[18].DATAIN
i_data[19] => o_fifodata[19].DATAIN
i_data[20] => o_fifodata[20].DATAIN
i_data[21] => o_fifodata[21].DATAIN
i_data[22] => o_fifodata[22].DATAIN
i_data[23] => o_fifodata[23].DATAIN
i_data[24] => o_fifodata[24].DATAIN
i_data[25] => o_fifodata[25].DATAIN
i_data[26] => o_fifodata[26].DATAIN
i_data[27] => o_fifodata[27].DATAIN
i_data[28] => o_fifodata[28].DATAIN
i_data[29] => o_fifodata[29].DATAIN
i_data[30] => o_fifodata[30].DATAIN
i_data[31] => o_fifodata[31].DATAIN
i_data[32] => o_fifodata[32].DATAIN
i_data[33] => o_fifodata[33].DATAIN
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => o_stall.IN1
o_ack <= <GND>
o_fifovalid <= o_fifovalid.DB_MAX_OUTPUT_PORT_TYPE
i_fifostall => o_stall.IN1
i_fifostall => o_valid.IN1
i_fifostall => stall_contribution_sidepath.IN1
o_fifodata[0] <= i_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[1] <= i_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[2] <= i_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[3] <= i_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[4] <= i_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[5] <= i_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[6] <= i_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[7] <= i_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[8] <= i_data[8].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[9] <= i_data[9].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[10] <= i_data[10].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[11] <= i_data[11].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[12] <= i_data[12].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[13] <= i_data[13].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[14] <= i_data[14].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[15] <= i_data[15].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[16] <= i_data[16].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[17] <= i_data[17].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[18] <= i_data[18].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[19] <= i_data[19].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[20] <= i_data[20].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[21] <= i_data[21].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[22] <= i_data[22].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[23] <= i_data[23].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[24] <= i_data[24].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[25] <= i_data[25].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[26] <= i_data[26].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[27] <= i_data[27].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[28] <= i_data[28].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[29] <= i_data[29].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[30] <= i_data[30].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[31] <= i_data[31].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[32] <= i_data[32].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[33] <= i_data[33].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0
in_iord_bl_call_ihc_2_i_fifodata[0] => in_iord_bl_call_ihc_2_i_fifodata[0].IN1
in_iord_bl_call_ihc_2_i_fifovalid[0] => in_iord_bl_call_ihc_2_i_fifovalid[0].IN1
in_stall_in_0[0] => in_stall_in_0[0].IN1
in_valid_in_0[0] => in_valid_in_0[0].IN1
out_iord_bl_call_ihc_2_o_fifoalmost_full[0] <= SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region.out_iord_bl_call_ihc_2_o_fifoalmost_full
out_iord_bl_call_ihc_2_o_fifoready[0] <= SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region.out_iord_bl_call_ihc_2_o_fifoready
out_stall_out_0[0] <= SDF_HLS_component_ihc_2_B0_merge:theihc_2_B0_merge.out_stall_out_0
out_valid_out_0[0] <= SDF_HLS_component_ihc_2_B0_branch:theihc_2_B0_branch.out_valid_out_0
clock => clock.IN3
resetn => resetn.IN3


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0|SDF_HLS_component_ihc_2_B0_merge:theihc_2_B0_merge
in_stall_in[0] => stall_out_q.IN0
in_valid_in_0[0] => stall_out_q.IN1
in_valid_in_0[0] => out_valid_out[0].DATAIN
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0|SDF_HLS_component_ihc_2_B0_branch:theihc_2_B0_branch
in_stall_in_0[0] => stall_out_q.IN0
in_valid_in[0] => stall_out_q.IN1
in_valid_in[0] => out_valid_out_0[0].DATAIN
out_stall_out[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region
in_iord_bl_call_ihc_2_i_fifodata[0] => in_iord_bl_call_ihc_2_i_fifodata[0].IN1
in_iord_bl_call_ihc_2_i_fifovalid[0] => in_iord_bl_call_ihc_2_i_fifovalid[0].IN1
out_iord_bl_call_ihc_2_o_fifoready[0] <= SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20:thei_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_22.out_iord_bl_call_ihc_2_o_fifoready
out_iord_bl_call_ihc_2_o_fifoalmost_full[0] <= SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20:thei_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_22.out_iord_bl_call_ihc_2_o_fifoalmost_full
in_stall_in[0] => SE_out_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_backStall.IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
in_valid_in[0] => in_valid_in[0].IN1
out_valid_out[0] <= SE_out_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_wireValid.DB_MAX_OUTPUT_PORT_TYPE
clock => clock.IN4
resetn => resetn.IN4


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21
in_feedback_stall_in_0[0] => i_llvm_fpga_push_token_i1_wt_limpush_ihc_21_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_0[0] <= acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21.feedback_out
out_feedback_valid_out_0[0] <= acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21.stall_out
in_data_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_ihc_21_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_ihc_21_valid_in_bitsignaltemp.IN1
out_data_out[0] <= SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_21_reg:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21_reg.out_data_out
out_valid_out[0] <= SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_21_reg:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21_reg.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21|SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_21_reg:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21_reg
in_stall_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_ihc_21_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_token_i1_wt_limpush_ihc_21_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_token_i1_wt_limpush_ihc_21_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_ihc_21_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_ihc_21_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= i_llvm_fpga_push_token_i1_wt_limpush_ihc_21_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_token_i1_wt_limpush_ihc_21_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => i_llvm_fpga_push_token_i1_wt_limpush_ihc_21_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_token_i1_wt_limpush_ihc_21_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_token_i1_wt_limpush_ihc_21_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_token_i1_wt_limpush_ihc_21_reg_valid_reg_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => data_out[0].DATAIN
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_token_fifo_counter:fifo.data_out
feedback_valid_out <= acl_token_fifo_counter:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21|acl_token_fifo_counter:fifo
clock => clock.IN1
resetn => resetn.IN1
data_out[0] <= token[0].DB_MAX_OUTPUT_PORT_TYPE
valid_in => incr.IN1
valid_out <= empty.DB_MAX_OUTPUT_PORT_TYPE
stall_in => decr.IN1
stall_out <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21|acl_token_fifo_counter:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20
in_feedback_in_0[0] => i_llvm_fpga_pop_token_i1_wt_limpop_ihc_21_feedback_in_bitsignaltemp.IN1
in_feedback_valid_in_0[0] => i_llvm_fpga_pop_token_i1_wt_limpop_ihc_21_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_0[0] <= acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_21.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_21.stall_out
in_data_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_ihc_21_data_in_bitsignaltemp.IN1
in_dir[0] => i_llvm_fpga_pop_token_i1_wt_limpop_ihc_21_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_token_i1_wt_limpop_ihc_21_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_ihc_21_valid_in_bitsignaltemp.IN1
out_data_out[0] <= SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg.out_data_out
out_valid_out[0] <= SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg
in_stall_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg_valid_reg_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20|acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_21
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20|acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_21|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region|SDF_HLS_component_ihc_2_B0_merge_reg:theihc_2_B0_merge_reg
in_stall_in[0] => ihc_2_B0_merge_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_ihc_2_B0_merge_reg_valid_reg_q[0].IN1
out_stall_out[0] <= ihc_2_B0_merge_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => ihc_2_B0_merge_reg_data_reg_q[0].DATAIN
in_valid_in[0] => ihc_2_B0_merge_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= ihc_2_B0_merge_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= ihc_2_B0_merge_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ihc_2_B0_merge_reg_data_reg_q[0].CLK
clock => ihc_2_B0_merge_reg_valid_reg_q[0].CLK
resetn => ihc_2_B0_merge_reg_data_reg_q[0].ACLR
resetn => ihc_2_B0_merge_reg_valid_reg_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region|SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20:thei_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_22
in_iord_bl_call_ihc_2_i_fifodata[0] => in_iord_bl_call_ihc_2_i_fifodata[0].IN1
in_iord_bl_call_ihc_2_i_fifovalid[0] => iord_i_fifovalid_bitsignaltemp.IN1
out_iord_bl_call_ihc_2_o_fifoalmost_full[0] <= hld_iord:theiord.o_fifoalmost_full
in_i_stall[0] => iord_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_iord:theiord.o_stall
in_i_valid[0] => iord_i_valid_bitsignaltemp.IN1
out_iord_bl_call_ihc_2_o_fifoready[0] <= hld_iord:theiord.o_fifoready
out_o_data[0] <= hld_iord:theiord.o_data
out_o_valid[0] <= hld_iord:theiord.o_valid
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region|SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20:thei_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_22|hld_iord:theiord
clock => clock.IN1
resetn => resetn.IN1
i_valid => i_valid.IN1
o_stall <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_stall
i_predicate => i_predicate.IN1
o_valid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_empty <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_datavalid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_datavalid
o_data[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_startofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_endofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[1] <= <GND>
o_packetempty[2] <= <GND>
o_packetempty[3] <= <GND>
o_packetempty[4] <= <GND>
o_packetempty[5] <= <GND>
o_packetempty[6] <= <GND>
o_packetempty[7] <= <GND>
o_packetempty[8] <= <GND>
o_packetempty[9] <= <GND>
o_packetempty[10] <= <GND>
o_packetempty[11] <= <GND>
o_packetempty[12] <= <GND>
o_packetempty[13] <= <GND>
o_packetempty[14] <= <GND>
o_packetempty[15] <= <GND>
o_packetempty[16] <= <GND>
o_packetempty[17] <= <GND>
o_packetempty[18] <= <GND>
o_packetempty[19] <= <GND>
o_packetempty[20] <= <GND>
o_packetempty[21] <= <GND>
o_packetempty[22] <= <GND>
o_packetempty[23] <= <GND>
o_packetempty[24] <= <GND>
o_packetempty[25] <= <GND>
o_packetempty[26] <= <GND>
o_packetempty[27] <= <GND>
o_packetempty[28] <= <GND>
o_packetempty[29] <= <GND>
o_packetempty[30] <= <GND>
o_packetempty[31] <= <GND>
i_fifovalid => ch_i_fifovalid.IN1
o_fifoready <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_fifostall
o_fifoalmost_full <= <GND>
o_fifochannel_stall <= <GND>
i_fifodata[0] => ch_i_fifodata[0].IN1
i_fifostartofpacket => ch_i_fifostartofpacket.IN1
i_fifoendofpacket => ch_i_fifoendofpacket.IN1
i_fifoempty[0] => ch_i_fifoempty[0].IN1
ecc_err_status[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
ecc_err_status[1] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region|SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20:thei_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_22|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst
clock => clock.IN2
resetn => resetn.IN1
i_valid => up_stall.IN0
i_valid => down_valid.IN1
i_valid => down_datavalid.IN0
i_valid => o_fifostall.IN0
i_predicate => down_valid.IN0
i_predicate => o_fifostall.IN1
i_predicate => up_stall.IN1
i_predicate => down_datavalid.IN1
o_stall <= up_stall.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_valid
i_stall => i_stall.IN1
o_datavalid <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[0] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[1] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[2] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
i_fifovalid => down_valid.IN1
i_fifovalid => down_datavalid.IN1
i_fifovalid => up_stall.IN1
o_fifostall <= o_fifostall.DB_MAX_OUTPUT_PORT_TYPE
i_fifodata[0] => down_data[0].IN1
i_fifodata[1] => down_data[1].IN1
i_fifodata[2] => down_data[2].IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region|SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20:thei_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_22|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region|SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20:thei_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_22|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region|SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20:thei_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_22|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1_sr_1:thebb_ihc_2_B1_sr_1_aunroll_x
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
in_i_data_0_tpl[0] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[0] => sr_0_x_q[0].DATAIN
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[0] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_0_x_q[0].CLK
clock => sr_valid_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_0_x_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|hld_loop_profiler:theihc_2_B1_x
clock => clock.IN1
resetn => resetn.IN1
i_capture => ~NO_FANOUT~
i_clear => ~NO_FANOUT~
i_enable => ~NO_FANOUT~
i_shift => ~NO_FANOUT~
i_shift_data[0] => ~NO_FANOUT~
i_shift_data[1] => ~NO_FANOUT~
i_shift_data[2] => ~NO_FANOUT~
i_shift_data[3] => ~NO_FANOUT~
i_shift_data[4] => ~NO_FANOUT~
i_shift_data[5] => ~NO_FANOUT~
i_shift_data[6] => ~NO_FANOUT~
i_shift_data[7] => ~NO_FANOUT~
i_shift_data[8] => ~NO_FANOUT~
i_shift_data[9] => ~NO_FANOUT~
i_shift_data[10] => ~NO_FANOUT~
i_shift_data[11] => ~NO_FANOUT~
i_shift_data[12] => ~NO_FANOUT~
i_shift_data[13] => ~NO_FANOUT~
i_shift_data[14] => ~NO_FANOUT~
i_shift_data[15] => ~NO_FANOUT~
i_shift_data[16] => ~NO_FANOUT~
i_shift_data[17] => ~NO_FANOUT~
i_shift_data[18] => ~NO_FANOUT~
i_shift_data[19] => ~NO_FANOUT~
i_shift_data[20] => ~NO_FANOUT~
i_shift_data[21] => ~NO_FANOUT~
i_shift_data[22] => ~NO_FANOUT~
i_shift_data[23] => ~NO_FANOUT~
i_shift_data[24] => ~NO_FANOUT~
i_shift_data[25] => ~NO_FANOUT~
i_shift_data[26] => ~NO_FANOUT~
i_shift_data[27] => ~NO_FANOUT~
i_shift_data[28] => ~NO_FANOUT~
i_shift_data[29] => ~NO_FANOUT~
i_shift_data[30] => ~NO_FANOUT~
i_shift_data[31] => ~NO_FANOUT~
i_shift_data[32] => ~NO_FANOUT~
i_shift_data[33] => ~NO_FANOUT~
i_shift_data[34] => ~NO_FANOUT~
i_shift_data[35] => ~NO_FANOUT~
i_shift_data[36] => ~NO_FANOUT~
i_shift_data[37] => ~NO_FANOUT~
i_shift_data[38] => ~NO_FANOUT~
i_shift_data[39] => ~NO_FANOUT~
i_shift_data[40] => ~NO_FANOUT~
i_shift_data[41] => ~NO_FANOUT~
i_shift_data[42] => ~NO_FANOUT~
i_shift_data[43] => ~NO_FANOUT~
i_shift_data[44] => ~NO_FANOUT~
i_shift_data[45] => ~NO_FANOUT~
i_shift_data[46] => ~NO_FANOUT~
i_shift_data[47] => ~NO_FANOUT~
i_shift_data[48] => ~NO_FANOUT~
i_shift_data[49] => ~NO_FANOUT~
i_shift_data[50] => ~NO_FANOUT~
i_shift_data[51] => ~NO_FANOUT~
i_shift_data[52] => ~NO_FANOUT~
i_shift_data[53] => ~NO_FANOUT~
i_shift_data[54] => ~NO_FANOUT~
i_shift_data[55] => ~NO_FANOUT~
i_shift_data[56] => ~NO_FANOUT~
i_shift_data[57] => ~NO_FANOUT~
i_shift_data[58] => ~NO_FANOUT~
i_shift_data[59] => ~NO_FANOUT~
i_shift_data[60] => ~NO_FANOUT~
i_shift_data[61] => ~NO_FANOUT~
i_shift_data[62] => ~NO_FANOUT~
i_shift_data[63] => ~NO_FANOUT~
o_shift_data[0] <= <GND>
o_shift_data[1] <= <GND>
o_shift_data[2] <= <GND>
o_shift_data[3] <= <GND>
o_shift_data[4] <= <GND>
o_shift_data[5] <= <GND>
o_shift_data[6] <= <GND>
o_shift_data[7] <= <GND>
o_shift_data[8] <= <GND>
o_shift_data[9] <= <GND>
o_shift_data[10] <= <GND>
o_shift_data[11] <= <GND>
o_shift_data[12] <= <GND>
o_shift_data[13] <= <GND>
o_shift_data[14] <= <GND>
o_shift_data[15] <= <GND>
o_shift_data[16] <= <GND>
o_shift_data[17] <= <GND>
o_shift_data[18] <= <GND>
o_shift_data[19] <= <GND>
o_shift_data[20] <= <GND>
o_shift_data[21] <= <GND>
o_shift_data[22] <= <GND>
o_shift_data[23] <= <GND>
o_shift_data[24] <= <GND>
o_shift_data[25] <= <GND>
o_shift_data[26] <= <GND>
o_shift_data[27] <= <GND>
o_shift_data[28] <= <GND>
o_shift_data[29] <= <GND>
o_shift_data[30] <= <GND>
o_shift_data[31] <= <GND>
o_shift_data[32] <= <GND>
o_shift_data[33] <= <GND>
o_shift_data[34] <= <GND>
o_shift_data[35] <= <GND>
o_shift_data[36] <= <GND>
o_shift_data[37] <= <GND>
o_shift_data[38] <= <GND>
o_shift_data[39] <= <GND>
o_shift_data[40] <= <GND>
o_shift_data[41] <= <GND>
o_shift_data[42] <= <GND>
o_shift_data[43] <= <GND>
o_shift_data[44] <= <GND>
o_shift_data[45] <= <GND>
o_shift_data[46] <= <GND>
o_shift_data[47] <= <GND>
o_shift_data[48] <= <GND>
o_shift_data[49] <= <GND>
o_shift_data[50] <= <GND>
o_shift_data[51] <= <GND>
o_shift_data[52] <= <GND>
o_shift_data[53] <= <GND>
o_shift_data[54] <= <GND>
o_shift_data[55] <= <GND>
o_shift_data[56] <= <GND>
o_shift_data[57] <= <GND>
o_shift_data[58] <= <GND>
o_shift_data[59] <= <GND>
o_shift_data[60] <= <GND>
o_shift_data[61] <= <GND>
o_shift_data[62] <= <GND>
o_shift_data[63] <= <GND>
i_stall_pred => comb.IN0
i_valid_pred => comb.IN1
i_stall_succ => comb.IN0
i_valid_succ => comb.IN1
i_valid_loop => o_profile_valid.DATAIN
o_profile_valid <= i_valid_loop.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|hld_loop_profiler:theihc_2_B1_x|hld_sim_latency_tracker:sim_tracker_inst
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
i_enable => ~NO_FANOUT~
i_start => ~NO_FANOUT~
i_end => ~NO_FANOUT~


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function
in_arg_call[0] => ~NO_FANOUT~
in_arg_call[1] => ~NO_FANOUT~
in_arg_call[2] => ~NO_FANOUT~
in_arg_call[3] => ~NO_FANOUT~
in_arg_call[4] => ~NO_FANOUT~
in_arg_call[5] => ~NO_FANOUT~
in_arg_call[6] => ~NO_FANOUT~
in_arg_call[7] => ~NO_FANOUT~
in_arg_call[8] => ~NO_FANOUT~
in_arg_call[9] => ~NO_FANOUT~
in_arg_call[10] => ~NO_FANOUT~
in_arg_call[11] => ~NO_FANOUT~
in_arg_call[12] => ~NO_FANOUT~
in_arg_call[13] => ~NO_FANOUT~
in_arg_call[14] => ~NO_FANOUT~
in_arg_call[15] => ~NO_FANOUT~
in_arg_call[16] => ~NO_FANOUT~
in_arg_call[17] => ~NO_FANOUT~
in_arg_call[18] => ~NO_FANOUT~
in_arg_call[19] => ~NO_FANOUT~
in_arg_call[20] => ~NO_FANOUT~
in_arg_call[21] => ~NO_FANOUT~
in_arg_call[22] => ~NO_FANOUT~
in_arg_call[23] => ~NO_FANOUT~
in_arg_call[24] => ~NO_FANOUT~
in_arg_call[25] => ~NO_FANOUT~
in_arg_call[26] => ~NO_FANOUT~
in_arg_call[27] => ~NO_FANOUT~
in_arg_call[28] => ~NO_FANOUT~
in_arg_call[29] => ~NO_FANOUT~
in_arg_call[30] => ~NO_FANOUT~
in_arg_call[31] => ~NO_FANOUT~
in_arg_call[32] => ~NO_FANOUT~
in_arg_call[33] => ~NO_FANOUT~
in_arg_call[34] => ~NO_FANOUT~
in_arg_call[35] => ~NO_FANOUT~
in_arg_call[36] => ~NO_FANOUT~
in_arg_call[37] => ~NO_FANOUT~
in_arg_call[38] => ~NO_FANOUT~
in_arg_call[39] => ~NO_FANOUT~
in_arg_call[40] => ~NO_FANOUT~
in_arg_call[41] => ~NO_FANOUT~
in_arg_call[42] => ~NO_FANOUT~
in_arg_call[43] => ~NO_FANOUT~
in_arg_call[44] => ~NO_FANOUT~
in_arg_call[45] => ~NO_FANOUT~
in_arg_call[46] => ~NO_FANOUT~
in_arg_call[47] => ~NO_FANOUT~
in_arg_call[48] => ~NO_FANOUT~
in_arg_call[49] => ~NO_FANOUT~
in_arg_call[50] => ~NO_FANOUT~
in_arg_call[51] => ~NO_FANOUT~
in_arg_call[52] => ~NO_FANOUT~
in_arg_call[53] => ~NO_FANOUT~
in_arg_call[54] => ~NO_FANOUT~
in_arg_call[55] => ~NO_FANOUT~
in_arg_call[56] => ~NO_FANOUT~
in_arg_call[57] => ~NO_FANOUT~
in_arg_call[58] => ~NO_FANOUT~
in_arg_call[59] => ~NO_FANOUT~
in_arg_call[60] => ~NO_FANOUT~
in_arg_call[61] => ~NO_FANOUT~
in_arg_call[62] => ~NO_FANOUT~
in_arg_call[63] => ~NO_FANOUT~
in_arg_s2_global[0] => ~NO_FANOUT~
in_arg_s2_global[1] => ~NO_FANOUT~
in_arg_s2_global[2] => ~NO_FANOUT~
in_arg_s2_global[3] => ~NO_FANOUT~
in_arg_s2_global[4] => ~NO_FANOUT~
in_arg_s2_global[5] => ~NO_FANOUT~
in_arg_s2_global[6] => ~NO_FANOUT~
in_arg_s2_global[7] => ~NO_FANOUT~
in_arg_s2_global[8] => ~NO_FANOUT~
in_arg_s2_global[9] => ~NO_FANOUT~
in_arg_s2_global[10] => ~NO_FANOUT~
in_arg_s2_global[11] => ~NO_FANOUT~
in_arg_s2_global[12] => ~NO_FANOUT~
in_arg_s2_global[13] => ~NO_FANOUT~
in_arg_s2_global[14] => ~NO_FANOUT~
in_arg_s2_global[15] => ~NO_FANOUT~
in_arg_s2_global[16] => ~NO_FANOUT~
in_arg_s2_global[17] => ~NO_FANOUT~
in_arg_s2_global[18] => ~NO_FANOUT~
in_arg_s2_global[19] => ~NO_FANOUT~
in_arg_s2_global[20] => ~NO_FANOUT~
in_arg_s2_global[21] => ~NO_FANOUT~
in_arg_s2_global[22] => ~NO_FANOUT~
in_arg_s2_global[23] => ~NO_FANOUT~
in_arg_s2_global[24] => ~NO_FANOUT~
in_arg_s2_global[25] => ~NO_FANOUT~
in_arg_s2_global[26] => ~NO_FANOUT~
in_arg_s2_global[27] => ~NO_FANOUT~
in_arg_s2_global[28] => ~NO_FANOUT~
in_arg_s2_global[29] => ~NO_FANOUT~
in_arg_s2_global[30] => ~NO_FANOUT~
in_arg_s2_global[31] => ~NO_FANOUT~
in_arg_s2_global[32] => ~NO_FANOUT~
in_arg_s2_global[33] => ~NO_FANOUT~
in_arg_s2_global[34] => ~NO_FANOUT~
in_arg_s2_global[35] => ~NO_FANOUT~
in_arg_s2_global[36] => ~NO_FANOUT~
in_arg_s2_global[37] => ~NO_FANOUT~
in_arg_s2_global[38] => ~NO_FANOUT~
in_arg_s2_global[39] => ~NO_FANOUT~
in_arg_s2_global[40] => ~NO_FANOUT~
in_arg_s2_global[41] => ~NO_FANOUT~
in_arg_s2_global[42] => ~NO_FANOUT~
in_arg_s2_global[43] => ~NO_FANOUT~
in_arg_s2_global[44] => ~NO_FANOUT~
in_arg_s2_global[45] => ~NO_FANOUT~
in_arg_s2_global[46] => ~NO_FANOUT~
in_arg_s2_global[47] => ~NO_FANOUT~
in_arg_s2_global[48] => ~NO_FANOUT~
in_arg_s2_global[49] => ~NO_FANOUT~
in_arg_s2_global[50] => ~NO_FANOUT~
in_arg_s2_global[51] => ~NO_FANOUT~
in_arg_s2_global[52] => ~NO_FANOUT~
in_arg_s2_global[53] => ~NO_FANOUT~
in_arg_s2_global[54] => ~NO_FANOUT~
in_arg_s2_global[55] => ~NO_FANOUT~
in_arg_s2_global[56] => ~NO_FANOUT~
in_arg_s2_global[57] => ~NO_FANOUT~
in_arg_s2_global[58] => ~NO_FANOUT~
in_arg_s2_global[59] => ~NO_FANOUT~
in_arg_s2_global[60] => ~NO_FANOUT~
in_arg_s2_global[61] => ~NO_FANOUT~
in_arg_s2_global[62] => ~NO_FANOUT~
in_arg_s2_global[63] => ~NO_FANOUT~
in_arg_s3_global[0] => ~NO_FANOUT~
in_arg_s3_global[1] => ~NO_FANOUT~
in_arg_s3_global[2] => ~NO_FANOUT~
in_arg_s3_global[3] => ~NO_FANOUT~
in_arg_s3_global[4] => ~NO_FANOUT~
in_arg_s3_global[5] => ~NO_FANOUT~
in_arg_s3_global[6] => ~NO_FANOUT~
in_arg_s3_global[7] => ~NO_FANOUT~
in_arg_s3_global[8] => ~NO_FANOUT~
in_arg_s3_global[9] => ~NO_FANOUT~
in_arg_s3_global[10] => ~NO_FANOUT~
in_arg_s3_global[11] => ~NO_FANOUT~
in_arg_s3_global[12] => ~NO_FANOUT~
in_arg_s3_global[13] => ~NO_FANOUT~
in_arg_s3_global[14] => ~NO_FANOUT~
in_arg_s3_global[15] => ~NO_FANOUT~
in_arg_s3_global[16] => ~NO_FANOUT~
in_arg_s3_global[17] => ~NO_FANOUT~
in_arg_s3_global[18] => ~NO_FANOUT~
in_arg_s3_global[19] => ~NO_FANOUT~
in_arg_s3_global[20] => ~NO_FANOUT~
in_arg_s3_global[21] => ~NO_FANOUT~
in_arg_s3_global[22] => ~NO_FANOUT~
in_arg_s3_global[23] => ~NO_FANOUT~
in_arg_s3_global[24] => ~NO_FANOUT~
in_arg_s3_global[25] => ~NO_FANOUT~
in_arg_s3_global[26] => ~NO_FANOUT~
in_arg_s3_global[27] => ~NO_FANOUT~
in_arg_s3_global[28] => ~NO_FANOUT~
in_arg_s3_global[29] => ~NO_FANOUT~
in_arg_s3_global[30] => ~NO_FANOUT~
in_arg_s3_global[31] => ~NO_FANOUT~
in_arg_s3_global[32] => ~NO_FANOUT~
in_arg_s3_global[33] => ~NO_FANOUT~
in_arg_s3_global[34] => ~NO_FANOUT~
in_arg_s3_global[35] => ~NO_FANOUT~
in_arg_s3_global[36] => ~NO_FANOUT~
in_arg_s3_global[37] => ~NO_FANOUT~
in_arg_s3_global[38] => ~NO_FANOUT~
in_arg_s3_global[39] => ~NO_FANOUT~
in_arg_s3_global[40] => ~NO_FANOUT~
in_arg_s3_global[41] => ~NO_FANOUT~
in_arg_s3_global[42] => ~NO_FANOUT~
in_arg_s3_global[43] => ~NO_FANOUT~
in_arg_s3_global[44] => ~NO_FANOUT~
in_arg_s3_global[45] => ~NO_FANOUT~
in_arg_s3_global[46] => ~NO_FANOUT~
in_arg_s3_global[47] => ~NO_FANOUT~
in_arg_s3_global[48] => ~NO_FANOUT~
in_arg_s3_global[49] => ~NO_FANOUT~
in_arg_s3_global[50] => ~NO_FANOUT~
in_arg_s3_global[51] => ~NO_FANOUT~
in_arg_s3_global[52] => ~NO_FANOUT~
in_arg_s3_global[53] => ~NO_FANOUT~
in_arg_s3_global[54] => ~NO_FANOUT~
in_arg_s3_global[55] => ~NO_FANOUT~
in_arg_s3_global[56] => ~NO_FANOUT~
in_arg_s3_global[57] => ~NO_FANOUT~
in_arg_s3_global[58] => ~NO_FANOUT~
in_arg_s3_global[59] => ~NO_FANOUT~
in_arg_s3_global[60] => ~NO_FANOUT~
in_arg_s3_global[61] => ~NO_FANOUT~
in_arg_s3_global[62] => ~NO_FANOUT~
in_arg_s3_global[63] => ~NO_FANOUT~
in_iord_bl_call_ihc_1_i_fifodata[0] => in_iord_bl_call_ihc_1_i_fifodata[0].IN1
in_iord_bl_call_ihc_1_i_fifovalid[0] => in_iord_bl_call_ihc_1_i_fifovalid[0].IN1
in_iord_s2_i_fifodata[0] => in_iord_s2_i_fifodata[0].IN1
in_iord_s2_i_fifodata[1] => in_iord_s2_i_fifodata[1].IN1
in_iord_s2_i_fifodata[2] => in_iord_s2_i_fifodata[2].IN1
in_iord_s2_i_fifodata[3] => in_iord_s2_i_fifodata[3].IN1
in_iord_s2_i_fifodata[4] => in_iord_s2_i_fifodata[4].IN1
in_iord_s2_i_fifodata[5] => in_iord_s2_i_fifodata[5].IN1
in_iord_s2_i_fifodata[6] => in_iord_s2_i_fifodata[6].IN1
in_iord_s2_i_fifodata[7] => in_iord_s2_i_fifodata[7].IN1
in_iord_s2_i_fifodata[8] => in_iord_s2_i_fifodata[8].IN1
in_iord_s2_i_fifodata[9] => in_iord_s2_i_fifodata[9].IN1
in_iord_s2_i_fifodata[10] => in_iord_s2_i_fifodata[10].IN1
in_iord_s2_i_fifodata[11] => in_iord_s2_i_fifodata[11].IN1
in_iord_s2_i_fifodata[12] => in_iord_s2_i_fifodata[12].IN1
in_iord_s2_i_fifodata[13] => in_iord_s2_i_fifodata[13].IN1
in_iord_s2_i_fifodata[14] => in_iord_s2_i_fifodata[14].IN1
in_iord_s2_i_fifodata[15] => in_iord_s2_i_fifodata[15].IN1
in_iord_s2_i_fifodata[16] => in_iord_s2_i_fifodata[16].IN1
in_iord_s2_i_fifodata[17] => in_iord_s2_i_fifodata[17].IN1
in_iord_s2_i_fifodata[18] => in_iord_s2_i_fifodata[18].IN1
in_iord_s2_i_fifodata[19] => in_iord_s2_i_fifodata[19].IN1
in_iord_s2_i_fifodata[20] => in_iord_s2_i_fifodata[20].IN1
in_iord_s2_i_fifodata[21] => in_iord_s2_i_fifodata[21].IN1
in_iord_s2_i_fifodata[22] => in_iord_s2_i_fifodata[22].IN1
in_iord_s2_i_fifodata[23] => in_iord_s2_i_fifodata[23].IN1
in_iord_s2_i_fifodata[24] => in_iord_s2_i_fifodata[24].IN1
in_iord_s2_i_fifodata[25] => in_iord_s2_i_fifodata[25].IN1
in_iord_s2_i_fifodata[26] => in_iord_s2_i_fifodata[26].IN1
in_iord_s2_i_fifodata[27] => in_iord_s2_i_fifodata[27].IN1
in_iord_s2_i_fifodata[28] => in_iord_s2_i_fifodata[28].IN1
in_iord_s2_i_fifodata[29] => in_iord_s2_i_fifodata[29].IN1
in_iord_s2_i_fifodata[30] => in_iord_s2_i_fifodata[30].IN1
in_iord_s2_i_fifodata[31] => in_iord_s2_i_fifodata[31].IN1
in_iord_s2_i_fifovalid[0] => in_iord_s2_i_fifovalid[0].IN1
in_iowr_bl_s3_i_fifoready[0] => in_iowr_bl_s3_i_fifoready[0].IN1
in_stall_in[0] => ~NO_FANOUT~
in_valid_in[0] => in_valid_in[0].IN1
out_iord_bl_call_ihc_1_o_fifoalmost_full[0] <= SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0.out_iord_bl_call_ihc_1_o_fifoalmost_full
out_iord_bl_call_ihc_1_o_fifoready[0] <= SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0.out_iord_bl_call_ihc_1_o_fifoready
out_iord_s2_o_fifoalmost_full[0] <= SDF_HLS_component_arbiter_iord_s2:thearbiter_iord_s2.out_o_fifoalmost_full
out_iord_s2_o_fifoready[0] <= SDF_HLS_component_arbiter_iord_s2:thearbiter_iord_s2.out_o_fifoready
out_iowr_bl_s3_o_fifodata[0] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[1] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[2] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[3] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[4] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[5] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[6] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[7] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[8] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[9] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[10] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[11] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[12] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[13] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[14] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[15] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[16] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[17] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[18] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[19] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[20] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[21] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[22] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[23] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[24] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[25] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[26] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[27] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[28] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[29] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[30] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[31] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifovalid[0] <= SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1.out_iowr_bl_s3_o_fifovalid
out_stall_out[0] <= SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0.out_stall_out_0
out_valid_out[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => clock.IN7
resetn => resetn.IN7


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_stall_in[0] => i_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo_stall_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo_valid_in_bitsignaltemp.IN1
out_almost_full[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo.almost_full
out_data_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo.data_out
out_data_out[1] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo.data_out
out_stall_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo.stall_out
out_valid_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo.valid_out
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => ~NO_FANOUT~
data_in[-1] => ~NO_FANOUT~
data_out[0] <= <GND>
data_out[-1] <= <GND>
valid_in => fifo_valid_in.IN1
valid_in => valid_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => fifo_stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= acl_data_fifo:fifo.empty
full <= acl_data_fifo:fifo.full
almost_full <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => ~NO_FANOUT~
data_in[-1] => ~NO_FANOUT~
data_out[0] <= <GND>
data_out[-1] <= <GND>
valid_in => valid_in.IN1
valid_out <= acl_valid_fifo_counter:counter.valid_out
stall_in => stall_in.IN1
stall_out <= acl_valid_fifo_counter:counter.stall_out
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_valid_fifo_counter:counter.empty
full <= acl_valid_fifo_counter:counter.full
almost_full <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter
clock => clock.IN1
resetn => resetn.IN1
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_out <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => occ.IN1
stall_in => occ.OUTPUTSELECT
stall_in => occ.OUTPUTSELECT
stall_in => occ.IN1
stall_out <= gen_depth_small.occ[4].DB_MAX_OUTPUT_PORT_TYPE
empty <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_small.occ[4].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_12_sr:thei_llvm_fpga_pipeline_keep_going_ihc_12_sr
in_i_data[0] => data_mux_q.DATAA
in_i_data[0] => sr_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data[0] <= data_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_valid_q[0].CLK
clock => sr_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_arbiter_iord_s2:thearbiter_iord_s2
in_almost_full_in0[0] => almost_full_or_q.IN0
in_almost_full_in1[0] => almost_full_or_q.IN1
in_almost_full_in2[0] => almost_full_or_q.IN1
in_almost_full_in3[0] => almost_full_or_q.IN1
in_i_fifodata[0] => out_data_out3[0].DATAIN
in_i_fifodata[0] => out_data_out0[0].DATAIN
in_i_fifodata[0] => out_data_out1[0].DATAIN
in_i_fifodata[0] => out_data_out2[0].DATAIN
in_i_fifodata[1] => out_data_out3[1].DATAIN
in_i_fifodata[1] => out_data_out0[1].DATAIN
in_i_fifodata[1] => out_data_out1[1].DATAIN
in_i_fifodata[1] => out_data_out2[1].DATAIN
in_i_fifodata[2] => out_data_out3[2].DATAIN
in_i_fifodata[2] => out_data_out0[2].DATAIN
in_i_fifodata[2] => out_data_out1[2].DATAIN
in_i_fifodata[2] => out_data_out2[2].DATAIN
in_i_fifodata[3] => out_data_out3[3].DATAIN
in_i_fifodata[3] => out_data_out0[3].DATAIN
in_i_fifodata[3] => out_data_out1[3].DATAIN
in_i_fifodata[3] => out_data_out2[3].DATAIN
in_i_fifodata[4] => out_data_out3[4].DATAIN
in_i_fifodata[4] => out_data_out0[4].DATAIN
in_i_fifodata[4] => out_data_out1[4].DATAIN
in_i_fifodata[4] => out_data_out2[4].DATAIN
in_i_fifodata[5] => out_data_out3[5].DATAIN
in_i_fifodata[5] => out_data_out0[5].DATAIN
in_i_fifodata[5] => out_data_out1[5].DATAIN
in_i_fifodata[5] => out_data_out2[5].DATAIN
in_i_fifodata[6] => out_data_out3[6].DATAIN
in_i_fifodata[6] => out_data_out0[6].DATAIN
in_i_fifodata[6] => out_data_out1[6].DATAIN
in_i_fifodata[6] => out_data_out2[6].DATAIN
in_i_fifodata[7] => out_data_out3[7].DATAIN
in_i_fifodata[7] => out_data_out0[7].DATAIN
in_i_fifodata[7] => out_data_out1[7].DATAIN
in_i_fifodata[7] => out_data_out2[7].DATAIN
in_i_fifodata[8] => out_data_out3[8].DATAIN
in_i_fifodata[8] => out_data_out0[8].DATAIN
in_i_fifodata[8] => out_data_out1[8].DATAIN
in_i_fifodata[8] => out_data_out2[8].DATAIN
in_i_fifodata[9] => out_data_out3[9].DATAIN
in_i_fifodata[9] => out_data_out0[9].DATAIN
in_i_fifodata[9] => out_data_out1[9].DATAIN
in_i_fifodata[9] => out_data_out2[9].DATAIN
in_i_fifodata[10] => out_data_out3[10].DATAIN
in_i_fifodata[10] => out_data_out0[10].DATAIN
in_i_fifodata[10] => out_data_out1[10].DATAIN
in_i_fifodata[10] => out_data_out2[10].DATAIN
in_i_fifodata[11] => out_data_out3[11].DATAIN
in_i_fifodata[11] => out_data_out0[11].DATAIN
in_i_fifodata[11] => out_data_out1[11].DATAIN
in_i_fifodata[11] => out_data_out2[11].DATAIN
in_i_fifodata[12] => out_data_out3[12].DATAIN
in_i_fifodata[12] => out_data_out0[12].DATAIN
in_i_fifodata[12] => out_data_out1[12].DATAIN
in_i_fifodata[12] => out_data_out2[12].DATAIN
in_i_fifodata[13] => out_data_out3[13].DATAIN
in_i_fifodata[13] => out_data_out0[13].DATAIN
in_i_fifodata[13] => out_data_out1[13].DATAIN
in_i_fifodata[13] => out_data_out2[13].DATAIN
in_i_fifodata[14] => out_data_out3[14].DATAIN
in_i_fifodata[14] => out_data_out0[14].DATAIN
in_i_fifodata[14] => out_data_out1[14].DATAIN
in_i_fifodata[14] => out_data_out2[14].DATAIN
in_i_fifodata[15] => out_data_out3[15].DATAIN
in_i_fifodata[15] => out_data_out0[15].DATAIN
in_i_fifodata[15] => out_data_out1[15].DATAIN
in_i_fifodata[15] => out_data_out2[15].DATAIN
in_i_fifodata[16] => out_data_out3[16].DATAIN
in_i_fifodata[16] => out_data_out0[16].DATAIN
in_i_fifodata[16] => out_data_out1[16].DATAIN
in_i_fifodata[16] => out_data_out2[16].DATAIN
in_i_fifodata[17] => out_data_out3[17].DATAIN
in_i_fifodata[17] => out_data_out0[17].DATAIN
in_i_fifodata[17] => out_data_out1[17].DATAIN
in_i_fifodata[17] => out_data_out2[17].DATAIN
in_i_fifodata[18] => out_data_out3[18].DATAIN
in_i_fifodata[18] => out_data_out0[18].DATAIN
in_i_fifodata[18] => out_data_out1[18].DATAIN
in_i_fifodata[18] => out_data_out2[18].DATAIN
in_i_fifodata[19] => out_data_out3[19].DATAIN
in_i_fifodata[19] => out_data_out0[19].DATAIN
in_i_fifodata[19] => out_data_out1[19].DATAIN
in_i_fifodata[19] => out_data_out2[19].DATAIN
in_i_fifodata[20] => out_data_out3[20].DATAIN
in_i_fifodata[20] => out_data_out0[20].DATAIN
in_i_fifodata[20] => out_data_out1[20].DATAIN
in_i_fifodata[20] => out_data_out2[20].DATAIN
in_i_fifodata[21] => out_data_out3[21].DATAIN
in_i_fifodata[21] => out_data_out0[21].DATAIN
in_i_fifodata[21] => out_data_out1[21].DATAIN
in_i_fifodata[21] => out_data_out2[21].DATAIN
in_i_fifodata[22] => out_data_out3[22].DATAIN
in_i_fifodata[22] => out_data_out0[22].DATAIN
in_i_fifodata[22] => out_data_out1[22].DATAIN
in_i_fifodata[22] => out_data_out2[22].DATAIN
in_i_fifodata[23] => out_data_out3[23].DATAIN
in_i_fifodata[23] => out_data_out0[23].DATAIN
in_i_fifodata[23] => out_data_out1[23].DATAIN
in_i_fifodata[23] => out_data_out2[23].DATAIN
in_i_fifodata[24] => out_data_out3[24].DATAIN
in_i_fifodata[24] => out_data_out0[24].DATAIN
in_i_fifodata[24] => out_data_out1[24].DATAIN
in_i_fifodata[24] => out_data_out2[24].DATAIN
in_i_fifodata[25] => out_data_out3[25].DATAIN
in_i_fifodata[25] => out_data_out0[25].DATAIN
in_i_fifodata[25] => out_data_out1[25].DATAIN
in_i_fifodata[25] => out_data_out2[25].DATAIN
in_i_fifodata[26] => out_data_out3[26].DATAIN
in_i_fifodata[26] => out_data_out0[26].DATAIN
in_i_fifodata[26] => out_data_out1[26].DATAIN
in_i_fifodata[26] => out_data_out2[26].DATAIN
in_i_fifodata[27] => out_data_out3[27].DATAIN
in_i_fifodata[27] => out_data_out0[27].DATAIN
in_i_fifodata[27] => out_data_out1[27].DATAIN
in_i_fifodata[27] => out_data_out2[27].DATAIN
in_i_fifodata[28] => out_data_out3[28].DATAIN
in_i_fifodata[28] => out_data_out0[28].DATAIN
in_i_fifodata[28] => out_data_out1[28].DATAIN
in_i_fifodata[28] => out_data_out2[28].DATAIN
in_i_fifodata[29] => out_data_out3[29].DATAIN
in_i_fifodata[29] => out_data_out0[29].DATAIN
in_i_fifodata[29] => out_data_out1[29].DATAIN
in_i_fifodata[29] => out_data_out2[29].DATAIN
in_i_fifodata[30] => out_data_out3[30].DATAIN
in_i_fifodata[30] => out_data_out0[30].DATAIN
in_i_fifodata[30] => out_data_out1[30].DATAIN
in_i_fifodata[30] => out_data_out2[30].DATAIN
in_i_fifodata[31] => out_data_out3[31].DATAIN
in_i_fifodata[31] => out_data_out0[31].DATAIN
in_i_fifodata[31] => out_data_out1[31].DATAIN
in_i_fifodata[31] => out_data_out2[31].DATAIN
in_i_fifovalid[0] => out_valid_out3[0].DATAIN
in_i_fifovalid[0] => out_valid_out0[0].DATAIN
in_i_fifovalid[0] => out_valid_out1[0].DATAIN
in_i_fifovalid[0] => out_valid_out2[0].DATAIN
in_ready_in0[0] => ready_or_q.IN0
in_ready_in1[0] => ready_or_q.IN1
in_ready_in2[0] => ready_or_q.IN1
in_ready_in3[0] => ready_or_q.IN1
out_data_out0[0] <= in_i_fifodata[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[1] <= in_i_fifodata[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[2] <= in_i_fifodata[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[3] <= in_i_fifodata[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[4] <= in_i_fifodata[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[5] <= in_i_fifodata[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[6] <= in_i_fifodata[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[7] <= in_i_fifodata[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[8] <= in_i_fifodata[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[9] <= in_i_fifodata[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[10] <= in_i_fifodata[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[11] <= in_i_fifodata[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[12] <= in_i_fifodata[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[13] <= in_i_fifodata[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[14] <= in_i_fifodata[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[15] <= in_i_fifodata[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[16] <= in_i_fifodata[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[17] <= in_i_fifodata[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[18] <= in_i_fifodata[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[19] <= in_i_fifodata[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[20] <= in_i_fifodata[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[21] <= in_i_fifodata[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[22] <= in_i_fifodata[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[23] <= in_i_fifodata[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[24] <= in_i_fifodata[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[25] <= in_i_fifodata[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[26] <= in_i_fifodata[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[27] <= in_i_fifodata[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[28] <= in_i_fifodata[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[29] <= in_i_fifodata[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[30] <= in_i_fifodata[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out0[31] <= in_i_fifodata[31].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[0] <= in_i_fifodata[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[1] <= in_i_fifodata[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[2] <= in_i_fifodata[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[3] <= in_i_fifodata[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[4] <= in_i_fifodata[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[5] <= in_i_fifodata[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[6] <= in_i_fifodata[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[7] <= in_i_fifodata[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[8] <= in_i_fifodata[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[9] <= in_i_fifodata[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[10] <= in_i_fifodata[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[11] <= in_i_fifodata[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[12] <= in_i_fifodata[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[13] <= in_i_fifodata[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[14] <= in_i_fifodata[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[15] <= in_i_fifodata[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[16] <= in_i_fifodata[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[17] <= in_i_fifodata[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[18] <= in_i_fifodata[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[19] <= in_i_fifodata[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[20] <= in_i_fifodata[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[21] <= in_i_fifodata[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[22] <= in_i_fifodata[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[23] <= in_i_fifodata[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[24] <= in_i_fifodata[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[25] <= in_i_fifodata[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[26] <= in_i_fifodata[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[27] <= in_i_fifodata[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[28] <= in_i_fifodata[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[29] <= in_i_fifodata[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[30] <= in_i_fifodata[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out1[31] <= in_i_fifodata[31].DB_MAX_OUTPUT_PORT_TYPE
out_data_out2[0] <= in_i_fifodata[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out2[1] <= in_i_fifodata[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out2[2] <= in_i_fifodata[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out2[3] <= in_i_fifodata[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out2[4] <= in_i_fifodata[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out2[5] <= in_i_fifodata[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out2[6] <= in_i_fifodata[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out2[7] <= in_i_fifodata[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out2[8] <= in_i_fifodata[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out2[9] <= in_i_fifodata[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out2[10] <= in_i_fifodata[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out2[11] <= in_i_fifodata[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out2[12] <= in_i_fifodata[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out2[13] <= in_i_fifodata[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out2[14] <= in_i_fifodata[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out2[15] <= in_i_fifodata[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out2[16] <= in_i_fifodata[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out2[17] <= in_i_fifodata[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out2[18] <= in_i_fifodata[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out2[19] <= in_i_fifodata[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out2[20] <= in_i_fifodata[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out2[21] <= in_i_fifodata[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out2[22] <= in_i_fifodata[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out2[23] <= in_i_fifodata[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out2[24] <= in_i_fifodata[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out2[25] <= in_i_fifodata[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out2[26] <= in_i_fifodata[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out2[27] <= in_i_fifodata[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out2[28] <= in_i_fifodata[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out2[29] <= in_i_fifodata[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out2[30] <= in_i_fifodata[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out2[31] <= in_i_fifodata[31].DB_MAX_OUTPUT_PORT_TYPE
out_data_out3[0] <= in_i_fifodata[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out3[1] <= in_i_fifodata[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out3[2] <= in_i_fifodata[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out3[3] <= in_i_fifodata[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out3[4] <= in_i_fifodata[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out3[5] <= in_i_fifodata[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out3[6] <= in_i_fifodata[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out3[7] <= in_i_fifodata[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out3[8] <= in_i_fifodata[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out3[9] <= in_i_fifodata[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out3[10] <= in_i_fifodata[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out3[11] <= in_i_fifodata[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out3[12] <= in_i_fifodata[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out3[13] <= in_i_fifodata[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out3[14] <= in_i_fifodata[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out3[15] <= in_i_fifodata[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out3[16] <= in_i_fifodata[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out3[17] <= in_i_fifodata[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out3[18] <= in_i_fifodata[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out3[19] <= in_i_fifodata[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out3[20] <= in_i_fifodata[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out3[21] <= in_i_fifodata[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out3[22] <= in_i_fifodata[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out3[23] <= in_i_fifodata[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out3[24] <= in_i_fifodata[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out3[25] <= in_i_fifodata[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out3[26] <= in_i_fifodata[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out3[27] <= in_i_fifodata[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out3[28] <= in_i_fifodata[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out3[29] <= in_i_fifodata[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out3[30] <= in_i_fifodata[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out3[31] <= in_i_fifodata[31].DB_MAX_OUTPUT_PORT_TYPE
out_o_fifoalmost_full[0] <= almost_full_or_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_fifoready[0] <= ready_or_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out0[0] <= in_i_fifovalid[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out1[0] <= in_i_fifovalid[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out2[0] <= in_i_fifovalid[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out3[0] <= in_i_fifovalid[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1
in_forked_0[0] => in_forked_0[0].IN1
in_forked_1[0] => in_forked_1[0].IN1
in_iord_bl_s2_0_i_fifodata[0] => in_iord_bl_s2_0_i_fifodata[0].IN1
in_iord_bl_s2_0_i_fifodata[1] => in_iord_bl_s2_0_i_fifodata[1].IN1
in_iord_bl_s2_0_i_fifodata[2] => in_iord_bl_s2_0_i_fifodata[2].IN1
in_iord_bl_s2_0_i_fifodata[3] => in_iord_bl_s2_0_i_fifodata[3].IN1
in_iord_bl_s2_0_i_fifodata[4] => in_iord_bl_s2_0_i_fifodata[4].IN1
in_iord_bl_s2_0_i_fifodata[5] => in_iord_bl_s2_0_i_fifodata[5].IN1
in_iord_bl_s2_0_i_fifodata[6] => in_iord_bl_s2_0_i_fifodata[6].IN1
in_iord_bl_s2_0_i_fifodata[7] => in_iord_bl_s2_0_i_fifodata[7].IN1
in_iord_bl_s2_0_i_fifodata[8] => in_iord_bl_s2_0_i_fifodata[8].IN1
in_iord_bl_s2_0_i_fifodata[9] => in_iord_bl_s2_0_i_fifodata[9].IN1
in_iord_bl_s2_0_i_fifodata[10] => in_iord_bl_s2_0_i_fifodata[10].IN1
in_iord_bl_s2_0_i_fifodata[11] => in_iord_bl_s2_0_i_fifodata[11].IN1
in_iord_bl_s2_0_i_fifodata[12] => in_iord_bl_s2_0_i_fifodata[12].IN1
in_iord_bl_s2_0_i_fifodata[13] => in_iord_bl_s2_0_i_fifodata[13].IN1
in_iord_bl_s2_0_i_fifodata[14] => in_iord_bl_s2_0_i_fifodata[14].IN1
in_iord_bl_s2_0_i_fifodata[15] => in_iord_bl_s2_0_i_fifodata[15].IN1
in_iord_bl_s2_0_i_fifodata[16] => in_iord_bl_s2_0_i_fifodata[16].IN1
in_iord_bl_s2_0_i_fifodata[17] => in_iord_bl_s2_0_i_fifodata[17].IN1
in_iord_bl_s2_0_i_fifodata[18] => in_iord_bl_s2_0_i_fifodata[18].IN1
in_iord_bl_s2_0_i_fifodata[19] => in_iord_bl_s2_0_i_fifodata[19].IN1
in_iord_bl_s2_0_i_fifodata[20] => in_iord_bl_s2_0_i_fifodata[20].IN1
in_iord_bl_s2_0_i_fifodata[21] => in_iord_bl_s2_0_i_fifodata[21].IN1
in_iord_bl_s2_0_i_fifodata[22] => in_iord_bl_s2_0_i_fifodata[22].IN1
in_iord_bl_s2_0_i_fifodata[23] => in_iord_bl_s2_0_i_fifodata[23].IN1
in_iord_bl_s2_0_i_fifodata[24] => in_iord_bl_s2_0_i_fifodata[24].IN1
in_iord_bl_s2_0_i_fifodata[25] => in_iord_bl_s2_0_i_fifodata[25].IN1
in_iord_bl_s2_0_i_fifodata[26] => in_iord_bl_s2_0_i_fifodata[26].IN1
in_iord_bl_s2_0_i_fifodata[27] => in_iord_bl_s2_0_i_fifodata[27].IN1
in_iord_bl_s2_0_i_fifodata[28] => in_iord_bl_s2_0_i_fifodata[28].IN1
in_iord_bl_s2_0_i_fifodata[29] => in_iord_bl_s2_0_i_fifodata[29].IN1
in_iord_bl_s2_0_i_fifodata[30] => in_iord_bl_s2_0_i_fifodata[30].IN1
in_iord_bl_s2_0_i_fifodata[31] => in_iord_bl_s2_0_i_fifodata[31].IN1
in_iord_bl_s2_0_i_fifovalid[0] => in_iord_bl_s2_0_i_fifovalid[0].IN1
in_iord_bl_s2_1_i_fifodata[0] => in_iord_bl_s2_1_i_fifodata[0].IN1
in_iord_bl_s2_1_i_fifodata[1] => in_iord_bl_s2_1_i_fifodata[1].IN1
in_iord_bl_s2_1_i_fifodata[2] => in_iord_bl_s2_1_i_fifodata[2].IN1
in_iord_bl_s2_1_i_fifodata[3] => in_iord_bl_s2_1_i_fifodata[3].IN1
in_iord_bl_s2_1_i_fifodata[4] => in_iord_bl_s2_1_i_fifodata[4].IN1
in_iord_bl_s2_1_i_fifodata[5] => in_iord_bl_s2_1_i_fifodata[5].IN1
in_iord_bl_s2_1_i_fifodata[6] => in_iord_bl_s2_1_i_fifodata[6].IN1
in_iord_bl_s2_1_i_fifodata[7] => in_iord_bl_s2_1_i_fifodata[7].IN1
in_iord_bl_s2_1_i_fifodata[8] => in_iord_bl_s2_1_i_fifodata[8].IN1
in_iord_bl_s2_1_i_fifodata[9] => in_iord_bl_s2_1_i_fifodata[9].IN1
in_iord_bl_s2_1_i_fifodata[10] => in_iord_bl_s2_1_i_fifodata[10].IN1
in_iord_bl_s2_1_i_fifodata[11] => in_iord_bl_s2_1_i_fifodata[11].IN1
in_iord_bl_s2_1_i_fifodata[12] => in_iord_bl_s2_1_i_fifodata[12].IN1
in_iord_bl_s2_1_i_fifodata[13] => in_iord_bl_s2_1_i_fifodata[13].IN1
in_iord_bl_s2_1_i_fifodata[14] => in_iord_bl_s2_1_i_fifodata[14].IN1
in_iord_bl_s2_1_i_fifodata[15] => in_iord_bl_s2_1_i_fifodata[15].IN1
in_iord_bl_s2_1_i_fifodata[16] => in_iord_bl_s2_1_i_fifodata[16].IN1
in_iord_bl_s2_1_i_fifodata[17] => in_iord_bl_s2_1_i_fifodata[17].IN1
in_iord_bl_s2_1_i_fifodata[18] => in_iord_bl_s2_1_i_fifodata[18].IN1
in_iord_bl_s2_1_i_fifodata[19] => in_iord_bl_s2_1_i_fifodata[19].IN1
in_iord_bl_s2_1_i_fifodata[20] => in_iord_bl_s2_1_i_fifodata[20].IN1
in_iord_bl_s2_1_i_fifodata[21] => in_iord_bl_s2_1_i_fifodata[21].IN1
in_iord_bl_s2_1_i_fifodata[22] => in_iord_bl_s2_1_i_fifodata[22].IN1
in_iord_bl_s2_1_i_fifodata[23] => in_iord_bl_s2_1_i_fifodata[23].IN1
in_iord_bl_s2_1_i_fifodata[24] => in_iord_bl_s2_1_i_fifodata[24].IN1
in_iord_bl_s2_1_i_fifodata[25] => in_iord_bl_s2_1_i_fifodata[25].IN1
in_iord_bl_s2_1_i_fifodata[26] => in_iord_bl_s2_1_i_fifodata[26].IN1
in_iord_bl_s2_1_i_fifodata[27] => in_iord_bl_s2_1_i_fifodata[27].IN1
in_iord_bl_s2_1_i_fifodata[28] => in_iord_bl_s2_1_i_fifodata[28].IN1
in_iord_bl_s2_1_i_fifodata[29] => in_iord_bl_s2_1_i_fifodata[29].IN1
in_iord_bl_s2_1_i_fifodata[30] => in_iord_bl_s2_1_i_fifodata[30].IN1
in_iord_bl_s2_1_i_fifodata[31] => in_iord_bl_s2_1_i_fifodata[31].IN1
in_iord_bl_s2_1_i_fifovalid[0] => in_iord_bl_s2_1_i_fifovalid[0].IN1
in_iord_bl_s2_2_i_fifodata[0] => in_iord_bl_s2_2_i_fifodata[0].IN1
in_iord_bl_s2_2_i_fifodata[1] => in_iord_bl_s2_2_i_fifodata[1].IN1
in_iord_bl_s2_2_i_fifodata[2] => in_iord_bl_s2_2_i_fifodata[2].IN1
in_iord_bl_s2_2_i_fifodata[3] => in_iord_bl_s2_2_i_fifodata[3].IN1
in_iord_bl_s2_2_i_fifodata[4] => in_iord_bl_s2_2_i_fifodata[4].IN1
in_iord_bl_s2_2_i_fifodata[5] => in_iord_bl_s2_2_i_fifodata[5].IN1
in_iord_bl_s2_2_i_fifodata[6] => in_iord_bl_s2_2_i_fifodata[6].IN1
in_iord_bl_s2_2_i_fifodata[7] => in_iord_bl_s2_2_i_fifodata[7].IN1
in_iord_bl_s2_2_i_fifodata[8] => in_iord_bl_s2_2_i_fifodata[8].IN1
in_iord_bl_s2_2_i_fifodata[9] => in_iord_bl_s2_2_i_fifodata[9].IN1
in_iord_bl_s2_2_i_fifodata[10] => in_iord_bl_s2_2_i_fifodata[10].IN1
in_iord_bl_s2_2_i_fifodata[11] => in_iord_bl_s2_2_i_fifodata[11].IN1
in_iord_bl_s2_2_i_fifodata[12] => in_iord_bl_s2_2_i_fifodata[12].IN1
in_iord_bl_s2_2_i_fifodata[13] => in_iord_bl_s2_2_i_fifodata[13].IN1
in_iord_bl_s2_2_i_fifodata[14] => in_iord_bl_s2_2_i_fifodata[14].IN1
in_iord_bl_s2_2_i_fifodata[15] => in_iord_bl_s2_2_i_fifodata[15].IN1
in_iord_bl_s2_2_i_fifodata[16] => in_iord_bl_s2_2_i_fifodata[16].IN1
in_iord_bl_s2_2_i_fifodata[17] => in_iord_bl_s2_2_i_fifodata[17].IN1
in_iord_bl_s2_2_i_fifodata[18] => in_iord_bl_s2_2_i_fifodata[18].IN1
in_iord_bl_s2_2_i_fifodata[19] => in_iord_bl_s2_2_i_fifodata[19].IN1
in_iord_bl_s2_2_i_fifodata[20] => in_iord_bl_s2_2_i_fifodata[20].IN1
in_iord_bl_s2_2_i_fifodata[21] => in_iord_bl_s2_2_i_fifodata[21].IN1
in_iord_bl_s2_2_i_fifodata[22] => in_iord_bl_s2_2_i_fifodata[22].IN1
in_iord_bl_s2_2_i_fifodata[23] => in_iord_bl_s2_2_i_fifodata[23].IN1
in_iord_bl_s2_2_i_fifodata[24] => in_iord_bl_s2_2_i_fifodata[24].IN1
in_iord_bl_s2_2_i_fifodata[25] => in_iord_bl_s2_2_i_fifodata[25].IN1
in_iord_bl_s2_2_i_fifodata[26] => in_iord_bl_s2_2_i_fifodata[26].IN1
in_iord_bl_s2_2_i_fifodata[27] => in_iord_bl_s2_2_i_fifodata[27].IN1
in_iord_bl_s2_2_i_fifodata[28] => in_iord_bl_s2_2_i_fifodata[28].IN1
in_iord_bl_s2_2_i_fifodata[29] => in_iord_bl_s2_2_i_fifodata[29].IN1
in_iord_bl_s2_2_i_fifodata[30] => in_iord_bl_s2_2_i_fifodata[30].IN1
in_iord_bl_s2_2_i_fifodata[31] => in_iord_bl_s2_2_i_fifodata[31].IN1
in_iord_bl_s2_2_i_fifovalid[0] => in_iord_bl_s2_2_i_fifovalid[0].IN1
in_iord_bl_s2_3_i_fifodata[0] => in_iord_bl_s2_3_i_fifodata[0].IN1
in_iord_bl_s2_3_i_fifodata[1] => in_iord_bl_s2_3_i_fifodata[1].IN1
in_iord_bl_s2_3_i_fifodata[2] => in_iord_bl_s2_3_i_fifodata[2].IN1
in_iord_bl_s2_3_i_fifodata[3] => in_iord_bl_s2_3_i_fifodata[3].IN1
in_iord_bl_s2_3_i_fifodata[4] => in_iord_bl_s2_3_i_fifodata[4].IN1
in_iord_bl_s2_3_i_fifodata[5] => in_iord_bl_s2_3_i_fifodata[5].IN1
in_iord_bl_s2_3_i_fifodata[6] => in_iord_bl_s2_3_i_fifodata[6].IN1
in_iord_bl_s2_3_i_fifodata[7] => in_iord_bl_s2_3_i_fifodata[7].IN1
in_iord_bl_s2_3_i_fifodata[8] => in_iord_bl_s2_3_i_fifodata[8].IN1
in_iord_bl_s2_3_i_fifodata[9] => in_iord_bl_s2_3_i_fifodata[9].IN1
in_iord_bl_s2_3_i_fifodata[10] => in_iord_bl_s2_3_i_fifodata[10].IN1
in_iord_bl_s2_3_i_fifodata[11] => in_iord_bl_s2_3_i_fifodata[11].IN1
in_iord_bl_s2_3_i_fifodata[12] => in_iord_bl_s2_3_i_fifodata[12].IN1
in_iord_bl_s2_3_i_fifodata[13] => in_iord_bl_s2_3_i_fifodata[13].IN1
in_iord_bl_s2_3_i_fifodata[14] => in_iord_bl_s2_3_i_fifodata[14].IN1
in_iord_bl_s2_3_i_fifodata[15] => in_iord_bl_s2_3_i_fifodata[15].IN1
in_iord_bl_s2_3_i_fifodata[16] => in_iord_bl_s2_3_i_fifodata[16].IN1
in_iord_bl_s2_3_i_fifodata[17] => in_iord_bl_s2_3_i_fifodata[17].IN1
in_iord_bl_s2_3_i_fifodata[18] => in_iord_bl_s2_3_i_fifodata[18].IN1
in_iord_bl_s2_3_i_fifodata[19] => in_iord_bl_s2_3_i_fifodata[19].IN1
in_iord_bl_s2_3_i_fifodata[20] => in_iord_bl_s2_3_i_fifodata[20].IN1
in_iord_bl_s2_3_i_fifodata[21] => in_iord_bl_s2_3_i_fifodata[21].IN1
in_iord_bl_s2_3_i_fifodata[22] => in_iord_bl_s2_3_i_fifodata[22].IN1
in_iord_bl_s2_3_i_fifodata[23] => in_iord_bl_s2_3_i_fifodata[23].IN1
in_iord_bl_s2_3_i_fifodata[24] => in_iord_bl_s2_3_i_fifodata[24].IN1
in_iord_bl_s2_3_i_fifodata[25] => in_iord_bl_s2_3_i_fifodata[25].IN1
in_iord_bl_s2_3_i_fifodata[26] => in_iord_bl_s2_3_i_fifodata[26].IN1
in_iord_bl_s2_3_i_fifodata[27] => in_iord_bl_s2_3_i_fifodata[27].IN1
in_iord_bl_s2_3_i_fifodata[28] => in_iord_bl_s2_3_i_fifodata[28].IN1
in_iord_bl_s2_3_i_fifodata[29] => in_iord_bl_s2_3_i_fifodata[29].IN1
in_iord_bl_s2_3_i_fifodata[30] => in_iord_bl_s2_3_i_fifodata[30].IN1
in_iord_bl_s2_3_i_fifodata[31] => in_iord_bl_s2_3_i_fifodata[31].IN1
in_iord_bl_s2_3_i_fifovalid[0] => in_iord_bl_s2_3_i_fifovalid[0].IN1
in_iowr_bl_s3_i_fifoready[0] => in_iowr_bl_s3_i_fifoready[0].IN1
in_stall_in_0[0] => in_stall_in_0[0].IN1
in_valid_in_0[0] => in_valid_in_0[0].IN1
in_valid_in_1[0] => in_valid_in_1[0].IN1
out_exiting_stall_out[0] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc_12_exiting_stall_out
out_exiting_valid_out[0] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc_12_exiting_valid_out
out_iord_bl_s2_0_o_fifoalmost_full[0] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iord_bl_s2_0_o_fifoalmost_full
out_iord_bl_s2_0_o_fifoready[0] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iord_bl_s2_0_o_fifoready
out_iord_bl_s2_1_o_fifoalmost_full[0] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iord_bl_s2_1_o_fifoalmost_full
out_iord_bl_s2_1_o_fifoready[0] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iord_bl_s2_1_o_fifoready
out_iord_bl_s2_2_o_fifoalmost_full[0] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iord_bl_s2_2_o_fifoalmost_full
out_iord_bl_s2_2_o_fifoready[0] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iord_bl_s2_2_o_fifoready
out_iord_bl_s2_3_o_fifoalmost_full[0] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iord_bl_s2_3_o_fifoalmost_full
out_iord_bl_s2_3_o_fifoready[0] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iord_bl_s2_3_o_fifoready
out_iowr_bl_s3_o_fifodata[0] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[1] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[2] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[3] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[4] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[5] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[6] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[7] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[8] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[9] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[10] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[11] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[12] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[13] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[14] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[15] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[16] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[17] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[18] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[19] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[20] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[21] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[22] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[23] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[24] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[25] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[26] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[27] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[28] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[29] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[30] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[31] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifovalid[0] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_iowr_bl_s3_o_fifovalid
out_stall_in_0[0] <= in_stall_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_0[0] <= SDF_HLS_component_ihc_1_B1_merge:theihc_1_B1_merge.out_stall_out_0
out_stall_out_1[0] <= SDF_HLS_component_ihc_1_B1_merge:theihc_1_B1_merge.out_stall_out_1
out_valid_in_0[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_in_1[0] <= in_valid_in_1[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= SDF_HLS_component_ihc_1_B1_branch:theihc_1_B1_branch.out_valid_out_0
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region.out_pipeline_valid_out
clock => clock.IN3
resetn => resetn.IN3


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_ihc_1_B1_branch:theihc_1_B1_branch
in_stall_in_0[0] => stall_out_q.IN0
in_valid_in[0] => stall_out_q.IN1
in_valid_in[0] => out_valid_out_0[0].DATAIN
out_stall_out[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_ihc_1_B1_merge:theihc_1_B1_merge
in_forked_0[0] => forked_mux_q.DATAB
in_forked_1[0] => forked_mux_q.DATAA
in_stall_in[0] => stall_out_q.IN1
in_valid_in_0[0] => valid_or_q.IN0
in_valid_in_0[0] => stall_out_1_specific_q.IN1
in_valid_in_0[0] => Decoder0.IN0
in_valid_in_1[0] => valid_or_q.IN1
out_forked[0] <= forked_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_1[0] <= stall_out_1_specific_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= valid_or_q.DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region
in_iord_bl_s2_0_i_fifodata[0] => in_iord_bl_s2_0_i_fifodata[0].IN1
in_iord_bl_s2_0_i_fifodata[1] => in_iord_bl_s2_0_i_fifodata[1].IN1
in_iord_bl_s2_0_i_fifodata[2] => in_iord_bl_s2_0_i_fifodata[2].IN1
in_iord_bl_s2_0_i_fifodata[3] => in_iord_bl_s2_0_i_fifodata[3].IN1
in_iord_bl_s2_0_i_fifodata[4] => in_iord_bl_s2_0_i_fifodata[4].IN1
in_iord_bl_s2_0_i_fifodata[5] => in_iord_bl_s2_0_i_fifodata[5].IN1
in_iord_bl_s2_0_i_fifodata[6] => in_iord_bl_s2_0_i_fifodata[6].IN1
in_iord_bl_s2_0_i_fifodata[7] => in_iord_bl_s2_0_i_fifodata[7].IN1
in_iord_bl_s2_0_i_fifodata[8] => in_iord_bl_s2_0_i_fifodata[8].IN1
in_iord_bl_s2_0_i_fifodata[9] => in_iord_bl_s2_0_i_fifodata[9].IN1
in_iord_bl_s2_0_i_fifodata[10] => in_iord_bl_s2_0_i_fifodata[10].IN1
in_iord_bl_s2_0_i_fifodata[11] => in_iord_bl_s2_0_i_fifodata[11].IN1
in_iord_bl_s2_0_i_fifodata[12] => in_iord_bl_s2_0_i_fifodata[12].IN1
in_iord_bl_s2_0_i_fifodata[13] => in_iord_bl_s2_0_i_fifodata[13].IN1
in_iord_bl_s2_0_i_fifodata[14] => in_iord_bl_s2_0_i_fifodata[14].IN1
in_iord_bl_s2_0_i_fifodata[15] => in_iord_bl_s2_0_i_fifodata[15].IN1
in_iord_bl_s2_0_i_fifodata[16] => in_iord_bl_s2_0_i_fifodata[16].IN1
in_iord_bl_s2_0_i_fifodata[17] => in_iord_bl_s2_0_i_fifodata[17].IN1
in_iord_bl_s2_0_i_fifodata[18] => in_iord_bl_s2_0_i_fifodata[18].IN1
in_iord_bl_s2_0_i_fifodata[19] => in_iord_bl_s2_0_i_fifodata[19].IN1
in_iord_bl_s2_0_i_fifodata[20] => in_iord_bl_s2_0_i_fifodata[20].IN1
in_iord_bl_s2_0_i_fifodata[21] => in_iord_bl_s2_0_i_fifodata[21].IN1
in_iord_bl_s2_0_i_fifodata[22] => in_iord_bl_s2_0_i_fifodata[22].IN1
in_iord_bl_s2_0_i_fifodata[23] => in_iord_bl_s2_0_i_fifodata[23].IN1
in_iord_bl_s2_0_i_fifodata[24] => in_iord_bl_s2_0_i_fifodata[24].IN1
in_iord_bl_s2_0_i_fifodata[25] => in_iord_bl_s2_0_i_fifodata[25].IN1
in_iord_bl_s2_0_i_fifodata[26] => in_iord_bl_s2_0_i_fifodata[26].IN1
in_iord_bl_s2_0_i_fifodata[27] => in_iord_bl_s2_0_i_fifodata[27].IN1
in_iord_bl_s2_0_i_fifodata[28] => in_iord_bl_s2_0_i_fifodata[28].IN1
in_iord_bl_s2_0_i_fifodata[29] => in_iord_bl_s2_0_i_fifodata[29].IN1
in_iord_bl_s2_0_i_fifodata[30] => in_iord_bl_s2_0_i_fifodata[30].IN1
in_iord_bl_s2_0_i_fifodata[31] => in_iord_bl_s2_0_i_fifodata[31].IN1
in_iord_bl_s2_0_i_fifovalid[0] => in_iord_bl_s2_0_i_fifovalid[0].IN1
out_iord_bl_s2_0_o_fifoready[0] <= SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10:thei_iord_bl_s2_unnamed_ihc_12_ihc_14.out_iord_bl_s2_0_o_fifoready
out_iord_bl_s2_0_o_fifoalmost_full[0] <= SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10:thei_iord_bl_s2_unnamed_ihc_12_ihc_14.out_iord_bl_s2_0_o_fifoalmost_full
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x.out_pipeline_valid_out
in_stall_in[0] => SE_out_i_iord_bl_s2_unnamed_ihc_15_ihc_110_consumed0.IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
in_forked[0] => bubble_select_stall_entry_b[0].IN1
in_valid_in[0] => in_valid_in[0].IN1
in_iord_bl_s2_1_i_fifodata[0] => in_iord_bl_s2_1_i_fifodata[0].IN1
in_iord_bl_s2_1_i_fifodata[1] => in_iord_bl_s2_1_i_fifodata[1].IN1
in_iord_bl_s2_1_i_fifodata[2] => in_iord_bl_s2_1_i_fifodata[2].IN1
in_iord_bl_s2_1_i_fifodata[3] => in_iord_bl_s2_1_i_fifodata[3].IN1
in_iord_bl_s2_1_i_fifodata[4] => in_iord_bl_s2_1_i_fifodata[4].IN1
in_iord_bl_s2_1_i_fifodata[5] => in_iord_bl_s2_1_i_fifodata[5].IN1
in_iord_bl_s2_1_i_fifodata[6] => in_iord_bl_s2_1_i_fifodata[6].IN1
in_iord_bl_s2_1_i_fifodata[7] => in_iord_bl_s2_1_i_fifodata[7].IN1
in_iord_bl_s2_1_i_fifodata[8] => in_iord_bl_s2_1_i_fifodata[8].IN1
in_iord_bl_s2_1_i_fifodata[9] => in_iord_bl_s2_1_i_fifodata[9].IN1
in_iord_bl_s2_1_i_fifodata[10] => in_iord_bl_s2_1_i_fifodata[10].IN1
in_iord_bl_s2_1_i_fifodata[11] => in_iord_bl_s2_1_i_fifodata[11].IN1
in_iord_bl_s2_1_i_fifodata[12] => in_iord_bl_s2_1_i_fifodata[12].IN1
in_iord_bl_s2_1_i_fifodata[13] => in_iord_bl_s2_1_i_fifodata[13].IN1
in_iord_bl_s2_1_i_fifodata[14] => in_iord_bl_s2_1_i_fifodata[14].IN1
in_iord_bl_s2_1_i_fifodata[15] => in_iord_bl_s2_1_i_fifodata[15].IN1
in_iord_bl_s2_1_i_fifodata[16] => in_iord_bl_s2_1_i_fifodata[16].IN1
in_iord_bl_s2_1_i_fifodata[17] => in_iord_bl_s2_1_i_fifodata[17].IN1
in_iord_bl_s2_1_i_fifodata[18] => in_iord_bl_s2_1_i_fifodata[18].IN1
in_iord_bl_s2_1_i_fifodata[19] => in_iord_bl_s2_1_i_fifodata[19].IN1
in_iord_bl_s2_1_i_fifodata[20] => in_iord_bl_s2_1_i_fifodata[20].IN1
in_iord_bl_s2_1_i_fifodata[21] => in_iord_bl_s2_1_i_fifodata[21].IN1
in_iord_bl_s2_1_i_fifodata[22] => in_iord_bl_s2_1_i_fifodata[22].IN1
in_iord_bl_s2_1_i_fifodata[23] => in_iord_bl_s2_1_i_fifodata[23].IN1
in_iord_bl_s2_1_i_fifodata[24] => in_iord_bl_s2_1_i_fifodata[24].IN1
in_iord_bl_s2_1_i_fifodata[25] => in_iord_bl_s2_1_i_fifodata[25].IN1
in_iord_bl_s2_1_i_fifodata[26] => in_iord_bl_s2_1_i_fifodata[26].IN1
in_iord_bl_s2_1_i_fifodata[27] => in_iord_bl_s2_1_i_fifodata[27].IN1
in_iord_bl_s2_1_i_fifodata[28] => in_iord_bl_s2_1_i_fifodata[28].IN1
in_iord_bl_s2_1_i_fifodata[29] => in_iord_bl_s2_1_i_fifodata[29].IN1
in_iord_bl_s2_1_i_fifodata[30] => in_iord_bl_s2_1_i_fifodata[30].IN1
in_iord_bl_s2_1_i_fifodata[31] => in_iord_bl_s2_1_i_fifodata[31].IN1
in_iord_bl_s2_1_i_fifovalid[0] => in_iord_bl_s2_1_i_fifovalid[0].IN1
out_iord_bl_s2_1_o_fifoready[0] <= SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10:thei_iord_bl_s2_unnamed_ihc_13_ihc_16.out_iord_bl_s2_1_o_fifoready
out_iord_bl_s2_1_o_fifoalmost_full[0] <= SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10:thei_iord_bl_s2_unnamed_ihc_13_ihc_16.out_iord_bl_s2_1_o_fifoalmost_full
out_valid_out[0] <= SE_out_i_iord_bl_s2_unnamed_ihc_15_ihc_110_V0.DB_MAX_OUTPUT_PORT_TYPE
in_iord_bl_s2_2_i_fifodata[0] => in_iord_bl_s2_2_i_fifodata[0].IN1
in_iord_bl_s2_2_i_fifodata[1] => in_iord_bl_s2_2_i_fifodata[1].IN1
in_iord_bl_s2_2_i_fifodata[2] => in_iord_bl_s2_2_i_fifodata[2].IN1
in_iord_bl_s2_2_i_fifodata[3] => in_iord_bl_s2_2_i_fifodata[3].IN1
in_iord_bl_s2_2_i_fifodata[4] => in_iord_bl_s2_2_i_fifodata[4].IN1
in_iord_bl_s2_2_i_fifodata[5] => in_iord_bl_s2_2_i_fifodata[5].IN1
in_iord_bl_s2_2_i_fifodata[6] => in_iord_bl_s2_2_i_fifodata[6].IN1
in_iord_bl_s2_2_i_fifodata[7] => in_iord_bl_s2_2_i_fifodata[7].IN1
in_iord_bl_s2_2_i_fifodata[8] => in_iord_bl_s2_2_i_fifodata[8].IN1
in_iord_bl_s2_2_i_fifodata[9] => in_iord_bl_s2_2_i_fifodata[9].IN1
in_iord_bl_s2_2_i_fifodata[10] => in_iord_bl_s2_2_i_fifodata[10].IN1
in_iord_bl_s2_2_i_fifodata[11] => in_iord_bl_s2_2_i_fifodata[11].IN1
in_iord_bl_s2_2_i_fifodata[12] => in_iord_bl_s2_2_i_fifodata[12].IN1
in_iord_bl_s2_2_i_fifodata[13] => in_iord_bl_s2_2_i_fifodata[13].IN1
in_iord_bl_s2_2_i_fifodata[14] => in_iord_bl_s2_2_i_fifodata[14].IN1
in_iord_bl_s2_2_i_fifodata[15] => in_iord_bl_s2_2_i_fifodata[15].IN1
in_iord_bl_s2_2_i_fifodata[16] => in_iord_bl_s2_2_i_fifodata[16].IN1
in_iord_bl_s2_2_i_fifodata[17] => in_iord_bl_s2_2_i_fifodata[17].IN1
in_iord_bl_s2_2_i_fifodata[18] => in_iord_bl_s2_2_i_fifodata[18].IN1
in_iord_bl_s2_2_i_fifodata[19] => in_iord_bl_s2_2_i_fifodata[19].IN1
in_iord_bl_s2_2_i_fifodata[20] => in_iord_bl_s2_2_i_fifodata[20].IN1
in_iord_bl_s2_2_i_fifodata[21] => in_iord_bl_s2_2_i_fifodata[21].IN1
in_iord_bl_s2_2_i_fifodata[22] => in_iord_bl_s2_2_i_fifodata[22].IN1
in_iord_bl_s2_2_i_fifodata[23] => in_iord_bl_s2_2_i_fifodata[23].IN1
in_iord_bl_s2_2_i_fifodata[24] => in_iord_bl_s2_2_i_fifodata[24].IN1
in_iord_bl_s2_2_i_fifodata[25] => in_iord_bl_s2_2_i_fifodata[25].IN1
in_iord_bl_s2_2_i_fifodata[26] => in_iord_bl_s2_2_i_fifodata[26].IN1
in_iord_bl_s2_2_i_fifodata[27] => in_iord_bl_s2_2_i_fifodata[27].IN1
in_iord_bl_s2_2_i_fifodata[28] => in_iord_bl_s2_2_i_fifodata[28].IN1
in_iord_bl_s2_2_i_fifodata[29] => in_iord_bl_s2_2_i_fifodata[29].IN1
in_iord_bl_s2_2_i_fifodata[30] => in_iord_bl_s2_2_i_fifodata[30].IN1
in_iord_bl_s2_2_i_fifodata[31] => in_iord_bl_s2_2_i_fifodata[31].IN1
in_iord_bl_s2_2_i_fifovalid[0] => in_iord_bl_s2_2_i_fifovalid[0].IN1
out_iord_bl_s2_2_o_fifoready[0] <= SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10:thei_iord_bl_s2_unnamed_ihc_14_ihc_18.out_iord_bl_s2_2_o_fifoready
out_iord_bl_s2_2_o_fifoalmost_full[0] <= SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10:thei_iord_bl_s2_unnamed_ihc_14_ihc_18.out_iord_bl_s2_2_o_fifoalmost_full
in_iord_bl_s2_3_i_fifodata[0] => in_iord_bl_s2_3_i_fifodata[0].IN1
in_iord_bl_s2_3_i_fifodata[1] => in_iord_bl_s2_3_i_fifodata[1].IN1
in_iord_bl_s2_3_i_fifodata[2] => in_iord_bl_s2_3_i_fifodata[2].IN1
in_iord_bl_s2_3_i_fifodata[3] => in_iord_bl_s2_3_i_fifodata[3].IN1
in_iord_bl_s2_3_i_fifodata[4] => in_iord_bl_s2_3_i_fifodata[4].IN1
in_iord_bl_s2_3_i_fifodata[5] => in_iord_bl_s2_3_i_fifodata[5].IN1
in_iord_bl_s2_3_i_fifodata[6] => in_iord_bl_s2_3_i_fifodata[6].IN1
in_iord_bl_s2_3_i_fifodata[7] => in_iord_bl_s2_3_i_fifodata[7].IN1
in_iord_bl_s2_3_i_fifodata[8] => in_iord_bl_s2_3_i_fifodata[8].IN1
in_iord_bl_s2_3_i_fifodata[9] => in_iord_bl_s2_3_i_fifodata[9].IN1
in_iord_bl_s2_3_i_fifodata[10] => in_iord_bl_s2_3_i_fifodata[10].IN1
in_iord_bl_s2_3_i_fifodata[11] => in_iord_bl_s2_3_i_fifodata[11].IN1
in_iord_bl_s2_3_i_fifodata[12] => in_iord_bl_s2_3_i_fifodata[12].IN1
in_iord_bl_s2_3_i_fifodata[13] => in_iord_bl_s2_3_i_fifodata[13].IN1
in_iord_bl_s2_3_i_fifodata[14] => in_iord_bl_s2_3_i_fifodata[14].IN1
in_iord_bl_s2_3_i_fifodata[15] => in_iord_bl_s2_3_i_fifodata[15].IN1
in_iord_bl_s2_3_i_fifodata[16] => in_iord_bl_s2_3_i_fifodata[16].IN1
in_iord_bl_s2_3_i_fifodata[17] => in_iord_bl_s2_3_i_fifodata[17].IN1
in_iord_bl_s2_3_i_fifodata[18] => in_iord_bl_s2_3_i_fifodata[18].IN1
in_iord_bl_s2_3_i_fifodata[19] => in_iord_bl_s2_3_i_fifodata[19].IN1
in_iord_bl_s2_3_i_fifodata[20] => in_iord_bl_s2_3_i_fifodata[20].IN1
in_iord_bl_s2_3_i_fifodata[21] => in_iord_bl_s2_3_i_fifodata[21].IN1
in_iord_bl_s2_3_i_fifodata[22] => in_iord_bl_s2_3_i_fifodata[22].IN1
in_iord_bl_s2_3_i_fifodata[23] => in_iord_bl_s2_3_i_fifodata[23].IN1
in_iord_bl_s2_3_i_fifodata[24] => in_iord_bl_s2_3_i_fifodata[24].IN1
in_iord_bl_s2_3_i_fifodata[25] => in_iord_bl_s2_3_i_fifodata[25].IN1
in_iord_bl_s2_3_i_fifodata[26] => in_iord_bl_s2_3_i_fifodata[26].IN1
in_iord_bl_s2_3_i_fifodata[27] => in_iord_bl_s2_3_i_fifodata[27].IN1
in_iord_bl_s2_3_i_fifodata[28] => in_iord_bl_s2_3_i_fifodata[28].IN1
in_iord_bl_s2_3_i_fifodata[29] => in_iord_bl_s2_3_i_fifodata[29].IN1
in_iord_bl_s2_3_i_fifodata[30] => in_iord_bl_s2_3_i_fifodata[30].IN1
in_iord_bl_s2_3_i_fifodata[31] => in_iord_bl_s2_3_i_fifodata[31].IN1
in_iord_bl_s2_3_i_fifovalid[0] => in_iord_bl_s2_3_i_fifovalid[0].IN1
out_iord_bl_s2_3_o_fifoready[0] <= SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10:thei_iord_bl_s2_unnamed_ihc_15_ihc_110.out_iord_bl_s2_3_o_fifoready
out_iord_bl_s2_3_o_fifoalmost_full[0] <= SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10:thei_iord_bl_s2_unnamed_ihc_15_ihc_110.out_iord_bl_s2_3_o_fifoalmost_full
in_iowr_bl_s3_i_fifoready[0] => in_iowr_bl_s3_i_fifoready[0].IN1
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc_12_exiting_valid_out[0] <= SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc_12_exiting_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc_12_exiting_stall_out[0] <= SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc_12_exiting_stall_out
out_iowr_bl_s3_o_fifodata[0] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[1] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[2] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[3] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[4] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[5] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[6] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[7] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[8] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[9] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[10] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[11] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[12] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[13] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[14] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[15] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[16] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[17] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[18] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[19] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[20] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[21] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[22] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[23] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[24] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[25] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[26] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[27] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[28] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[29] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[30] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifodata[31] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifodata
out_iowr_bl_s3_o_fifovalid[0] <= SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112.out_iowr_bl_s3_o_fifovalid
clock => clock.IN9
resetn => resetn.IN9


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_ihc_1_B1_merge_reg:theihc_1_B1_merge_reg_aunroll_x
in_stall_in[0] => ihc_1_B1_merge_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_ihc_1_B1_merge_reg_valid_reg_q[0].IN1
out_stall_out[0] <= ihc_1_B1_merge_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in_0_tpl[0] => ihc_1_B1_merge_reg_data_reg_0_x_q[0].DATAIN
in_valid_in[0] => ihc_1_B1_merge_reg_valid_reg_q[0].DATAIN
out_data_out_0_tpl[0] <= ihc_1_B1_merge_reg_data_reg_0_x_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= ihc_1_B1_merge_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ihc_1_B1_merge_reg_data_reg_0_x_q[0].CLK
clock => ihc_1_B1_merge_reg_valid_reg_q[0].CLK
resetn => ihc_1_B1_merge_reg_data_reg_0_x_q[0].ACLR
resetn => ihc_1_B1_merge_reg_valid_reg_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x.out_pipeline_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc_12_exiting_stall_out[0] <= SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc_12_exiting_stall_out
in_i_stall[0] => in_i_stall[0].IN1
out_o_stall[0] <= SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_aunroll_x.out_stall_entry
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc_12_exiting_valid_out[0] <= SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc_12_exiting_valid_out
in_c0_eni1_0_tpl[0] => in_c0_eni1_0_tpl[0].IN1
in_c0_eni1_1_tpl[0] => in_c0_eni1_1_tpl[0].IN1
in_i_valid[0] => input_accepted_and_q.IN1
out_c0_exit_0_tpl[0] <= SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_aunroll_x.out_data_out_0_tpl
out_c0_exit_1_tpl[0] <= SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_aunroll_x.out_data_out_1_tpl
out_c0_exit_2_tpl[0] <= SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_aunroll_x.out_data_out_2_tpl
out_o_valid[0] <= SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_aunroll_x.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_aunroll_x
in_stall_in[0] => i_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_stall_in_bitsignaltemp.IN1
out_stall_entry[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11.stall_entry
in_data_in_0_tpl[0] => dsdk_ip_adapt_bitjoin2_q[0].IN1
in_data_in_1_tpl[0] => dsdk_ip_adapt_bitjoin2_q[8].IN1
in_data_in_2_tpl[0] => dsdk_ip_adapt_bitjoin2_q[16].IN1
in_input_accepted[0] => i_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_input_accepted_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_valid_in_bitsignaltemp.IN1
out_data_out_0_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11.data_out
out_data_out_1_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11.data_out
out_data_out_2_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11.data_out
out_enable[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11.enable
out_valid_mask[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11.valid_mask
out_valid_out[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11.valid_out
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
input_accepted => IIschedcount.IN0
input_accepted => threads_count.OUTPUTSELECT
valid_in => valid_out.DATAIN
valid_in => enable.IN0
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => enable.IN1
stall_entry <= stall_entry.DB_MAX_OUTPUT_PORT_TYPE
enable <= enable.DB_MAX_OUTPUT_PORT_TYPE
inc_pipelined_thread => Add0.IN2
dec_pipelined_thread => IIschedcount.IN1
dec_pipelined_thread => Add0.IN1
valid_mask <= stall_entry.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc_12_exiting_valid_out[0] <= SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_10:thei_llvm_fpga_pipeline_keep_going_ihc_12.out_exiting_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc_12_exiting_stall_out[0] <= SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_10:thei_llvm_fpga_pipeline_keep_going_ihc_12.out_exiting_stall_out
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_10:thei_llvm_fpga_pipeline_keep_going_ihc_12.out_pipeline_valid_out
out_c0_exi2_0_tpl[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi2_1_tpl[0] <= SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13.out_data_out
out_c0_exi2_2_tpl[0] <= redist0_sync_together13_aunroll_x_in_c0_eni1_1_tpl_5_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= redist1_sync_together13_aunroll_x_in_i_valid_5_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_unnamed_ihc_11[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_c0_eni1_0_tpl[0] => ~NO_FANOUT~
in_c0_eni1_1_tpl[0] => redist0_sync_together13_aunroll_x_in_c0_eni1_1_tpl_5_delay_0[0].DATAIN
in_enable[0] => redist1_sync_together13_aunroll_x_in_i_valid_5_q.OUTPUTSELECT
in_enable[0] => enable_stall_connector_not_enable_q[0].IN2
in_enable[0] => redist0_sync_together13_aunroll_x_in_c0_eni1_1_tpl_5_q[0].ENA
in_enable[0] => redist1_sync_together13_aunroll_x_in_i_valid_5_delay_0[0].ENA
in_enable[0] => redist1_sync_together13_aunroll_x_in_i_valid_5_delay_1[0].ENA
in_enable[0] => redist1_sync_together13_aunroll_x_in_i_valid_5_delay_2[0].ENA
in_enable[0] => redist1_sync_together13_aunroll_x_in_i_valid_5_delay_3[0].ENA
in_enable[0] => redist0_sync_together13_aunroll_x_in_c0_eni1_1_tpl_5_delay_0[0].ENA
in_enable[0] => redist0_sync_together13_aunroll_x_in_c0_eni1_1_tpl_5_delay_1[0].ENA
in_enable[0] => redist0_sync_together13_aunroll_x_in_c0_eni1_1_tpl_5_delay_2[0].ENA
in_enable[0] => redist0_sync_together13_aunroll_x_in_c0_eni1_1_tpl_5_delay_3[0].ENA
in_i_valid[0] => redist1_sync_together13_aunroll_x_in_i_valid_5_delay_0[0].DATAIN
clock => clock.IN2
resetn => resetn.IN2


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13
in_feedback_stall_in_2[0] => i_llvm_fpga_push_i1_notexitcond_ihc_11_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_2[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_11.feedback_out
out_feedback_valid_out_2[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_11.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i1_notexitcond_ihc_11_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_11.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_notexitcond_ihc_11_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_notexitcond_ihc_11_valid_in_bitsignaltemp.IN1
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_11.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_11.valid_out
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_11
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN1
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_valid.IN1
stall_in => consumed_downstream.OUTPUTSELECT
stall_in => consumed_upstream.OUTPUTSELECT
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_11|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_11|acl_data_fifo:fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => fifo_data_in[0].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
valid_in => fifo_valid_in.IN1
valid_in => comb.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= acl_data_fifo:fifo.empty
full <= acl_data_fifo:fifo.full
almost_full <= acl_data_fifo:fifo.almost_full


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_11|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_11|acl_data_fifo:fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_11|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_11|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
read => data_new[1].IN1
read => data_new[2].IN1
read => data_new[3].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_11|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_11|acl_data_fifo:fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_11|acl_data_fifo:fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_10:thei_llvm_fpga_pipeline_keep_going_ihc_12
out_exiting_stall_out[0] <= acl_dspba_buffer:thepassthru.buffer_out
in_stall_in[0] => i_llvm_fpga_pipeline_keep_going_ihc_11_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc_11.stall_out
in_data_in[0] => i_llvm_fpga_pipeline_keep_going_ihc_11_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pipeline_keep_going_ihc_11_valid_in_bitsignaltemp.IN1
in_initeration_in[0] => i_llvm_fpga_pipeline_keep_going_ihc_11_initeration_in_bitsignaltemp.IN1
in_initeration_valid_in[0] => i_llvm_fpga_pipeline_keep_going_ihc_11_initeration_valid_in_bitsignaltemp.IN1
in_not_exitcond_in[0] => i_llvm_fpga_pipeline_keep_going_ihc_11_not_exitcond_in_bitsignaltemp.IN1
in_not_exitcond_valid_in[0] => i_llvm_fpga_pipeline_keep_going_ihc_11_not_exitcond_valid_in_bitsignaltemp.IN1
in_pipeline_stall_in[0] => i_llvm_fpga_pipeline_keep_going_ihc_11_pipeline_stall_in_bitsignaltemp.IN2
out_initeration_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc_11.initeration_stall_out
out_not_exitcond_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc_11.not_exitcond_stall_out
out_pipeline_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc_11.pipeline_valid_out
out_exiting_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc_11.exiting_valid_out
out_data_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc_11.data_out
out_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc_11.valid_out
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_10:thei_llvm_fpga_pipeline_keep_going_ihc_12|acl_dspba_buffer:thepassthru
buffer_in[0] => buffer_out[0].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_10:thei_llvm_fpga_pipeline_keep_going_ihc_12|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc_11
clock => clock.IN1
resetn => _.IN1
data_in => ~NO_FANOUT~
valid_out <= acl_staging_reg:asr.o_valid
stall_in => stall_in.IN1
stall_out <= acl_staging_reg:asr.o_stall
valid_in => valid_in.IN1
data_out <= <GND>
initeration_in => ~NO_FANOUT~
initeration_stall_out <= <GND>
initeration_valid_in => ~NO_FANOUT~
not_exitcond_in => pipeline_valid_out.IN0
not_exitcond_in => exiting_valid_out.IN0
not_exitcond_stall_out <= pipeline_stall_in.DB_MAX_OUTPUT_PORT_TYPE
not_exitcond_valid_in => pipeline_valid_out.IN1
not_exitcond_valid_in => exiting_valid_out.IN1
pipeline_valid_out <= pipeline_valid_out.DB_MAX_OUTPUT_PORT_TYPE
pipeline_stall_in => not_exitcond_stall_out.DATAIN
pipeline_stall_in => exiting_valid_out.IN1
exiting_valid_out <= exiting_valid_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_10:thei_llvm_fpga_pipeline_keep_going_ihc_12|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc_11|acl_staging_reg:asr
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_10:thei_llvm_fpga_pipeline_keep_going_ihc_12|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc_11|acl_staging_reg:asr|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112
in_iowr_bl_s3_i_fifoready[0] => iowr_i_fifoready_bitsignaltemp.IN1
out_iowr_bl_s3_o_fifodata[0] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s3_o_fifodata[1] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s3_o_fifodata[2] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s3_o_fifodata[3] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s3_o_fifodata[4] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s3_o_fifodata[5] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s3_o_fifodata[6] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s3_o_fifodata[7] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s3_o_fifodata[8] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s3_o_fifodata[9] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s3_o_fifodata[10] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s3_o_fifodata[11] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s3_o_fifodata[12] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s3_o_fifodata[13] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s3_o_fifodata[14] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s3_o_fifodata[15] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s3_o_fifodata[16] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s3_o_fifodata[17] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s3_o_fifodata[18] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s3_o_fifodata[19] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s3_o_fifodata[20] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s3_o_fifodata[21] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s3_o_fifodata[22] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s3_o_fifodata[23] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s3_o_fifodata[24] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s3_o_fifodata[25] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s3_o_fifodata[26] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s3_o_fifodata[27] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s3_o_fifodata[28] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s3_o_fifodata[29] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s3_o_fifodata[30] <= hld_iowr:theiowr.o_fifodata
out_iowr_bl_s3_o_fifodata[31] <= hld_iowr:theiowr.o_fifodata
in_i_stall[0] => iowr_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_iowr:theiowr.o_stall
in_i_data[0] => in_i_data[0].IN1
in_i_data[1] => in_i_data[1].IN1
in_i_data[2] => in_i_data[2].IN1
in_i_data[3] => in_i_data[3].IN1
in_i_data[4] => in_i_data[4].IN1
in_i_data[5] => in_i_data[5].IN1
in_i_data[6] => in_i_data[6].IN1
in_i_data[7] => in_i_data[7].IN1
in_i_data[8] => in_i_data[8].IN1
in_i_data[9] => in_i_data[9].IN1
in_i_data[10] => in_i_data[10].IN1
in_i_data[11] => in_i_data[11].IN1
in_i_data[12] => in_i_data[12].IN1
in_i_data[13] => in_i_data[13].IN1
in_i_data[14] => in_i_data[14].IN1
in_i_data[15] => in_i_data[15].IN1
in_i_data[16] => in_i_data[16].IN1
in_i_data[17] => in_i_data[17].IN1
in_i_data[18] => in_i_data[18].IN1
in_i_data[19] => in_i_data[19].IN1
in_i_data[20] => in_i_data[20].IN1
in_i_data[21] => in_i_data[21].IN1
in_i_data[22] => in_i_data[22].IN1
in_i_data[23] => in_i_data[23].IN1
in_i_data[24] => in_i_data[24].IN1
in_i_data[25] => in_i_data[25].IN1
in_i_data[26] => in_i_data[26].IN1
in_i_data[27] => in_i_data[27].IN1
in_i_data[28] => in_i_data[28].IN1
in_i_data[29] => in_i_data[29].IN1
in_i_data[30] => in_i_data[30].IN1
in_i_data[31] => in_i_data[31].IN1
in_i_valid[0] => iowr_i_valid_bitsignaltemp.IN1
out_iowr_bl_s3_o_fifovalid[0] <= hld_iowr:theiowr.o_fifovalid
out_o_ack[0] <= hld_iowr:theiowr.o_ack
out_o_valid[0] <= hld_iowr:theiowr.o_valid
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112|hld_iowr:theiowr
clock => clock.IN1
resetn => resetn.IN1
i_predicate => i_predicate.IN1
i_valid => i_valid.IN1
o_stall <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_stall
i_data[0] => i_data[0].IN1
i_data[1] => i_data[1].IN1
i_data[2] => i_data[2].IN1
i_data[3] => i_data[3].IN1
i_data[4] => i_data[4].IN1
i_data[5] => i_data[5].IN1
i_data[6] => i_data[6].IN1
i_data[7] => i_data[7].IN1
i_data[8] => i_data[8].IN1
i_data[9] => i_data[9].IN1
i_data[10] => i_data[10].IN1
i_data[11] => i_data[11].IN1
i_data[12] => i_data[12].IN1
i_data[13] => i_data[13].IN1
i_data[14] => i_data[14].IN1
i_data[15] => i_data[15].IN1
i_data[16] => i_data[16].IN1
i_data[17] => i_data[17].IN1
i_data[18] => i_data[18].IN1
i_data[19] => i_data[19].IN1
i_data[20] => i_data[20].IN1
i_data[21] => i_data[21].IN1
i_data[22] => i_data[22].IN1
i_data[23] => i_data[23].IN1
i_data[24] => i_data[24].IN1
i_data[25] => i_data[25].IN1
i_data[26] => i_data[26].IN1
i_data[27] => i_data[27].IN1
i_data[28] => i_data[28].IN1
i_data[29] => i_data[29].IN1
i_data[30] => i_data[30].IN1
i_data[31] => i_data[31].IN1
i_startofpacket => i_startofpacket.IN1
i_endofpacket => i_endofpacket.IN1
i_packetempty[0] => i_packetempty[0].IN1
i_packetempty[1] => ~NO_FANOUT~
i_packetempty[2] => ~NO_FANOUT~
i_packetempty[3] => ~NO_FANOUT~
i_packetempty[4] => ~NO_FANOUT~
i_packetempty[5] => ~NO_FANOUT~
i_packetempty[6] => ~NO_FANOUT~
i_packetempty[7] => ~NO_FANOUT~
i_packetempty[8] => ~NO_FANOUT~
i_packetempty[9] => ~NO_FANOUT~
i_packetempty[10] => ~NO_FANOUT~
i_packetempty[11] => ~NO_FANOUT~
i_packetempty[12] => ~NO_FANOUT~
i_packetempty[13] => ~NO_FANOUT~
i_packetempty[14] => ~NO_FANOUT~
i_packetempty[15] => ~NO_FANOUT~
i_packetempty[16] => ~NO_FANOUT~
i_packetempty[17] => ~NO_FANOUT~
i_packetempty[18] => ~NO_FANOUT~
i_packetempty[19] => ~NO_FANOUT~
i_packetempty[20] => ~NO_FANOUT~
i_packetempty[21] => ~NO_FANOUT~
i_packetempty[22] => ~NO_FANOUT~
i_packetempty[23] => ~NO_FANOUT~
i_packetempty[24] => ~NO_FANOUT~
i_packetempty[25] => ~NO_FANOUT~
i_packetempty[26] => ~NO_FANOUT~
i_packetempty[27] => ~NO_FANOUT~
i_packetempty[28] => ~NO_FANOUT~
i_packetempty[29] => ~NO_FANOUT~
i_packetempty[30] => ~NO_FANOUT~
i_packetempty[31] => ~NO_FANOUT~
o_valid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_ack <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_ack
o_empty <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_fifovalid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifovalid
i_fifoready => ch_i_fifostall.IN1
i_fifochannel_stall => ~NO_FANOUT~
o_fifodata[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[1] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[2] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[3] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[4] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[5] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[6] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[7] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[8] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[9] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[10] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[11] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[12] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[13] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[14] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[15] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[16] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[17] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[18] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[19] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[20] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[21] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[22] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[23] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[24] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[25] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[26] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[27] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[28] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[29] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[30] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[31] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifostartofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoendofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoempty[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => stall_contribution_downstream.IN0
i_valid => o_valid.IN1
i_valid => stall_contribution_sidepath.IN1
i_valid => o_fifovalid.IN0
i_predicate => stall_contribution_sidepath.IN0
i_predicate => o_fifovalid.IN1
o_stall <= o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_data[0] => o_fifodata[0].DATAIN
i_data[1] => o_fifodata[1].DATAIN
i_data[2] => o_fifodata[2].DATAIN
i_data[3] => o_fifodata[3].DATAIN
i_data[4] => o_fifodata[4].DATAIN
i_data[5] => o_fifodata[5].DATAIN
i_data[6] => o_fifodata[6].DATAIN
i_data[7] => o_fifodata[7].DATAIN
i_data[8] => o_fifodata[8].DATAIN
i_data[9] => o_fifodata[9].DATAIN
i_data[10] => o_fifodata[10].DATAIN
i_data[11] => o_fifodata[11].DATAIN
i_data[12] => o_fifodata[12].DATAIN
i_data[13] => o_fifodata[13].DATAIN
i_data[14] => o_fifodata[14].DATAIN
i_data[15] => o_fifodata[15].DATAIN
i_data[16] => o_fifodata[16].DATAIN
i_data[17] => o_fifodata[17].DATAIN
i_data[18] => o_fifodata[18].DATAIN
i_data[19] => o_fifodata[19].DATAIN
i_data[20] => o_fifodata[20].DATAIN
i_data[21] => o_fifodata[21].DATAIN
i_data[22] => o_fifodata[22].DATAIN
i_data[23] => o_fifodata[23].DATAIN
i_data[24] => o_fifodata[24].DATAIN
i_data[25] => o_fifodata[25].DATAIN
i_data[26] => o_fifodata[26].DATAIN
i_data[27] => o_fifodata[27].DATAIN
i_data[28] => o_fifodata[28].DATAIN
i_data[29] => o_fifodata[29].DATAIN
i_data[30] => o_fifodata[30].DATAIN
i_data[31] => o_fifodata[31].DATAIN
i_data[32] => o_fifodata[32].DATAIN
i_data[33] => o_fifodata[33].DATAIN
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => stall_contribution_downstream.IN1
o_ack <= <GND>
o_fifovalid <= o_fifovalid.DB_MAX_OUTPUT_PORT_TYPE
i_fifostall => stall_contribution_sidepath.IN1
o_fifodata[0] <= i_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[1] <= i_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[2] <= i_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[3] <= i_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[4] <= i_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[5] <= i_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[6] <= i_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[7] <= i_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[8] <= i_data[8].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[9] <= i_data[9].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[10] <= i_data[10].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[11] <= i_data[11].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[12] <= i_data[12].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[13] <= i_data[13].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[14] <= i_data[14].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[15] <= i_data[15].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[16] <= i_data[16].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[17] <= i_data[17].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[18] <= i_data[18].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[19] <= i_data[19].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[20] <= i_data[20].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[21] <= i_data[21].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[22] <= i_data[22].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[23] <= i_data[23].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[24] <= i_data[24].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[25] <= i_data[25].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[26] <= i_data[26].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[27] <= i_data[27].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[28] <= i_data[28].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[29] <= i_data[29].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[30] <= i_data[30].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[31] <= i_data[31].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[32] <= i_data[32].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[33] <= i_data[33].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10:thei_iord_bl_s2_unnamed_ihc_13_ihc_16
in_iord_bl_s2_1_i_fifodata[0] => in_iord_bl_s2_1_i_fifodata[0].IN1
in_iord_bl_s2_1_i_fifodata[1] => in_iord_bl_s2_1_i_fifodata[1].IN1
in_iord_bl_s2_1_i_fifodata[2] => in_iord_bl_s2_1_i_fifodata[2].IN1
in_iord_bl_s2_1_i_fifodata[3] => in_iord_bl_s2_1_i_fifodata[3].IN1
in_iord_bl_s2_1_i_fifodata[4] => in_iord_bl_s2_1_i_fifodata[4].IN1
in_iord_bl_s2_1_i_fifodata[5] => in_iord_bl_s2_1_i_fifodata[5].IN1
in_iord_bl_s2_1_i_fifodata[6] => in_iord_bl_s2_1_i_fifodata[6].IN1
in_iord_bl_s2_1_i_fifodata[7] => in_iord_bl_s2_1_i_fifodata[7].IN1
in_iord_bl_s2_1_i_fifodata[8] => in_iord_bl_s2_1_i_fifodata[8].IN1
in_iord_bl_s2_1_i_fifodata[9] => in_iord_bl_s2_1_i_fifodata[9].IN1
in_iord_bl_s2_1_i_fifodata[10] => in_iord_bl_s2_1_i_fifodata[10].IN1
in_iord_bl_s2_1_i_fifodata[11] => in_iord_bl_s2_1_i_fifodata[11].IN1
in_iord_bl_s2_1_i_fifodata[12] => in_iord_bl_s2_1_i_fifodata[12].IN1
in_iord_bl_s2_1_i_fifodata[13] => in_iord_bl_s2_1_i_fifodata[13].IN1
in_iord_bl_s2_1_i_fifodata[14] => in_iord_bl_s2_1_i_fifodata[14].IN1
in_iord_bl_s2_1_i_fifodata[15] => in_iord_bl_s2_1_i_fifodata[15].IN1
in_iord_bl_s2_1_i_fifodata[16] => in_iord_bl_s2_1_i_fifodata[16].IN1
in_iord_bl_s2_1_i_fifodata[17] => in_iord_bl_s2_1_i_fifodata[17].IN1
in_iord_bl_s2_1_i_fifodata[18] => in_iord_bl_s2_1_i_fifodata[18].IN1
in_iord_bl_s2_1_i_fifodata[19] => in_iord_bl_s2_1_i_fifodata[19].IN1
in_iord_bl_s2_1_i_fifodata[20] => in_iord_bl_s2_1_i_fifodata[20].IN1
in_iord_bl_s2_1_i_fifodata[21] => in_iord_bl_s2_1_i_fifodata[21].IN1
in_iord_bl_s2_1_i_fifodata[22] => in_iord_bl_s2_1_i_fifodata[22].IN1
in_iord_bl_s2_1_i_fifodata[23] => in_iord_bl_s2_1_i_fifodata[23].IN1
in_iord_bl_s2_1_i_fifodata[24] => in_iord_bl_s2_1_i_fifodata[24].IN1
in_iord_bl_s2_1_i_fifodata[25] => in_iord_bl_s2_1_i_fifodata[25].IN1
in_iord_bl_s2_1_i_fifodata[26] => in_iord_bl_s2_1_i_fifodata[26].IN1
in_iord_bl_s2_1_i_fifodata[27] => in_iord_bl_s2_1_i_fifodata[27].IN1
in_iord_bl_s2_1_i_fifodata[28] => in_iord_bl_s2_1_i_fifodata[28].IN1
in_iord_bl_s2_1_i_fifodata[29] => in_iord_bl_s2_1_i_fifodata[29].IN1
in_iord_bl_s2_1_i_fifodata[30] => in_iord_bl_s2_1_i_fifodata[30].IN1
in_iord_bl_s2_1_i_fifodata[31] => in_iord_bl_s2_1_i_fifodata[31].IN1
in_iord_bl_s2_1_i_fifovalid[0] => iord_i_fifovalid_bitsignaltemp.IN1
out_iord_bl_s2_1_o_fifoalmost_full[0] <= hld_iord:theiord.o_fifoalmost_full
in_i_stall[0] => in_i_stall[0].IN1
out_o_stall[0] <= hld_iord:theiord.o_stall
in_i_dependence[0] => ~NO_FANOUT~
in_i_valid[0] => iord_i_valid_bitsignaltemp.IN1
out_iord_bl_s2_1_o_fifoready[0] <= hld_iord:theiord.o_fifoready
out_o_data[0] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[1] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[2] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[3] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[4] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[5] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[6] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[7] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[8] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[9] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[10] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[11] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[12] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[13] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[14] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[15] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[16] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[17] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[18] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[19] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[20] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[21] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[22] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[23] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[24] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[25] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[26] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[27] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[28] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[29] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[30] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[31] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_valid[0] <= SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10:thei_iord_bl_s2_unnamed_ihc_13_ihc_16|SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix
in_stall_in[0] => reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_reg_valid_reg_q[0].IN1
out_stall_out[0] <= reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => reg_data_reg_q[0].DATAIN
in_data_in[1] => reg_data_reg_q[1].DATAIN
in_data_in[2] => reg_data_reg_q[2].DATAIN
in_data_in[3] => reg_data_reg_q[3].DATAIN
in_data_in[4] => reg_data_reg_q[4].DATAIN
in_data_in[5] => reg_data_reg_q[5].DATAIN
in_data_in[6] => reg_data_reg_q[6].DATAIN
in_data_in[7] => reg_data_reg_q[7].DATAIN
in_data_in[8] => reg_data_reg_q[8].DATAIN
in_data_in[9] => reg_data_reg_q[9].DATAIN
in_data_in[10] => reg_data_reg_q[10].DATAIN
in_data_in[11] => reg_data_reg_q[11].DATAIN
in_data_in[12] => reg_data_reg_q[12].DATAIN
in_data_in[13] => reg_data_reg_q[13].DATAIN
in_data_in[14] => reg_data_reg_q[14].DATAIN
in_data_in[15] => reg_data_reg_q[15].DATAIN
in_data_in[16] => reg_data_reg_q[16].DATAIN
in_data_in[17] => reg_data_reg_q[17].DATAIN
in_data_in[18] => reg_data_reg_q[18].DATAIN
in_data_in[19] => reg_data_reg_q[19].DATAIN
in_data_in[20] => reg_data_reg_q[20].DATAIN
in_data_in[21] => reg_data_reg_q[21].DATAIN
in_data_in[22] => reg_data_reg_q[22].DATAIN
in_data_in[23] => reg_data_reg_q[23].DATAIN
in_data_in[24] => reg_data_reg_q[24].DATAIN
in_data_in[25] => reg_data_reg_q[25].DATAIN
in_data_in[26] => reg_data_reg_q[26].DATAIN
in_data_in[27] => reg_data_reg_q[27].DATAIN
in_data_in[28] => reg_data_reg_q[28].DATAIN
in_data_in[29] => reg_data_reg_q[29].DATAIN
in_data_in[30] => reg_data_reg_q[30].DATAIN
in_data_in[31] => reg_data_reg_q[31].DATAIN
in_valid_in[0] => reg_valid_reg_q[0].DATAIN
out_data_out[0] <= reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= reg_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[2] <= reg_data_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[3] <= reg_data_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[4] <= reg_data_reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[5] <= reg_data_reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[6] <= reg_data_reg_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[7] <= reg_data_reg_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[8] <= reg_data_reg_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[9] <= reg_data_reg_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[10] <= reg_data_reg_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[11] <= reg_data_reg_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[12] <= reg_data_reg_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[13] <= reg_data_reg_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[14] <= reg_data_reg_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[15] <= reg_data_reg_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[16] <= reg_data_reg_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[17] <= reg_data_reg_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[18] <= reg_data_reg_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[19] <= reg_data_reg_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[20] <= reg_data_reg_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[21] <= reg_data_reg_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[22] <= reg_data_reg_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[23] <= reg_data_reg_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[24] <= reg_data_reg_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[25] <= reg_data_reg_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[26] <= reg_data_reg_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[27] <= reg_data_reg_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[28] <= reg_data_reg_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[29] <= reg_data_reg_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[30] <= reg_data_reg_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[31] <= reg_data_reg_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => reg_data_reg_q[0].CLK
clock => reg_data_reg_q[1].CLK
clock => reg_data_reg_q[2].CLK
clock => reg_data_reg_q[3].CLK
clock => reg_data_reg_q[4].CLK
clock => reg_data_reg_q[5].CLK
clock => reg_data_reg_q[6].CLK
clock => reg_data_reg_q[7].CLK
clock => reg_data_reg_q[8].CLK
clock => reg_data_reg_q[9].CLK
clock => reg_data_reg_q[10].CLK
clock => reg_data_reg_q[11].CLK
clock => reg_data_reg_q[12].CLK
clock => reg_data_reg_q[13].CLK
clock => reg_data_reg_q[14].CLK
clock => reg_data_reg_q[15].CLK
clock => reg_data_reg_q[16].CLK
clock => reg_data_reg_q[17].CLK
clock => reg_data_reg_q[18].CLK
clock => reg_data_reg_q[19].CLK
clock => reg_data_reg_q[20].CLK
clock => reg_data_reg_q[21].CLK
clock => reg_data_reg_q[22].CLK
clock => reg_data_reg_q[23].CLK
clock => reg_data_reg_q[24].CLK
clock => reg_data_reg_q[25].CLK
clock => reg_data_reg_q[26].CLK
clock => reg_data_reg_q[27].CLK
clock => reg_data_reg_q[28].CLK
clock => reg_data_reg_q[29].CLK
clock => reg_data_reg_q[30].CLK
clock => reg_data_reg_q[31].CLK
clock => reg_valid_reg_q[0].CLK
resetn => reg_data_reg_q[0].ACLR
resetn => reg_data_reg_q[1].ACLR
resetn => reg_data_reg_q[2].ACLR
resetn => reg_data_reg_q[3].ACLR
resetn => reg_data_reg_q[4].ACLR
resetn => reg_data_reg_q[5].ACLR
resetn => reg_data_reg_q[6].ACLR
resetn => reg_data_reg_q[7].ACLR
resetn => reg_data_reg_q[8].ACLR
resetn => reg_data_reg_q[9].ACLR
resetn => reg_data_reg_q[10].ACLR
resetn => reg_data_reg_q[11].ACLR
resetn => reg_data_reg_q[12].ACLR
resetn => reg_data_reg_q[13].ACLR
resetn => reg_data_reg_q[14].ACLR
resetn => reg_data_reg_q[15].ACLR
resetn => reg_data_reg_q[16].ACLR
resetn => reg_data_reg_q[17].ACLR
resetn => reg_data_reg_q[18].ACLR
resetn => reg_data_reg_q[19].ACLR
resetn => reg_data_reg_q[20].ACLR
resetn => reg_data_reg_q[21].ACLR
resetn => reg_data_reg_q[22].ACLR
resetn => reg_data_reg_q[23].ACLR
resetn => reg_data_reg_q[24].ACLR
resetn => reg_data_reg_q[25].ACLR
resetn => reg_data_reg_q[26].ACLR
resetn => reg_data_reg_q[27].ACLR
resetn => reg_data_reg_q[28].ACLR
resetn => reg_data_reg_q[29].ACLR
resetn => reg_data_reg_q[30].ACLR
resetn => reg_data_reg_q[31].ACLR
resetn => reg_valid_reg_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10:thei_iord_bl_s2_unnamed_ihc_13_ihc_16|hld_iord:theiord
clock => clock.IN1
resetn => resetn.IN1
i_valid => i_valid.IN1
o_stall <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_stall
i_predicate => i_predicate.IN1
o_valid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_empty <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_datavalid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_datavalid
o_data[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[1] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[2] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[3] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[4] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[5] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[6] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[7] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[8] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[9] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[10] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[11] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[12] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[13] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[14] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[15] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[16] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[17] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[18] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[19] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[20] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[21] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[22] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[23] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[24] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[25] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[26] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[27] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[28] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[29] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[30] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[31] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_startofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_endofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[1] <= <GND>
o_packetempty[2] <= <GND>
o_packetempty[3] <= <GND>
o_packetempty[4] <= <GND>
o_packetempty[5] <= <GND>
o_packetempty[6] <= <GND>
o_packetempty[7] <= <GND>
o_packetempty[8] <= <GND>
o_packetempty[9] <= <GND>
o_packetempty[10] <= <GND>
o_packetempty[11] <= <GND>
o_packetempty[12] <= <GND>
o_packetempty[13] <= <GND>
o_packetempty[14] <= <GND>
o_packetempty[15] <= <GND>
o_packetempty[16] <= <GND>
o_packetempty[17] <= <GND>
o_packetempty[18] <= <GND>
o_packetempty[19] <= <GND>
o_packetempty[20] <= <GND>
o_packetempty[21] <= <GND>
o_packetempty[22] <= <GND>
o_packetempty[23] <= <GND>
o_packetempty[24] <= <GND>
o_packetempty[25] <= <GND>
o_packetempty[26] <= <GND>
o_packetempty[27] <= <GND>
o_packetempty[28] <= <GND>
o_packetempty[29] <= <GND>
o_packetempty[30] <= <GND>
o_packetempty[31] <= <GND>
i_fifovalid => ch_i_fifovalid.IN1
o_fifoready <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_fifostall
o_fifoalmost_full <= <GND>
o_fifochannel_stall <= <GND>
i_fifodata[0] => ch_i_fifodata[0].IN1
i_fifodata[1] => ch_i_fifodata[1].IN1
i_fifodata[2] => ch_i_fifodata[2].IN1
i_fifodata[3] => ch_i_fifodata[3].IN1
i_fifodata[4] => ch_i_fifodata[4].IN1
i_fifodata[5] => ch_i_fifodata[5].IN1
i_fifodata[6] => ch_i_fifodata[6].IN1
i_fifodata[7] => ch_i_fifodata[7].IN1
i_fifodata[8] => ch_i_fifodata[8].IN1
i_fifodata[9] => ch_i_fifodata[9].IN1
i_fifodata[10] => ch_i_fifodata[10].IN1
i_fifodata[11] => ch_i_fifodata[11].IN1
i_fifodata[12] => ch_i_fifodata[12].IN1
i_fifodata[13] => ch_i_fifodata[13].IN1
i_fifodata[14] => ch_i_fifodata[14].IN1
i_fifodata[15] => ch_i_fifodata[15].IN1
i_fifodata[16] => ch_i_fifodata[16].IN1
i_fifodata[17] => ch_i_fifodata[17].IN1
i_fifodata[18] => ch_i_fifodata[18].IN1
i_fifodata[19] => ch_i_fifodata[19].IN1
i_fifodata[20] => ch_i_fifodata[20].IN1
i_fifodata[21] => ch_i_fifodata[21].IN1
i_fifodata[22] => ch_i_fifodata[22].IN1
i_fifodata[23] => ch_i_fifodata[23].IN1
i_fifodata[24] => ch_i_fifodata[24].IN1
i_fifodata[25] => ch_i_fifodata[25].IN1
i_fifodata[26] => ch_i_fifodata[26].IN1
i_fifodata[27] => ch_i_fifodata[27].IN1
i_fifodata[28] => ch_i_fifodata[28].IN1
i_fifodata[29] => ch_i_fifodata[29].IN1
i_fifodata[30] => ch_i_fifodata[30].IN1
i_fifodata[31] => ch_i_fifodata[31].IN1
i_fifostartofpacket => ch_i_fifostartofpacket.IN1
i_fifoendofpacket => ch_i_fifoendofpacket.IN1
i_fifoempty[0] => ch_i_fifoempty[0].IN1
ecc_err_status[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
ecc_err_status[1] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10:thei_iord_bl_s2_unnamed_ihc_13_ihc_16|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => up_stall.IN0
i_valid => down_valid.IN1
i_valid => o_fifostall.IN0
i_predicate => down_valid.IN0
i_predicate => o_fifostall.IN1
i_predicate => up_stall.IN1
o_stall <= up_stall.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= down_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => up_stall.IN1
i_stall => o_fifostall.IN1
o_datavalid <= down_datavalid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= i_fifodata[0].DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= i_fifodata[1].DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= i_fifodata[2].DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= i_fifodata[3].DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= i_fifodata[4].DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= i_fifodata[5].DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= i_fifodata[6].DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= i_fifodata[7].DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= i_fifodata[8].DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= i_fifodata[9].DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= i_fifodata[10].DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= i_fifodata[11].DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= i_fifodata[12].DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= i_fifodata[13].DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= i_fifodata[14].DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= i_fifodata[15].DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= i_fifodata[16].DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= i_fifodata[17].DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= i_fifodata[18].DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= i_fifodata[19].DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= i_fifodata[20].DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= i_fifodata[21].DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= i_fifodata[22].DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= i_fifodata[23].DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= i_fifodata[24].DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= i_fifodata[25].DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= i_fifodata[26].DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= i_fifodata[27].DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= i_fifodata[28].DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= i_fifodata[29].DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= i_fifodata[30].DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= i_fifodata[31].DB_MAX_OUTPUT_PORT_TYPE
o_data[32] <= i_fifodata[32].DB_MAX_OUTPUT_PORT_TYPE
o_data[33] <= i_fifodata[33].DB_MAX_OUTPUT_PORT_TYPE
i_fifovalid => down_valid.IN1
i_fifovalid => down_datavalid.IN1
i_fifovalid => up_stall.IN1
o_fifostall <= o_fifostall.DB_MAX_OUTPUT_PORT_TYPE
i_fifodata[0] => o_data[0].DATAIN
i_fifodata[1] => o_data[1].DATAIN
i_fifodata[2] => o_data[2].DATAIN
i_fifodata[3] => o_data[3].DATAIN
i_fifodata[4] => o_data[4].DATAIN
i_fifodata[5] => o_data[5].DATAIN
i_fifodata[6] => o_data[6].DATAIN
i_fifodata[7] => o_data[7].DATAIN
i_fifodata[8] => o_data[8].DATAIN
i_fifodata[9] => o_data[9].DATAIN
i_fifodata[10] => o_data[10].DATAIN
i_fifodata[11] => o_data[11].DATAIN
i_fifodata[12] => o_data[12].DATAIN
i_fifodata[13] => o_data[13].DATAIN
i_fifodata[14] => o_data[14].DATAIN
i_fifodata[15] => o_data[15].DATAIN
i_fifodata[16] => o_data[16].DATAIN
i_fifodata[17] => o_data[17].DATAIN
i_fifodata[18] => o_data[18].DATAIN
i_fifodata[19] => o_data[19].DATAIN
i_fifodata[20] => o_data[20].DATAIN
i_fifodata[21] => o_data[21].DATAIN
i_fifodata[22] => o_data[22].DATAIN
i_fifodata[23] => o_data[23].DATAIN
i_fifodata[24] => o_data[24].DATAIN
i_fifodata[25] => o_data[25].DATAIN
i_fifodata[26] => o_data[26].DATAIN
i_fifodata[27] => o_data[27].DATAIN
i_fifodata[28] => o_data[28].DATAIN
i_fifodata[29] => o_data[29].DATAIN
i_fifodata[30] => o_data[30].DATAIN
i_fifodata[31] => o_data[31].DATAIN
i_fifodata[32] => o_data[32].DATAIN
i_fifodata[33] => o_data[33].DATAIN
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10:thei_iord_bl_s2_unnamed_ihc_13_ihc_16|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10:thei_iord_bl_s2_unnamed_ihc_14_ihc_18
in_iord_bl_s2_2_i_fifodata[0] => in_iord_bl_s2_2_i_fifodata[0].IN1
in_iord_bl_s2_2_i_fifodata[1] => in_iord_bl_s2_2_i_fifodata[1].IN1
in_iord_bl_s2_2_i_fifodata[2] => in_iord_bl_s2_2_i_fifodata[2].IN1
in_iord_bl_s2_2_i_fifodata[3] => in_iord_bl_s2_2_i_fifodata[3].IN1
in_iord_bl_s2_2_i_fifodata[4] => in_iord_bl_s2_2_i_fifodata[4].IN1
in_iord_bl_s2_2_i_fifodata[5] => in_iord_bl_s2_2_i_fifodata[5].IN1
in_iord_bl_s2_2_i_fifodata[6] => in_iord_bl_s2_2_i_fifodata[6].IN1
in_iord_bl_s2_2_i_fifodata[7] => in_iord_bl_s2_2_i_fifodata[7].IN1
in_iord_bl_s2_2_i_fifodata[8] => in_iord_bl_s2_2_i_fifodata[8].IN1
in_iord_bl_s2_2_i_fifodata[9] => in_iord_bl_s2_2_i_fifodata[9].IN1
in_iord_bl_s2_2_i_fifodata[10] => in_iord_bl_s2_2_i_fifodata[10].IN1
in_iord_bl_s2_2_i_fifodata[11] => in_iord_bl_s2_2_i_fifodata[11].IN1
in_iord_bl_s2_2_i_fifodata[12] => in_iord_bl_s2_2_i_fifodata[12].IN1
in_iord_bl_s2_2_i_fifodata[13] => in_iord_bl_s2_2_i_fifodata[13].IN1
in_iord_bl_s2_2_i_fifodata[14] => in_iord_bl_s2_2_i_fifodata[14].IN1
in_iord_bl_s2_2_i_fifodata[15] => in_iord_bl_s2_2_i_fifodata[15].IN1
in_iord_bl_s2_2_i_fifodata[16] => in_iord_bl_s2_2_i_fifodata[16].IN1
in_iord_bl_s2_2_i_fifodata[17] => in_iord_bl_s2_2_i_fifodata[17].IN1
in_iord_bl_s2_2_i_fifodata[18] => in_iord_bl_s2_2_i_fifodata[18].IN1
in_iord_bl_s2_2_i_fifodata[19] => in_iord_bl_s2_2_i_fifodata[19].IN1
in_iord_bl_s2_2_i_fifodata[20] => in_iord_bl_s2_2_i_fifodata[20].IN1
in_iord_bl_s2_2_i_fifodata[21] => in_iord_bl_s2_2_i_fifodata[21].IN1
in_iord_bl_s2_2_i_fifodata[22] => in_iord_bl_s2_2_i_fifodata[22].IN1
in_iord_bl_s2_2_i_fifodata[23] => in_iord_bl_s2_2_i_fifodata[23].IN1
in_iord_bl_s2_2_i_fifodata[24] => in_iord_bl_s2_2_i_fifodata[24].IN1
in_iord_bl_s2_2_i_fifodata[25] => in_iord_bl_s2_2_i_fifodata[25].IN1
in_iord_bl_s2_2_i_fifodata[26] => in_iord_bl_s2_2_i_fifodata[26].IN1
in_iord_bl_s2_2_i_fifodata[27] => in_iord_bl_s2_2_i_fifodata[27].IN1
in_iord_bl_s2_2_i_fifodata[28] => in_iord_bl_s2_2_i_fifodata[28].IN1
in_iord_bl_s2_2_i_fifodata[29] => in_iord_bl_s2_2_i_fifodata[29].IN1
in_iord_bl_s2_2_i_fifodata[30] => in_iord_bl_s2_2_i_fifodata[30].IN1
in_iord_bl_s2_2_i_fifodata[31] => in_iord_bl_s2_2_i_fifodata[31].IN1
in_iord_bl_s2_2_i_fifovalid[0] => iord_i_fifovalid_bitsignaltemp.IN1
out_iord_bl_s2_2_o_fifoalmost_full[0] <= hld_iord:theiord.o_fifoalmost_full
in_i_stall[0] => in_i_stall[0].IN1
out_o_stall[0] <= hld_iord:theiord.o_stall
in_i_dependence[0] => ~NO_FANOUT~
in_i_valid[0] => iord_i_valid_bitsignaltemp.IN1
out_iord_bl_s2_2_o_fifoready[0] <= hld_iord:theiord.o_fifoready
out_o_data[0] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[1] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[2] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[3] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[4] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[5] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[6] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[7] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[8] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[9] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[10] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[11] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[12] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[13] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[14] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[15] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[16] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[17] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[18] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[19] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[20] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[21] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[22] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[23] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[24] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[25] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[26] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[27] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[28] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[29] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[30] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[31] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_valid[0] <= SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10:thei_iord_bl_s2_unnamed_ihc_14_ihc_18|SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix
in_stall_in[0] => reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_reg_valid_reg_q[0].IN1
out_stall_out[0] <= reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => reg_data_reg_q[0].DATAIN
in_data_in[1] => reg_data_reg_q[1].DATAIN
in_data_in[2] => reg_data_reg_q[2].DATAIN
in_data_in[3] => reg_data_reg_q[3].DATAIN
in_data_in[4] => reg_data_reg_q[4].DATAIN
in_data_in[5] => reg_data_reg_q[5].DATAIN
in_data_in[6] => reg_data_reg_q[6].DATAIN
in_data_in[7] => reg_data_reg_q[7].DATAIN
in_data_in[8] => reg_data_reg_q[8].DATAIN
in_data_in[9] => reg_data_reg_q[9].DATAIN
in_data_in[10] => reg_data_reg_q[10].DATAIN
in_data_in[11] => reg_data_reg_q[11].DATAIN
in_data_in[12] => reg_data_reg_q[12].DATAIN
in_data_in[13] => reg_data_reg_q[13].DATAIN
in_data_in[14] => reg_data_reg_q[14].DATAIN
in_data_in[15] => reg_data_reg_q[15].DATAIN
in_data_in[16] => reg_data_reg_q[16].DATAIN
in_data_in[17] => reg_data_reg_q[17].DATAIN
in_data_in[18] => reg_data_reg_q[18].DATAIN
in_data_in[19] => reg_data_reg_q[19].DATAIN
in_data_in[20] => reg_data_reg_q[20].DATAIN
in_data_in[21] => reg_data_reg_q[21].DATAIN
in_data_in[22] => reg_data_reg_q[22].DATAIN
in_data_in[23] => reg_data_reg_q[23].DATAIN
in_data_in[24] => reg_data_reg_q[24].DATAIN
in_data_in[25] => reg_data_reg_q[25].DATAIN
in_data_in[26] => reg_data_reg_q[26].DATAIN
in_data_in[27] => reg_data_reg_q[27].DATAIN
in_data_in[28] => reg_data_reg_q[28].DATAIN
in_data_in[29] => reg_data_reg_q[29].DATAIN
in_data_in[30] => reg_data_reg_q[30].DATAIN
in_data_in[31] => reg_data_reg_q[31].DATAIN
in_valid_in[0] => reg_valid_reg_q[0].DATAIN
out_data_out[0] <= reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= reg_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[2] <= reg_data_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[3] <= reg_data_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[4] <= reg_data_reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[5] <= reg_data_reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[6] <= reg_data_reg_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[7] <= reg_data_reg_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[8] <= reg_data_reg_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[9] <= reg_data_reg_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[10] <= reg_data_reg_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[11] <= reg_data_reg_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[12] <= reg_data_reg_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[13] <= reg_data_reg_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[14] <= reg_data_reg_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[15] <= reg_data_reg_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[16] <= reg_data_reg_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[17] <= reg_data_reg_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[18] <= reg_data_reg_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[19] <= reg_data_reg_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[20] <= reg_data_reg_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[21] <= reg_data_reg_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[22] <= reg_data_reg_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[23] <= reg_data_reg_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[24] <= reg_data_reg_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[25] <= reg_data_reg_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[26] <= reg_data_reg_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[27] <= reg_data_reg_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[28] <= reg_data_reg_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[29] <= reg_data_reg_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[30] <= reg_data_reg_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[31] <= reg_data_reg_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => reg_data_reg_q[0].CLK
clock => reg_data_reg_q[1].CLK
clock => reg_data_reg_q[2].CLK
clock => reg_data_reg_q[3].CLK
clock => reg_data_reg_q[4].CLK
clock => reg_data_reg_q[5].CLK
clock => reg_data_reg_q[6].CLK
clock => reg_data_reg_q[7].CLK
clock => reg_data_reg_q[8].CLK
clock => reg_data_reg_q[9].CLK
clock => reg_data_reg_q[10].CLK
clock => reg_data_reg_q[11].CLK
clock => reg_data_reg_q[12].CLK
clock => reg_data_reg_q[13].CLK
clock => reg_data_reg_q[14].CLK
clock => reg_data_reg_q[15].CLK
clock => reg_data_reg_q[16].CLK
clock => reg_data_reg_q[17].CLK
clock => reg_data_reg_q[18].CLK
clock => reg_data_reg_q[19].CLK
clock => reg_data_reg_q[20].CLK
clock => reg_data_reg_q[21].CLK
clock => reg_data_reg_q[22].CLK
clock => reg_data_reg_q[23].CLK
clock => reg_data_reg_q[24].CLK
clock => reg_data_reg_q[25].CLK
clock => reg_data_reg_q[26].CLK
clock => reg_data_reg_q[27].CLK
clock => reg_data_reg_q[28].CLK
clock => reg_data_reg_q[29].CLK
clock => reg_data_reg_q[30].CLK
clock => reg_data_reg_q[31].CLK
clock => reg_valid_reg_q[0].CLK
resetn => reg_data_reg_q[0].ACLR
resetn => reg_data_reg_q[1].ACLR
resetn => reg_data_reg_q[2].ACLR
resetn => reg_data_reg_q[3].ACLR
resetn => reg_data_reg_q[4].ACLR
resetn => reg_data_reg_q[5].ACLR
resetn => reg_data_reg_q[6].ACLR
resetn => reg_data_reg_q[7].ACLR
resetn => reg_data_reg_q[8].ACLR
resetn => reg_data_reg_q[9].ACLR
resetn => reg_data_reg_q[10].ACLR
resetn => reg_data_reg_q[11].ACLR
resetn => reg_data_reg_q[12].ACLR
resetn => reg_data_reg_q[13].ACLR
resetn => reg_data_reg_q[14].ACLR
resetn => reg_data_reg_q[15].ACLR
resetn => reg_data_reg_q[16].ACLR
resetn => reg_data_reg_q[17].ACLR
resetn => reg_data_reg_q[18].ACLR
resetn => reg_data_reg_q[19].ACLR
resetn => reg_data_reg_q[20].ACLR
resetn => reg_data_reg_q[21].ACLR
resetn => reg_data_reg_q[22].ACLR
resetn => reg_data_reg_q[23].ACLR
resetn => reg_data_reg_q[24].ACLR
resetn => reg_data_reg_q[25].ACLR
resetn => reg_data_reg_q[26].ACLR
resetn => reg_data_reg_q[27].ACLR
resetn => reg_data_reg_q[28].ACLR
resetn => reg_data_reg_q[29].ACLR
resetn => reg_data_reg_q[30].ACLR
resetn => reg_data_reg_q[31].ACLR
resetn => reg_valid_reg_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10:thei_iord_bl_s2_unnamed_ihc_14_ihc_18|hld_iord:theiord
clock => clock.IN1
resetn => resetn.IN1
i_valid => i_valid.IN1
o_stall <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_stall
i_predicate => i_predicate.IN1
o_valid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_empty <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_datavalid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_datavalid
o_data[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[1] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[2] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[3] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[4] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[5] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[6] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[7] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[8] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[9] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[10] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[11] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[12] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[13] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[14] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[15] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[16] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[17] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[18] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[19] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[20] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[21] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[22] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[23] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[24] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[25] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[26] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[27] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[28] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[29] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[30] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[31] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_startofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_endofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[1] <= <GND>
o_packetempty[2] <= <GND>
o_packetempty[3] <= <GND>
o_packetempty[4] <= <GND>
o_packetempty[5] <= <GND>
o_packetempty[6] <= <GND>
o_packetempty[7] <= <GND>
o_packetempty[8] <= <GND>
o_packetempty[9] <= <GND>
o_packetempty[10] <= <GND>
o_packetempty[11] <= <GND>
o_packetempty[12] <= <GND>
o_packetempty[13] <= <GND>
o_packetempty[14] <= <GND>
o_packetempty[15] <= <GND>
o_packetempty[16] <= <GND>
o_packetempty[17] <= <GND>
o_packetempty[18] <= <GND>
o_packetempty[19] <= <GND>
o_packetempty[20] <= <GND>
o_packetempty[21] <= <GND>
o_packetempty[22] <= <GND>
o_packetempty[23] <= <GND>
o_packetempty[24] <= <GND>
o_packetempty[25] <= <GND>
o_packetempty[26] <= <GND>
o_packetempty[27] <= <GND>
o_packetempty[28] <= <GND>
o_packetempty[29] <= <GND>
o_packetempty[30] <= <GND>
o_packetempty[31] <= <GND>
i_fifovalid => ch_i_fifovalid.IN1
o_fifoready <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_fifostall
o_fifoalmost_full <= <GND>
o_fifochannel_stall <= <GND>
i_fifodata[0] => ch_i_fifodata[0].IN1
i_fifodata[1] => ch_i_fifodata[1].IN1
i_fifodata[2] => ch_i_fifodata[2].IN1
i_fifodata[3] => ch_i_fifodata[3].IN1
i_fifodata[4] => ch_i_fifodata[4].IN1
i_fifodata[5] => ch_i_fifodata[5].IN1
i_fifodata[6] => ch_i_fifodata[6].IN1
i_fifodata[7] => ch_i_fifodata[7].IN1
i_fifodata[8] => ch_i_fifodata[8].IN1
i_fifodata[9] => ch_i_fifodata[9].IN1
i_fifodata[10] => ch_i_fifodata[10].IN1
i_fifodata[11] => ch_i_fifodata[11].IN1
i_fifodata[12] => ch_i_fifodata[12].IN1
i_fifodata[13] => ch_i_fifodata[13].IN1
i_fifodata[14] => ch_i_fifodata[14].IN1
i_fifodata[15] => ch_i_fifodata[15].IN1
i_fifodata[16] => ch_i_fifodata[16].IN1
i_fifodata[17] => ch_i_fifodata[17].IN1
i_fifodata[18] => ch_i_fifodata[18].IN1
i_fifodata[19] => ch_i_fifodata[19].IN1
i_fifodata[20] => ch_i_fifodata[20].IN1
i_fifodata[21] => ch_i_fifodata[21].IN1
i_fifodata[22] => ch_i_fifodata[22].IN1
i_fifodata[23] => ch_i_fifodata[23].IN1
i_fifodata[24] => ch_i_fifodata[24].IN1
i_fifodata[25] => ch_i_fifodata[25].IN1
i_fifodata[26] => ch_i_fifodata[26].IN1
i_fifodata[27] => ch_i_fifodata[27].IN1
i_fifodata[28] => ch_i_fifodata[28].IN1
i_fifodata[29] => ch_i_fifodata[29].IN1
i_fifodata[30] => ch_i_fifodata[30].IN1
i_fifodata[31] => ch_i_fifodata[31].IN1
i_fifostartofpacket => ch_i_fifostartofpacket.IN1
i_fifoendofpacket => ch_i_fifoendofpacket.IN1
i_fifoempty[0] => ch_i_fifoempty[0].IN1
ecc_err_status[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
ecc_err_status[1] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10:thei_iord_bl_s2_unnamed_ihc_14_ihc_18|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => up_stall.IN0
i_valid => down_valid.IN1
i_valid => o_fifostall.IN0
i_predicate => down_valid.IN0
i_predicate => o_fifostall.IN1
i_predicate => up_stall.IN1
o_stall <= up_stall.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= down_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => up_stall.IN1
i_stall => o_fifostall.IN1
o_datavalid <= down_datavalid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= i_fifodata[0].DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= i_fifodata[1].DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= i_fifodata[2].DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= i_fifodata[3].DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= i_fifodata[4].DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= i_fifodata[5].DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= i_fifodata[6].DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= i_fifodata[7].DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= i_fifodata[8].DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= i_fifodata[9].DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= i_fifodata[10].DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= i_fifodata[11].DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= i_fifodata[12].DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= i_fifodata[13].DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= i_fifodata[14].DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= i_fifodata[15].DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= i_fifodata[16].DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= i_fifodata[17].DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= i_fifodata[18].DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= i_fifodata[19].DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= i_fifodata[20].DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= i_fifodata[21].DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= i_fifodata[22].DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= i_fifodata[23].DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= i_fifodata[24].DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= i_fifodata[25].DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= i_fifodata[26].DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= i_fifodata[27].DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= i_fifodata[28].DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= i_fifodata[29].DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= i_fifodata[30].DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= i_fifodata[31].DB_MAX_OUTPUT_PORT_TYPE
o_data[32] <= i_fifodata[32].DB_MAX_OUTPUT_PORT_TYPE
o_data[33] <= i_fifodata[33].DB_MAX_OUTPUT_PORT_TYPE
i_fifovalid => down_valid.IN1
i_fifovalid => down_datavalid.IN1
i_fifovalid => up_stall.IN1
o_fifostall <= o_fifostall.DB_MAX_OUTPUT_PORT_TYPE
i_fifodata[0] => o_data[0].DATAIN
i_fifodata[1] => o_data[1].DATAIN
i_fifodata[2] => o_data[2].DATAIN
i_fifodata[3] => o_data[3].DATAIN
i_fifodata[4] => o_data[4].DATAIN
i_fifodata[5] => o_data[5].DATAIN
i_fifodata[6] => o_data[6].DATAIN
i_fifodata[7] => o_data[7].DATAIN
i_fifodata[8] => o_data[8].DATAIN
i_fifodata[9] => o_data[9].DATAIN
i_fifodata[10] => o_data[10].DATAIN
i_fifodata[11] => o_data[11].DATAIN
i_fifodata[12] => o_data[12].DATAIN
i_fifodata[13] => o_data[13].DATAIN
i_fifodata[14] => o_data[14].DATAIN
i_fifodata[15] => o_data[15].DATAIN
i_fifodata[16] => o_data[16].DATAIN
i_fifodata[17] => o_data[17].DATAIN
i_fifodata[18] => o_data[18].DATAIN
i_fifodata[19] => o_data[19].DATAIN
i_fifodata[20] => o_data[20].DATAIN
i_fifodata[21] => o_data[21].DATAIN
i_fifodata[22] => o_data[22].DATAIN
i_fifodata[23] => o_data[23].DATAIN
i_fifodata[24] => o_data[24].DATAIN
i_fifodata[25] => o_data[25].DATAIN
i_fifodata[26] => o_data[26].DATAIN
i_fifodata[27] => o_data[27].DATAIN
i_fifodata[28] => o_data[28].DATAIN
i_fifodata[29] => o_data[29].DATAIN
i_fifodata[30] => o_data[30].DATAIN
i_fifodata[31] => o_data[31].DATAIN
i_fifodata[32] => o_data[32].DATAIN
i_fifodata[33] => o_data[33].DATAIN
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10:thei_iord_bl_s2_unnamed_ihc_14_ihc_18|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10:thei_iord_bl_s2_unnamed_ihc_15_ihc_110
in_iord_bl_s2_3_i_fifodata[0] => in_iord_bl_s2_3_i_fifodata[0].IN1
in_iord_bl_s2_3_i_fifodata[1] => in_iord_bl_s2_3_i_fifodata[1].IN1
in_iord_bl_s2_3_i_fifodata[2] => in_iord_bl_s2_3_i_fifodata[2].IN1
in_iord_bl_s2_3_i_fifodata[3] => in_iord_bl_s2_3_i_fifodata[3].IN1
in_iord_bl_s2_3_i_fifodata[4] => in_iord_bl_s2_3_i_fifodata[4].IN1
in_iord_bl_s2_3_i_fifodata[5] => in_iord_bl_s2_3_i_fifodata[5].IN1
in_iord_bl_s2_3_i_fifodata[6] => in_iord_bl_s2_3_i_fifodata[6].IN1
in_iord_bl_s2_3_i_fifodata[7] => in_iord_bl_s2_3_i_fifodata[7].IN1
in_iord_bl_s2_3_i_fifodata[8] => in_iord_bl_s2_3_i_fifodata[8].IN1
in_iord_bl_s2_3_i_fifodata[9] => in_iord_bl_s2_3_i_fifodata[9].IN1
in_iord_bl_s2_3_i_fifodata[10] => in_iord_bl_s2_3_i_fifodata[10].IN1
in_iord_bl_s2_3_i_fifodata[11] => in_iord_bl_s2_3_i_fifodata[11].IN1
in_iord_bl_s2_3_i_fifodata[12] => in_iord_bl_s2_3_i_fifodata[12].IN1
in_iord_bl_s2_3_i_fifodata[13] => in_iord_bl_s2_3_i_fifodata[13].IN1
in_iord_bl_s2_3_i_fifodata[14] => in_iord_bl_s2_3_i_fifodata[14].IN1
in_iord_bl_s2_3_i_fifodata[15] => in_iord_bl_s2_3_i_fifodata[15].IN1
in_iord_bl_s2_3_i_fifodata[16] => in_iord_bl_s2_3_i_fifodata[16].IN1
in_iord_bl_s2_3_i_fifodata[17] => in_iord_bl_s2_3_i_fifodata[17].IN1
in_iord_bl_s2_3_i_fifodata[18] => in_iord_bl_s2_3_i_fifodata[18].IN1
in_iord_bl_s2_3_i_fifodata[19] => in_iord_bl_s2_3_i_fifodata[19].IN1
in_iord_bl_s2_3_i_fifodata[20] => in_iord_bl_s2_3_i_fifodata[20].IN1
in_iord_bl_s2_3_i_fifodata[21] => in_iord_bl_s2_3_i_fifodata[21].IN1
in_iord_bl_s2_3_i_fifodata[22] => in_iord_bl_s2_3_i_fifodata[22].IN1
in_iord_bl_s2_3_i_fifodata[23] => in_iord_bl_s2_3_i_fifodata[23].IN1
in_iord_bl_s2_3_i_fifodata[24] => in_iord_bl_s2_3_i_fifodata[24].IN1
in_iord_bl_s2_3_i_fifodata[25] => in_iord_bl_s2_3_i_fifodata[25].IN1
in_iord_bl_s2_3_i_fifodata[26] => in_iord_bl_s2_3_i_fifodata[26].IN1
in_iord_bl_s2_3_i_fifodata[27] => in_iord_bl_s2_3_i_fifodata[27].IN1
in_iord_bl_s2_3_i_fifodata[28] => in_iord_bl_s2_3_i_fifodata[28].IN1
in_iord_bl_s2_3_i_fifodata[29] => in_iord_bl_s2_3_i_fifodata[29].IN1
in_iord_bl_s2_3_i_fifodata[30] => in_iord_bl_s2_3_i_fifodata[30].IN1
in_iord_bl_s2_3_i_fifodata[31] => in_iord_bl_s2_3_i_fifodata[31].IN1
in_iord_bl_s2_3_i_fifovalid[0] => iord_i_fifovalid_bitsignaltemp.IN1
out_iord_bl_s2_3_o_fifoalmost_full[0] <= hld_iord:theiord.o_fifoalmost_full
in_i_stall[0] => in_i_stall[0].IN1
out_o_stall[0] <= hld_iord:theiord.o_stall
in_i_dependence[0] => ~NO_FANOUT~
in_i_valid[0] => iord_i_valid_bitsignaltemp.IN1
out_iord_bl_s2_3_o_fifoready[0] <= hld_iord:theiord.o_fifoready
out_o_data[0] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[1] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[2] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[3] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[4] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[5] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[6] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[7] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[8] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[9] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[10] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[11] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[12] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[13] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[14] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[15] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[16] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[17] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[18] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[19] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[20] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[21] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[22] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[23] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[24] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[25] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[26] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[27] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[28] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[29] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[30] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[31] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_valid[0] <= SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10:thei_iord_bl_s2_unnamed_ihc_15_ihc_110|SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix
in_stall_in[0] => reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_reg_valid_reg_q[0].IN1
out_stall_out[0] <= reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => reg_data_reg_q[0].DATAIN
in_data_in[1] => reg_data_reg_q[1].DATAIN
in_data_in[2] => reg_data_reg_q[2].DATAIN
in_data_in[3] => reg_data_reg_q[3].DATAIN
in_data_in[4] => reg_data_reg_q[4].DATAIN
in_data_in[5] => reg_data_reg_q[5].DATAIN
in_data_in[6] => reg_data_reg_q[6].DATAIN
in_data_in[7] => reg_data_reg_q[7].DATAIN
in_data_in[8] => reg_data_reg_q[8].DATAIN
in_data_in[9] => reg_data_reg_q[9].DATAIN
in_data_in[10] => reg_data_reg_q[10].DATAIN
in_data_in[11] => reg_data_reg_q[11].DATAIN
in_data_in[12] => reg_data_reg_q[12].DATAIN
in_data_in[13] => reg_data_reg_q[13].DATAIN
in_data_in[14] => reg_data_reg_q[14].DATAIN
in_data_in[15] => reg_data_reg_q[15].DATAIN
in_data_in[16] => reg_data_reg_q[16].DATAIN
in_data_in[17] => reg_data_reg_q[17].DATAIN
in_data_in[18] => reg_data_reg_q[18].DATAIN
in_data_in[19] => reg_data_reg_q[19].DATAIN
in_data_in[20] => reg_data_reg_q[20].DATAIN
in_data_in[21] => reg_data_reg_q[21].DATAIN
in_data_in[22] => reg_data_reg_q[22].DATAIN
in_data_in[23] => reg_data_reg_q[23].DATAIN
in_data_in[24] => reg_data_reg_q[24].DATAIN
in_data_in[25] => reg_data_reg_q[25].DATAIN
in_data_in[26] => reg_data_reg_q[26].DATAIN
in_data_in[27] => reg_data_reg_q[27].DATAIN
in_data_in[28] => reg_data_reg_q[28].DATAIN
in_data_in[29] => reg_data_reg_q[29].DATAIN
in_data_in[30] => reg_data_reg_q[30].DATAIN
in_data_in[31] => reg_data_reg_q[31].DATAIN
in_valid_in[0] => reg_valid_reg_q[0].DATAIN
out_data_out[0] <= reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= reg_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[2] <= reg_data_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[3] <= reg_data_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[4] <= reg_data_reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[5] <= reg_data_reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[6] <= reg_data_reg_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[7] <= reg_data_reg_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[8] <= reg_data_reg_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[9] <= reg_data_reg_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[10] <= reg_data_reg_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[11] <= reg_data_reg_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[12] <= reg_data_reg_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[13] <= reg_data_reg_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[14] <= reg_data_reg_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[15] <= reg_data_reg_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[16] <= reg_data_reg_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[17] <= reg_data_reg_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[18] <= reg_data_reg_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[19] <= reg_data_reg_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[20] <= reg_data_reg_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[21] <= reg_data_reg_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[22] <= reg_data_reg_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[23] <= reg_data_reg_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[24] <= reg_data_reg_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[25] <= reg_data_reg_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[26] <= reg_data_reg_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[27] <= reg_data_reg_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[28] <= reg_data_reg_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[29] <= reg_data_reg_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[30] <= reg_data_reg_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[31] <= reg_data_reg_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => reg_data_reg_q[0].CLK
clock => reg_data_reg_q[1].CLK
clock => reg_data_reg_q[2].CLK
clock => reg_data_reg_q[3].CLK
clock => reg_data_reg_q[4].CLK
clock => reg_data_reg_q[5].CLK
clock => reg_data_reg_q[6].CLK
clock => reg_data_reg_q[7].CLK
clock => reg_data_reg_q[8].CLK
clock => reg_data_reg_q[9].CLK
clock => reg_data_reg_q[10].CLK
clock => reg_data_reg_q[11].CLK
clock => reg_data_reg_q[12].CLK
clock => reg_data_reg_q[13].CLK
clock => reg_data_reg_q[14].CLK
clock => reg_data_reg_q[15].CLK
clock => reg_data_reg_q[16].CLK
clock => reg_data_reg_q[17].CLK
clock => reg_data_reg_q[18].CLK
clock => reg_data_reg_q[19].CLK
clock => reg_data_reg_q[20].CLK
clock => reg_data_reg_q[21].CLK
clock => reg_data_reg_q[22].CLK
clock => reg_data_reg_q[23].CLK
clock => reg_data_reg_q[24].CLK
clock => reg_data_reg_q[25].CLK
clock => reg_data_reg_q[26].CLK
clock => reg_data_reg_q[27].CLK
clock => reg_data_reg_q[28].CLK
clock => reg_data_reg_q[29].CLK
clock => reg_data_reg_q[30].CLK
clock => reg_data_reg_q[31].CLK
clock => reg_valid_reg_q[0].CLK
resetn => reg_data_reg_q[0].ACLR
resetn => reg_data_reg_q[1].ACLR
resetn => reg_data_reg_q[2].ACLR
resetn => reg_data_reg_q[3].ACLR
resetn => reg_data_reg_q[4].ACLR
resetn => reg_data_reg_q[5].ACLR
resetn => reg_data_reg_q[6].ACLR
resetn => reg_data_reg_q[7].ACLR
resetn => reg_data_reg_q[8].ACLR
resetn => reg_data_reg_q[9].ACLR
resetn => reg_data_reg_q[10].ACLR
resetn => reg_data_reg_q[11].ACLR
resetn => reg_data_reg_q[12].ACLR
resetn => reg_data_reg_q[13].ACLR
resetn => reg_data_reg_q[14].ACLR
resetn => reg_data_reg_q[15].ACLR
resetn => reg_data_reg_q[16].ACLR
resetn => reg_data_reg_q[17].ACLR
resetn => reg_data_reg_q[18].ACLR
resetn => reg_data_reg_q[19].ACLR
resetn => reg_data_reg_q[20].ACLR
resetn => reg_data_reg_q[21].ACLR
resetn => reg_data_reg_q[22].ACLR
resetn => reg_data_reg_q[23].ACLR
resetn => reg_data_reg_q[24].ACLR
resetn => reg_data_reg_q[25].ACLR
resetn => reg_data_reg_q[26].ACLR
resetn => reg_data_reg_q[27].ACLR
resetn => reg_data_reg_q[28].ACLR
resetn => reg_data_reg_q[29].ACLR
resetn => reg_data_reg_q[30].ACLR
resetn => reg_data_reg_q[31].ACLR
resetn => reg_valid_reg_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10:thei_iord_bl_s2_unnamed_ihc_15_ihc_110|hld_iord:theiord
clock => clock.IN1
resetn => resetn.IN1
i_valid => i_valid.IN1
o_stall <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_stall
i_predicate => i_predicate.IN1
o_valid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_empty <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_datavalid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_datavalid
o_data[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[1] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[2] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[3] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[4] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[5] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[6] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[7] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[8] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[9] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[10] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[11] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[12] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[13] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[14] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[15] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[16] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[17] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[18] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[19] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[20] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[21] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[22] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[23] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[24] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[25] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[26] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[27] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[28] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[29] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[30] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[31] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_startofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_endofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[1] <= <GND>
o_packetempty[2] <= <GND>
o_packetempty[3] <= <GND>
o_packetempty[4] <= <GND>
o_packetempty[5] <= <GND>
o_packetempty[6] <= <GND>
o_packetempty[7] <= <GND>
o_packetempty[8] <= <GND>
o_packetempty[9] <= <GND>
o_packetempty[10] <= <GND>
o_packetempty[11] <= <GND>
o_packetempty[12] <= <GND>
o_packetempty[13] <= <GND>
o_packetempty[14] <= <GND>
o_packetempty[15] <= <GND>
o_packetempty[16] <= <GND>
o_packetempty[17] <= <GND>
o_packetempty[18] <= <GND>
o_packetempty[19] <= <GND>
o_packetempty[20] <= <GND>
o_packetempty[21] <= <GND>
o_packetempty[22] <= <GND>
o_packetempty[23] <= <GND>
o_packetempty[24] <= <GND>
o_packetempty[25] <= <GND>
o_packetempty[26] <= <GND>
o_packetempty[27] <= <GND>
o_packetempty[28] <= <GND>
o_packetempty[29] <= <GND>
o_packetempty[30] <= <GND>
o_packetempty[31] <= <GND>
i_fifovalid => ch_i_fifovalid.IN1
o_fifoready <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_fifostall
o_fifoalmost_full <= <GND>
o_fifochannel_stall <= <GND>
i_fifodata[0] => ch_i_fifodata[0].IN1
i_fifodata[1] => ch_i_fifodata[1].IN1
i_fifodata[2] => ch_i_fifodata[2].IN1
i_fifodata[3] => ch_i_fifodata[3].IN1
i_fifodata[4] => ch_i_fifodata[4].IN1
i_fifodata[5] => ch_i_fifodata[5].IN1
i_fifodata[6] => ch_i_fifodata[6].IN1
i_fifodata[7] => ch_i_fifodata[7].IN1
i_fifodata[8] => ch_i_fifodata[8].IN1
i_fifodata[9] => ch_i_fifodata[9].IN1
i_fifodata[10] => ch_i_fifodata[10].IN1
i_fifodata[11] => ch_i_fifodata[11].IN1
i_fifodata[12] => ch_i_fifodata[12].IN1
i_fifodata[13] => ch_i_fifodata[13].IN1
i_fifodata[14] => ch_i_fifodata[14].IN1
i_fifodata[15] => ch_i_fifodata[15].IN1
i_fifodata[16] => ch_i_fifodata[16].IN1
i_fifodata[17] => ch_i_fifodata[17].IN1
i_fifodata[18] => ch_i_fifodata[18].IN1
i_fifodata[19] => ch_i_fifodata[19].IN1
i_fifodata[20] => ch_i_fifodata[20].IN1
i_fifodata[21] => ch_i_fifodata[21].IN1
i_fifodata[22] => ch_i_fifodata[22].IN1
i_fifodata[23] => ch_i_fifodata[23].IN1
i_fifodata[24] => ch_i_fifodata[24].IN1
i_fifodata[25] => ch_i_fifodata[25].IN1
i_fifodata[26] => ch_i_fifodata[26].IN1
i_fifodata[27] => ch_i_fifodata[27].IN1
i_fifodata[28] => ch_i_fifodata[28].IN1
i_fifodata[29] => ch_i_fifodata[29].IN1
i_fifodata[30] => ch_i_fifodata[30].IN1
i_fifodata[31] => ch_i_fifodata[31].IN1
i_fifostartofpacket => ch_i_fifostartofpacket.IN1
i_fifoendofpacket => ch_i_fifoendofpacket.IN1
i_fifoempty[0] => ch_i_fifoempty[0].IN1
ecc_err_status[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
ecc_err_status[1] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10:thei_iord_bl_s2_unnamed_ihc_15_ihc_110|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst
clock => clock.IN2
resetn => resetn.IN1
i_valid => up_stall.IN0
i_valid => down_valid.IN1
i_valid => down_datavalid.IN0
i_valid => o_fifostall.IN0
i_predicate => down_valid.IN0
i_predicate => o_fifostall.IN1
i_predicate => up_stall.IN1
i_predicate => down_datavalid.IN1
o_stall <= up_stall.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_valid
i_stall => i_stall.IN1
o_datavalid <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[0] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[1] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[2] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[3] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[4] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[5] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[6] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[7] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[8] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[9] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[10] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[11] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[12] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[13] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[14] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[15] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[16] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[17] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[18] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[19] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[20] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[21] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[22] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[23] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[24] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[25] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[26] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[27] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[28] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[29] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[30] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[31] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[32] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[33] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
i_fifovalid => down_valid.IN1
i_fifovalid => down_datavalid.IN1
i_fifovalid => up_stall.IN1
o_fifostall <= o_fifostall.DB_MAX_OUTPUT_PORT_TYPE
i_fifodata[0] => down_data[0].IN1
i_fifodata[1] => down_data[1].IN1
i_fifodata[2] => down_data[2].IN1
i_fifodata[3] => down_data[3].IN1
i_fifodata[4] => down_data[4].IN1
i_fifodata[5] => down_data[5].IN1
i_fifodata[6] => down_data[6].IN1
i_fifodata[7] => down_data[7].IN1
i_fifodata[8] => down_data[8].IN1
i_fifodata[9] => down_data[9].IN1
i_fifodata[10] => down_data[10].IN1
i_fifodata[11] => down_data[11].IN1
i_fifodata[12] => down_data[12].IN1
i_fifodata[13] => down_data[13].IN1
i_fifodata[14] => down_data[14].IN1
i_fifodata[15] => down_data[15].IN1
i_fifodata[16] => down_data[16].IN1
i_fifodata[17] => down_data[17].IN1
i_fifodata[18] => down_data[18].IN1
i_fifodata[19] => down_data[19].IN1
i_fifodata[20] => down_data[20].IN1
i_fifodata[21] => down_data[21].IN1
i_fifodata[22] => down_data[22].IN1
i_fifodata[23] => down_data[23].IN1
i_fifodata[24] => down_data[24].IN1
i_fifodata[25] => down_data[25].IN1
i_fifodata[26] => down_data[26].IN1
i_fifodata[27] => down_data[27].IN1
i_fifodata[28] => down_data[28].IN1
i_fifodata[29] => down_data[29].IN1
i_fifodata[30] => down_data[30].IN1
i_fifodata[31] => down_data[31].IN1
i_fifodata[32] => down_data[32].IN1
i_fifodata[33] => down_data[33].IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10:thei_iord_bl_s2_unnamed_ihc_15_ihc_110|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10:thei_iord_bl_s2_unnamed_ihc_15_ihc_110|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_data[32] => o_data.DATAA
i_data[32] => r_data[32].DATAIN
i_data[33] => o_data.DATAA
i_data[33] => r_data[33].DATAIN
i_data[34] => o_data.DATAA
i_data[34] => r_data[34].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[32] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[33] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[34] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10:thei_iord_bl_s2_unnamed_ihc_15_ihc_110|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113
in_feedback_stall_in_3[0] => i_llvm_fpga_push_i1_memdep_phi_push3_ihc_11_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_3[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11.feedback_out
out_feedback_valid_out_3[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_memdep_phi_push3_ihc_11_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_memdep_phi_push3_ihc_11_valid_in_bitsignaltemp.IN1
out_data_out[0] <= SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push3_ihc_113_reg:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113_reg.out_data_out
out_valid_out[0] <= SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push3_ihc_113_reg:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113_reg.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push3_ihc_113_reg:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113_reg
in_stall_in[0] => i_llvm_fpga_push_i1_memdep_phi_push3_ihc_113_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_113_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_i1_memdep_phi_push3_ihc_113_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_i1_memdep_phi_push3_ihc_113_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_push_i1_memdep_phi_push3_ihc_113_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= i_llvm_fpga_push_i1_memdep_phi_push3_ihc_113_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_i1_memdep_phi_push3_ihc_113_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => i_llvm_fpga_push_i1_memdep_phi_push3_ihc_113_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_i1_memdep_phi_push3_ihc_113_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_i1_memdep_phi_push3_ihc_113_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_i1_memdep_phi_push3_ihc_113_reg_valid_reg_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|acl_data_fifo:fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => fifo_data_in[0].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
valid_in => fifo_valid_in.IN1
valid_in => comb.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= acl_data_fifo:fifo.empty
full <= acl_data_fifo:fifo.full
almost_full <= acl_data_fifo:fifo.almost_full


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|acl_data_fifo:fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
read => data_new[1].IN1
read => data_new[2].IN1
read => data_new[3].IN1
read => data_new[4].IN1
read => data_new[5].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|acl_data_fifo:fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11|acl_data_fifo:fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13
in_feedback_in_3[0] => i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_11_feedback_in_bitsignaltemp.IN1
in_feedback_valid_in_3[0] => i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_11_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_3[0] <= acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_11.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_11.stall_out
in_data_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_11_data_in_bitsignaltemp.IN1
in_dir[0] => i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_11_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_11_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_11_valid_in_bitsignaltemp.IN1
out_data_out[0] <= SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg.out_data_out
out_valid_out[0] <= SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg
in_stall_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg_valid_reg_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_11
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_11|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10:thei_iord_bl_s2_unnamed_ihc_12_ihc_14
in_iord_bl_s2_0_i_fifodata[0] => in_iord_bl_s2_0_i_fifodata[0].IN1
in_iord_bl_s2_0_i_fifodata[1] => in_iord_bl_s2_0_i_fifodata[1].IN1
in_iord_bl_s2_0_i_fifodata[2] => in_iord_bl_s2_0_i_fifodata[2].IN1
in_iord_bl_s2_0_i_fifodata[3] => in_iord_bl_s2_0_i_fifodata[3].IN1
in_iord_bl_s2_0_i_fifodata[4] => in_iord_bl_s2_0_i_fifodata[4].IN1
in_iord_bl_s2_0_i_fifodata[5] => in_iord_bl_s2_0_i_fifodata[5].IN1
in_iord_bl_s2_0_i_fifodata[6] => in_iord_bl_s2_0_i_fifodata[6].IN1
in_iord_bl_s2_0_i_fifodata[7] => in_iord_bl_s2_0_i_fifodata[7].IN1
in_iord_bl_s2_0_i_fifodata[8] => in_iord_bl_s2_0_i_fifodata[8].IN1
in_iord_bl_s2_0_i_fifodata[9] => in_iord_bl_s2_0_i_fifodata[9].IN1
in_iord_bl_s2_0_i_fifodata[10] => in_iord_bl_s2_0_i_fifodata[10].IN1
in_iord_bl_s2_0_i_fifodata[11] => in_iord_bl_s2_0_i_fifodata[11].IN1
in_iord_bl_s2_0_i_fifodata[12] => in_iord_bl_s2_0_i_fifodata[12].IN1
in_iord_bl_s2_0_i_fifodata[13] => in_iord_bl_s2_0_i_fifodata[13].IN1
in_iord_bl_s2_0_i_fifodata[14] => in_iord_bl_s2_0_i_fifodata[14].IN1
in_iord_bl_s2_0_i_fifodata[15] => in_iord_bl_s2_0_i_fifodata[15].IN1
in_iord_bl_s2_0_i_fifodata[16] => in_iord_bl_s2_0_i_fifodata[16].IN1
in_iord_bl_s2_0_i_fifodata[17] => in_iord_bl_s2_0_i_fifodata[17].IN1
in_iord_bl_s2_0_i_fifodata[18] => in_iord_bl_s2_0_i_fifodata[18].IN1
in_iord_bl_s2_0_i_fifodata[19] => in_iord_bl_s2_0_i_fifodata[19].IN1
in_iord_bl_s2_0_i_fifodata[20] => in_iord_bl_s2_0_i_fifodata[20].IN1
in_iord_bl_s2_0_i_fifodata[21] => in_iord_bl_s2_0_i_fifodata[21].IN1
in_iord_bl_s2_0_i_fifodata[22] => in_iord_bl_s2_0_i_fifodata[22].IN1
in_iord_bl_s2_0_i_fifodata[23] => in_iord_bl_s2_0_i_fifodata[23].IN1
in_iord_bl_s2_0_i_fifodata[24] => in_iord_bl_s2_0_i_fifodata[24].IN1
in_iord_bl_s2_0_i_fifodata[25] => in_iord_bl_s2_0_i_fifodata[25].IN1
in_iord_bl_s2_0_i_fifodata[26] => in_iord_bl_s2_0_i_fifodata[26].IN1
in_iord_bl_s2_0_i_fifodata[27] => in_iord_bl_s2_0_i_fifodata[27].IN1
in_iord_bl_s2_0_i_fifodata[28] => in_iord_bl_s2_0_i_fifodata[28].IN1
in_iord_bl_s2_0_i_fifodata[29] => in_iord_bl_s2_0_i_fifodata[29].IN1
in_iord_bl_s2_0_i_fifodata[30] => in_iord_bl_s2_0_i_fifodata[30].IN1
in_iord_bl_s2_0_i_fifodata[31] => in_iord_bl_s2_0_i_fifodata[31].IN1
in_iord_bl_s2_0_i_fifovalid[0] => iord_i_fifovalid_bitsignaltemp.IN1
out_iord_bl_s2_0_o_fifoalmost_full[0] <= hld_iord:theiord.o_fifoalmost_full
in_i_stall[0] => in_i_stall[0].IN1
out_o_stall[0] <= hld_iord:theiord.o_stall
in_i_dependence[0] => ~NO_FANOUT~
in_i_valid[0] => iord_i_valid_bitsignaltemp.IN1
out_iord_bl_s2_0_o_fifoready[0] <= hld_iord:theiord.o_fifoready
out_o_data[0] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[1] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[2] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[3] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[4] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[5] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[6] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[7] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[8] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[9] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[10] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[11] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[12] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[13] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[14] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[15] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[16] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[17] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[18] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[19] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[20] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[21] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[22] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[23] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[24] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[25] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[26] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[27] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[28] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[29] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[30] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_data[31] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_data_out
out_o_valid[0] <= SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10:thei_iord_bl_s2_unnamed_ihc_12_ihc_14|SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix
in_stall_in[0] => reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_reg_valid_reg_q[0].IN1
out_stall_out[0] <= reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => reg_data_reg_q[0].DATAIN
in_data_in[1] => reg_data_reg_q[1].DATAIN
in_data_in[2] => reg_data_reg_q[2].DATAIN
in_data_in[3] => reg_data_reg_q[3].DATAIN
in_data_in[4] => reg_data_reg_q[4].DATAIN
in_data_in[5] => reg_data_reg_q[5].DATAIN
in_data_in[6] => reg_data_reg_q[6].DATAIN
in_data_in[7] => reg_data_reg_q[7].DATAIN
in_data_in[8] => reg_data_reg_q[8].DATAIN
in_data_in[9] => reg_data_reg_q[9].DATAIN
in_data_in[10] => reg_data_reg_q[10].DATAIN
in_data_in[11] => reg_data_reg_q[11].DATAIN
in_data_in[12] => reg_data_reg_q[12].DATAIN
in_data_in[13] => reg_data_reg_q[13].DATAIN
in_data_in[14] => reg_data_reg_q[14].DATAIN
in_data_in[15] => reg_data_reg_q[15].DATAIN
in_data_in[16] => reg_data_reg_q[16].DATAIN
in_data_in[17] => reg_data_reg_q[17].DATAIN
in_data_in[18] => reg_data_reg_q[18].DATAIN
in_data_in[19] => reg_data_reg_q[19].DATAIN
in_data_in[20] => reg_data_reg_q[20].DATAIN
in_data_in[21] => reg_data_reg_q[21].DATAIN
in_data_in[22] => reg_data_reg_q[22].DATAIN
in_data_in[23] => reg_data_reg_q[23].DATAIN
in_data_in[24] => reg_data_reg_q[24].DATAIN
in_data_in[25] => reg_data_reg_q[25].DATAIN
in_data_in[26] => reg_data_reg_q[26].DATAIN
in_data_in[27] => reg_data_reg_q[27].DATAIN
in_data_in[28] => reg_data_reg_q[28].DATAIN
in_data_in[29] => reg_data_reg_q[29].DATAIN
in_data_in[30] => reg_data_reg_q[30].DATAIN
in_data_in[31] => reg_data_reg_q[31].DATAIN
in_valid_in[0] => reg_valid_reg_q[0].DATAIN
out_data_out[0] <= reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= reg_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[2] <= reg_data_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[3] <= reg_data_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[4] <= reg_data_reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[5] <= reg_data_reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[6] <= reg_data_reg_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[7] <= reg_data_reg_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[8] <= reg_data_reg_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[9] <= reg_data_reg_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[10] <= reg_data_reg_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[11] <= reg_data_reg_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[12] <= reg_data_reg_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[13] <= reg_data_reg_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[14] <= reg_data_reg_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[15] <= reg_data_reg_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[16] <= reg_data_reg_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[17] <= reg_data_reg_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[18] <= reg_data_reg_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[19] <= reg_data_reg_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[20] <= reg_data_reg_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[21] <= reg_data_reg_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[22] <= reg_data_reg_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[23] <= reg_data_reg_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[24] <= reg_data_reg_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[25] <= reg_data_reg_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[26] <= reg_data_reg_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[27] <= reg_data_reg_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[28] <= reg_data_reg_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[29] <= reg_data_reg_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[30] <= reg_data_reg_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[31] <= reg_data_reg_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => reg_data_reg_q[0].CLK
clock => reg_data_reg_q[1].CLK
clock => reg_data_reg_q[2].CLK
clock => reg_data_reg_q[3].CLK
clock => reg_data_reg_q[4].CLK
clock => reg_data_reg_q[5].CLK
clock => reg_data_reg_q[6].CLK
clock => reg_data_reg_q[7].CLK
clock => reg_data_reg_q[8].CLK
clock => reg_data_reg_q[9].CLK
clock => reg_data_reg_q[10].CLK
clock => reg_data_reg_q[11].CLK
clock => reg_data_reg_q[12].CLK
clock => reg_data_reg_q[13].CLK
clock => reg_data_reg_q[14].CLK
clock => reg_data_reg_q[15].CLK
clock => reg_data_reg_q[16].CLK
clock => reg_data_reg_q[17].CLK
clock => reg_data_reg_q[18].CLK
clock => reg_data_reg_q[19].CLK
clock => reg_data_reg_q[20].CLK
clock => reg_data_reg_q[21].CLK
clock => reg_data_reg_q[22].CLK
clock => reg_data_reg_q[23].CLK
clock => reg_data_reg_q[24].CLK
clock => reg_data_reg_q[25].CLK
clock => reg_data_reg_q[26].CLK
clock => reg_data_reg_q[27].CLK
clock => reg_data_reg_q[28].CLK
clock => reg_data_reg_q[29].CLK
clock => reg_data_reg_q[30].CLK
clock => reg_data_reg_q[31].CLK
clock => reg_valid_reg_q[0].CLK
resetn => reg_data_reg_q[0].ACLR
resetn => reg_data_reg_q[1].ACLR
resetn => reg_data_reg_q[2].ACLR
resetn => reg_data_reg_q[3].ACLR
resetn => reg_data_reg_q[4].ACLR
resetn => reg_data_reg_q[5].ACLR
resetn => reg_data_reg_q[6].ACLR
resetn => reg_data_reg_q[7].ACLR
resetn => reg_data_reg_q[8].ACLR
resetn => reg_data_reg_q[9].ACLR
resetn => reg_data_reg_q[10].ACLR
resetn => reg_data_reg_q[11].ACLR
resetn => reg_data_reg_q[12].ACLR
resetn => reg_data_reg_q[13].ACLR
resetn => reg_data_reg_q[14].ACLR
resetn => reg_data_reg_q[15].ACLR
resetn => reg_data_reg_q[16].ACLR
resetn => reg_data_reg_q[17].ACLR
resetn => reg_data_reg_q[18].ACLR
resetn => reg_data_reg_q[19].ACLR
resetn => reg_data_reg_q[20].ACLR
resetn => reg_data_reg_q[21].ACLR
resetn => reg_data_reg_q[22].ACLR
resetn => reg_data_reg_q[23].ACLR
resetn => reg_data_reg_q[24].ACLR
resetn => reg_data_reg_q[25].ACLR
resetn => reg_data_reg_q[26].ACLR
resetn => reg_data_reg_q[27].ACLR
resetn => reg_data_reg_q[28].ACLR
resetn => reg_data_reg_q[29].ACLR
resetn => reg_data_reg_q[30].ACLR
resetn => reg_data_reg_q[31].ACLR
resetn => reg_valid_reg_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10:thei_iord_bl_s2_unnamed_ihc_12_ihc_14|hld_iord:theiord
clock => clock.IN1
resetn => resetn.IN1
i_valid => i_valid.IN1
o_stall <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_stall
i_predicate => i_predicate.IN1
o_valid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_empty <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_datavalid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_datavalid
o_data[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[1] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[2] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[3] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[4] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[5] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[6] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[7] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[8] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[9] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[10] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[11] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[12] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[13] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[14] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[15] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[16] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[17] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[18] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[19] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[20] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[21] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[22] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[23] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[24] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[25] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[26] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[27] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[28] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[29] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[30] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[31] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_startofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_endofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[1] <= <GND>
o_packetempty[2] <= <GND>
o_packetempty[3] <= <GND>
o_packetempty[4] <= <GND>
o_packetempty[5] <= <GND>
o_packetempty[6] <= <GND>
o_packetempty[7] <= <GND>
o_packetempty[8] <= <GND>
o_packetempty[9] <= <GND>
o_packetempty[10] <= <GND>
o_packetempty[11] <= <GND>
o_packetempty[12] <= <GND>
o_packetempty[13] <= <GND>
o_packetempty[14] <= <GND>
o_packetempty[15] <= <GND>
o_packetempty[16] <= <GND>
o_packetempty[17] <= <GND>
o_packetempty[18] <= <GND>
o_packetempty[19] <= <GND>
o_packetempty[20] <= <GND>
o_packetempty[21] <= <GND>
o_packetempty[22] <= <GND>
o_packetempty[23] <= <GND>
o_packetempty[24] <= <GND>
o_packetempty[25] <= <GND>
o_packetempty[26] <= <GND>
o_packetempty[27] <= <GND>
o_packetempty[28] <= <GND>
o_packetempty[29] <= <GND>
o_packetempty[30] <= <GND>
o_packetempty[31] <= <GND>
i_fifovalid => ch_i_fifovalid.IN1
o_fifoready <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_fifostall
o_fifoalmost_full <= <GND>
o_fifochannel_stall <= <GND>
i_fifodata[0] => ch_i_fifodata[0].IN1
i_fifodata[1] => ch_i_fifodata[1].IN1
i_fifodata[2] => ch_i_fifodata[2].IN1
i_fifodata[3] => ch_i_fifodata[3].IN1
i_fifodata[4] => ch_i_fifodata[4].IN1
i_fifodata[5] => ch_i_fifodata[5].IN1
i_fifodata[6] => ch_i_fifodata[6].IN1
i_fifodata[7] => ch_i_fifodata[7].IN1
i_fifodata[8] => ch_i_fifodata[8].IN1
i_fifodata[9] => ch_i_fifodata[9].IN1
i_fifodata[10] => ch_i_fifodata[10].IN1
i_fifodata[11] => ch_i_fifodata[11].IN1
i_fifodata[12] => ch_i_fifodata[12].IN1
i_fifodata[13] => ch_i_fifodata[13].IN1
i_fifodata[14] => ch_i_fifodata[14].IN1
i_fifodata[15] => ch_i_fifodata[15].IN1
i_fifodata[16] => ch_i_fifodata[16].IN1
i_fifodata[17] => ch_i_fifodata[17].IN1
i_fifodata[18] => ch_i_fifodata[18].IN1
i_fifodata[19] => ch_i_fifodata[19].IN1
i_fifodata[20] => ch_i_fifodata[20].IN1
i_fifodata[21] => ch_i_fifodata[21].IN1
i_fifodata[22] => ch_i_fifodata[22].IN1
i_fifodata[23] => ch_i_fifodata[23].IN1
i_fifodata[24] => ch_i_fifodata[24].IN1
i_fifodata[25] => ch_i_fifodata[25].IN1
i_fifodata[26] => ch_i_fifodata[26].IN1
i_fifodata[27] => ch_i_fifodata[27].IN1
i_fifodata[28] => ch_i_fifodata[28].IN1
i_fifodata[29] => ch_i_fifodata[29].IN1
i_fifodata[30] => ch_i_fifodata[30].IN1
i_fifodata[31] => ch_i_fifodata[31].IN1
i_fifostartofpacket => ch_i_fifostartofpacket.IN1
i_fifoendofpacket => ch_i_fifoendofpacket.IN1
i_fifoempty[0] => ch_i_fifoempty[0].IN1
ecc_err_status[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
ecc_err_status[1] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10:thei_iord_bl_s2_unnamed_ihc_12_ihc_14|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => up_stall.IN0
i_valid => down_valid.IN1
i_valid => o_fifostall.IN0
i_predicate => down_valid.IN0
i_predicate => o_fifostall.IN1
i_predicate => up_stall.IN1
o_stall <= up_stall.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= down_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => up_stall.IN1
i_stall => o_fifostall.IN1
o_datavalid <= down_datavalid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= i_fifodata[0].DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= i_fifodata[1].DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= i_fifodata[2].DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= i_fifodata[3].DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= i_fifodata[4].DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= i_fifodata[5].DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= i_fifodata[6].DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= i_fifodata[7].DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= i_fifodata[8].DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= i_fifodata[9].DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= i_fifodata[10].DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= i_fifodata[11].DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= i_fifodata[12].DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= i_fifodata[13].DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= i_fifodata[14].DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= i_fifodata[15].DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= i_fifodata[16].DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= i_fifodata[17].DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= i_fifodata[18].DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= i_fifodata[19].DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= i_fifodata[20].DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= i_fifodata[21].DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= i_fifodata[22].DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= i_fifodata[23].DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= i_fifodata[24].DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= i_fifodata[25].DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= i_fifodata[26].DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= i_fifodata[27].DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= i_fifodata[28].DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= i_fifodata[29].DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= i_fifodata[30].DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= i_fifodata[31].DB_MAX_OUTPUT_PORT_TYPE
o_data[32] <= i_fifodata[32].DB_MAX_OUTPUT_PORT_TYPE
o_data[33] <= i_fifodata[33].DB_MAX_OUTPUT_PORT_TYPE
i_fifovalid => down_valid.IN1
i_fifovalid => down_datavalid.IN1
i_fifovalid => up_stall.IN1
o_fifostall <= o_fifostall.DB_MAX_OUTPUT_PORT_TYPE
i_fifodata[0] => o_data[0].DATAIN
i_fifodata[1] => o_data[1].DATAIN
i_fifodata[2] => o_data[2].DATAIN
i_fifodata[3] => o_data[3].DATAIN
i_fifodata[4] => o_data[4].DATAIN
i_fifodata[5] => o_data[5].DATAIN
i_fifodata[6] => o_data[6].DATAIN
i_fifodata[7] => o_data[7].DATAIN
i_fifodata[8] => o_data[8].DATAIN
i_fifodata[9] => o_data[9].DATAIN
i_fifodata[10] => o_data[10].DATAIN
i_fifodata[11] => o_data[11].DATAIN
i_fifodata[12] => o_data[12].DATAIN
i_fifodata[13] => o_data[13].DATAIN
i_fifodata[14] => o_data[14].DATAIN
i_fifodata[15] => o_data[15].DATAIN
i_fifodata[16] => o_data[16].DATAIN
i_fifodata[17] => o_data[17].DATAIN
i_fifodata[18] => o_data[18].DATAIN
i_fifodata[19] => o_data[19].DATAIN
i_fifodata[20] => o_data[20].DATAIN
i_fifodata[21] => o_data[21].DATAIN
i_fifodata[22] => o_data[22].DATAIN
i_fifodata[23] => o_data[23].DATAIN
i_fifodata[24] => o_data[24].DATAIN
i_fifodata[25] => o_data[25].DATAIN
i_fifodata[26] => o_data[26].DATAIN
i_fifodata[27] => o_data[27].DATAIN
i_fifodata[28] => o_data[28].DATAIN
i_fifodata[29] => o_data[29].DATAIN
i_fifodata[30] => o_data[30].DATAIN
i_fifodata[31] => o_data[31].DATAIN
i_fifodata[32] => o_data[32].DATAIN
i_fifodata[33] => o_data[33].DATAIN
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10:thei_iord_bl_s2_unnamed_ihc_12_ihc_14|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0
in_iord_bl_call_ihc_1_i_fifodata[0] => in_iord_bl_call_ihc_1_i_fifodata[0].IN1
in_iord_bl_call_ihc_1_i_fifovalid[0] => in_iord_bl_call_ihc_1_i_fifovalid[0].IN1
in_stall_in_0[0] => in_stall_in_0[0].IN1
in_valid_in_0[0] => in_valid_in_0[0].IN1
out_iord_bl_call_ihc_1_o_fifoalmost_full[0] <= SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region.out_iord_bl_call_ihc_1_o_fifoalmost_full
out_iord_bl_call_ihc_1_o_fifoready[0] <= SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region.out_iord_bl_call_ihc_1_o_fifoready
out_stall_out_0[0] <= SDF_HLS_component_ihc_1_B0_merge:theihc_1_B0_merge.out_stall_out_0
out_valid_out_0[0] <= SDF_HLS_component_ihc_1_B0_branch:theihc_1_B0_branch.out_valid_out_0
clock => clock.IN3
resetn => resetn.IN3


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0|SDF_HLS_component_ihc_1_B0_merge:theihc_1_B0_merge
in_stall_in[0] => stall_out_q.IN0
in_valid_in_0[0] => stall_out_q.IN1
in_valid_in_0[0] => out_valid_out[0].DATAIN
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0|SDF_HLS_component_ihc_1_B0_branch:theihc_1_B0_branch
in_stall_in_0[0] => stall_out_q.IN0
in_valid_in[0] => stall_out_q.IN1
in_valid_in[0] => out_valid_out_0[0].DATAIN
out_stall_out[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region
in_iord_bl_call_ihc_1_i_fifodata[0] => in_iord_bl_call_ihc_1_i_fifodata[0].IN1
in_iord_bl_call_ihc_1_i_fifovalid[0] => in_iord_bl_call_ihc_1_i_fifovalid[0].IN1
out_iord_bl_call_ihc_1_o_fifoready[0] <= SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10:thei_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_12.out_iord_bl_call_ihc_1_o_fifoready
out_iord_bl_call_ihc_1_o_fifoalmost_full[0] <= SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10:thei_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_12.out_iord_bl_call_ihc_1_o_fifoalmost_full
in_stall_in[0] => SE_out_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_backStall.IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
in_valid_in[0] => in_valid_in[0].IN1
out_valid_out[0] <= SE_out_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_wireValid.DB_MAX_OUTPUT_PORT_TYPE
clock => clock.IN4
resetn => resetn.IN4


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11
in_feedback_stall_in_0[0] => i_llvm_fpga_push_token_i1_wt_limpush_ihc_11_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_0[0] <= acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11.feedback_out
out_feedback_valid_out_0[0] <= acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11.stall_out
in_data_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_ihc_11_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_ihc_11_valid_in_bitsignaltemp.IN1
out_data_out[0] <= SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_11_reg:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11_reg.out_data_out
out_valid_out[0] <= SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_11_reg:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11_reg.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11|SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_11_reg:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11_reg
in_stall_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_ihc_11_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_token_i1_wt_limpush_ihc_11_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_token_i1_wt_limpush_ihc_11_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_ihc_11_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_ihc_11_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= i_llvm_fpga_push_token_i1_wt_limpush_ihc_11_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_token_i1_wt_limpush_ihc_11_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => i_llvm_fpga_push_token_i1_wt_limpush_ihc_11_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_token_i1_wt_limpush_ihc_11_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_token_i1_wt_limpush_ihc_11_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_token_i1_wt_limpush_ihc_11_reg_valid_reg_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => data_out[0].DATAIN
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_token_fifo_counter:fifo.data_out
feedback_valid_out <= acl_token_fifo_counter:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11|acl_token_fifo_counter:fifo
clock => clock.IN1
resetn => resetn.IN1
data_out[0] <= token[0].DB_MAX_OUTPUT_PORT_TYPE
valid_in => incr.IN1
valid_out <= empty.DB_MAX_OUTPUT_PORT_TYPE
stall_in => decr.IN1
stall_out <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11|acl_token_fifo_counter:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10
in_feedback_in_0[0] => i_llvm_fpga_pop_token_i1_wt_limpop_ihc_11_feedback_in_bitsignaltemp.IN1
in_feedback_valid_in_0[0] => i_llvm_fpga_pop_token_i1_wt_limpop_ihc_11_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_0[0] <= acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_11.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_11.stall_out
in_data_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_ihc_11_data_in_bitsignaltemp.IN1
in_dir[0] => i_llvm_fpga_pop_token_i1_wt_limpop_ihc_11_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_token_i1_wt_limpop_ihc_11_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_ihc_11_valid_in_bitsignaltemp.IN1
out_data_out[0] <= SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg.out_data_out
out_valid_out[0] <= SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg
in_stall_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg_valid_reg_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10|acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_11
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10|acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_11|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region|SDF_HLS_component_ihc_1_B0_merge_reg:theihc_1_B0_merge_reg
in_stall_in[0] => ihc_1_B0_merge_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_ihc_1_B0_merge_reg_valid_reg_q[0].IN1
out_stall_out[0] <= ihc_1_B0_merge_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => ihc_1_B0_merge_reg_data_reg_q[0].DATAIN
in_valid_in[0] => ihc_1_B0_merge_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= ihc_1_B0_merge_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= ihc_1_B0_merge_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ihc_1_B0_merge_reg_data_reg_q[0].CLK
clock => ihc_1_B0_merge_reg_valid_reg_q[0].CLK
resetn => ihc_1_B0_merge_reg_data_reg_q[0].ACLR
resetn => ihc_1_B0_merge_reg_valid_reg_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region|SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10:thei_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_12
in_iord_bl_call_ihc_1_i_fifodata[0] => in_iord_bl_call_ihc_1_i_fifodata[0].IN1
in_iord_bl_call_ihc_1_i_fifovalid[0] => iord_i_fifovalid_bitsignaltemp.IN1
out_iord_bl_call_ihc_1_o_fifoalmost_full[0] <= hld_iord:theiord.o_fifoalmost_full
in_i_stall[0] => iord_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_iord:theiord.o_stall
in_i_valid[0] => iord_i_valid_bitsignaltemp.IN1
out_iord_bl_call_ihc_1_o_fifoready[0] <= hld_iord:theiord.o_fifoready
out_o_data[0] <= hld_iord:theiord.o_data
out_o_valid[0] <= hld_iord:theiord.o_valid
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region|SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10:thei_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_12|hld_iord:theiord
clock => clock.IN1
resetn => resetn.IN1
i_valid => i_valid.IN1
o_stall <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_stall
i_predicate => i_predicate.IN1
o_valid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_empty <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_datavalid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_datavalid
o_data[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_startofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_endofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[1] <= <GND>
o_packetempty[2] <= <GND>
o_packetempty[3] <= <GND>
o_packetempty[4] <= <GND>
o_packetempty[5] <= <GND>
o_packetempty[6] <= <GND>
o_packetempty[7] <= <GND>
o_packetempty[8] <= <GND>
o_packetempty[9] <= <GND>
o_packetempty[10] <= <GND>
o_packetempty[11] <= <GND>
o_packetempty[12] <= <GND>
o_packetempty[13] <= <GND>
o_packetempty[14] <= <GND>
o_packetempty[15] <= <GND>
o_packetempty[16] <= <GND>
o_packetempty[17] <= <GND>
o_packetempty[18] <= <GND>
o_packetempty[19] <= <GND>
o_packetempty[20] <= <GND>
o_packetempty[21] <= <GND>
o_packetempty[22] <= <GND>
o_packetempty[23] <= <GND>
o_packetempty[24] <= <GND>
o_packetempty[25] <= <GND>
o_packetempty[26] <= <GND>
o_packetempty[27] <= <GND>
o_packetempty[28] <= <GND>
o_packetempty[29] <= <GND>
o_packetempty[30] <= <GND>
o_packetempty[31] <= <GND>
i_fifovalid => ch_i_fifovalid.IN1
o_fifoready <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_fifostall
o_fifoalmost_full <= <GND>
o_fifochannel_stall <= <GND>
i_fifodata[0] => ch_i_fifodata[0].IN1
i_fifostartofpacket => ch_i_fifostartofpacket.IN1
i_fifoendofpacket => ch_i_fifoendofpacket.IN1
i_fifoempty[0] => ch_i_fifoempty[0].IN1
ecc_err_status[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
ecc_err_status[1] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region|SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10:thei_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_12|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst
clock => clock.IN2
resetn => resetn.IN1
i_valid => up_stall.IN0
i_valid => down_valid.IN1
i_valid => down_datavalid.IN0
i_valid => o_fifostall.IN0
i_predicate => down_valid.IN0
i_predicate => o_fifostall.IN1
i_predicate => up_stall.IN1
i_predicate => down_datavalid.IN1
o_stall <= up_stall.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_valid
i_stall => i_stall.IN1
o_datavalid <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[0] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[1] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[2] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
i_fifovalid => down_valid.IN1
i_fifovalid => down_datavalid.IN1
i_fifovalid => up_stall.IN1
o_fifostall <= o_fifostall.DB_MAX_OUTPUT_PORT_TYPE
i_fifodata[0] => down_data[0].IN1
i_fifodata[1] => down_data[1].IN1
i_fifodata[2] => down_data[2].IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region|SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10:thei_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_12|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region|SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10:thei_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_12|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region|SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10:thei_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_12|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1_sr_1:thebb_ihc_1_B1_sr_1_aunroll_x
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
in_i_data_0_tpl[0] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[0] => sr_0_x_q[0].DATAIN
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[0] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_0_x_q[0].CLK
clock => sr_valid_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_0_x_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|hld_loop_profiler:theihc_1_B1_x
clock => clock.IN1
resetn => resetn.IN1
i_capture => ~NO_FANOUT~
i_clear => ~NO_FANOUT~
i_enable => ~NO_FANOUT~
i_shift => ~NO_FANOUT~
i_shift_data[0] => ~NO_FANOUT~
i_shift_data[1] => ~NO_FANOUT~
i_shift_data[2] => ~NO_FANOUT~
i_shift_data[3] => ~NO_FANOUT~
i_shift_data[4] => ~NO_FANOUT~
i_shift_data[5] => ~NO_FANOUT~
i_shift_data[6] => ~NO_FANOUT~
i_shift_data[7] => ~NO_FANOUT~
i_shift_data[8] => ~NO_FANOUT~
i_shift_data[9] => ~NO_FANOUT~
i_shift_data[10] => ~NO_FANOUT~
i_shift_data[11] => ~NO_FANOUT~
i_shift_data[12] => ~NO_FANOUT~
i_shift_data[13] => ~NO_FANOUT~
i_shift_data[14] => ~NO_FANOUT~
i_shift_data[15] => ~NO_FANOUT~
i_shift_data[16] => ~NO_FANOUT~
i_shift_data[17] => ~NO_FANOUT~
i_shift_data[18] => ~NO_FANOUT~
i_shift_data[19] => ~NO_FANOUT~
i_shift_data[20] => ~NO_FANOUT~
i_shift_data[21] => ~NO_FANOUT~
i_shift_data[22] => ~NO_FANOUT~
i_shift_data[23] => ~NO_FANOUT~
i_shift_data[24] => ~NO_FANOUT~
i_shift_data[25] => ~NO_FANOUT~
i_shift_data[26] => ~NO_FANOUT~
i_shift_data[27] => ~NO_FANOUT~
i_shift_data[28] => ~NO_FANOUT~
i_shift_data[29] => ~NO_FANOUT~
i_shift_data[30] => ~NO_FANOUT~
i_shift_data[31] => ~NO_FANOUT~
i_shift_data[32] => ~NO_FANOUT~
i_shift_data[33] => ~NO_FANOUT~
i_shift_data[34] => ~NO_FANOUT~
i_shift_data[35] => ~NO_FANOUT~
i_shift_data[36] => ~NO_FANOUT~
i_shift_data[37] => ~NO_FANOUT~
i_shift_data[38] => ~NO_FANOUT~
i_shift_data[39] => ~NO_FANOUT~
i_shift_data[40] => ~NO_FANOUT~
i_shift_data[41] => ~NO_FANOUT~
i_shift_data[42] => ~NO_FANOUT~
i_shift_data[43] => ~NO_FANOUT~
i_shift_data[44] => ~NO_FANOUT~
i_shift_data[45] => ~NO_FANOUT~
i_shift_data[46] => ~NO_FANOUT~
i_shift_data[47] => ~NO_FANOUT~
i_shift_data[48] => ~NO_FANOUT~
i_shift_data[49] => ~NO_FANOUT~
i_shift_data[50] => ~NO_FANOUT~
i_shift_data[51] => ~NO_FANOUT~
i_shift_data[52] => ~NO_FANOUT~
i_shift_data[53] => ~NO_FANOUT~
i_shift_data[54] => ~NO_FANOUT~
i_shift_data[55] => ~NO_FANOUT~
i_shift_data[56] => ~NO_FANOUT~
i_shift_data[57] => ~NO_FANOUT~
i_shift_data[58] => ~NO_FANOUT~
i_shift_data[59] => ~NO_FANOUT~
i_shift_data[60] => ~NO_FANOUT~
i_shift_data[61] => ~NO_FANOUT~
i_shift_data[62] => ~NO_FANOUT~
i_shift_data[63] => ~NO_FANOUT~
o_shift_data[0] <= <GND>
o_shift_data[1] <= <GND>
o_shift_data[2] <= <GND>
o_shift_data[3] <= <GND>
o_shift_data[4] <= <GND>
o_shift_data[5] <= <GND>
o_shift_data[6] <= <GND>
o_shift_data[7] <= <GND>
o_shift_data[8] <= <GND>
o_shift_data[9] <= <GND>
o_shift_data[10] <= <GND>
o_shift_data[11] <= <GND>
o_shift_data[12] <= <GND>
o_shift_data[13] <= <GND>
o_shift_data[14] <= <GND>
o_shift_data[15] <= <GND>
o_shift_data[16] <= <GND>
o_shift_data[17] <= <GND>
o_shift_data[18] <= <GND>
o_shift_data[19] <= <GND>
o_shift_data[20] <= <GND>
o_shift_data[21] <= <GND>
o_shift_data[22] <= <GND>
o_shift_data[23] <= <GND>
o_shift_data[24] <= <GND>
o_shift_data[25] <= <GND>
o_shift_data[26] <= <GND>
o_shift_data[27] <= <GND>
o_shift_data[28] <= <GND>
o_shift_data[29] <= <GND>
o_shift_data[30] <= <GND>
o_shift_data[31] <= <GND>
o_shift_data[32] <= <GND>
o_shift_data[33] <= <GND>
o_shift_data[34] <= <GND>
o_shift_data[35] <= <GND>
o_shift_data[36] <= <GND>
o_shift_data[37] <= <GND>
o_shift_data[38] <= <GND>
o_shift_data[39] <= <GND>
o_shift_data[40] <= <GND>
o_shift_data[41] <= <GND>
o_shift_data[42] <= <GND>
o_shift_data[43] <= <GND>
o_shift_data[44] <= <GND>
o_shift_data[45] <= <GND>
o_shift_data[46] <= <GND>
o_shift_data[47] <= <GND>
o_shift_data[48] <= <GND>
o_shift_data[49] <= <GND>
o_shift_data[50] <= <GND>
o_shift_data[51] <= <GND>
o_shift_data[52] <= <GND>
o_shift_data[53] <= <GND>
o_shift_data[54] <= <GND>
o_shift_data[55] <= <GND>
o_shift_data[56] <= <GND>
o_shift_data[57] <= <GND>
o_shift_data[58] <= <GND>
o_shift_data[59] <= <GND>
o_shift_data[60] <= <GND>
o_shift_data[61] <= <GND>
o_shift_data[62] <= <GND>
o_shift_data[63] <= <GND>
i_stall_pred => comb.IN0
i_valid_pred => comb.IN1
i_stall_succ => comb.IN0
i_valid_succ => comb.IN1
i_valid_loop => o_profile_valid.DATAIN
o_profile_valid <= i_valid_loop.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|hld_loop_profiler:theihc_1_B1_x|hld_sim_latency_tracker:sim_tracker_inst
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
i_enable => ~NO_FANOUT~
i_start => ~NO_FANOUT~
i_end => ~NO_FANOUT~


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function
in_arg_call[0] => ~NO_FANOUT~
in_arg_call[1] => ~NO_FANOUT~
in_arg_call[2] => ~NO_FANOUT~
in_arg_call[3] => ~NO_FANOUT~
in_arg_call[4] => ~NO_FANOUT~
in_arg_call[5] => ~NO_FANOUT~
in_arg_call[6] => ~NO_FANOUT~
in_arg_call[7] => ~NO_FANOUT~
in_arg_call[8] => ~NO_FANOUT~
in_arg_call[9] => ~NO_FANOUT~
in_arg_call[10] => ~NO_FANOUT~
in_arg_call[11] => ~NO_FANOUT~
in_arg_call[12] => ~NO_FANOUT~
in_arg_call[13] => ~NO_FANOUT~
in_arg_call[14] => ~NO_FANOUT~
in_arg_call[15] => ~NO_FANOUT~
in_arg_call[16] => ~NO_FANOUT~
in_arg_call[17] => ~NO_FANOUT~
in_arg_call[18] => ~NO_FANOUT~
in_arg_call[19] => ~NO_FANOUT~
in_arg_call[20] => ~NO_FANOUT~
in_arg_call[21] => ~NO_FANOUT~
in_arg_call[22] => ~NO_FANOUT~
in_arg_call[23] => ~NO_FANOUT~
in_arg_call[24] => ~NO_FANOUT~
in_arg_call[25] => ~NO_FANOUT~
in_arg_call[26] => ~NO_FANOUT~
in_arg_call[27] => ~NO_FANOUT~
in_arg_call[28] => ~NO_FANOUT~
in_arg_call[29] => ~NO_FANOUT~
in_arg_call[30] => ~NO_FANOUT~
in_arg_call[31] => ~NO_FANOUT~
in_arg_call[32] => ~NO_FANOUT~
in_arg_call[33] => ~NO_FANOUT~
in_arg_call[34] => ~NO_FANOUT~
in_arg_call[35] => ~NO_FANOUT~
in_arg_call[36] => ~NO_FANOUT~
in_arg_call[37] => ~NO_FANOUT~
in_arg_call[38] => ~NO_FANOUT~
in_arg_call[39] => ~NO_FANOUT~
in_arg_call[40] => ~NO_FANOUT~
in_arg_call[41] => ~NO_FANOUT~
in_arg_call[42] => ~NO_FANOUT~
in_arg_call[43] => ~NO_FANOUT~
in_arg_call[44] => ~NO_FANOUT~
in_arg_call[45] => ~NO_FANOUT~
in_arg_call[46] => ~NO_FANOUT~
in_arg_call[47] => ~NO_FANOUT~
in_arg_call[48] => ~NO_FANOUT~
in_arg_call[49] => ~NO_FANOUT~
in_arg_call[50] => ~NO_FANOUT~
in_arg_call[51] => ~NO_FANOUT~
in_arg_call[52] => ~NO_FANOUT~
in_arg_call[53] => ~NO_FANOUT~
in_arg_call[54] => ~NO_FANOUT~
in_arg_call[55] => ~NO_FANOUT~
in_arg_call[56] => ~NO_FANOUT~
in_arg_call[57] => ~NO_FANOUT~
in_arg_call[58] => ~NO_FANOUT~
in_arg_call[59] => ~NO_FANOUT~
in_arg_call[60] => ~NO_FANOUT~
in_arg_call[61] => ~NO_FANOUT~
in_arg_call[62] => ~NO_FANOUT~
in_arg_call[63] => ~NO_FANOUT~
in_arg_return[0] => ~NO_FANOUT~
in_arg_return[1] => ~NO_FANOUT~
in_arg_return[2] => ~NO_FANOUT~
in_arg_return[3] => ~NO_FANOUT~
in_arg_return[4] => ~NO_FANOUT~
in_arg_return[5] => ~NO_FANOUT~
in_arg_return[6] => ~NO_FANOUT~
in_arg_return[7] => ~NO_FANOUT~
in_arg_return[8] => ~NO_FANOUT~
in_arg_return[9] => ~NO_FANOUT~
in_arg_return[10] => ~NO_FANOUT~
in_arg_return[11] => ~NO_FANOUT~
in_arg_return[12] => ~NO_FANOUT~
in_arg_return[13] => ~NO_FANOUT~
in_arg_return[14] => ~NO_FANOUT~
in_arg_return[15] => ~NO_FANOUT~
in_arg_return[16] => ~NO_FANOUT~
in_arg_return[17] => ~NO_FANOUT~
in_arg_return[18] => ~NO_FANOUT~
in_arg_return[19] => ~NO_FANOUT~
in_arg_return[20] => ~NO_FANOUT~
in_arg_return[21] => ~NO_FANOUT~
in_arg_return[22] => ~NO_FANOUT~
in_arg_return[23] => ~NO_FANOUT~
in_arg_return[24] => ~NO_FANOUT~
in_arg_return[25] => ~NO_FANOUT~
in_arg_return[26] => ~NO_FANOUT~
in_arg_return[27] => ~NO_FANOUT~
in_arg_return[28] => ~NO_FANOUT~
in_arg_return[29] => ~NO_FANOUT~
in_arg_return[30] => ~NO_FANOUT~
in_arg_return[31] => ~NO_FANOUT~
in_arg_return[32] => ~NO_FANOUT~
in_arg_return[33] => ~NO_FANOUT~
in_arg_return[34] => ~NO_FANOUT~
in_arg_return[35] => ~NO_FANOUT~
in_arg_return[36] => ~NO_FANOUT~
in_arg_return[37] => ~NO_FANOUT~
in_arg_return[38] => ~NO_FANOUT~
in_arg_return[39] => ~NO_FANOUT~
in_arg_return[40] => ~NO_FANOUT~
in_arg_return[41] => ~NO_FANOUT~
in_arg_return[42] => ~NO_FANOUT~
in_arg_return[43] => ~NO_FANOUT~
in_arg_return[44] => ~NO_FANOUT~
in_arg_return[45] => ~NO_FANOUT~
in_arg_return[46] => ~NO_FANOUT~
in_arg_return[47] => ~NO_FANOUT~
in_arg_return[48] => ~NO_FANOUT~
in_arg_return[49] => ~NO_FANOUT~
in_arg_return[50] => ~NO_FANOUT~
in_arg_return[51] => ~NO_FANOUT~
in_arg_return[52] => ~NO_FANOUT~
in_arg_return[53] => ~NO_FANOUT~
in_arg_return[54] => ~NO_FANOUT~
in_arg_return[55] => ~NO_FANOUT~
in_arg_return[56] => ~NO_FANOUT~
in_arg_return[57] => ~NO_FANOUT~
in_arg_return[58] => ~NO_FANOUT~
in_arg_return[59] => ~NO_FANOUT~
in_arg_return[60] => ~NO_FANOUT~
in_arg_return[61] => ~NO_FANOUT~
in_arg_return[62] => ~NO_FANOUT~
in_arg_return[63] => ~NO_FANOUT~
in_iord_bl_call_SDF_HLS_component_i_fifodata[0] => in_iord_bl_call_SDF_HLS_component_i_fifodata[0].IN1
in_iord_bl_call_SDF_HLS_component_i_fifovalid[0] => in_iord_bl_call_SDF_HLS_component_i_fifovalid[0].IN1
in_iowr_bl_call_ihc_1_i_fifoready[0] => in_iowr_bl_call_ihc_1_i_fifoready[0].IN1
in_iowr_bl_call_ihc_2_i_fifoready[0] => in_iowr_bl_call_ihc_2_i_fifoready[0].IN1
in_iowr_bl_call_ihc_i_fifoready[0] => in_iowr_bl_call_ihc_i_fifoready[0].IN1
in_stall_in[0] => ~NO_FANOUT~
in_valid_in[0] => in_valid_in[0].IN1
out_iord_bl_call_SDF_HLS_component_o_fifoalmost_full[0] <= SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start.out_iord_bl_call_SDF_HLS_component_o_fifoalmost_full
out_iord_bl_call_SDF_HLS_component_o_fifoready[0] <= SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start.out_iord_bl_call_SDF_HLS_component_o_fifoready
out_iowr_bl_call_ihc_1_o_fifodata[0] <= SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce.out_iowr_bl_call_ihc_1_o_fifodata
out_iowr_bl_call_ihc_1_o_fifovalid[0] <= SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce.out_iowr_bl_call_ihc_1_o_fifovalid
out_iowr_bl_call_ihc_2_o_fifodata[0] <= SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce.out_iowr_bl_call_ihc_2_o_fifodata
out_iowr_bl_call_ihc_2_o_fifovalid[0] <= SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce.out_iowr_bl_call_ihc_2_o_fifovalid
out_iowr_bl_call_ihc_o_fifodata[0] <= SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce.out_iowr_bl_call_ihc_o_fifodata
out_iowr_bl_call_ihc_o_fifovalid[0] <= SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce.out_iowr_bl_call_ihc_o_fifovalid
out_iowr_nb_return_SDF_HLS_component_o_fifodata[0] <= SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start.out_iowr_nb_return_SDF_HLS_component_o_fifodata
out_iowr_nb_return_SDF_HLS_component_o_fifovalid[0] <= SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start.out_iowr_nb_return_SDF_HLS_component_o_fifovalid
out_stall_out[0] <= SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce.out_stall_out_0
out_valid_out[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => clock.IN6
resetn => resetn.IN6


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_stall_in[0] => i_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo_stall_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo_valid_in_bitsignaltemp.IN1
out_almost_full[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo.almost_full
out_data_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo.data_out
out_data_out[1] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo.data_out
out_stall_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo.stall_out
out_valid_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo.valid_out
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
valid_in => valid_out.DATAIN
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.DATAIN
stall_out <= stall_in.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= <GND>
full <= <GND>
almost_full <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000df_hls_component1_sr:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_sr
in_i_data[0] => data_mux_q.DATAA
in_i_data[0] => sr_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data[0] <= data_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_valid_q[0].CLK
clock => sr_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start
in_iord_bl_call_SDF_HLS_component_i_fifodata[0] => in_iord_bl_call_SDF_HLS_component_i_fifodata[0].IN1
in_iord_bl_call_SDF_HLS_component_i_fifovalid[0] => in_iord_bl_call_SDF_HLS_component_i_fifovalid[0].IN1
in_stall_in_0[0] => in_stall_in_0[0].IN1
in_valid_in_0[0] => in_valid_in_0[0].IN1
in_valid_in_1[0] => in_valid_in_1[0].IN1
out_exiting_stall_out[0] <= SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_sdf_hls_component1_exiting_stall_out
out_exiting_valid_out[0] <= SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_sdf_hls_component1_exiting_valid_out
out_iord_bl_call_SDF_HLS_component_o_fifoalmost_full[0] <= SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region.out_iord_bl_call_SDF_HLS_component_o_fifoalmost_full
out_iord_bl_call_SDF_HLS_component_o_fifoready[0] <= SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region.out_iord_bl_call_SDF_HLS_component_o_fifoready
out_iowr_nb_return_SDF_HLS_component_o_fifodata[0] <= SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region.out_iowr_nb_return_SDF_HLS_component_o_fifodata
out_iowr_nb_return_SDF_HLS_component_o_fifovalid[0] <= SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region.out_iowr_nb_return_SDF_HLS_component_o_fifovalid
out_stall_in_0[0] <= in_stall_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_0[0] <= SDF_HLS_component_B1_start_merge:theSDF_HLS_component_B1_start_merge.out_stall_out_0
out_stall_out_1[0] <= SDF_HLS_component_B1_start_merge:theSDF_HLS_component_B1_start_merge.out_stall_out_1
out_valid_in_0[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_in_1[0] <= in_valid_in_1[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= SDF_HLS_component_B1_start_branch:theSDF_HLS_component_B1_start_branch.out_valid_out_0
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region.out_pipeline_valid_out
clock => clock.IN3
resetn => resetn.IN3


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_B1_start_merge:theSDF_HLS_component_B1_start_merge
in_stall_in[0] => stall_out_q.IN1
in_valid_in_0[0] => valid_or_q.IN0
in_valid_in_0[0] => stall_out_1_specific_q.IN1
in_valid_in_1[0] => valid_or_q.IN1
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_1[0] <= stall_out_1_specific_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= valid_or_q.DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_B1_start_branch:theSDF_HLS_component_B1_start_branch
in_stall_in_0[0] => stall_out_q.IN0
in_valid_in[0] => stall_out_q.IN1
in_valid_in[0] => out_valid_out_0[0].DATAIN
out_stall_out[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region
in_iord_bl_call_SDF_HLS_component_i_fifodata[0] => in_iord_bl_call_SDF_HLS_component_i_fifodata[0].IN1
in_iord_bl_call_SDF_HLS_component_i_fifovalid[0] => in_iord_bl_call_SDF_HLS_component_i_fifovalid[0].IN1
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_sdf_hls_component1_exiting_valid_out[0] <= SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_sdf_hls_component1_exiting_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_sdf_hls_component1_exiting_stall_out[0] <= SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_sdf_hls_component1_exiting_stall_out
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x.out_pipeline_valid_out
in_stall_in[0] => SE_out_i_iord_bl_call_sdf_hls_component_unnamed_sdf_hls_component5_sdf_hls_component1_consumed0.IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
in_valid_in[0] => in_valid_in[0].IN1
out_iord_bl_call_SDF_HLS_component_o_fifoready[0] <= SDF_HLS_component_i_iord_bl_call_sdf_hls00005_sdf_hls_component0:thei_iord_bl_call_sdf_hls_component_unnamed_sdf_hls_component5_sdf_hls_component1.out_iord_bl_call_SDF_HLS_component_o_fifoready
out_iord_bl_call_SDF_HLS_component_o_fifoalmost_full[0] <= SDF_HLS_component_i_iord_bl_call_sdf_hls00005_sdf_hls_component0:thei_iord_bl_call_sdf_hls_component_unnamed_sdf_hls_component5_sdf_hls_component1.out_iord_bl_call_SDF_HLS_component_o_fifoalmost_full
out_valid_out[0] <= SE_out_i_iord_bl_call_sdf_hls_component_unnamed_sdf_hls_component5_sdf_hls_component1_V0.DB_MAX_OUTPUT_PORT_TYPE
out_iowr_nb_return_SDF_HLS_component_o_fifodata[0] <= SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0:thei_iowr_nb_return_sdf_hls_component_unnamed_sdf_hls_component6_sdf_hls_component2.out_iowr_nb_return_SDF_HLS_component_o_fifodata
out_iowr_nb_return_SDF_HLS_component_o_fifovalid[0] <= SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0:thei_iowr_nb_return_sdf_hls_component_unnamed_sdf_hls_component6_sdf_hls_component2.out_iowr_nb_return_SDF_HLS_component_o_fifovalid
clock => clock.IN4
resetn => resetn.IN4


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region|SDF_HLS_component_B1_start_merge_reg:theSDF_HLS_component_B1_start_merge_reg
in_stall_in[0] => SDF_HLS_component_B1_start_merge_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_SDF_HLS_component_B1_start_merge_reg_valid_reg_q[0].IN1
out_stall_out[0] <= SDF_HLS_component_B1_start_merge_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => SDF_HLS_component_B1_start_merge_reg_data_reg_q[0].DATAIN
in_valid_in[0] => SDF_HLS_component_B1_start_merge_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= SDF_HLS_component_B1_start_merge_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= SDF_HLS_component_B1_start_merge_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => SDF_HLS_component_B1_start_merge_reg_data_reg_q[0].CLK
clock => SDF_HLS_component_B1_start_merge_reg_valid_reg_q[0].CLK
resetn => SDF_HLS_component_B1_start_merge_reg_data_reg_q[0].ACLR
resetn => SDF_HLS_component_B1_start_merge_reg_valid_reg_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region|SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0:thei_iowr_nb_return_sdf_hls_component_unnamed_sdf_hls_component6_sdf_hls_component2
out_iowr_nb_return_SDF_HLS_component_o_fifodata[0] <= hld_iowr:theiowr_nb.o_fifodata
in_i_stall[0] => iowr_nb_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_iowr:theiowr_nb.o_stall
in_i_data[0] => element_extension1_q[0].IN1
in_i_dependence[0] => ~NO_FANOUT~
in_i_valid[0] => iowr_nb_i_valid_bitsignaltemp.IN1
out_iowr_nb_return_SDF_HLS_component_o_fifovalid[0] <= hld_iowr:theiowr_nb.o_fifovalid
out_o_ack[0] <= hld_iowr:theiowr_nb.o_ack
out_o_valid[0] <= hld_iowr:theiowr_nb.o_valid
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region|SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0:thei_iowr_nb_return_sdf_hls_component_unnamed_sdf_hls_component6_sdf_hls_component2|hld_iowr:theiowr_nb
clock => clock.IN1
resetn => resetn.IN1
i_predicate => i_predicate.IN1
i_valid => i_valid.IN1
o_stall <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_stall
i_data[0] => i_data[0].IN1
i_startofpacket => i_startofpacket.IN1
i_endofpacket => i_endofpacket.IN1
i_packetempty[0] => i_packetempty[0].IN1
i_packetempty[1] => ~NO_FANOUT~
i_packetempty[2] => ~NO_FANOUT~
i_packetempty[3] => ~NO_FANOUT~
i_packetempty[4] => ~NO_FANOUT~
i_packetempty[5] => ~NO_FANOUT~
i_packetempty[6] => ~NO_FANOUT~
i_packetempty[7] => ~NO_FANOUT~
i_packetempty[8] => ~NO_FANOUT~
i_packetempty[9] => ~NO_FANOUT~
i_packetempty[10] => ~NO_FANOUT~
i_packetempty[11] => ~NO_FANOUT~
i_packetempty[12] => ~NO_FANOUT~
i_packetempty[13] => ~NO_FANOUT~
i_packetempty[14] => ~NO_FANOUT~
i_packetempty[15] => ~NO_FANOUT~
i_packetempty[16] => ~NO_FANOUT~
i_packetempty[17] => ~NO_FANOUT~
i_packetempty[18] => ~NO_FANOUT~
i_packetempty[19] => ~NO_FANOUT~
i_packetempty[20] => ~NO_FANOUT~
i_packetempty[21] => ~NO_FANOUT~
i_packetempty[22] => ~NO_FANOUT~
i_packetempty[23] => ~NO_FANOUT~
i_packetempty[24] => ~NO_FANOUT~
i_packetempty[25] => ~NO_FANOUT~
i_packetempty[26] => ~NO_FANOUT~
i_packetempty[27] => ~NO_FANOUT~
i_packetempty[28] => ~NO_FANOUT~
i_packetempty[29] => ~NO_FANOUT~
i_packetempty[30] => ~NO_FANOUT~
i_packetempty[31] => ~NO_FANOUT~
o_valid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_ack <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_ack
o_empty <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_fifovalid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifovalid
i_fifoready => ch_i_fifostall.IN1
i_fifochannel_stall => ~NO_FANOUT~
o_fifodata[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifostartofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoendofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoempty[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region|SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0:thei_iowr_nb_return_sdf_hls_component_unnamed_sdf_hls_component6_sdf_hls_component2|hld_iowr:theiowr_nb|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => o_fifovalid.IN0
i_valid => o_valid.DATAIN
i_predicate => o_fifovalid.IN1
o_stall <= i_stall.DB_MAX_OUTPUT_PORT_TYPE
i_data[0] => o_fifodata[0].DATAIN
i_data[1] => o_fifodata[1].DATAIN
i_data[2] => o_fifodata[2].DATAIN
o_valid <= i_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => o_stall.DATAIN
i_stall => o_fifovalid.IN1
o_ack <= o_ack.DB_MAX_OUTPUT_PORT_TYPE
o_fifovalid <= o_fifovalid.DB_MAX_OUTPUT_PORT_TYPE
i_fifostall => o_ack.IN1
o_fifodata[0] <= i_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[1] <= i_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[2] <= i_data[2].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region|SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0:thei_iowr_nb_return_sdf_hls_component_unnamed_sdf_hls_component6_sdf_hls_component2|hld_iowr:theiowr_nb|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region|SDF_HLS_component_i_iord_bl_call_sdf_hls00005_sdf_hls_component0:thei_iord_bl_call_sdf_hls_component_unnamed_sdf_hls_component5_sdf_hls_component1
in_iord_bl_call_SDF_HLS_component_i_fifodata[0] => in_iord_bl_call_SDF_HLS_component_i_fifodata[0].IN1
in_iord_bl_call_SDF_HLS_component_i_fifovalid[0] => iord_i_fifovalid_bitsignaltemp.IN1
out_iord_bl_call_SDF_HLS_component_o_fifoalmost_full[0] <= hld_iord:theiord.o_fifoalmost_full
in_i_stall[0] => iord_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_iord:theiord.o_stall
in_i_valid[0] => iord_i_valid_bitsignaltemp.IN1
out_iord_bl_call_SDF_HLS_component_o_fifoready[0] <= hld_iord:theiord.o_fifoready
out_o_data[0] <= hld_iord:theiord.o_data
out_o_valid[0] <= hld_iord:theiord.o_valid
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region|SDF_HLS_component_i_iord_bl_call_sdf_hls00005_sdf_hls_component0:thei_iord_bl_call_sdf_hls_component_unnamed_sdf_hls_component5_sdf_hls_component1|hld_iord:theiord
clock => clock.IN1
resetn => resetn.IN1
i_valid => i_valid.IN1
o_stall <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_stall
i_predicate => i_predicate.IN1
o_valid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_empty <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_datavalid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_datavalid
o_data[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_startofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_endofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[1] <= <GND>
o_packetempty[2] <= <GND>
o_packetempty[3] <= <GND>
o_packetempty[4] <= <GND>
o_packetempty[5] <= <GND>
o_packetempty[6] <= <GND>
o_packetempty[7] <= <GND>
o_packetempty[8] <= <GND>
o_packetempty[9] <= <GND>
o_packetempty[10] <= <GND>
o_packetempty[11] <= <GND>
o_packetempty[12] <= <GND>
o_packetempty[13] <= <GND>
o_packetempty[14] <= <GND>
o_packetempty[15] <= <GND>
o_packetempty[16] <= <GND>
o_packetempty[17] <= <GND>
o_packetempty[18] <= <GND>
o_packetempty[19] <= <GND>
o_packetempty[20] <= <GND>
o_packetempty[21] <= <GND>
o_packetempty[22] <= <GND>
o_packetempty[23] <= <GND>
o_packetempty[24] <= <GND>
o_packetempty[25] <= <GND>
o_packetempty[26] <= <GND>
o_packetempty[27] <= <GND>
o_packetempty[28] <= <GND>
o_packetempty[29] <= <GND>
o_packetempty[30] <= <GND>
o_packetempty[31] <= <GND>
i_fifovalid => ch_i_fifovalid.IN1
o_fifoready <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_fifostall
o_fifoalmost_full <= <GND>
o_fifochannel_stall <= <GND>
i_fifodata[0] => ch_i_fifodata[0].IN1
i_fifostartofpacket => ch_i_fifostartofpacket.IN1
i_fifoendofpacket => ch_i_fifoendofpacket.IN1
i_fifoempty[0] => ch_i_fifoempty[0].IN1
ecc_err_status[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
ecc_err_status[1] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region|SDF_HLS_component_i_iord_bl_call_sdf_hls00005_sdf_hls_component0:thei_iord_bl_call_sdf_hls_component_unnamed_sdf_hls_component5_sdf_hls_component1|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst
clock => clock.IN2
resetn => resetn.IN1
i_valid => up_stall.IN0
i_valid => down_valid.IN1
i_valid => down_datavalid.IN0
i_valid => o_fifostall.IN0
i_predicate => down_valid.IN0
i_predicate => o_fifostall.IN1
i_predicate => up_stall.IN1
i_predicate => down_datavalid.IN1
o_stall <= up_stall.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_valid
i_stall => i_stall.IN1
o_datavalid <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[0] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[1] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[2] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
i_fifovalid => down_valid.IN1
i_fifovalid => down_datavalid.IN1
i_fifovalid => up_stall.IN1
o_fifostall <= o_fifostall.DB_MAX_OUTPUT_PORT_TYPE
i_fifodata[0] => down_data[0].IN1
i_fifodata[1] => down_data[1].IN1
i_fifodata[2] => down_data[2].IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region|SDF_HLS_component_i_iord_bl_call_sdf_hls00005_sdf_hls_component0:thei_iord_bl_call_sdf_hls_component_unnamed_sdf_hls_component5_sdf_hls_component1|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region|SDF_HLS_component_i_iord_bl_call_sdf_hls00005_sdf_hls_component0:thei_iord_bl_call_sdf_hls_component_unnamed_sdf_hls_component5_sdf_hls_component1|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region|SDF_HLS_component_i_iord_bl_call_sdf_hls00005_sdf_hls_component0:thei_iord_bl_call_sdf_hls_component_unnamed_sdf_hls_component5_sdf_hls_component1|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0:thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x.out_pipeline_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_sdf_hls_component1_exiting_stall_out[0] <= SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0:thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_sdf_hls_component1_exiting_stall_out
in_i_stall[0] => in_i_stall[0].IN1
out_o_stall[0] <= SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1_aunroll_x.out_stall_entry
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_sdf_hls_component1_exiting_valid_out[0] <= SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0:thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_sdf_hls_component1_exiting_valid_out
in_i_valid[0] => input_accepted_and_q.IN1
in_unnamed_SDF_HLS_component3_0_tpl[0] => ~NO_FANOUT~
out_c0_exit_0_tpl[0] <= SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1_aunroll_x.out_data_out_0_tpl
out_c0_exit_1_tpl[0] <= SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1_aunroll_x.out_data_out_1_tpl
out_o_valid[0] <= SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1_aunroll_x.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1_aunroll_x
in_stall_in[0] => i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1_stall_in_bitsignaltemp.IN1
out_stall_entry[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1.stall_entry
in_data_in_0_tpl[0] => dsdk_ip_adapt_bitjoin2_q[0].IN1
in_data_in_1_tpl[0] => dsdk_ip_adapt_bitjoin2_q[8].IN1
in_input_accepted[0] => i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1_input_accepted_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1_valid_in_bitsignaltemp.IN1
out_data_out_0_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1.data_out
out_data_out_1_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1.data_out
out_enable[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1.enable
out_valid_mask[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1.valid_mask
out_valid_out[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1.valid_out
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
input_accepted => IIschedcount.IN0
input_accepted => threads_count.OUTPUTSELECT
valid_in => valid_out.DATAIN
valid_in => enable.IN0
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => enable.IN1
stall_entry <= stall_entry.DB_MAX_OUTPUT_PORT_TYPE
enable <= enable.DB_MAX_OUTPUT_PORT_TYPE
inc_pipelined_thread => Add0.IN2
dec_pipelined_thread => IIschedcount.IN1
dec_pipelined_thread => Add0.IN1
valid_mask <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0:thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_sdf_hls_component1_exiting_valid_out[0] <= SDF_HLS_component_i_llvm_fpga_pipeline_k0000g_sdf_hls_component0:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1.out_exiting_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_sdf_hls_component1_exiting_stall_out[0] <= SDF_HLS_component_i_llvm_fpga_pipeline_k0000g_sdf_hls_component0:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1.out_exiting_stall_out
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= SDF_HLS_component_i_llvm_fpga_pipeline_k0000g_sdf_hls_component0:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1.out_pipeline_valid_out
in_enable[0] => enable_stall_connector_not_enable_q[0].IN2
in_i_valid[0] => in_i_valid[0].IN2
out_c0_exi1_0_tpl[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1_1_tpl[0] <= SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0:thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component2.out_data_out
out_o_valid[0] <= in_i_valid[0].DB_MAX_OUTPUT_PORT_TYPE
out_unnamed_SDF_HLS_component4[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => clock.IN2
resetn => resetn.IN2


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0:thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0:thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component2
in_feedback_stall_in_2[0] => i_llvm_fpga_push_i1_notexitcond_sdf_hls_component1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_2[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component1.feedback_out
out_feedback_valid_out_2[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component1.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i1_notexitcond_sdf_hls_component1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component1.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_notexitcond_sdf_hls_component1_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_notexitcond_sdf_hls_component1_valid_in_bitsignaltemp.IN1
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component1.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component1.valid_out
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0:thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0:thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component2|acl_push:thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component1
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback_out[0].DATAIN
data_in[0] => data_out[0].DATAIN
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN1
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_valid.IN1
stall_in => consumed_downstream.OUTPUTSELECT
stall_in => consumed_upstream.OUTPUTSELECT
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_valid_out <= feedback_valid.DB_MAX_OUTPUT_PORT_TYPE
feedback_stall_in => stall_out.IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0:thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0:thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component2|acl_push:thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0:thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|SDF_HLS_component_i_llvm_fpga_pipeline_k0000g_sdf_hls_component0:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1
out_exiting_stall_out[0] <= acl_dspba_buffer:thepassthru.buffer_out
in_stall_in[0] => i_llvm_fpga_pipeline_keep_going_sdf_hls_component1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1.stall_out
in_data_in[0] => i_llvm_fpga_pipeline_keep_going_sdf_hls_component1_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_in_bitsignaltemp.IN1
in_initeration_in[0] => i_llvm_fpga_pipeline_keep_going_sdf_hls_component1_initeration_in_bitsignaltemp.IN1
in_initeration_valid_in[0] => i_llvm_fpga_pipeline_keep_going_sdf_hls_component1_initeration_valid_in_bitsignaltemp.IN1
in_not_exitcond_in[0] => i_llvm_fpga_pipeline_keep_going_sdf_hls_component1_not_exitcond_in_bitsignaltemp.IN1
in_not_exitcond_valid_in[0] => i_llvm_fpga_pipeline_keep_going_sdf_hls_component1_not_exitcond_valid_in_bitsignaltemp.IN1
in_pipeline_stall_in[0] => i_llvm_fpga_pipeline_keep_going_sdf_hls_component1_pipeline_stall_in_bitsignaltemp.IN2
out_initeration_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1.initeration_stall_out
out_not_exitcond_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1.not_exitcond_stall_out
out_pipeline_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1.pipeline_valid_out
out_exiting_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1.exiting_valid_out
out_data_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1.data_out
out_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1.valid_out
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0:thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|SDF_HLS_component_i_llvm_fpga_pipeline_k0000g_sdf_hls_component0:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1|acl_dspba_buffer:thepassthru
buffer_in[0] => buffer_out[0].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0:thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|SDF_HLS_component_i_llvm_fpga_pipeline_k0000g_sdf_hls_component0:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1
clock => clock.IN1
resetn => _.IN1
data_in => ~NO_FANOUT~
valid_out <= acl_staging_reg:asr.o_valid
stall_in => stall_in.IN1
stall_out <= acl_staging_reg:asr.o_stall
valid_in => valid_in.IN1
data_out <= <GND>
initeration_in => ~NO_FANOUT~
initeration_stall_out <= <GND>
initeration_valid_in => ~NO_FANOUT~
not_exitcond_in => pipeline_valid_out.IN0
not_exitcond_in => exiting_valid_out.IN0
not_exitcond_stall_out <= pipeline_stall_in.DB_MAX_OUTPUT_PORT_TYPE
not_exitcond_valid_in => pipeline_valid_out.IN1
not_exitcond_valid_in => exiting_valid_out.IN1
pipeline_valid_out <= pipeline_valid_out.DB_MAX_OUTPUT_PORT_TYPE
pipeline_stall_in => not_exitcond_stall_out.DATAIN
pipeline_stall_in => exiting_valid_out.IN1
exiting_valid_out <= exiting_valid_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0:thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|SDF_HLS_component_i_llvm_fpga_pipeline_k0000g_sdf_hls_component0:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1|acl_staging_reg:asr
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0:thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|SDF_HLS_component_i_llvm_fpga_pipeline_k0000g_sdf_hls_component0:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1|acl_staging_reg:asr|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce
in_iowr_bl_call_ihc_1_i_fifoready[0] => in_iowr_bl_call_ihc_1_i_fifoready[0].IN1
in_iowr_bl_call_ihc_2_i_fifoready[0] => in_iowr_bl_call_ihc_2_i_fifoready[0].IN1
in_iowr_bl_call_ihc_i_fifoready[0] => in_iowr_bl_call_ihc_i_fifoready[0].IN1
in_stall_in_0[0] => in_stall_in_0[0].IN1
in_valid_in_0[0] => in_valid_in_0[0].IN1
out_iowr_bl_call_ihc_1_o_fifodata[0] <= SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region.out_iowr_bl_call_ihc_1_o_fifodata
out_iowr_bl_call_ihc_1_o_fifovalid[0] <= SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region.out_iowr_bl_call_ihc_1_o_fifovalid
out_iowr_bl_call_ihc_2_o_fifodata[0] <= SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region.out_iowr_bl_call_ihc_2_o_fifodata
out_iowr_bl_call_ihc_2_o_fifovalid[0] <= SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region.out_iowr_bl_call_ihc_2_o_fifovalid
out_iowr_bl_call_ihc_o_fifodata[0] <= SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region.out_iowr_bl_call_ihc_o_fifodata
out_iowr_bl_call_ihc_o_fifovalid[0] <= SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region.out_iowr_bl_call_ihc_o_fifovalid
out_stall_out_0[0] <= SDF_HLS_component_B0_runOnce_merge:theSDF_HLS_component_B0_runOnce_merge.out_stall_out_0
out_valid_out_0[0] <= SDF_HLS_component_B0_runOnce_branch:theSDF_HLS_component_B0_runOnce_branch.out_valid_out_0
clock => clock.IN3
resetn => resetn.IN3


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_B0_runOnce_merge:theSDF_HLS_component_B0_runOnce_merge
in_stall_in[0] => stall_out_q.IN0
in_valid_in_0[0] => stall_out_q.IN1
in_valid_in_0[0] => out_valid_out[0].DATAIN
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_B0_runOnce_branch:theSDF_HLS_component_B0_runOnce_branch
in_stall_in_0[0] => stall_out_q.IN0
in_valid_in[0] => stall_out_q.IN1
in_valid_in[0] => out_valid_out_0[0].DATAIN
out_stall_out[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region
in_iowr_bl_call_ihc_2_i_fifoready[0] => in_iowr_bl_call_ihc_2_i_fifoready[0].IN1
out_iowr_bl_call_ihc_2_o_fifodata[0] <= SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0:thei_iowr_bl_call_ihc_2_unnamed_sdf_hls_component0_sdf_hls_component1.out_iowr_bl_call_ihc_2_o_fifodata
out_iowr_bl_call_ihc_2_o_fifovalid[0] <= SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0:thei_iowr_bl_call_ihc_2_unnamed_sdf_hls_component0_sdf_hls_component1.out_iowr_bl_call_ihc_2_o_fifovalid
in_stall_in[0] => SE_out_i_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0_backStall.IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
in_valid_in[0] => in_valid_in[0].IN1
in_iowr_bl_call_ihc_1_i_fifoready[0] => in_iowr_bl_call_ihc_1_i_fifoready[0].IN1
out_iowr_bl_call_ihc_1_o_fifodata[0] <= SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0:thei_iowr_bl_call_ihc_1_unnamed_sdf_hls_component1_sdf_hls_component2.out_iowr_bl_call_ihc_1_o_fifodata
out_iowr_bl_call_ihc_1_o_fifovalid[0] <= SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0:thei_iowr_bl_call_ihc_1_unnamed_sdf_hls_component1_sdf_hls_component2.out_iowr_bl_call_ihc_1_o_fifovalid
out_valid_out[0] <= SE_out_i_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0_wireValid.DB_MAX_OUTPUT_PORT_TYPE
in_iowr_bl_call_ihc_i_fifoready[0] => in_iowr_bl_call_ihc_i_fifoready[0].IN1
out_iowr_bl_call_ihc_o_fifodata[0] <= SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0:thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3.out_iowr_bl_call_ihc_o_fifodata
out_iowr_bl_call_ihc_o_fifovalid[0] <= SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0:thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3.out_iowr_bl_call_ihc_o_fifovalid
clock => clock.IN6
resetn => resetn.IN6


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0:thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3
in_iowr_bl_call_ihc_i_fifoready[0] => iowr_i_fifoready_bitsignaltemp.IN1
out_iowr_bl_call_ihc_o_fifodata[0] <= hld_iowr:theiowr.o_fifodata
in_i_stall[0] => iowr_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_iowr:theiowr.o_stall
in_i_data[0] => element_extension1_q[0].IN1
in_i_valid[0] => iowr_i_valid_bitsignaltemp.IN1
out_iowr_bl_call_ihc_o_fifovalid[0] <= hld_iowr:theiowr.o_fifovalid
out_o_ack[0] <= hld_iowr:theiowr.o_ack
out_o_valid[0] <= hld_iowr:theiowr.o_valid
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0:thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3|hld_iowr:theiowr
clock => clock.IN1
resetn => resetn.IN1
i_predicate => i_predicate.IN1
i_valid => i_valid.IN1
o_stall <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_stall
i_data[0] => i_data[0].IN1
i_startofpacket => i_startofpacket.IN1
i_endofpacket => i_endofpacket.IN1
i_packetempty[0] => i_packetempty[0].IN1
i_packetempty[1] => ~NO_FANOUT~
i_packetempty[2] => ~NO_FANOUT~
i_packetempty[3] => ~NO_FANOUT~
i_packetempty[4] => ~NO_FANOUT~
i_packetempty[5] => ~NO_FANOUT~
i_packetempty[6] => ~NO_FANOUT~
i_packetempty[7] => ~NO_FANOUT~
i_packetempty[8] => ~NO_FANOUT~
i_packetempty[9] => ~NO_FANOUT~
i_packetempty[10] => ~NO_FANOUT~
i_packetempty[11] => ~NO_FANOUT~
i_packetempty[12] => ~NO_FANOUT~
i_packetempty[13] => ~NO_FANOUT~
i_packetempty[14] => ~NO_FANOUT~
i_packetempty[15] => ~NO_FANOUT~
i_packetempty[16] => ~NO_FANOUT~
i_packetempty[17] => ~NO_FANOUT~
i_packetempty[18] => ~NO_FANOUT~
i_packetempty[19] => ~NO_FANOUT~
i_packetempty[20] => ~NO_FANOUT~
i_packetempty[21] => ~NO_FANOUT~
i_packetempty[22] => ~NO_FANOUT~
i_packetempty[23] => ~NO_FANOUT~
i_packetempty[24] => ~NO_FANOUT~
i_packetempty[25] => ~NO_FANOUT~
i_packetempty[26] => ~NO_FANOUT~
i_packetempty[27] => ~NO_FANOUT~
i_packetempty[28] => ~NO_FANOUT~
i_packetempty[29] => ~NO_FANOUT~
i_packetempty[30] => ~NO_FANOUT~
i_packetempty[31] => ~NO_FANOUT~
o_valid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_ack <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_ack
o_empty <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_fifovalid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifovalid
i_fifoready => ch_i_fifostall.IN1
i_fifochannel_stall => ~NO_FANOUT~
o_fifodata[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifostartofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoendofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoempty[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0:thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => stall_contribution_downstream.IN0
i_valid => o_valid.IN1
i_valid => stall_contribution_sidepath.IN1
i_valid => o_fifovalid.IN0
i_predicate => stall_contribution_sidepath.IN0
i_predicate => o_fifovalid.IN1
o_stall <= o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_data[0] => o_fifodata[0].DATAIN
i_data[1] => o_fifodata[1].DATAIN
i_data[2] => o_fifodata[2].DATAIN
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => stall_contribution_downstream.IN1
o_ack <= <GND>
o_fifovalid <= o_fifovalid.DB_MAX_OUTPUT_PORT_TYPE
i_fifostall => stall_contribution_sidepath.IN1
o_fifodata[0] <= i_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[1] <= i_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[2] <= i_data[2].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0:thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0:thei_iowr_bl_call_ihc_1_unnamed_sdf_hls_component1_sdf_hls_component2
in_iowr_bl_call_ihc_1_i_fifoready[0] => iowr_i_fifoready_bitsignaltemp.IN1
out_iowr_bl_call_ihc_1_o_fifodata[0] <= hld_iowr:theiowr.o_fifodata
in_i_stall[0] => iowr_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_iowr:theiowr.o_stall
in_i_data[0] => element_extension1_q[0].IN1
in_i_valid[0] => iowr_i_valid_bitsignaltemp.IN1
out_iowr_bl_call_ihc_1_o_fifovalid[0] <= hld_iowr:theiowr.o_fifovalid
out_o_ack[0] <= hld_iowr:theiowr.o_ack
out_o_valid[0] <= hld_iowr:theiowr.o_valid
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0:thei_iowr_bl_call_ihc_1_unnamed_sdf_hls_component1_sdf_hls_component2|hld_iowr:theiowr
clock => clock.IN1
resetn => resetn.IN1
i_predicate => i_predicate.IN1
i_valid => i_valid.IN1
o_stall <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_stall
i_data[0] => i_data[0].IN1
i_startofpacket => i_startofpacket.IN1
i_endofpacket => i_endofpacket.IN1
i_packetempty[0] => i_packetempty[0].IN1
i_packetempty[1] => ~NO_FANOUT~
i_packetempty[2] => ~NO_FANOUT~
i_packetempty[3] => ~NO_FANOUT~
i_packetempty[4] => ~NO_FANOUT~
i_packetempty[5] => ~NO_FANOUT~
i_packetempty[6] => ~NO_FANOUT~
i_packetempty[7] => ~NO_FANOUT~
i_packetempty[8] => ~NO_FANOUT~
i_packetempty[9] => ~NO_FANOUT~
i_packetempty[10] => ~NO_FANOUT~
i_packetempty[11] => ~NO_FANOUT~
i_packetempty[12] => ~NO_FANOUT~
i_packetempty[13] => ~NO_FANOUT~
i_packetempty[14] => ~NO_FANOUT~
i_packetempty[15] => ~NO_FANOUT~
i_packetempty[16] => ~NO_FANOUT~
i_packetempty[17] => ~NO_FANOUT~
i_packetempty[18] => ~NO_FANOUT~
i_packetempty[19] => ~NO_FANOUT~
i_packetempty[20] => ~NO_FANOUT~
i_packetempty[21] => ~NO_FANOUT~
i_packetempty[22] => ~NO_FANOUT~
i_packetempty[23] => ~NO_FANOUT~
i_packetempty[24] => ~NO_FANOUT~
i_packetempty[25] => ~NO_FANOUT~
i_packetempty[26] => ~NO_FANOUT~
i_packetempty[27] => ~NO_FANOUT~
i_packetempty[28] => ~NO_FANOUT~
i_packetempty[29] => ~NO_FANOUT~
i_packetempty[30] => ~NO_FANOUT~
i_packetempty[31] => ~NO_FANOUT~
o_valid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_ack <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_ack
o_empty <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_fifovalid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifovalid
i_fifoready => ch_i_fifostall.IN1
i_fifochannel_stall => ~NO_FANOUT~
o_fifodata[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifostartofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoendofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoempty[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0:thei_iowr_bl_call_ihc_1_unnamed_sdf_hls_component1_sdf_hls_component2|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => stall_contribution_downstream.IN0
i_valid => o_valid.IN1
i_valid => stall_contribution_sidepath.IN1
i_valid => o_fifovalid.IN0
i_predicate => stall_contribution_sidepath.IN0
i_predicate => o_fifovalid.IN1
o_stall <= o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_data[0] => o_fifodata[0].DATAIN
i_data[1] => o_fifodata[1].DATAIN
i_data[2] => o_fifodata[2].DATAIN
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => stall_contribution_downstream.IN1
o_ack <= <GND>
o_fifovalid <= o_fifovalid.DB_MAX_OUTPUT_PORT_TYPE
i_fifostall => stall_contribution_sidepath.IN1
o_fifodata[0] <= i_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[1] <= i_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[2] <= i_data[2].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0:thei_iowr_bl_call_ihc_1_unnamed_sdf_hls_component1_sdf_hls_component2|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4
in_feedback_stall_in_0[0] => i_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_0[0] <= acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component1.feedback_out
out_feedback_valid_out_0[0] <= acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component1.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component1.stall_out
in_data_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component1_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component1_valid_in_bitsignaltemp.IN1
out_data_out[0] <= SDF_HLS_component_i_llvm_fpga_push_token0000f_hls_component4_reg:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4_reg.out_data_out
out_valid_out[0] <= SDF_HLS_component_i_llvm_fpga_push_token0000f_hls_component4_reg:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4_reg.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4|SDF_HLS_component_i_llvm_fpga_push_token0000f_hls_component4_reg:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4_reg
in_stall_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= i_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => i_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4_reg_valid_reg_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => data_out[0].DATAIN
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_token_fifo_counter:fifo.data_out
feedback_valid_out <= acl_token_fifo_counter:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component1|acl_token_fifo_counter:fifo
clock => clock.IN1
resetn => resetn.IN1
data_out[0] <= token[0].DB_MAX_OUTPUT_PORT_TYPE
valid_in => incr.IN1
valid_out <= empty.DB_MAX_OUTPUT_PORT_TYPE
stall_in => decr.IN1
stall_out <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component1|acl_token_fifo_counter:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0:thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0
in_feedback_in_0[0] => i_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component1_feedback_in_bitsignaltemp.IN1
in_feedback_valid_in_0[0] => i_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_0[0] <= acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component1.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component1.stall_out
in_data_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component1_data_in_bitsignaltemp.IN1
in_dir[0] => i_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component1_valid_in_bitsignaltemp.IN1
out_data_out[0] <= SDF_HLS_component_i_llvm_fpga_pop_token_0000f_hls_component0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0_reg.out_data_out
out_valid_out[0] <= SDF_HLS_component_i_llvm_fpga_pop_token_0000f_hls_component0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0_reg.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0:thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0|SDF_HLS_component_i_llvm_fpga_pop_token_0000f_hls_component0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0_reg
in_stall_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= i_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => i_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0_reg_valid_reg_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0:thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0|acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0:thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0|acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_B0_runOnce_merge_reg:theSDF_HLS_component_B0_runOnce_merge_reg
in_stall_in[0] => SDF_HLS_component_B0_runOnce_merge_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_SDF_HLS_component_B0_runOnce_merge_reg_valid_reg_q[0].IN1
out_stall_out[0] <= SDF_HLS_component_B0_runOnce_merge_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => SDF_HLS_component_B0_runOnce_merge_reg_data_reg_q[0].DATAIN
in_valid_in[0] => SDF_HLS_component_B0_runOnce_merge_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= SDF_HLS_component_B0_runOnce_merge_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= SDF_HLS_component_B0_runOnce_merge_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => SDF_HLS_component_B0_runOnce_merge_reg_data_reg_q[0].CLK
clock => SDF_HLS_component_B0_runOnce_merge_reg_valid_reg_q[0].CLK
resetn => SDF_HLS_component_B0_runOnce_merge_reg_data_reg_q[0].ACLR
resetn => SDF_HLS_component_B0_runOnce_merge_reg_valid_reg_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0:thei_iowr_bl_call_ihc_2_unnamed_sdf_hls_component0_sdf_hls_component1
in_iowr_bl_call_ihc_2_i_fifoready[0] => iowr_i_fifoready_bitsignaltemp.IN1
out_iowr_bl_call_ihc_2_o_fifodata[0] <= hld_iowr:theiowr.o_fifodata
in_i_stall[0] => iowr_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_iowr:theiowr.o_stall
in_i_data[0] => element_extension1_q[0].IN1
in_i_valid[0] => iowr_i_valid_bitsignaltemp.IN1
out_iowr_bl_call_ihc_2_o_fifovalid[0] <= hld_iowr:theiowr.o_fifovalid
out_o_ack[0] <= hld_iowr:theiowr.o_ack
out_o_valid[0] <= hld_iowr:theiowr.o_valid
clock => clock.IN1
resetn => resetn.IN1


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0:thei_iowr_bl_call_ihc_2_unnamed_sdf_hls_component0_sdf_hls_component1|hld_iowr:theiowr
clock => clock.IN1
resetn => resetn.IN1
i_predicate => i_predicate.IN1
i_valid => i_valid.IN1
o_stall <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_stall
i_data[0] => i_data[0].IN1
i_startofpacket => i_startofpacket.IN1
i_endofpacket => i_endofpacket.IN1
i_packetempty[0] => i_packetempty[0].IN1
i_packetempty[1] => ~NO_FANOUT~
i_packetempty[2] => ~NO_FANOUT~
i_packetempty[3] => ~NO_FANOUT~
i_packetempty[4] => ~NO_FANOUT~
i_packetempty[5] => ~NO_FANOUT~
i_packetempty[6] => ~NO_FANOUT~
i_packetempty[7] => ~NO_FANOUT~
i_packetempty[8] => ~NO_FANOUT~
i_packetempty[9] => ~NO_FANOUT~
i_packetempty[10] => ~NO_FANOUT~
i_packetempty[11] => ~NO_FANOUT~
i_packetempty[12] => ~NO_FANOUT~
i_packetempty[13] => ~NO_FANOUT~
i_packetempty[14] => ~NO_FANOUT~
i_packetempty[15] => ~NO_FANOUT~
i_packetempty[16] => ~NO_FANOUT~
i_packetempty[17] => ~NO_FANOUT~
i_packetempty[18] => ~NO_FANOUT~
i_packetempty[19] => ~NO_FANOUT~
i_packetempty[20] => ~NO_FANOUT~
i_packetempty[21] => ~NO_FANOUT~
i_packetempty[22] => ~NO_FANOUT~
i_packetempty[23] => ~NO_FANOUT~
i_packetempty[24] => ~NO_FANOUT~
i_packetempty[25] => ~NO_FANOUT~
i_packetempty[26] => ~NO_FANOUT~
i_packetempty[27] => ~NO_FANOUT~
i_packetempty[28] => ~NO_FANOUT~
i_packetempty[29] => ~NO_FANOUT~
i_packetempty[30] => ~NO_FANOUT~
i_packetempty[31] => ~NO_FANOUT~
o_valid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_ack <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_ack
o_empty <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_fifovalid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifovalid
i_fifoready => ch_i_fifostall.IN1
i_fifochannel_stall => ~NO_FANOUT~
o_fifodata[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifostartofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoendofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoempty[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0:thei_iowr_bl_call_ihc_2_unnamed_sdf_hls_component0_sdf_hls_component1|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => stall_contribution_downstream.IN0
i_valid => o_valid.IN1
i_valid => stall_contribution_sidepath.IN1
i_valid => o_fifovalid.IN0
i_predicate => stall_contribution_sidepath.IN0
i_predicate => o_fifovalid.IN1
o_stall <= o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_data[0] => o_fifodata[0].DATAIN
i_data[1] => o_fifodata[1].DATAIN
i_data[2] => o_fifodata[2].DATAIN
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => stall_contribution_downstream.IN1
o_ack <= <GND>
o_fifovalid <= o_fifovalid.DB_MAX_OUTPUT_PORT_TYPE
i_fifostall => stall_contribution_sidepath.IN1
o_fifodata[0] <= i_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[1] <= i_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[2] <= i_data[2].DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0:thei_iowr_bl_call_ihc_2_unnamed_sdf_hls_component0_sdf_hls_component1|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start_sr_1:thebb_SDF_HLS_component_B1_start_sr_1_aunroll_x
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
in_i_data_0_tpl[0] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[0] => sr_0_x_q[0].DATAIN
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_data_0_tpl[0] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_0_x_q[0].CLK
clock => sr_valid_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_0_x_q[0].ACLR


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|hld_loop_profiler:theSDF_HLS_component_B1_start_x
clock => clock.IN1
resetn => resetn.IN1
i_capture => ~NO_FANOUT~
i_clear => ~NO_FANOUT~
i_enable => ~NO_FANOUT~
i_shift => ~NO_FANOUT~
i_shift_data[0] => ~NO_FANOUT~
i_shift_data[1] => ~NO_FANOUT~
i_shift_data[2] => ~NO_FANOUT~
i_shift_data[3] => ~NO_FANOUT~
i_shift_data[4] => ~NO_FANOUT~
i_shift_data[5] => ~NO_FANOUT~
i_shift_data[6] => ~NO_FANOUT~
i_shift_data[7] => ~NO_FANOUT~
i_shift_data[8] => ~NO_FANOUT~
i_shift_data[9] => ~NO_FANOUT~
i_shift_data[10] => ~NO_FANOUT~
i_shift_data[11] => ~NO_FANOUT~
i_shift_data[12] => ~NO_FANOUT~
i_shift_data[13] => ~NO_FANOUT~
i_shift_data[14] => ~NO_FANOUT~
i_shift_data[15] => ~NO_FANOUT~
i_shift_data[16] => ~NO_FANOUT~
i_shift_data[17] => ~NO_FANOUT~
i_shift_data[18] => ~NO_FANOUT~
i_shift_data[19] => ~NO_FANOUT~
i_shift_data[20] => ~NO_FANOUT~
i_shift_data[21] => ~NO_FANOUT~
i_shift_data[22] => ~NO_FANOUT~
i_shift_data[23] => ~NO_FANOUT~
i_shift_data[24] => ~NO_FANOUT~
i_shift_data[25] => ~NO_FANOUT~
i_shift_data[26] => ~NO_FANOUT~
i_shift_data[27] => ~NO_FANOUT~
i_shift_data[28] => ~NO_FANOUT~
i_shift_data[29] => ~NO_FANOUT~
i_shift_data[30] => ~NO_FANOUT~
i_shift_data[31] => ~NO_FANOUT~
i_shift_data[32] => ~NO_FANOUT~
i_shift_data[33] => ~NO_FANOUT~
i_shift_data[34] => ~NO_FANOUT~
i_shift_data[35] => ~NO_FANOUT~
i_shift_data[36] => ~NO_FANOUT~
i_shift_data[37] => ~NO_FANOUT~
i_shift_data[38] => ~NO_FANOUT~
i_shift_data[39] => ~NO_FANOUT~
i_shift_data[40] => ~NO_FANOUT~
i_shift_data[41] => ~NO_FANOUT~
i_shift_data[42] => ~NO_FANOUT~
i_shift_data[43] => ~NO_FANOUT~
i_shift_data[44] => ~NO_FANOUT~
i_shift_data[45] => ~NO_FANOUT~
i_shift_data[46] => ~NO_FANOUT~
i_shift_data[47] => ~NO_FANOUT~
i_shift_data[48] => ~NO_FANOUT~
i_shift_data[49] => ~NO_FANOUT~
i_shift_data[50] => ~NO_FANOUT~
i_shift_data[51] => ~NO_FANOUT~
i_shift_data[52] => ~NO_FANOUT~
i_shift_data[53] => ~NO_FANOUT~
i_shift_data[54] => ~NO_FANOUT~
i_shift_data[55] => ~NO_FANOUT~
i_shift_data[56] => ~NO_FANOUT~
i_shift_data[57] => ~NO_FANOUT~
i_shift_data[58] => ~NO_FANOUT~
i_shift_data[59] => ~NO_FANOUT~
i_shift_data[60] => ~NO_FANOUT~
i_shift_data[61] => ~NO_FANOUT~
i_shift_data[62] => ~NO_FANOUT~
i_shift_data[63] => ~NO_FANOUT~
o_shift_data[0] <= <GND>
o_shift_data[1] <= <GND>
o_shift_data[2] <= <GND>
o_shift_data[3] <= <GND>
o_shift_data[4] <= <GND>
o_shift_data[5] <= <GND>
o_shift_data[6] <= <GND>
o_shift_data[7] <= <GND>
o_shift_data[8] <= <GND>
o_shift_data[9] <= <GND>
o_shift_data[10] <= <GND>
o_shift_data[11] <= <GND>
o_shift_data[12] <= <GND>
o_shift_data[13] <= <GND>
o_shift_data[14] <= <GND>
o_shift_data[15] <= <GND>
o_shift_data[16] <= <GND>
o_shift_data[17] <= <GND>
o_shift_data[18] <= <GND>
o_shift_data[19] <= <GND>
o_shift_data[20] <= <GND>
o_shift_data[21] <= <GND>
o_shift_data[22] <= <GND>
o_shift_data[23] <= <GND>
o_shift_data[24] <= <GND>
o_shift_data[25] <= <GND>
o_shift_data[26] <= <GND>
o_shift_data[27] <= <GND>
o_shift_data[28] <= <GND>
o_shift_data[29] <= <GND>
o_shift_data[30] <= <GND>
o_shift_data[31] <= <GND>
o_shift_data[32] <= <GND>
o_shift_data[33] <= <GND>
o_shift_data[34] <= <GND>
o_shift_data[35] <= <GND>
o_shift_data[36] <= <GND>
o_shift_data[37] <= <GND>
o_shift_data[38] <= <GND>
o_shift_data[39] <= <GND>
o_shift_data[40] <= <GND>
o_shift_data[41] <= <GND>
o_shift_data[42] <= <GND>
o_shift_data[43] <= <GND>
o_shift_data[44] <= <GND>
o_shift_data[45] <= <GND>
o_shift_data[46] <= <GND>
o_shift_data[47] <= <GND>
o_shift_data[48] <= <GND>
o_shift_data[49] <= <GND>
o_shift_data[50] <= <GND>
o_shift_data[51] <= <GND>
o_shift_data[52] <= <GND>
o_shift_data[53] <= <GND>
o_shift_data[54] <= <GND>
o_shift_data[55] <= <GND>
o_shift_data[56] <= <GND>
o_shift_data[57] <= <GND>
o_shift_data[58] <= <GND>
o_shift_data[59] <= <GND>
o_shift_data[60] <= <GND>
o_shift_data[61] <= <GND>
o_shift_data[62] <= <GND>
o_shift_data[63] <= <GND>
i_stall_pred => comb.IN0
i_valid_pred => comb.IN1
i_stall_succ => comb.IN0
i_valid_succ => comb.IN1
i_valid_loop => o_profile_valid.DATAIN
o_profile_valid <= i_valid_loop.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|hld_loop_profiler:theSDF_HLS_component_B1_start_x|hld_sim_latency_tracker:sim_tracker_inst
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
i_enable => ~NO_FANOUT~
i_start => ~NO_FANOUT~
i_end => ~NO_FANOUT~


|FB_SDF|SDF_HLS_componentqsys:inst|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|FB_SDF|SDF_HLS_componentqsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|FB_SDF|SDF_HLS_componentqsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


