<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/  http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><id>9067</id>
	<dc:title xml:lang="en-US">An Instruction Set Extension to Support Software-Based Masking</dc:title>
	<dc:creator>Gao, Si</dc:creator>
	<dc:creator>Großschädl, Johann</dc:creator>
	<dc:creator>Marshall, Ben</dc:creator>
	<dc:creator>Page, Dan</dc:creator>
	<dc:creator>Pham, Thinh</dc:creator>
	<dc:creator>Regazzoni, Francesco</dc:creator>
	<dc:subject xml:lang="en-US">side-channel attack</dc:subject>
	<dc:subject xml:lang="en-US">masking</dc:subject>
	<dc:subject xml:lang="en-US">RISC-V</dc:subject>
	<dc:subject xml:lang="en-US">ISE</dc:subject>
	<dc:description xml:lang="en-US">In both hardware and software, masking can represent an effective means of hardening an implementation against side-channel attack vectors such as Differential Power Analysis (DPA). Focusing on software, however, the use of masking can present various challenges: specifically, it often 1) requires significant effort to translate any theoretical security properties into practice, and, even then, 2) imposes a significant overhead in terms of efficiency. To address both challenges, this paper explores the use of an Instruction Set Extension (ISE) to support masking in software-based implementations of a range of (symmetric) cryptographic kernels including AES: we design, implement, and evaluate such an ISE, using RISC-V as the base ISA. Our ISE-supported first-order masked implementation of AES, for example, is an order of magnitude more efficient than a software-only alternative with respect to both execution latency and memory footprint; this renders it comparable to an unmasked implementation using the same metrics, but also first-order secure.</dc:description>
	<dc:publisher xml:lang="en-US">Ruhr-Universität Bochum</dc:publisher>
	<dc:date>2021-08-11</dc:date>
	<dc:type>info:eu-repo/semantics/article</dc:type>
	<dc:type>info:eu-repo/semantics/publishedVersion</dc:type>
	<dc:format>application/pdf</dc:format>
	<dc:identifier>https://tches.iacr.org/index.php/TCHES/article/view/9067</dc:identifier>
	<dc:identifier>10.46586/tches.v2021.i4.283-325</dc:identifier>
	<dc:source xml:lang="en-US">IACR Transactions on Cryptographic Hardware and Embedded Systems; Volume 2021, Issue 4; 283-325</dc:source>
	<dc:source>2569-2925</dc:source>
	<dc:language>eng</dc:language>
	<dc:relation>https://tches.iacr.org/index.php/TCHES/article/view/9067/8656</dc:relation>
	<dc:rights xml:lang="en-US">Copyright (c) 2021 Si Gao, Johann Großschädl, Ben Marshall, Dan Page, Thinh Pham, Francesco Regazzoni</dc:rights>
	<dc:rights xml:lang="en-US">https://creativecommons.org/licenses/by/4.0/</dc:rights>
</oai_dc:dc>