{"Source Block": ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xcm.v@71:81@HdlIdDef", "  reg             up_enb_int = 'd0;\n  reg     [11:0]  up_addr_int = 'd0;\n  reg             up_wr_int = 'd0;\n  reg     [15:0]  up_wdata_int = 'd0;\n  reg     [15:0]  up_rdata_int = 'd0;\n  reg             up_ready_int = 'd0;\n\n  // internal signals\n\n  wire    [15:0]  up_rdata_s;\n  wire            up_ready_s;\n"], "Clone Blocks": [["hdl/library/xilinx/util_adxcvr/util_adxcvr_xcm.v@67:77", "  output          up_cm_ready);\n\n  // internal registers\n\n  reg             up_enb_int = 'd0;\n  reg     [11:0]  up_addr_int = 'd0;\n  reg             up_wr_int = 'd0;\n  reg     [15:0]  up_wdata_int = 'd0;\n  reg     [15:0]  up_rdata_int = 'd0;\n  reg             up_ready_int = 'd0;\n\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr_mdrp.v@59:69", "  reg     [15:0]  up_rdata_int = 'd0;\n  reg             up_ready_int = 'd0;\n  reg             up_ready_mi = 'd0;\n  reg     [15:0]  up_rdata_i = 'd0;\n  reg             up_ready_i = 'd0;\n  reg     [15:0]  up_rdata_m = 'd0;\n  reg             up_ready_m = 'd0;\n\n  // internal signals\n\n  wire            up_ready_s;\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xcm.v@68:78", "\n  // internal registers\n\n  reg             up_enb_int = 'd0;\n  reg     [11:0]  up_addr_int = 'd0;\n  reg             up_wr_int = 'd0;\n  reg     [15:0]  up_wdata_int = 'd0;\n  reg     [15:0]  up_rdata_int = 'd0;\n  reg             up_ready_int = 'd0;\n\n  // internal signals\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xcm.v@66:76", "  output  [15:0]  up_cm_rdata,\n  output          up_cm_ready);\n\n  // internal registers\n\n  reg             up_enb_int = 'd0;\n  reg     [11:0]  up_addr_int = 'd0;\n  reg             up_wr_int = 'd0;\n  reg     [15:0]  up_wdata_int = 'd0;\n  reg     [15:0]  up_rdata_int = 'd0;\n  reg             up_ready_int = 'd0;\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xcm.v@70:80", "\n  reg             up_enb_int = 'd0;\n  reg     [11:0]  up_addr_int = 'd0;\n  reg             up_wr_int = 'd0;\n  reg     [15:0]  up_wdata_int = 'd0;\n  reg     [15:0]  up_rdata_int = 'd0;\n  reg             up_ready_int = 'd0;\n\n  // internal signals\n\n  wire    [15:0]  up_rdata_s;\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xcm.v@69:79", "  // internal registers\n\n  reg             up_enb_int = 'd0;\n  reg     [11:0]  up_addr_int = 'd0;\n  reg             up_wr_int = 'd0;\n  reg     [15:0]  up_wdata_int = 'd0;\n  reg     [15:0]  up_rdata_int = 'd0;\n  reg             up_ready_int = 'd0;\n\n  // internal signals\n\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr_mdrp.v@54:64", "  parameter   integer XCVR_ID = 0;\n  parameter   integer NUM_OF_LANES = 8;\n\n  // internal registers\n\n  reg     [15:0]  up_rdata_int = 'd0;\n  reg             up_ready_int = 'd0;\n  reg             up_ready_mi = 'd0;\n  reg     [15:0]  up_rdata_i = 'd0;\n  reg             up_ready_i = 'd0;\n  reg     [15:0]  up_rdata_m = 'd0;\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr_mdrp.v@55:65", "  parameter   integer NUM_OF_LANES = 8;\n\n  // internal registers\n\n  reg     [15:0]  up_rdata_int = 'd0;\n  reg             up_ready_int = 'd0;\n  reg             up_ready_mi = 'd0;\n  reg     [15:0]  up_rdata_i = 'd0;\n  reg             up_ready_i = 'd0;\n  reg     [15:0]  up_rdata_m = 'd0;\n  reg             up_ready_m = 'd0;\n"]], "Diff Content": {"Delete": [], "Add": [[76, "  reg             up_sel_int = 'd0;\n"]]}}