<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005935A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005935</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17713327</doc-number><date>20220405</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>KR</country><doc-number>10-2021-0087098</doc-number><date>20210702</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>108</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>10897</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>10814</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>10823</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>10885</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>10894</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">SEMICONDUCTOR DEVICE</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>Samsung Electronics Co., Ltd.</orgname><address><city>Suwon-si</city><country>KR</country></address></addressbook><residence><country>KR</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>LEE</last-name><first-name>Yanghee</first-name><address><city>Incheon</city><country>KR</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>PARK</last-name><first-name>Jonghyuk</first-name><address><city>Hwaseong-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>YOON</last-name><first-name>Ilyoung</first-name><address><city>Hwaseong-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="03" designation="us-only"><addressbook><last-name>YOON</last-name><first-name>Boun</first-name><address><city>Seoul</city><country>KR</country></address></addressbook></inventor><inventor sequence="04" designation="us-only"><addressbook><last-name>HEO</last-name><first-name>Jeehwan</first-name><address><city>Busan</city><country>KR</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>Samsung Electronics Co., Ltd.</orgname><role>03</role><address><city>Suwon-si</city><country>KR</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A semiconductor device may include a substrate, a patterned structure, a filling pattern, and a conductive spacer. The substrate may include a semiconductor chip region and an overlay region. The patterned structure may include bit line structures spaced by a first distance on the semiconductor region, define a first trench and a second trench on first and second regions of the overlay region, and include key structures on the second region and spaced apart by the second trench. The filling pattern may fill lower portions of the first and second trenches on the first and second regions. The first region may be an edge portion of the overlay region. The second region may be a central portion of the overlay region. The conductive spacer may contact an upper surface of the filling pattern and may be on an upper sidewall of each of the first and second trenches.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="114.64mm" wi="158.75mm" file="US20230005935A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="158.41mm" wi="146.47mm" file="US20230005935A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="223.10mm" wi="141.31mm" orientation="landscape" file="US20230005935A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="213.36mm" wi="113.79mm" file="US20230005935A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="223.69mm" wi="141.56mm" orientation="landscape" file="US20230005935A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="191.43mm" wi="126.75mm" orientation="landscape" file="US20230005935A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="233.76mm" wi="157.48mm" orientation="landscape" file="US20230005935A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="200.41mm" wi="146.13mm" orientation="landscape" file="US20230005935A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="233.85mm" wi="157.31mm" orientation="landscape" file="US20230005935A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="213.36mm" wi="114.13mm" file="US20230005935A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="203.03mm" wi="145.88mm" orientation="landscape" file="US20230005935A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="243.25mm" wi="157.56mm" orientation="landscape" file="US20230005935A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="202.95mm" wi="149.01mm" orientation="landscape" file="US20230005935A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00013" num="00013"><img id="EMI-D00013" he="246.13mm" wi="157.48mm" orientation="landscape" file="US20230005935A1-20230105-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00014" num="00014"><img id="EMI-D00014" he="202.78mm" wi="148.93mm" orientation="landscape" file="US20230005935A1-20230105-D00014.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00015" num="00015"><img id="EMI-D00015" he="246.13mm" wi="157.56mm" orientation="landscape" file="US20230005935A1-20230105-D00015.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00016" num="00016"><img id="EMI-D00016" he="202.95mm" wi="148.84mm" orientation="landscape" file="US20230005935A1-20230105-D00016.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00017" num="00017"><img id="EMI-D00017" he="246.30mm" wi="157.48mm" orientation="landscape" file="US20230005935A1-20230105-D00017.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00018" num="00018"><img id="EMI-D00018" he="229.19mm" wi="148.51mm" orientation="landscape" file="US20230005935A1-20230105-D00018.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00019" num="00019"><img id="EMI-D00019" he="202.95mm" wi="158.67mm" orientation="landscape" file="US20230005935A1-20230105-D00019.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00020" num="00020"><img id="EMI-D00020" he="246.21mm" wi="158.50mm" orientation="landscape" file="US20230005935A1-20230105-D00020.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00021" num="00021"><img id="EMI-D00021" he="202.69mm" wi="158.92mm" orientation="landscape" file="US20230005935A1-20230105-D00021.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00022" num="00022"><img id="EMI-D00022" he="246.30mm" wi="158.41mm" orientation="landscape" file="US20230005935A1-20230105-D00022.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00023" num="00023"><img id="EMI-D00023" he="202.86mm" wi="149.27mm" orientation="landscape" file="US20230005935A1-20230105-D00023.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00024" num="00024"><img id="EMI-D00024" he="246.13mm" wi="157.56mm" orientation="landscape" file="US20230005935A1-20230105-D00024.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00025" num="00025"><img id="EMI-D00025" he="202.86mm" wi="148.93mm" orientation="landscape" file="US20230005935A1-20230105-D00025.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00026" num="00026"><img id="EMI-D00026" he="248.58mm" wi="157.48mm" orientation="landscape" file="US20230005935A1-20230105-D00026.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00027" num="00027"><img id="EMI-D00027" he="229.19mm" wi="148.00mm" orientation="landscape" file="US20230005935A1-20230105-D00027.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00028" num="00028"><img id="EMI-D00028" he="202.69mm" wi="149.18mm" orientation="landscape" file="US20230005935A1-20230105-D00028.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00029" num="00029"><img id="EMI-D00029" he="246.21mm" wi="157.56mm" orientation="landscape" file="US20230005935A1-20230105-D00029.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00030" num="00030"><img id="EMI-D00030" he="202.69mm" wi="149.10mm" orientation="landscape" file="US20230005935A1-20230105-D00030.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00031" num="00031"><img id="EMI-D00031" he="246.13mm" wi="157.48mm" orientation="landscape" file="US20230005935A1-20230105-D00031.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00032" num="00032"><img id="EMI-D00032" he="202.86mm" wi="155.70mm" orientation="landscape" file="US20230005935A1-20230105-D00032.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00033" num="00033"><img id="EMI-D00033" he="246.21mm" wi="157.56mm" orientation="landscape" file="US20230005935A1-20230105-D00033.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00034" num="00034"><img id="EMI-D00034" he="226.65mm" wi="141.56mm" orientation="landscape" file="US20230005935A1-20230105-D00034.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00035" num="00035"><img id="EMI-D00035" he="243.92mm" wi="157.65mm" orientation="landscape" file="US20230005935A1-20230105-D00035.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATION</heading><p id="p-0002" num="0001">This application claims priority under 35 USC &#xa7; 119 to Korean Patent Application No. 10-2021-0087098, filed on Jul. 2, 2021 in the Korean Intellectual Property Office (KIPO), the contents of which are incorporated by reference herein in their entirety.</p><heading id="h-0002" level="1">BACKGROUND</heading><heading id="h-0003" level="1">1. Field</heading><p id="p-0003" num="0002">Example embodiments relate to a semiconductor device and more particularly, example embodiments relate to a DRAM (dynamic random access memory) device.</p><heading id="h-0004" level="1">2. Description of the Related Art</heading><p id="p-0004" num="0003">In a DRAM device, structures in a chip region may be formed using an overlay key in a scribe lane region. The overlay key may consist of key structures and a trench formed therebetween. However, a substrate may be excessively removed at a bottom of a trench of the overlay key. In this case, the overlay key may be abnormally formed, and thus damage to pattern structures may occur during a subsequent process.</p><heading id="h-0005" level="1">SUMMARY</heading><p id="p-0005" num="0004">Example embodiments provide a semiconductor device having overlay keys.</p><p id="p-0006" num="0005">According to an example embodiment, a semiconductor device may include a substrate including a semiconductor chip region and an overlay region, a patterned structure on the substrate, a filling pattern, and a conductive spacer contacting an upper surface of the filling pattern. The substrate may include a first region at an edge portion of the overlay region and a second region at a central portion of the overlay region. The patterned structure may include bit line structures on the semiconductor chip region of the substrate. The bit line structures may be spaced apart from each other by a first distance. The patterned structure may define a first trench on the first region and a second trench on the second region. The patterned structure may include key structures on the second region and spaced apart from each other by the second trench. The filling pattern may be on the first region and the second region. The filling pattern may fill a lower portion of the first trench on the first region and a lower portion of the second trench on the second region The conductive spacer maybe on an upper sidewall of the first trench and an upper sidewall of the second trench.</p><p id="p-0007" num="0006">According to an example embodiment, a semiconductor device may include a substrate including a semiconductor chip region and an overlay region, a gate structure buried in an upper portion of the semiconductor chip region of the substrate, a patterned structure on the substrate, a storage node contact on the substrate, a capacitor on the storage node contact, a filling pattern, and a conductive spacer contacting an upper surface of the filling pattern. The substrate may include a first region at an edge portion of the overlay region and a second region at a central portion of the overlay region. The first region may include a first active pattern. The patterned structure may include bit line structures on the semiconductor chip region of the substrate. The bit line structures may be spaced apart from each other by a first distance. The patterned structure may define a first trench on the first region and a second trench on the second region. The first trench may expose the first active pattern on the first region of the substrate. The patterned structure may include key structures on the second region. The key structures may be spaced apart from each other by the second trench. The conductive spacer may be on an upper sidewall of each of the first trench and the second trench. The storage node contact may be on the substrate between the bit line structures. The filling pattern may fill a lower portion of each of the first trench and the second trench.</p><p id="p-0008" num="0007">According to an example embodiment, a semiconductor device may include a substrate including an overlay region, a patterned structure on the substrate, a filling pattern, and a conductive spacer contacting an upper surface of the filling pattern. The substrate may include a first region at an edge region of the overlay region and a second region at a center region of the overlay region. The first region may include a first active pattern. The patterned structure may define a first trench on the first region and a second trench on the second region. The first trench may expose the first active pattern. The patterned structure may include key structures on the second region. The key structures may be spaced apart from each other by the second trench. The filling pattern may fill a lower portion of each of the first trench and the second trench. The conductive spacer may be on an upper sidewall of each of the first trench and the second trench.</p><p id="p-0009" num="0008">According to example embodiments, a method of manufacturing a semiconductor device is provided, which may limit and/or prevent the overlay key from not being normally formed due to excessively etching of the substrate at the bottom of trenches used as the overlay key. Thus, the semiconductor device may have improved electrical characteristics.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0006" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0010" num="0009">Example embodiments will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings. <figref idref="DRAWINGS">FIGS. <b>1</b> to <b>35</b></figref> represent non-limiting, example embodiments as described herein.</p><p id="p-0011" num="0010"><figref idref="DRAWINGS">FIGS. <b>1</b> to <b>33</b></figref> are cross-sectional views and plan views illustrating a method of manufacturing a semiconductor device in accordance with some example embodiments; and</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIGS. <b>34</b> and <b>35</b></figref> are a plan view and a cross-sectional view of semiconductor devices device in accordance with some example embodiments.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0007" level="1">DESCRIPTION OF EMBODIMENTS</heading><p id="p-0013" num="0012">When the terms &#x201c;about&#x201d; or &#x201c;substantially&#x201d; are used in this specification in connection with a numerical value, it is intended that the associated numerical value includes a manufacturing or operational tolerance (e.g., &#xb1;10%) around the stated numerical value. Moreover, when the words &#x201c;generally&#x201d; and &#x201c;substantially&#x201d; are used in connection with geometric shapes, it is intended that precision of the geometric shape is not required but that latitude for the shape is within the scope of the disclosure. Further, regardless of whether numerical values or shapes are modified as &#x201c;about&#x201d; or &#x201c;substantially,&#x201d; it will be understood that these values and shapes should be construed as including a manufacturing or operational tolerance (e.g., &#xb1;10%) around the stated numerical values or shapes.</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIGS. <b>1</b> to <b>33</b></figref> are cross-sectional views and plan views illustrating a method of manufacturing a semiconductor device in accordance with some example embodiments.</p><p id="p-0015" num="0014">Particularly, <figref idref="DRAWINGS">FIGS. <b>1</b> to <b>4</b>, <b>9</b>, <b>18</b>, <b>27</b> and <b>31</b></figref> are plan views, and <figref idref="DRAWINGS">FIGS. <b>5</b> to <b>8</b>, <b>10</b> to <b>17</b>, <b>19</b> to <b>26</b>, and <b>28</b> to <b>33</b></figref> are cross-sectional views.</p><p id="p-0016" num="0015"><figref idref="DRAWINGS">FIGS. <b>5</b>, <b>7</b>, <b>10</b>, <b>12</b>, <b>14</b>, <b>16</b>, <b>19</b>, <b>21</b>, <b>23</b>, <b>25</b>, <b>28</b>, <b>30</b> and <b>32</b></figref> include cross-sections taken along lines A-A&#x2032; and B-B&#x2032; of <figref idref="DRAWINGS">FIG. <b>3</b></figref>. <figref idref="DRAWINGS">FIGS. <b>2</b>, <b>4</b>, <b>18</b> and <b>27</b></figref> are plan views showing an overlay region. <figref idref="DRAWINGS">FIGS. <b>6</b>, <b>8</b>, <b>11</b>, <b>13</b>, <b>17</b>, <b>20</b>, <b>24</b>, <b>26</b>, <b>29</b>, <b>31</b> and <b>33</b></figref> include a cross-section taken along line C-C&#x2032; of <figref idref="DRAWINGS">FIG. <b>3</b></figref>.</p><p id="p-0017" num="0016">Hereinafter, an extension direction of a bit line structure is referred to as a first direction, and a direction perpendicular to the first direction (e.g., an extension direction of a gate structure) is referred to as a second direction.</p><p id="p-0018" num="0017">Referring to <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b></figref>, a substrate <b>100</b> may include semiconductor chip regions I in which a semiconductor chip is formed and a scribe lane region II between the semiconductor chip regions I.</p><p id="p-0019" num="0018">The substrate <b>100</b> may be a wafer including silicon, germanium, silicon-germanium, or a III-V compound, such as GaP, GaAs, or GaSb. In some example embodiments, the substrate <b>100</b> may be a silicon-on-insulator (SOI) wafer or a germanium-on-insulator (GOI) wafer.</p><p id="p-0020" num="0019">In some example embodiments, the semiconductor chip regions I may be spaced apart from each other in each of the first and second directions.</p><p id="p-0021" num="0020">The scribe lane region II of the substrate <b>100</b> may be provided to cut semiconductor chip patterns into individual semiconductor chips. In the scribe lane region II, a TEG (Test Element Group) for testing electrical characteristics and failure of elements included in the semiconductor chip, an alignment key or overlay key for aligning in a photo process. The alignment key may be used for aligning an exposure mask at a correct position over the substrate <b>100</b> in the photo process, and the overlay key may be used for detecting overlay status between a material pattern on the substrate <b>100</b> and a photoresist pattern thereon to correct the overlay and misalignment of the photoresist pattern.</p><p id="p-0022" num="0021">Hereinafter, a region in which an overlay key is formed in the scribe lane region II is referred to as an overlay region III. The overlay region III may include a second region B, in which key structures used as actual overlay keys are formed, and a first region A surrounding the second region B. The first region A may correspond to an edge region of the overlay region III, and the second region B may correspond to a central region of the overlay region III. That is, the first region A may be an area to inside the overlay region III by a first width from an end of the overlay region III. In a plan view, the first region A may have a rectangular ring shape. In some example embodiments, the first width may be in a range of about 1 &#x3bc;m to about 10 &#x3bc;m. For example, the first width may be in a range of about 1 &#x3bc;m to about 4 &#x3bc;m.</p><p id="p-0023" num="0022">Referring to <figref idref="DRAWINGS">FIGS. <b>3</b> to <b>6</b></figref>, a first active pattern <b>106</b> may be formed on the semiconductor chip region I, and a second active pattern <b>107</b><i>a </i>may be formed on the first region A of the overlay region III. A third active pattern <b>107</b><i>b </i>may be formed on the second region B of the overlay region III.</p><p id="p-0024" num="0023">The first to third active patterns <b>106</b>, <b>107</b><i>a</i>, and <b>107</b><i>b </i>may be formed by removing an upper portion of the substrate <b>100</b> to form a first trench <b>102</b>. An isolation pattern <b>104</b> may be formed in the first trench <b>102</b>. The isolation pattern <b>104</b> may be formed by forming an isolation layer on the substrate <b>100</b> to fill the first trench <b>102</b> and planarizing the isolation layer until upper surfaces of the first to third active patterns <b>106</b>, <b>107</b><i>a</i>, and <b>107</b><i>b </i>may be exposed. In some example embodiments, the planarization process may include a chemical mechanical polishing (CMP) process and/or an etch back process.</p><p id="p-0025" num="0024">A plurality of first active patterns <b>106</b> may be formed to be spaced apart from each other in the first and second directions. The first active patterns <b>106</b> may extend in a third direction having an inclination with respect to the first direction.</p><p id="p-0026" num="0025">The second active pattern <b>107</b><i>a </i>may be formed on an entire of the first region A. That is, the isolation pattern <b>104</b> may not be formed on the first region A of the substrate <b>100</b>.</p><p id="p-0027" num="0026">If the isolation pattern <b>104</b> is formed on the first region A of the substrate <b>100</b>, a first trench having a wide width may be formed in the first region A. Therefore, in the process of planarizing the isolation layer in the first trench, a dishing defect in which an upper portion of the isolation layer is deeply indented may occur. When the upper portion of the isolation layer is deeply indented, the upper portions of the isolation pattern and active patterns of the semiconductor chip region I and the overlay region III adjacent to the first region A are excessively polished. Thus, a surface height of the upper portions of the isolation pattern and active patterns may be lowered. However, the isolation pattern may not be formed on the first region A of the substrate <b>100</b>, and the second active pattern <b>107</b><i>a </i>may be formed the entire of the first region A of the substrate <b>100</b>. Thus, dishing defects may decrease in the process for forming the isolation pattern.</p><p id="p-0028" num="0027">The third active pattern <b>107</b><i>b </i>may have a line shape. Plurality of the third active patterns <b>107</b><i>b </i>may be formed to be spaced apart from each other. The third active pattern <b>107</b><i>b </i>and the isolation pattern <b>104</b> may be alternately and repeatedly disposed in the second region B.</p><p id="p-0029" num="0028">In some example embodiments, the third active pattern <b>107</b><i>b </i>may have a line shape extending in a fourth direction inclined with respect to the first direction. In some example embodiments, although not shown, the third active pattern <b>107</b><i>b </i>may have a line shape extending in the first direction or a line shape extending in the second direction.</p><p id="p-0030" num="0029">The third active pattern <b>107</b><i>b </i>and the first trench <b>102</b> formed in the second region B may serve as a first overlay key. That is, the third active pattern <b>107</b><i>b </i>may serve as a key structure of the first overlay key, and the first trench <b>102</b> may serve as a trench of the first overlay key. The first overlay key may be used as an overlay key in a subsequent patterning process of bit line structures.</p><p id="p-0031" num="0030">A width of the second active pattern <b>107</b><i>a </i>in the first region A may be greater than each of a width of the third active pattern <b>107</b><i>b </i>in the second region B and a width of the first trench <b>102</b>. A width described below may be a minimum width of a pattern or a trench.</p><p id="p-0032" num="0031">In addition, the width of the third active pattern <b>107</b><i>b </i>and the width of the first trench <b>102</b> in the second region B may be greater than a width of the first active pattern <b>106</b> and a width of the trench <b>102</b> in the semiconductor chip region I, respectively.</p><p id="p-0033" num="0032">After an impurity region formed in the substrate <b>100</b> by performing, e.g., an ion implantation process, the first active pattern <b>106</b> and the isolation pattern <b>104</b> in the semiconductor chip region I may be partially etched to form a first recess <b>108</b> extending in the second direction. A gate structure <b>116</b> may be formed in the first recess <b>108</b>.</p><p id="p-0034" num="0033">The gate structure <b>116</b> may include a first gate insulation layer <b>110</b> conformally on a surface of the first recess <b>108</b>, a first gate electrode <b>112</b> on the first gate insulation layer <b>110</b> to fill a lower portion of the first recess <b>108</b>, and a first capping pattern <b>114</b> on the first gate electrode <b>112</b> to fill an upper portion of the first recess <b>108</b>. In some example embodiments, the first gate electrode <b>112</b> may include a barrier metal pattern <b>112</b><i>a</i>, a metal pattern <b>112</b><i>b</i>, and a polysilicon pattern <b>112</b><i>c. </i></p><p id="p-0035" num="0034">Referring to <figref idref="DRAWINGS">FIGS. <b>7</b> and <b>8</b></figref>, first and second insulation layers <b>120</b> and <b>122</b> may be sequentially formed on the first, second and third active patterns <b>106</b>, <b>107</b><i>a </i>and <b>107</b><i>b </i>of the substrate and the isolation pattern <b>104</b>. The first and second insulation layers <b>120</b> and <b>122</b> may include insulation materials having an etch selectivity to each other. For example, the first insulation layer <b>120</b> may include silicon oxide, and the second insulation layer <b>122</b> may include silicon nitride.</p><p id="p-0036" num="0035">A first conductive layer <b>124</b> may be formed on the second insulation layer <b>122</b>, and portions of the first conductive layer <b>124</b> and the first and second insulation layers <b>120</b> and <b>122</b> may be etched to form a first opening <b>126</b> exposing the first active pattern <b>106</b> formed on the semiconductor chip region I of the substrate <b>100</b>. A second conductive pattern <b>130</b> may be formed in the first opening <b>126</b>.</p><p id="p-0037" num="0036">The first conductive layer <b>124</b> may include, e.g., polysilicon doped with impurities. The second conductive pattern <b>130</b> may include substantially the same material as the first conductive layer <b>124</b>, and may include, e.g., polysilicon doped with impurities. The first conductive layer <b>124</b> and the second conductive pattern <b>130</b> may be merged to serve as a single lower conductive layer <b>132</b>.</p><p id="p-0038" num="0037">A barrier layer <b>134</b> and a first metal layer <b>136</b> may be sequentially formed on the lower conductive layer <b>132</b>. In some example embodiments, the first metal layer <b>136</b> may include, e.g., tungsten.</p><p id="p-0039" num="0038">A second capping layer <b>140</b> may be formed on the first metal layer <b>136</b>. In some example embodiments, the second capping layer <b>140</b> may include silicon nitride.</p><p id="p-0040" num="0039">Referring to <figref idref="DRAWINGS">FIGS. <b>9</b> to <b>11</b></figref>, the second capping layer <b>140</b> may be patterned to form capping patterns. In this case, a second capping pattern <b>140</b><i>a </i>may be formed in the semiconductor chip region I, and third and fourth capping patterns <b>140</b><i>b </i>and <b>140</b><i>c </i>may be formed in the scribe lane region II. The third capping pattern <b>140</b><i>b </i>may be formed in the overlay region III, and the fourth capping pattern <b>140</b><i>c </i>may be formed outside a boundary of the overlay region III.</p><p id="p-0041" num="0040">The second capping pattern <b>140</b><i>a </i>may be an etch mask for forming a bit line structure. The second capping pattern <b>140</b><i>a </i>may extend in the first direction, and a plurality of second capping patterns <b>140</b><i>a </i>may be spaced apart from each other in the second direction.</p><p id="p-0042" num="0041">The third capping pattern <b>140</b><i>b </i>may be an etch mask for forming a key structure of the second overlay key. In some example embodiments, the third capping pattern <b>140</b><i>b </i>may extend in the first direction, and a plurality of third capping patterns <b>140</b><i>b </i>may be spaced apart from each other in the second direction.</p><p id="p-0043" num="0042">The fourth capping pattern <b>140</b><i>c </i>may be an etch mask for forming an outer structure <b>148</b> defining an outermost trench of the second overlay key.</p><p id="p-0044" num="0043">The first metal layer <b>136</b>, the barrier layer <b>134</b>, and the lower conductive layer <b>132</b> may be sequentially etched using the second capping pattern <b>140</b><i>a</i>, the third capping pattern <b>140</b><i>b</i>, and the fourth capping pattern <b>140</b><i>c </i>as an etch mask to form the bit line structure <b>150</b>, a preliminary key structure <b>151</b> and the outer structure <b>148</b>.</p><p id="p-0045" num="0044">The bit line structure <b>150</b> may include a lower conductive pattern <b>132</b><i>a</i>, a barrier pattern <b>134</b><i>a</i>, a first metal pattern <b>136</b><i>a</i>, and the second capping pattern <b>140</b><i>a </i>sequentially stacked, and the bit line structure <b>150</b> may be formed on the semiconductor chip region I of the substrate <b>100</b>. The preliminary key structure <b>151</b> may include the lower conductive pattern <b>132</b><i>a</i>, the barrier pattern <b>134</b><i>a</i>, the first metal pattern <b>136</b><i>a</i>, and the third capping pattern <b>140</b><i>b </i>sequentially stacked, and the preliminary key structure <b>151</b> may be formed on the overlay region III of the substrate <b>100</b>. The outer structure <b>148</b> may be formed outside the boundary of the overlay region III.</p><p id="p-0046" num="0045">The patterning process for forming the bit line structure <b>150</b> may be performed using a first overlay key including the third active pattern <b>107</b><i>b </i>and the isolation pattern <b>104</b>.</p><p id="p-0047" num="0046">In some example embodiments, the bit line structure <b>150</b> may extend in the first direction on the semiconductor chip region I of the substrate <b>100</b>. A plurality of bit line structures <b>150</b> may be spaced apart from each other to have a first distance in the second direction.</p><p id="p-0048" num="0047">In some example embodiments, the preliminary key structure <b>151</b> may extend in the first direction on the overlay region III of the substrate <b>100</b>. A plurality of preliminary key structures <b>151</b> may be spaced apart from each other in the second direction. The preliminary key structure <b>151</b> may be formed in the second region B of the overlay region III.</p><p id="p-0049" num="0048">A second trench <b>152</b> extending in the first direction may be formed between the bit line structures <b>150</b> on the semiconductor chip region I of the substrate <b>100</b>. The first distance may be equal to a width of the second trench <b>152</b>.</p><p id="p-0050" num="0049">A third trench <b>154</b> exposing an edge portion of the overlay region III may be formed in the first region A of the overlay region III of the substrate <b>100</b>. A bottom of the third trench <b>154</b> may face an upper surface of the second active pattern <b>107</b><i>a</i>. An upper surface of the second insulation layer <b>122</b> may be exposed by the bottom of the third trench <b>154</b>.</p><p id="p-0051" num="0050">A fourth trench <b>156</b> serving as a second overlay key may be formed in the second region B of the overlay region III of the substrate <b>100</b>. A bottom of the fourth trench <b>156</b> may face the third active pattern <b>107</b><i>b </i>and the isolation pattern <b>104</b>. The upper surface of the second insulation layer <b>122</b> may be exposed by the bottom of the fourth trench <b>156</b>.</p><p id="p-0052" num="0051">The second trench <b>152</b> may have a second width. The third trench <b>154</b> may have a third width. In some example embodiments, the third width may be equal to or similar to a width of the second active pattern <b>107</b><i>a</i>. For example, the third width may be in a range of about 1 &#x3bc;m to about 10 &#x3bc;m. The fourth trench <b>156</b> may have a fourth width.</p><p id="p-0053" num="0052">The third width may be greater than the fourth width. In addition, the third width and the fourth width may be greater than the second width. The third width may be greater than about 1.5 times the fourth width, for example, the third width may be about 1.5 times to about 5 times the fourth width. The fourth width may be greater than 30 times the second width, for example, the fourth width may be about 30 times to about 100 times the second width.</p><p id="p-0054" num="0053">Referring to <figref idref="DRAWINGS">FIGS. <b>12</b> and <b>13</b></figref>, a spacer structure <b>160</b> may be formed on sidewalls of the bit line structure <b>150</b> and sidewalls of the preliminary key structure <b>151</b>. The spacer structure <b>160</b> may include an insulation material. The spacer structure <b>160</b> may include at least one spacer.</p><p id="p-0055" num="0054">In some example embodiments, the spacer structure <b>160</b> may include a plurality of stacked spacers. For example, first to third spacers <b>160</b><i>a</i>, <b>160</b><i>b</i>, and <b>160</b><i>c </i>may be stacked on the sidewalls of the bit line structure <b>150</b>. For example, first and third spacers <b>160</b><i>a </i>and <b>160</b><i>c </i>may be stacked on the sidewalls of the preliminary key structure <b>151</b>. For example, the first and third spacers <b>160</b><i>a </i>and <b>160</b><i>c </i>may include silicon nitride or silicon oxynitride. For example, the second spacer <b>160</b><i>b </i>may include silicon oxide.</p><p id="p-0056" num="0055">After forming the spacer structure <b>160</b>, the first and second insulation layers <b>120</b> and <b>122</b> between the spacer structures <b>160</b> may be etched to form first and second insulation patterns <b>120</b><i>a </i>and <b>122</b><i>a</i>. Thus, a key structure <b>151</b><i>a </i>including the first and second insulation patterns <b>120</b><i>a </i>and <b>122</b><i>a</i>, the lower conductive pattern <b>132</b><i>a</i>, the barrier pattern <b>134</b><i>a</i>, the first metal pattern <b>136</b><i>a</i>, and the third capping pattern <b>140</b><i>b </i>sequentially stacked may be formed on the overlay region III of the substrate <b>100</b>. The key structure <b>151</b><i>a</i>, bit line structure <b>150</b>, and outer structure <b>148</b> may be referred to as parts of a patterned structure.</p><p id="p-0057" num="0056">Thereafter, an outer spacer layer <b>162</b> may be conformally formed on the spacer structure <b>160</b> and the substrate <b>100</b>. The outer spacer layer <b>162</b> may include silicon nitride or silicon oxynitride.</p><p id="p-0058" num="0057">Referring to <figref idref="DRAWINGS">FIGS. <b>14</b> and <b>15</b></figref>, a filling insulation layer <b>164</b> may be formed on the outer spacer layer <b>162</b> to fill second to fourth trenches <b>152</b>, <b>154</b>, and <b>156</b> between the bit line structures <b>150</b> and between the key structures <b>151</b><i>a</i>. Thereafter, an upper surface of the filling insulation layer <b>164</b> may be planarized until an uppermost surface of the outer spacer layer <b>162</b> may be exposed. The filling insulation layer <b>164</b> may include silicon oxide. For example, the filling insulation layer <b>164</b> may include a Tone SilaZene (TOSZ) material.</p><p id="p-0059" num="0058">A first etch mask pattern (not shown) for forming a fence insulation pattern may be formed on the filling insulation layer <b>164</b> and the outer spacer layer <b>162</b>. On the semiconductor chip region I of the substrate <b>100</b>, the first etch mask pattern may have a line shape extending in the second direction, and a plurality of first etch mask patterns may be spaced apart from each other in the first direction. The first etch mask pattern may expose a portion facing the gate structure <b>116</b>.</p><p id="p-0060" num="0059">The filling insulation layer <b>164</b> and the outer spacer layer <b>162</b> positioned on the overlay region III of the substrate <b>100</b> may be covered by the first etch mask pattern.</p><p id="p-0061" num="0060">The filling insulation layer <b>164</b> may be etched using the first etch mask pattern to form a second opening <b>172</b> on the semiconductor chip region I of the substrate <b>100</b>. The second opening <b>172</b> may overlap the gate structure <b>116</b>. Then, the first etch mask pattern may be removed.</p><p id="p-0062" num="0061">A fence insulation layer may be formed on the filling insulation layer <b>164</b> and the outer spacer layer <b>162</b> to fill the second opening <b>172</b>. The fence insulation layer may include, e.g., silicon nitride or silicon oxynitride.</p><p id="p-0063" num="0062">An upper surface of the fence insulation layer may be planarized until upper surfaces of the filling insulation layer <b>164</b> and the outer spacer layer <b>162</b> may be exposed to form a fence insulation pattern <b>174</b> in the second opening <b>172</b>. Thus, the filling insulation layer <b>164</b> may be isolated by the bit line structure <b>150</b> and the fence insulation pattern <b>174</b>.</p><p id="p-0064" num="0063">Referring to <figref idref="DRAWINGS">FIGS. <b>16</b> to <b>18</b></figref>, the filling insulation layer <b>164</b> may be removed to form a first preliminary contact hole isolated by the bit line structure <b>150</b> and the fence insulation pattern <b>174</b>. The removing process of the filling insulation layer <b>164</b> may include a wet etching process.</p><p id="p-0065" num="0064">In the removing process, the filling insulation layer <b>164</b> on the overlay region III of the substrate <b>100</b> may be removed together to form the third and fourth trenches <b>154</b> and <b>156</b> again between the key structures <b>151</b><i>a. </i></p><p id="p-0066" num="0065">Thereafter, in the semiconductor chip region I of the substrate <b>100</b>, the outer spacer layer <b>162</b>, the second insulation pattern <b>122</b><i>a</i>, and the first insulation pattern <b>120</b><i>a </i>positioned at the bottom of the first preliminary contact hole may be additionally etched to form a first contact hole <b>180</b>. In the etching process, in the overlay region III of the substrate <b>100</b>, the outer spacer layer <b>162</b> on bottoms of the third and fourth trenches <b>154</b> and <b>156</b> may be removed together.</p><p id="p-0067" num="0066">The first contact hole <b>180</b> may expose the first active pattern <b>106</b>. The second active pattern <b>107</b><i>a </i>may be exposed by the bottom of the third trench <b>154</b>. The isolation pattern may not be exposed by the bottom of the third trench <b>154</b>. The third active pattern <b>107</b><i>b </i>and the isolation pattern <b>104</b> may be exposed by the bottom of the fourth trench <b>156</b>.</p><p id="p-0068" num="0067">Referring to <figref idref="DRAWINGS">FIGS. <b>19</b> and <b>20</b></figref>, a lower contact layer <b>182</b> may be formed to fill the first contact hole <b>180</b>, the third trench <b>154</b>, and the fourth trench <b>156</b>.</p><p id="p-0069" num="0068">The bit line structures <b>150</b> may be formed on the semiconductor chip region I of the substrate <b>100</b>, and the bit line structures may be spaced apart from each other in the second direction. The key structures <b>151</b><i>a </i>may be formed on the overlay region III of the substrate <b>100</b>, and the key structures <b>151</b><i>a </i>may be spaced apart from each other in the second direction. Thus, an upper surface of the lower contact layer <b>182</b> not be flat but may have irregularities.</p><p id="p-0070" num="0069">Particularly, a width of the first contact hole <b>180</b> may be less than the width of each of the third and fourth trenches <b>154</b> and <b>156</b>. The width of the third trench <b>154</b> may be greater than the width of the fourth trench <b>156</b>. In the overlay region III of the substrate <b>100</b>, a height of an upper surface of the lower contact layer <b>182</b> on each of the third and fourth trenches <b>154</b> and <b>156</b> may be much lower than a height of an upper surface of the lower contact layer <b>182</b> on the key structure <b>151</b><i>a</i>. A height of an upper surface of the lower contact layer <b>182</b> on the third trench <b>154</b> may be lower than a height of an upper surface of the lower contact layer <b>182</b> on each of the first contact hole and the fourth trench <b>156</b>.</p><p id="p-0071" num="0070">In some example embodiments, the lower contact layer <b>182</b> may include, e.g., polysilicon doped with impurities.</p><p id="p-0072" num="0071">In the semiconductor chip region I of the substrate <b>100</b>, the lower contact layer <b>182</b> may contact the first active pattern <b>106</b>. In the overlay region III of the substrate <b>100</b>, the lower contact layer <b>182</b> formed on the first region A may contact the second active pattern <b>107</b><i>a</i>. In the overlay region III of the substrate, the lower contact layer <b>182</b> formed on the second region B may contact the third active pattern <b>107</b><i>b </i>and the isolation pattern.</p><p id="p-0073" num="0072">Referring to <figref idref="DRAWINGS">FIGS. <b>21</b> and <b>22</b></figref>, a melting process may be performed on the lower contact layer <b>182</b>. In some example embodiments, the melting process may include a laser annealing process.</p><p id="p-0074" num="0073">Thus, the flexibility of the lower contact layer <b>182</b> may be enhanced so that irregularities and a height difference between upper surfaces of portions of the lower contact layer <b>182</b> may be considerably decreased. Particularly, in the overlay region III of the substrate <b>100</b>, the height difference between the upper surface of the lower contact layer <b>182</b> on each of the third and fourth trenches <b>154</b> and <b>156</b> and the upper surface of the lower contact layer <b>182</b> on the key structure <b>151</b><i>a </i>may be greatly relieved.</p><p id="p-0075" num="0074">Referring to <figref idref="DRAWINGS">FIGS. <b>23</b> and <b>24</b></figref>, the upper surface of the lower contact layer <b>182</b> may be planarized until the outer spacer layer <b>162</b> on the second and third capping patterns <b>140</b><i>a </i>and <b>140</b><i>b </i>may be exposed to form a preliminary lower contact plug <b>182</b><i>b </i>and a preliminary filling pattern <b>182</b><i>c</i>. The preliminary lower contact plug <b>182</b><i>b </i>may be formed between the bit line structures <b>150</b>, and the preliminary filling pattern <b>182</b><i>c </i>may be formed between the key structures <b>151</b><i>a. </i></p><p id="p-0076" num="0075">The planarization process may include a chemical mechanical polishing (CMP) process. As described above, the height difference between the upper surfaces of the portions of the lower contact layer <b>182</b> may be relieved by the melting process, so that dishing defects may be reduced during the CMP process. Thus, each of the preliminary lower contact plug <b>182</b><i>b </i>and the preliminary filling pattern <b>182</b><i>c </i>may have a flat upper surface. That is, the upper surface of the preliminary lower contact plug <b>182</b><i>b </i>between the bit line structures <b>150</b> and the upper surface of the preliminary filling pattern <b>182</b><i>c </i>between the key structures <b>151</b><i>a </i>may have substantially the same height. The upper surface of the outer spacer layer <b>162</b> on the bit line structures <b>150</b> and the upper surface of the preliminary lower contact plug <b>182</b><i>b </i>may have substantially the same height. The upper surface of the outer spacer layer <b>162</b> on the key structures <b>151</b><i>a </i>and the upper surface of the preliminary filling pattern <b>182</b><i>c </i>may have substantially the same height.</p><p id="p-0077" num="0076">Referring to <figref idref="DRAWINGS">FIGS. <b>25</b> to <b>27</b></figref>, upper portions of the preliminary lower contact plug <b>182</b><i>b </i>and the preliminary filling pattern <b>182</b><i>c </i>may be etched to form a lower contact plug <b>184</b><i>a </i>and a filling pattern <b>184</b><i>b. </i></p><p id="p-0078" num="0077">In some example embodiments, upper portions of the preliminary lower contact plug <b>182</b><i>b </i>and the preliminary filling pattern <b>182</b><i>c </i>may be removed by an etch back process. As described above, the upper surfaces of the preliminary lower contact plug <b>182</b><i>b </i>and the preliminary filling pattern <b>182</b><i>c </i>may have substantially the same height, and thus the preliminary lower contact plug <b>182</b><i>b </i>and the preliminary filling pattern <b>182</b><i>c </i>have a predetermined thickness after the etch back process.</p><p id="p-0079" num="0078">In some example embodiments, upper surfaces of the lower contact plug <b>184</b><i>a </i>and the filling pattern <b>184</b><i>b </i>may have substantially the same height. That is, the upper surfaces of the lower contact plug <b>184</b><i>a </i>and the filling pattern <b>184</b><i>b </i>may be coplanar with each other, after the etch back process. In some example embodiments, the upper surfaces of the lower contact plug <b>184</b><i>a </i>and the filling pattern <b>184</b><i>b </i>may not be coplanar with each other, after the etch back process.</p><p id="p-0080" num="0079">In the first region A, the filling pattern <b>184</b><i>b </i>may directly contact the upper surface of the second active pattern <b>107</b><i>a</i>. In the second region B, the filling pattern <b>184</b><i>b </i>may directly contact upper surfaces of the third active pattern <b>107</b><i>b </i>and the isolation pattern <b>104</b>.</p><p id="p-0081" num="0080">As described above, the filling pattern <b>184</b><i>b </i>may fill the lower portions of the third and fourth trenches <b>154</b> and <b>156</b> in the overlay region III, so that the second and third active patterns <b>107</b><i>a </i>and <b>107</b><i>b </i>and the isolation pattern <b>104</b> in the overlay region III may not be exposed by the lower portions of the third and fourth trenches <b>154</b> and <b>156</b>.</p><p id="p-0082" num="0081">Unlike the example embodiment, as shown in <figref idref="DRAWINGS">FIGS. <b>19</b> and <b>20</b></figref>, if the etch back process is performed immediately after forming the lower contact layer <b>182</b> filling the first contact hole <b>180</b>, the third trench <b>154</b>, and the fourth trench <b>156</b>, all the lower contact layer having a lowest height in the third trench and the second active pattern therebelow may be excessively removed during forming the lower contact structure in the semiconductor chip region. Therefore, the overlay key may not be formed normally.</p><p id="p-0083" num="0082">However, according to some example embodiments, since the filling pattern <b>184</b><i>b </i>remains on the bottom of the third and fourth trenches <b>154</b> and <b>156</b> after the etch back process, the active pattern <b>107</b><i>a </i>and the third active pattern <b>107</b><i>b </i>may not be damaged by the etch back process.</p><p id="p-0084" num="0083">Referring to <figref idref="DRAWINGS">FIGS. <b>28</b> and <b>29</b></figref>, an upper contact layer <b>186</b> may be formed on the outer spacer layer <b>162</b>, the lower contact plug <b>184</b><i>a</i>, and the filling pattern <b>184</b><i>b. </i></p><p id="p-0085" num="0084">The upper contact layer <b>186</b> may be formed to fill the first contact hole <b>180</b> and the third and fourth trenches <b>154</b> and <b>156</b>. In the overlay region III of the substrate <b>100</b>, a height of an upper surface of the upper contact layer <b>186</b> on the third and fourth trenches <b>154</b> and <b>156</b> may be lower than a height of an upper surface of the upper contact layer <b>186</b> on the key structure <b>151</b><i>a</i>. The height of the upper surface of the upper contact layer <b>186</b> on the third trench <b>154</b> may be lower than the height of the upper surface of the upper contact layer <b>186</b> on each of the first contact hole <b>180</b> and the fourth trench <b>156</b>. However, since the filling pattern <b>184</b><i>b </i>is included in the third and fourth trenches <b>154</b> and <b>156</b>, a height difference among upper portions of the upper contact layer <b>186</b> may decrease compared to the case where the filling pattern is not included in the third and fourth trenches <b>154</b> and <b>156</b>.</p><p id="p-0086" num="0085">In some example embodiments, the upper contact layer <b>186</b> may include for example, a metal such as tungsten.</p><p id="p-0087" num="0086">Thereafter, the upper surface of the upper contact layer <b>186</b> may be planarized by a chemical mechanical polishing (CMP) process. The upper surfaces of the bit line structure <b>150</b> and the key structure <b>151</b><i>a </i>may not be exposed by the CMP process. The upper surface of a portion of the upper contact layer <b>186</b> may be higher than the upper surfaces of the bit line structure <b>150</b> and the key structure <b>151</b><i>a. </i></p><p id="p-0088" num="0087">Referring to <figref idref="DRAWINGS">FIGS. <b>30</b> and <b>31</b></figref>, a portion of the upper contact layer <b>186</b> in the semiconductor chip region I of the substrate <b>100</b> may be anisotropically etched to form an upper contact plug <b>186</b><i>a </i>on the lower contact plug <b>184</b><i>a</i>. The upper contact layer <b>186</b> on the overlay region III may be anisotropically etched.</p><p id="p-0089" num="0088">A third opening <b>188</b> may be formed between the upper contact plugs <b>186</b><i>a </i>by the anisotropic etching process. In the semiconductor chip region I of the substrate <b>100</b>, a stacked structure of the lower contact plug <b>184</b><i>a </i>and the upper contact plug <b>186</b><i>a </i>may serve as a storage node contact.</p><p id="p-0090" num="0089">When the upper contact layer <b>186</b> on the overlay region III is removed by anisotropic etching, a portion of the upper contact layer <b>186</b> may left on upper sidewalls of the third and fourth trenches <b>154</b> and <b>156</b> to form a conductive spacer <b>186</b><i>b</i>. That is, the conductive spacer <b>186</b><i>b </i>may be formed only on the upper sidewalls of the third and fourth trenches <b>154</b> and <b>156</b> that are higher than an upper surface of the filling pattern <b>184</b><i>b. </i></p><p id="p-0091" num="0090">In the overlay region, the key structure <b>151</b><i>a </i>and the fourth trench <b>156</b> on the third active pattern <b>107</b><i>b </i>may serve as a second overlay key. That is, the key structure <b>151</b><i>a </i>may serve as a key structure of the second overlay key. A portion of the fourth trench <b>156</b> higher than the upper surface of the filling pattern <b>184</b><i>b </i>may serve as an actual trench of the second overlay key.</p><p id="p-0092" num="0091">Referring to <figref idref="DRAWINGS">FIGS. <b>32</b> and <b>33</b></figref>, the upper insulation pattern <b>190</b> may be formed to fill the third trench <b>154</b> and the fourth trench <b>156</b> of the overlay region III and the third opening <b>188</b> of the semiconductor chip region I. The upper insulation pattern <b>190</b> may include silicon oxide.</p><p id="p-0093" num="0092">A capacitor <b>196</b> may be formed on an upper surface of the upper contact plug <b>186</b><i>a. </i></p><p id="p-0094" num="0093">For example, an etch stop layer and a mold layer may be sequentially formed on the upper contact plug <b>186</b><i>a </i>and the upper insulation pattern <b>190</b>. The etch stop layer and the mold layer may be partially etched to form a fourth opening exposing the upper surface of the upper contact plug <b>186</b><i>a. </i></p><p id="p-0095" num="0094">A lower electrode layer may be formed on a sidewall of the fourth opening, the upper surface of the upper contact plug <b>186</b><i>a</i>, and the mold layer, and a second sacrificial layer may be formed on the lower electrode layer to sufficiently fill a remaining portion of the fourth opening. Then, upper portions of the lower electrode layer and the second sacrificial layer may be planarized until an upper surface of the mold layer may be exposed. Thus, the lower electrode layer may be separated to form a lower electrode <b>196</b><i>a </i>on the upper surface of the upper contact plug <b>186</b><i>a</i>. Remaining second sacrificial layer and the mold layer may be removed by, e.g., a wet etching process. The lower electrode <b>196</b><i>a </i>may have a cylindrical shape. Alternatively, the lower electrode may have a pillar shape filling the fourth opening.</p><p id="p-0096" num="0095">Thereafter, a dielectric layer <b>196</b><i>b </i>may be formed on a surface of the lower electrode <b>196</b><i>a </i>and the etch stop layer, and an upper electrode <b>196</b><i>c </i>may be formed on the dielectric layer <b>196</b><i>b</i>. Thus, the capacitor <b>196</b> including a lower electrode <b>196</b><i>a</i>, a dielectric layer <b>196</b><i>b</i>, and an upper electrode <b>196</b><i>c </i>may be formed.</p><p id="p-0097" num="0096">In some example embodiments, the second overlay key may be used in the process for forming the capacitor <b>196</b>. For example, the second overlay key may be used as an overlay key in the process of forming the fourth opening.</p><p id="p-0098" num="0097">Thereafter, although not shown, an insulating interlayer covering the capacitor <b>196</b> and upper wirings may be further formed to form semiconductor chips on the semiconductor chip regions I of the substrate <b>100</b>.</p><p id="p-0099" num="0098">The semiconductor device manufactured by the above method may have the following structural features. The structural features of the semiconductor device have been mostly described in the above method. Therefore, repetitive descriptions are omitted and only important parts may be described herein.</p><p id="p-0100" num="0099">The semiconductor device may be formed on the substrate <b>100</b>, and the substrate <b>100</b> may include the semiconductor chip region I in which the semiconductor chip is formed and the scribe lane region II between the semiconductor chip region I. A region in which an overlay key is formed in the scribe region II is referred to as the overlay region III.</p><p id="p-0101" num="0100">The overlay region III may include the second region B in which key structures serving as an actual overlay key are formed and the first region A surrounding the second region B. The first region A may correspond to an edge region of the overlay region III, and the second region B may correspond to a central region of the overlay region III. The first region A may have a first width from an end of the overlay region III to an inside of the overlay region III, and may have a rectangular ring shape in plan view. In some example embodiments, the first width may be in a range of about 1 &#x3bc;m to about 10 &#x3bc;m.</p><p id="p-0102" num="0101">Referring to <figref idref="DRAWINGS">FIGS. <b>32</b> and <b>33</b></figref>, the first active pattern <b>106</b> may be formed in the semiconductor chip region I of the substrate <b>100</b>, and the second active pattern <b>107</b><i>a </i>may be formed in the first region A of the overlay region III of the substrate <b>100</b>. The third active pattern <b>107</b><i>b </i>may be formed in the second region B of the overlay region III of the substrate <b>100</b>. The isolation pattern <b>104</b> may be formed between the first to third active patterns <b>106</b>, <b>107</b><i>a </i>and <b>107</b><i>b. </i></p><p id="p-0103" num="0102">The first active pattern <b>106</b> may extend in the third direction. A plurality of first active patterns may be spaced apart from each other in the first and second directions.</p><p id="p-0104" num="0103">The second active pattern <b>107</b><i>a </i>may be formed on the entire first region A of the substrate <b>100</b>. That is, the isolation pattern <b>104</b> may not be formed on the first region A of the substrate <b>100</b>.</p><p id="p-0105" num="0104">The third active pattern <b>107</b><i>b </i>may have a line shape. A plurality of third active patterns <b>107</b><i>b </i>may be spaced apart from each other. In some example embodiments, the third active pattern <b>107</b><i>b </i>may extend in the fourth direction. In some example embodiments, although not shown, the third active pattern <b>107</b><i>b </i>may extend in the first direction, or may extend in the second direction.</p><p id="p-0106" num="0105">A width of the second active pattern <b>107</b><i>a </i>in the first region A may be greater than each of a width of the third active pattern <b>107</b><i>b </i>and a width of the isolation pattern between the third active patterns <b>107</b><i>b </i>in the second region B.</p><p id="p-0107" num="0106">The width of the third active pattern <b>107</b><i>b </i>and the width of the isolation pattern between the third active patterns <b>107</b><i>b </i>in the second region B may be greater than a width of the first active pattern <b>106</b> and a width of the isolation pattern between the first active patterns <b>106</b> in the semiconductor chip region I, respectively.</p><p id="p-0108" num="0107">The semiconductor device may include the first gate structures <b>115</b> each of which may be buried at an upper portion of the semiconductor chip region I of the substrate <b>100</b>, the bit line structures <b>150</b> on the semiconductor chip region I of the substrate <b>100</b>, the storage node contacts <b>184</b><i>a </i>and <b>186</b><i>a </i>on the respective first active patterns <b>106</b> between the bit line structures <b>150</b>, and the capacitors <b>196</b> on the respective storage node contacts <b>184</b><i>a </i>and <b>186</b><i>a</i>. In this case, each of the storage node contacts <b>184</b><i>a </i>and <b>186</b><i>a </i>may include stacked the lower contact plug <b>184</b><i>a </i>and the upper contact plug <b>186</b><i>a</i>. A width between the bit line structures <b>150</b> may be a second width.</p><p id="p-0109" num="0108">The semiconductor device may include the key structures <b>151</b><i>a </i>having the same stacked structure as the bit line structures <b>150</b> on the overlay region III of the substrate <b>100</b>. The third and fourth trenches <b>154</b> and <b>156</b> may be formed between the key structures <b>151</b><i>a. </i></p><p id="p-0110" num="0109">The third trench <b>154</b> may be formed in the first region A of the overlay region III of the substrate <b>100</b>. The key structure may not be disposed in the first region A of the overlay region III of the substrate <b>100</b>. The third trench <b>154</b> may face an upper surface of the second active pattern <b>107</b><i>a</i>. A bottom of the third trench <b>154</b> may expose the upper surface of the second active pattern <b>107</b><i>a. </i></p><p id="p-0111" num="0110">The key structures <b>151</b><i>a </i>may be disposed in the second region B of the overlay region III of the substrate <b>100</b>. The fourth trench <b>156</b> may be formed between the key structures <b>151</b><i>a</i>. A bottom of the fourth trench <b>156</b> may face the third active pattern <b>107</b><i>b </i>and the isolation pattern <b>104</b>. The bottom of the fourth trench <b>156</b> may expose upper surfaces of the third active pattern <b>107</b><i>b </i>and the isolation pattern <b>104</b>.</p><p id="p-0112" num="0111">The third trench <b>154</b> may have a third width, and the third width may be the same as or similar to a width of the second active pattern <b>107</b><i>a</i>. For example, the third width may be in a range of about 1 &#x3bc;m to about 10 &#x3bc;m. The fourth trench <b>156</b> may have a fourth width. The third width and the fourth width may be greater than the second width. The third width may be greater than the fourth width. The third width may be greater than about 1.5 times the fourth width. For example, the third width may be about 1.5 times to about 5 times the fourth width. The fourth width may be greater than about 30 times the second width. For example, the fourth width may be about 30 times to about 100 times the second width.</p><p id="p-0113" num="0112">In some example embodiments, an upper surface of the key structure <b>151</b><i>a </i>may be substantially coplanar with an upper surface of the bit line structure <b>150</b>. A height of an upper surface of the key structure <b>151</b><i>a </i>may be substantially the same as a height of the upper surface of the bit line structure <b>150</b>.</p><p id="p-0114" num="0113">A filling pattern <b>184</b><i>b </i>may fill lower portions of the third trench <b>154</b> and the fourth trench <b>156</b>. A bottom of the filling pattern <b>184</b><i>b </i>in the third trench <b>154</b> may directly contact the second active pattern <b>107</b><i>a</i>. A bottom of the filling pattern <b>184</b><i>b </i>in the fourth trench <b>156</b> may directly contact the third active pattern <b>107</b><i>b </i>and the isolation pattern <b>104</b>. The second and third active patterns <b>107</b><i>a </i>and <b>107</b><i>b </i>may not be exposed by the third and fourth trench due to the filling pattern <b>184</b><i>b. </i></p><p id="p-0115" num="0114">The filling pattern <b>184</b><i>b </i>may include substantially the same material as the lower contact plug <b>184</b><i>a</i>. In some example embodiments, the filling pattern <b>184</b><i>b </i>may include, e.g., polysilicon doped with impurities.</p><p id="p-0116" num="0115">The conductive spacer <b>186</b><i>b </i>may be formed on upper sidewalls of the third and fourth trenches <b>154</b> and <b>156</b>. The conductive spacers <b>186</b><i>b </i>may be formed only on upper sidewalls of the third and fourth trenches <b>154</b> and <b>156</b> that are higher than the upper surface of the filling pattern <b>184</b><i>b</i>. A bottom of the conductive spacer <b>186</b><i>b </i>may contact the upper surface of the filling pattern <b>184</b><i>b</i>. The conductive spacer <b>186</b><i>b </i>may include the same material as the upper contact plug <b>186</b><i>a</i>. In some example embodiments, the conductive spacer may include a metal, such as tungsten.</p><p id="p-0117" num="0116">In some example embodiments, an insulation spacer may be further included on sidewalls of each of the key structures <b>151</b><i>a</i>. The insulation spacer may include a plurality of insulation spacers. The insulation spacers may be sequentially stacked on a sidewall of the key structure in a horizontal direction.</p><p id="p-0118" num="0117">In the overlay region, the key structure <b>151</b><i>a </i>and the fourth trench <b>156</b> on the third active pattern <b>107</b><i>b </i>may serve as an overlay key. A portion of the fourth trench <b>156</b> that is higher than the upper surface of the filling pattern <b>184</b><i>b </i>may serve as an actual trench of the overlay key.</p><p id="p-0119" num="0118">As described above, in the overlay region of the semiconductor device, the isolation pattern may not be formed on the first region A of the substrate <b>100</b>, and the second active pattern <b>107</b><i>a </i>may be formed on an entire of the first region A of the substrate <b>100</b>. Accordingly, a dishing defect due to a process for forming the isolation pattern <b>104</b> in the first region may not occur. Since the filling pattern <b>184</b><i>b </i>is formed in the third and fourth trenches <b>154</b> and <b>156</b>, damages of the second and third active patterns <b>107</b><i>a </i>and <b>107</b><i>b </i>may be decreased.</p><p id="p-0120" num="0119"><figref idref="DRAWINGS">FIGS. <b>34</b> and <b>35</b></figref> are a plan view and a cross-sectional view of semiconductor devices device in accordance with some example embodiments.</p><p id="p-0121" num="0120">The semiconductor device shown in <figref idref="DRAWINGS">FIGS. <b>34</b> and <b>35</b></figref> may be substantially the same as the semiconductor device described with reference to <figref idref="DRAWINGS">FIGS. <b>32</b> and <b>34</b></figref>, except that isolation patterns may not formed in the first region and the second region of the overlay region of the substrate. <figref idref="DRAWINGS">FIG. <b>34</b></figref> is a plan view illustrating an overlay region before forming the filling pattern. In the semiconductor device, a structure formed in the semiconductor chip region may be substantially the same as that described with reference to <figref idref="DRAWINGS">FIG. <b>32</b></figref>.</p><p id="p-0122" num="0121">Referring to <figref idref="DRAWINGS">FIGS. <b>32</b>, <b>34</b> and <b>35</b></figref>, the first active pattern <b>106</b> may be formed in the semiconductor chip region I of the substrate <b>100</b>, and a second active pattern <b>109</b> may be formed in the first region A and the second region B of the overlay region III of the substrate. The isolation pattern <b>104</b> may be formed between the first active patterns <b>106</b>. Only the second active pattern <b>109</b> may be formed in the overlay region, and the isolation pattern may not be formed in the overlay region.</p><p id="p-0123" num="0122">The semiconductor device may include the key structures <b>151</b><i>a </i>having the same stacked structure as the bit line structures <b>150</b> on the overlay region III of the substrate <b>100</b>. The third and fourth trenches may be formed between the key structures <b>151</b><i>a. </i></p><p id="p-0124" num="0123">The third trench <b>154</b> may be formed in the first region A of the overlay region III of the substrate <b>100</b>.</p><p id="p-0125" num="0124">The key structures <b>151</b><i>a </i>may be disposed in the second region B of the overlay region III of the substrate <b>100</b>. The fourth trench <b>156</b> may be formed between the key structures <b>151</b><i>a. </i></p><p id="p-0126" num="0125">The third and fourth trenches <b>154</b> and <b>156</b> may face an upper surface of the second active pattern <b>109</b>. A bottom of each of the third and fourth trenches <b>154</b> and <b>156</b> may expose an upper surface of the second active pattern <b>109</b>.</p><p id="p-0127" num="0126">The filling pattern <b>184</b><i>b </i>may fill lower portions of the third trench <b>154</b> and the fourth trench <b>156</b>. A bottom of the filling pattern <b>184</b><i>b </i>in the third and fourth trenches <b>154</b> and <b>156</b> may contact the second active pattern <b>109</b>. The second active pattern <b>109</b> may not be exposed by the third and fourth trenches <b>154</b> and <b>156</b> due to the filling pattern <b>184</b><i>b. </i></p><p id="p-0128" num="0127">In the overlay region, the key structure <b>151</b><i>a </i>and the fourth trench <b>156</b> on the second active pattern <b>109</b> may serve as an overlay key. A portion of the fourth trench <b>156</b> that is higher than an upper surface of the filling pattern <b>184</b><i>b </i>may serve as an actual trench of the overlay key.</p><p id="p-0129" num="0128">As described above, the isolation pattern may not be formed on the first and second regions A and B of the overlay region of the substrate <b>100</b>, and the second active pattern <b>109</b> may be formed on entire of the first and second regions A and B of the overlay region of the substrate <b>100</b>. Thus, a dishing defect due to a process for forming the isolation pattern in the first region A may not occur. Since the filling pattern <b>184</b><i>b </i>is formed in the third and fourth trenches <b>154</b> and <b>156</b>, damages of the second active pattern <b>109</b> may be decreased.</p><p id="p-0130" num="0129">The foregoing is illustrative of some example embodiments and is not to be construed as limiting thereof. Although a few example embodiments have been described, those skilled in the art will readily appreciate that many modifications are possible in the example embodiments without materially departing from the novel teachings and advantages of embodiments of inventive concepts. Accordingly, all such modifications are intended to be included within the scope of inventive concepts as defined in the claims. In the claims, means-plus-function clauses are intended to cover the structures described herein as performing the recited function and not only structural equivalents but also equivalent structures. Therefore, it is to be understood that the foregoing is illustrative of various example embodiments and is not to be construed as limited to the specific example embodiments disclosed, and that modifications to the disclosed example embodiments, as well as other example embodiments, are intended to be included within the scope of the appended claims.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A semiconductor device, comprising:<claim-text>a substrate including a semiconductor chip region and an overlay region,<claim-text>the substrate including a first region at an edge portion of the overlay region and a second region at a central portion of the overlay region;</claim-text></claim-text><claim-text>a patterned structure on the substrate,<claim-text>the patterned structure including bit line structures on the semiconductor chip region of the substrate, the bit line structures being spaced apart from each other by a first distance,</claim-text><claim-text>the patterned structure defining a first trench on the first region and a second trench on the second region,</claim-text><claim-text>the patterned structure including key structures on the second region and spaced apart from each other by the second trench;</claim-text></claim-text><claim-text>a filling pattern on the first region and the second region, the filling pattern filling a lower portion of the first trench on the first region and a lower portion of the second trench on the second region; and</claim-text><claim-text>a conductive spacer contacting an upper surface of the filling pattern, the conductive spacer on an upper sidewall of the first trench and an upper sidewall of the second trench.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein each of the key structures has a same stacked structure as each of the bit line structures.</claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein an upper surface of each of the key structures is level with an upper surface of each of the bit line structures.</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first distance is less than a width of the first trench and the first distance is less than a width of the second trench.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a width of the first trench is greater than a width of the second trench.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>the first region includes a first active pattern, and</claim-text><claim-text>no isolation pattern is disposed on the first region.</claim-text></claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The semiconductor device of <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein the filling pattern of the first region directly contacts an upper surface of the first active pattern.</claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:<claim-text>an isolation pattern on the second region, wherein</claim-text><claim-text>the second region includes a second active pattern,</claim-text><claim-text>portions of the second active pattern have a line shape, and</claim-text><claim-text>the portions of the second active pattern and the isolation pattern are alternately and repeatedly disposed on the second region of the overlay region of the substrate.</claim-text></claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The semiconductor device of <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein the filling pattern of the second region directly contacts an upper surface of the second active pattern and an upper surface of the isolation pattern.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:<claim-text>a storage node contact between the bit line structures, wherein</claim-text><claim-text>the storage node contact includes a lower contact plug and an upper contact plug sequentially stacked.</claim-text></claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The semiconductor device of <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein the lower contact plug includes a same material as the filling pattern.</claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The semiconductor device of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the filling pattern includes polysilicon doped with impurities.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The semiconductor device of <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein the upper contact plug includes a same material as the conductive spacer.</claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The semiconductor device of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the upper contact plug includes a metal.</claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. A semiconductor device, comprising:<claim-text>a substrate including a semiconductor chip region and an overlay region,<claim-text>the substrate including a first region at an edge portion of the overlay region and a second region at a central portion of the overlay region, and</claim-text><claim-text>the first region including a first active pattern;</claim-text></claim-text><claim-text>a gate structure buried in an upper portion of the semiconductor chip region of the substrate;</claim-text><claim-text>a patterned structure on the substrate,<claim-text>the patterned structure including bit line structures on the semiconductor chip region of the substrate, the bit line structures being spaced apart from each other by a first distance,</claim-text><claim-text>the patterned structure defining a first trench on the first region and a second trench on the second region,</claim-text><claim-text>the first trench exposing the first active pattern on the first region of the substrate,</claim-text><claim-text>the patterned structure including key structures on the second region, the key structures being spaced apart from each other by the second trench;</claim-text></claim-text><claim-text>a storage node contact on the substrate between the bit line structures;</claim-text><claim-text>a capacitor on the storage node contact;</claim-text><claim-text>a filling pattern filling a lower portion of each of the first trench and the second trench; and</claim-text><claim-text>a conductive spacer contacting an upper surface of the filling pattern, the conductive spacer on an upper sidewall of each of the first trench and the second trench.</claim-text></claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The semiconductor device of <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein the filling pattern is on the first region and directly contacts an upper surface of the first active pattern.</claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The semiconductor device of <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein a second active pattern and an isolation pattern are alternately and repeatedly disposed the second region of the overlay region of the substrate, and the second active pattern has a line shape.</claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The semiconductor device of <claim-ref idref="CLM-00017">claim 17</claim-ref>, further comprising:<claim-text>an isolation pattern on the substrate in the second region, wherein</claim-text><claim-text>the filling pattern is on the second region and directly contacts an upper surface of each of the second active pattern and the isolation pattern.</claim-text></claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. A semiconductor device, comprising:<claim-text>a substrate including an overlay region,<claim-text>the substrate including a first region at an edge region of the overlay region and a second region at a center region of the overlay region, and</claim-text><claim-text>the first region including a first active pattern;</claim-text></claim-text><claim-text>a patterned structure on the substrate,<claim-text>the patterned structure defining a first trench on the first region and a second trench on the second region,</claim-text><claim-text>the first trench exposing the first active pattern, and</claim-text><claim-text>the patterned structure including key structures on the second region, the key structures being spaced apart from each other by the second trench;</claim-text></claim-text><claim-text>a filling pattern filling a lower portion of each of the first trench and the second trench; and</claim-text><claim-text>a conductive spacer contacting an upper surface of the filling pattern, the conductive spacer on an upper sidewall of each of the first trench and the second trench.</claim-text></claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The semiconductor device of <claim-ref idref="CLM-00019">claim 19</claim-ref>, wherein<claim-text>a width of the first trench is greater than a width of the second trench, and</claim-text></claim-text><claim-text>the filling pattern is on the first region and directly contacts an upper surface of the first active pattern.</claim-text></claim></claims></us-patent-application>