Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date              : Thu Mar 09 16:18:50 2017
| Host              : LENOVO-PC running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file hdmi_wrapper_clock_utilization_routed.rpt
| Design            : hdmi_wrapper
| Device            : 7a200t-sbg484
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Cell Type Counts per Global Clock: Region X1Y1
8. Cell Type Counts per Global Clock: Region X0Y2
9. Cell Type Counts per Global Clock: Region X1Y2
10. Cell Type Counts per Global Clock: Region X0Y3
11. Cell Type Counts per Global Clock: Region X1Y3
12. Cell Type Counts per Global Clock: Region X0Y4
13. Cell Type Counts per Global Clock: Region X1Y4
14. Load Cell Placement Summary for Global Clock g0
15. Load Cell Placement Summary for Global Clock g1
16. Load Cell Placement Summary for Global Clock g3
17. Load Cell Placement Summary for Global Clock g5
18. Load Cell Placement Summary for Global Clock g6
19. Load Cell Placement Summary for Global Clock g7
20. Load Cell Placement Summary for Global Clock g8
21. Load Cell Placement Summary for Global Clock g9
22. Load Cell Placement Summary for Global Clock g4
23. Load Cell Placement Summary for Global Clock g2
24. Load Cell Placement Summary for Global Clock g10
25. Load Cell Placement Summary for Global Clock g11

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    6 |        32 |   0 |            0 |      0 |
| BUFH     |    1 |       120 |   0 |            0 |      0 |
| BUFIO    |    2 |        40 |   0 |            0 |      0 |
| BUFMR    |    1 |        20 |   0 |            0 |      0 |
| BUFR     |    2 |        40 |   0 |            0 |      0 |
| MMCM     |    3 |        10 |   1 |            0 |      0 |
| PLL      |    1 |        10 |   1 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
| GlbID | SrcId | Driver Type/Pin | Constraint | Site           | Clock Region | Root | Clock Delay Group | Clock Regions | Clock Loads | Non-Clock Loads | Clock Period | Clock                                   | Driver Pin                                                                                                       | Net                                                                                 |
+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
| g0    | src0  | BUFG/O          | None       | BUFGCTRL_X0Y16 | n/a          |      |                   |             7 |       34700 |               0 |       10.000 | clk_pll_i                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O                           | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |
| g1    | src1  | BUFR/O          | None       | BUFR_X1Y8      | X1Y2         |      |                   |             1 |        2638 |               0 |       10.000 | axi_dynclk_0_PXL_CLK_O                  | hdmi_i/axi_dynclk_0/U0/BUFR_inst/O                                                                               | hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                    |
| g2    | src1  | BUFIO/O         | None       | BUFIO_X1Y8     | X1Y2         |      |                   |             1 |           8 |               0 |        2.000 | mmcm_clk                                | hdmi_i/axi_dynclk_0/U0/BUFIO_inst/O                                                                              | hdmi_i/axi_dynclk_0/U0/PXL_CLK_5X_O                                                 |
| g3    | src2  | BUFR/O          | None       | BUFR_X1Y9      | X1Y2         |      |                   |             1 |        2531 |               0 |       12.500 | dvi2rgb_0_PixelClk                      | hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O                                                              | hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]                               |
| g4    | src2  | BUFIO/O         | None       | BUFIO_X1Y9     | X1Y2         |      |                   |             1 |          12 |               0 |        2.500 | I                                       | hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/SerialClkBuffer/O                                                             | hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/SerialClk                                        |
| g5    | src0  | BUFG/O          | None       | BUFGCTRL_X0Y19 | n/a          |      |                   |             1 |         570 |               0 |        6.250 | mmcm_clkout0                            | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_ui_addn_clk_0/O | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |
| g6    | src3  | BUFG/O          | None       | BUFGCTRL_X0Y0  | n/a          |      |                   |             2 |         319 |               0 |       33.333 | hdmi_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK   | hdmi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O                                                                    | hdmi_i/mdm_1/U0/Ext_JTAG_DRCK                                                       |
| g7    | src0  | BUFG/O          | None       | BUFGCTRL_X0Y17 | n/a          |      |                   |             3 |         223 |               0 |        5.000 | mmcm_clkout1                            | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_ui_addn_clk_1/O | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_1 |
| g8    | src3  | BUFG/O          | None       | BUFGCTRL_X0Y1  | n/a          |      |                   |             2 |          94 |               0 |       33.333 | hdmi_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE | hdmi_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O                                                                      | hdmi_i/mdm_1/U0/Ext_JTAG_UPDATE                                                     |
| g9    | src0  | BUFG/O          | None       | BUFGCTRL_X0Y18 | n/a          |      |                   |             2 |          16 |               0 |       20.000 | mmcm_ps_clk_bufg_in                     | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_mmcm_ps_clk/O   | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk   |
| g10   | src4  | BUFMR/O         | None       | BUFMRCE_X1Y2   | X1Y1         |      |                   |             1 |           1 |               1 |        2.000 | mmcm_clk                                | hdmi_i/axi_dynclk_0/U0/BUFMR_inst/O                                                                              | hdmi_i/axi_dynclk_0/U0/I                                                            |
| g11   | src5  | BUFH/O          | None       | BUFHCE_X1Y36   | X1Y3         |      |                   |             1 |           1 |               0 |       10.000 | pll_clk3_out                            | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O                          | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3      |
+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


3. Global Clock Source Details
------------------------------

+-------+--------+---------------------+-----------------+-----------------+--------------+-------------+-----------------+---------------------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
| SrcID | GlbIDs | Driver Type/Pin     | Constraint      | Site            | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                            | Driver Pin                                                                                                | Net                                                                                       |
+-------+--------+---------------------+-----------------+-----------------+--------------+-------------+-----------------+---------------------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
| src0  | g0     | MMCME2_ADV/CLKFBOUT | MMCME2_ADV_X1Y3 | MMCME2_ADV_X1Y3 | X1Y3         |           0 |               1 |              10.000 | clk_pll_i                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i           |
| src0  | g5     | MMCME2_ADV/CLKOUT0  | MMCME2_ADV_X1Y3 | MMCME2_ADV_X1Y3 | X1Y3         |           0 |               1 |               6.250 | mmcm_clkout0                            | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKOUT0  | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clkout0        |
| src0  | g7     | MMCME2_ADV/CLKOUT1  | MMCME2_ADV_X1Y3 | MMCME2_ADV_X1Y3 | X1Y3         |           0 |               1 |               5.000 | mmcm_clkout1                            | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKOUT1  | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clkout1        |
| src0  | g9     | MMCME2_ADV/CLKOUT5  | MMCME2_ADV_X1Y3 | MMCME2_ADV_X1Y3 | X1Y3         |           0 |               1 |              20.000 | mmcm_ps_clk_bufg_in                     | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKOUT5  | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk_bufg_in |
| src1  | g1, g2 | BUFMR/O             | None            | BUFMRCE_X1Y2    | X1Y1         |           1 |               1 |               2.000 | mmcm_clk                                | hdmi_i/axi_dynclk_0/U0/BUFMR_inst/O                                                                       | hdmi_i/axi_dynclk_0/U0/I                                                                  |
| src2  | g3, g4 | MMCME2_ADV/CLKOUT0  | None            | MMCME2_ADV_X1Y2 | X1Y2         |           1 |               1 |               2.500 | I                                       | hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0                                               | hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/I                                                      |
| src3  | g8     | BSCANE2/UPDATE      | None            | BSCAN_X0Y1      | X0Y2         |           0 |               1 |              33.333 | hdmi_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE | hdmi_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE                                                                   | hdmi_i/mdm_1/U0/Ext_JTAG_UPDATE__0                                                        |
| src3  | g6     | BSCANE2/DRCK        | None            | BSCAN_X0Y1      | X0Y2         |           0 |               1 |              33.333 | hdmi_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK   | hdmi_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK                                                                     | hdmi_i/mdm_1/U0/I                                                                         |
| src4  | g10    | MMCME2_ADV/CLKOUT0  | None            | MMCME2_ADV_X1Y1 | X1Y1         |           0 |               1 |               2.000 | mmcm_clk                                | hdmi_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0                                              | hdmi_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_clk                                           |
| src5  | g11    | PLLE2_ADV/CLKOUT3   | PLLE2_ADV_X1Y3  | PLLE2_ADV_X1Y3  | X1Y3         |           1 |               0 |              10.000 | pll_clk3_out                            | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3                     | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out        |
+-------+--------+---------------------+-----------------+-----------------+--------------+-------------+-----------------+---------------------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


4. Local Clock Details
----------------------

+-------+----------------------------+----------------------+-------------------------------------+--------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| LocId | Driver Type/Pin            | Constraint           | Site/BEL                            | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                                                                                     | Driver Pin                                                                                                                                                                                                                    | Net                                                                                                                                                                                                                                          |
+-------+----------------------------+----------------------+-------------------------------------+--------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 0     | PHASER_OUT_PHY/OCLK        | PHASER_OUT_PHY_X1Y14 | PHASER_OUT_PHY_X1Y14/PHASER_OUT_PHY | X1Y3         |          18 |               0 |        2.500 | oserdes_clk_2                                                                                                                                             | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK                 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |
| 1     | PHASER_OUT_PHY/OCLK        | PHASER_OUT_PHY_X1Y15 | PHASER_OUT_PHY_X1Y15/PHASER_OUT_PHY | X1Y3         |          18 |               0 |        2.500 | oserdes_clk_3                                                                                                                                             | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK                 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |
| 2     | PHASER_IN_PHY/ICLK         | PHASER_IN_PHY_X1Y14  | PHASER_IN_PHY_X1Y14/PHASER_IN_PHY   | X1Y3         |          16 |               0 |        2.500 | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0 |
| 3     | PHASER_IN_PHY/ICLK         | PHASER_IN_PHY_X1Y15  | PHASER_IN_PHY_X1Y15/PHASER_IN_PHY   | X1Y3         |          16 |               0 |        2.500 | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0 |
| 4     | PHASER_OUT_PHY/OCLKDIV     | PHASER_OUT_PHY_X1Y13 | PHASER_OUT_PHY_X1Y13/PHASER_OUT_PHY | X1Y3         |          13 |               0 |       10.000 | oserdes_clkdiv_1                                                                                                                                          | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV              | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |
| 5     | PHASER_OUT_PHY/OCLK        | PHASER_OUT_PHY_X1Y12 | PHASER_OUT_PHY_X1Y12/PHASER_OUT_PHY | X1Y3         |          12 |               0 |        2.500 | oserdes_clk                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK                 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |
| 6     | PHASER_OUT_PHY/OCLKDIV     | PHASER_OUT_PHY_X1Y12 | PHASER_OUT_PHY_X1Y12/PHASER_OUT_PHY | X1Y3         |          12 |               0 |       10.000 | oserdes_clkdiv                                                                                                                                            | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV              | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |
| 7     | PHASER_OUT_PHY/OCLK        | PHASER_OUT_PHY_X1Y13 | PHASER_OUT_PHY_X1Y13/PHASER_OUT_PHY | X1Y3         |          12 |               0 |        2.500 | oserdes_clk_1                                                                                                                                             | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK                 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |
| 8     | PHASER_OUT_PHY/OCLKDIV     | PHASER_OUT_PHY_X1Y14 | PHASER_OUT_PHY_X1Y14/PHASER_OUT_PHY | X1Y3         |          11 |               0 |        5.000 | oserdes_clkdiv_2                                                                                                                                          | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV              | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |
| 9     | PHASER_OUT_PHY/OCLKDIV     | PHASER_OUT_PHY_X1Y15 | PHASER_OUT_PHY_X1Y15/PHASER_OUT_PHY | X1Y3         |          11 |               0 |        5.000 | oserdes_clkdiv_3                                                                                                                                          | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV              | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |
| 10    | PHASER_IN_PHY/ICLKDIV      | PHASER_IN_PHY_X1Y14  | PHASER_IN_PHY_X1Y14/PHASER_IN_PHY   | X1Y3         |           9 |               0 |        5.000 | iserdes_clkdiv                                                                                                                                            | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |
| 11    | PHASER_IN_PHY/ICLKDIV      | PHASER_IN_PHY_X1Y15  | PHASER_IN_PHY_X1Y15/PHASER_IN_PHY   | X1Y3         |           9 |               0 |        5.000 | iserdes_clkdiv_1                                                                                                                                          | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |
| 12    | PLLE2_ADV/CLKOUT0          | PLLE2_ADV_X1Y3       | PLLE2_ADV_X1Y3/PLLE2_ADV            | X1Y3         |           5 |               2 |        2.500 | freq_refclk                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0                                                                                                                                         | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                                            |
| 13    | PHASER_OUT_PHY/OCLKDELAYED | PHASER_OUT_PHY_X1Y14 | PHASER_OUT_PHY_X1Y14/PHASER_OUT_PHY | X1Y3         |           2 |               0 |        2.500 | oserdes_clk_2                                                                                                                                             | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED          | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed                            |
| 14    | PHASER_OUT_PHY/OCLKDELAYED | PHASER_OUT_PHY_X1Y15 | PHASER_OUT_PHY_X1Y15/PHASER_OUT_PHY | X1Y3         |           2 |               0 |        2.500 | oserdes_clk_3                                                                                                                                             | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED          | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed                            |
| 15    | PLLE2_ADV/CLKOUT1          | PLLE2_ADV_X1Y3       | PLLE2_ADV_X1Y3/PLLE2_ADV            | X1Y3         |           1 |               6 |        2.500 | mem_refclk                                                                                                                                                | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1                                                                                                                                         | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                                             |
+-------+----------------------------+----------------------+-------------------------------------+--------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 21600 |    0 |  3200 |    0 |     0 |    0 |    30 |    0 |    60 |
| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20000 |    0 |  3200 |    0 |     0 |    0 |    20 |    0 |    40 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 33600 |    0 |  5600 |    0 |     0 |    0 |    50 |    0 |   100 |
| X1Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   48 | 32000 |    1 |  5600 |    0 |     0 |    0 |    40 |    0 |    80 |
| X0Y2              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 3169 | 28800 |  104 |  5600 |    0 |     0 |   10 |    50 |    5 |   100 |
| X1Y2              |    8 |    12 |    1 |     4 |    0 |     2 |    1 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    6 |    50 |    8 |    50 | 5717 | 32000 |  203 |  5600 |    0 |     0 |   10 |    40 |    0 |    80 |
| X0Y3              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 5124 | 28800 |  514 |  5600 |    0 |     0 |   32 |    50 |    4 |   100 |
| X1Y3              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |   18 |    50 |   48 |    50 | 9044 | 32000 |  525 |  5600 |    0 |     0 |    7 |    40 |    0 |    80 |
| X0Y4              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |  245 | 20400 |    4 |  3000 |    0 |     0 |    2 |    25 |    0 |    60 |
| X1Y4              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 | 3092 | 20000 |   33 |  3200 |    0 |     0 |    1 |    20 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.
** RAMB36 site can be used as two RAMB18/FIFO18 sites.


6. Clock Regions : Global Clock Summary
---------------------------------------

+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y4 |  1 |  2 |
| Y3 |  4 |  4 |
| Y2 |  3 |  8 |
| Y1 |  0 |  1 |
| Y0 |  0 |  0 |
+----+----+----+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.


7. Cell Type Counts per Global Clock: Region X1Y1
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                       |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           1 |              48 | 48 |      1 |    0 |   0 |  0 |    1 |   0 |       0 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


8. Cell Type Counts per Global Clock: Region X0Y2
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                       |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |            3101 | 3085 |    102 |   10 |   5 |  0 |    0 |   0 |       0 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |
| g6    | n/a   | BUFG/O          | None       |           0 |              81 |   81 |      3 |    0 |   0 |  0 |    0 |   0 |       0 | hdmi_i/mdm_1/U0/Ext_JTAG_DRCK                                             |
| g8    | n/a   | BUFG/O          | None       |           0 |               6 |    6 |      2 |    0 |   0 |  0 |    0 |   0 |       0 | hdmi_i/mdm_1/U0/Ext_JTAG_UPDATE                                           |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


9. Cell Type Counts per Global Clock: Region X1Y2
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                 |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |            1764 | 1754 |    132 |   10 |   0 |  0 |    0 |   0 |       0 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |
| g1    | n/a   | BUFR/O          | None       |           0 |            1675 | 1661 |     28 |    5 |   0 |  0 |    0 |   0 |       0 | hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                    |
| g3    | n/a   | BUFR/O          | None       |           0 |            1833 | 1823 |     26 |    0 |   0 |  0 |    0 |   0 |       0 | hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]                               |
| g5    | n/a   | BUFG/O          | None       |           0 |             384 |  378 |     25 |    5 |   0 |  0 |    0 |   0 |       0 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |
| g7    | n/a   | BUFG/O          | None       |           0 |             119 |  118 |      9 |    0 |   0 |  0 |    0 |   0 |       0 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_1 |
| g4    | n/a   | BUFIO/O         | None       |           0 |               6 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/SerialClk                                        |
| g2    | n/a   | BUFIO/O         | None       |           0 |               8 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | hdmi_i/axi_dynclk_0/U0/PXL_CLK_5X_O                                                 |
| g10   | n/a   | BUFMR/O         | None       |           2 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | hdmi_i/axi_dynclk_0/U0/I                                                            |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


10. Cell Type Counts per Global Clock: Region X0Y3
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                 |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |            4962 | 4925 |    487 |   32 |   4 |  0 |    0 |   0 |       0 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |
| g6    | n/a   | BUFG/O          | None       |           0 |             140 |  140 |     29 |    0 |   0 |  0 |    0 |   0 |       0 | hdmi_i/mdm_1/U0/Ext_JTAG_DRCK                                                       |
| g7    | n/a   | BUFG/O          | None       |           0 |              19 |   18 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_1 |
| g8    | n/a   | BUFG/O          | None       |           0 |              47 |   47 |      3 |    0 |   0 |  0 |    0 |   0 |       0 | hdmi_i/mdm_1/U0/Ext_JTAG_UPDATE                                                     |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


11. Cell Type Counts per Global Clock: Region X1Y3
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                 |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           1 |            9066 | 9029 |    525 |    7 |   0 |  0 |    1 |   0 |       0 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |
| g7    | n/a   | BUFG/O          | None       |           0 |              16 |   15 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_1 |
| g9    | n/a   | BUFG/O          | None       |           0 |               2 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk   |
| g11   | n/a   | BUFH/O          | None       |           1 |               0 |    0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3      |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


12. Cell Type Counts per Global Clock: Region X0Y4
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                       |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |             248 | 245 |      4 |    2 |   0 |  0 |    0 |   0 |       0 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


13. Cell Type Counts per Global Clock: Region X1Y4
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                               |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |            3083 | 3081 |     33 |    1 |   0 |  0 |    0 |   0 |       0 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK         |
| g9    | n/a   | BUFG/O          | None       |           0 |              12 |   12 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


14. Load Cell Placement Summary for Global Clock g0
---------------------------------------------------

+-------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock     | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                       |
+-------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------+
| g0    | BUFG/O          | n/a               | clk_pll_i |      10.000 | {0.000 5.000} |          |       22272 |        0 |           2 |  0 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |
+-------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------+


+----+-------+-------+
|    | X0    | X1    |
+----+-------+-------+
| Y4 |   248 |  3083 |
| Y3 |  4962 |  9067 |
| Y2 |  3101 |  1764 |
| Y1 |     0 |    49 |
| Y0 |     0 |     0 |
+----+-------+-------+


15. Load Cell Placement Summary for Global Clock g1
---------------------------------------------------

+-------+-----------------+-------------------+------------------------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                  | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                              |
+-------+-----------------+-------------------+------------------------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------+
| g1    | BUFR/O          | X1Y2              | axi_dynclk_0_PXL_CLK_O |      10.000 | {0.000 4.000} |          |        1667 |        8 |           0 |  0 | hdmi_i/axi_dynclk_0/U0/PXL_CLK_O |
+-------+-----------------+-------------------+------------------------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------+


+----+----+-----------+
|    | X0 | X1        |
+----+----+-----------+
| Y4 |  0 |         0 |
| Y3 |  0 |         0 |
| Y2 |  0 |  (D) 1675 |
| Y1 |  0 |         0 |
| Y0 |  0 |         0 |
+----+----+-----------+


16. Load Cell Placement Summary for Global Clock g3
---------------------------------------------------

+-------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                   |
+-------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------------------------+
| g3    | BUFR/O          | X1Y2              | dvi2rgb_0_PixelClk |      12.500 | {0.000 5.000} |          |        1827 |        6 |           0 |  0 | hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0] |
+-------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------------------------+


+----+----+-----------+
|    | X0 | X1        |
+----+----+-----------+
| Y4 |  0 |         0 |
| Y3 |  0 |         0 |
| Y2 |  0 |  (D) 1833 |
| Y1 |  0 |         0 |
| Y0 |  0 |         0 |
+----+----+-----------+


17. Load Cell Placement Summary for Global Clock g5
---------------------------------------------------

+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                 |
+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------------------------------------------------------+
| g5    | BUFG/O          | n/a               | mmcm_clkout0 |       6.250 | {0.000 3.125} |          |         384 |        0 |           0 |  0 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |
+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------------------------------------------------------+


+----+----+------+
|    | X0 | X1   |
+----+----+------+
| Y4 |  0 |    0 |
| Y3 |  0 |    0 |
| Y2 |  0 |  384 |
| Y1 |  0 |    0 |
| Y0 |  0 |    0 |
+----+----+------+


18. Load Cell Placement Summary for Global Clock g6
---------------------------------------------------

+-------+-----------------+-------------------+---------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+-------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                                 | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                           |
+-------+-----------------+-------------------+---------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+-------------------------------+
| g6    | BUFG/O          | n/a               | hdmi_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK |      33.333 | {0.000 16.667} |          |         221 |        0 |           0 |  0 | hdmi_i/mdm_1/U0/Ext_JTAG_DRCK |
+-------+-----------------+-------------------+---------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+-------------------------------+


+----+------+----+
|    | X0   | X1 |
+----+------+----+
| Y4 |    0 |  0 |
| Y3 |  140 |  0 |
| Y2 |   81 |  0 |
| Y1 |    0 |  0 |
| Y0 |    0 |  0 |
+----+------+----+


19. Load Cell Placement Summary for Global Clock g7
---------------------------------------------------

+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                 |
+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------------------------------------------------------+
| g7    | BUFG/O          | n/a               | mmcm_clkout1 |       5.000 | {0.000 2.500} |          |         154 |        0 |           0 |  0 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_1 |
+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------------------------------------------------------+


+----+-----+------+
|    | X0  | X1   |
+----+-----+------+
| Y4 |   0 |    0 |
| Y3 |  19 |   16 |
| Y2 |   0 |  119 |
| Y1 |   0 |    0 |
| Y0 |   0 |    0 |
+----+-----+------+


20. Load Cell Placement Summary for Global Clock g8
---------------------------------------------------

+-------+-----------------+-------------------+-----------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+---------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                                   | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                             |
+-------+-----------------+-------------------+-----------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+---------------------------------+
| g8    | BUFG/O          | n/a               | hdmi_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE |      33.333 | {0.000 16.667} |          |          53 |        0 |           0 |  0 | hdmi_i/mdm_1/U0/Ext_JTAG_UPDATE |
+-------+-----------------+-------------------+-----------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+---------------------------------+


+----+-----+----+
|    | X0  | X1 |
+----+-----+----+
| Y4 |   0 |  0 |
| Y3 |  47 |  0 |
| Y2 |   6 |  0 |
| Y1 |   0 |  0 |
| Y0 |   0 |  0 |
+----+-----+----+


21. Load Cell Placement Summary for Global Clock g9
---------------------------------------------------

+-------+-----------------+-------------------+---------------------+-------------+----------------+----------+-------------+----------+-------------+----+-----------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                               |
+-------+-----------------+-------------------+---------------------+-------------+----------------+----------+-------------+----------+-------------+----+-----------------------------------------------------------------------------------+
| g9    | BUFG/O          | n/a               | mmcm_ps_clk_bufg_in |      20.000 | {0.000 10.000} |          |          14 |        0 |           0 |  0 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk |
+-------+-----------------+-------------------+---------------------+-------------+----------------+----------+-------------+----------+-------------+----+-----------------------------------------------------------------------------------+


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y4 |  0 |  12 |
| Y3 |  0 |   2 |
| Y2 |  0 |   0 |
| Y1 |  0 |   0 |
| Y0 |  0 |   0 |
+----+----+-----+


22. Load Cell Placement Summary for Global Clock g4
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                          |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------+
| g4    | BUFIO/O         | X1Y2              | I     |       2.500 | {0.000 1.250} |          |           0 |        6 |           0 |  0 | hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/SerialClk |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------+


+----+----+--------+
|    | X0 | X1     |
+----+----+--------+
| Y4 |  0 |      0 |
| Y3 |  0 |      0 |
| Y2 |  0 |  (D) 6 |
| Y1 |  0 |      0 |
| Y0 |  0 |      0 |
+----+----+--------+


23. Load Cell Placement Summary for Global Clock g2
---------------------------------------------------

+-------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                 |
+-------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------+
| g2    | BUFIO/O         | X1Y2              | mmcm_clk |       2.000 | {0.000 1.000} |          |           0 |        8 |           0 |  0 | hdmi_i/axi_dynclk_0/U0/PXL_CLK_5X_O |
+-------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------+


+----+----+--------+
|    | X0 | X1     |
+----+----+--------+
| Y4 |  0 |      0 |
| Y3 |  0 |      0 |
| Y2 |  0 |  (D) 8 |
| Y1 |  0 |      0 |
| Y0 |  0 |      0 |
+----+----+--------+


24. Load Cell Placement Summary for Global Clock g10
----------------------------------------------------

+-------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                      |
+-------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------+
| g10   | BUFMR/O         | X1Y1              | mmcm_clk |       2.000 | {0.000 1.000} |          |           0 |        0 |           2 |  0 | hdmi_i/axi_dynclk_0/U0/I |
+-------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------+


+----+----+--------+
|    | X0 | X1     |
+----+----+--------+
| Y4 |  0 |      0 |
| Y3 |  0 |      0 |
| Y2 |  0 |      2 |
| Y1 |  0 |  (D) 0 |
| Y0 |  0 |      0 |
+----+----+--------+


25. Load Cell Placement Summary for Global Clock g11
----------------------------------------------------

+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                            |
+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------+
| g11   | BUFH/O          | X1Y3              | pll_clk3_out |      10.000 | {0.000 5.000} |          |           0 |        0 |           1 |  0 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3 |
+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------+


+----+----+--------+
|    | X0 | X1     |
+----+----+--------+
| Y4 |  0 |      0 |
| Y3 |  0 |  (D) 1 |
| Y2 |  0 |      0 |
| Y1 |  0 |      0 |
| Y0 |  0 |      0 |
+----+----+--------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y17 [get_cells hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_ui_addn_clk_1]
set_property LOC BUFGCTRL_X0Y19 [get_cells hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_ui_addn_clk_0]
set_property LOC BUFGCTRL_X0Y18 [get_cells hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_mmcm_ps_clk]
set_property LOC BUFGCTRL_X0Y16 [get_cells hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0]
set_property LOC BUFGCTRL_X0Y1 [get_cells hdmi_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst]
set_property LOC BUFGCTRL_X0Y0 [get_cells hdmi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK]

# Location of BUFH Primitives 
set_property LOC BUFHCE_X1Y36 [get_cells hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3]

# Location of BUFIO Primitives 
set_property LOC BUFIO_X1Y9 [get_cells hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/SerialClkBuffer]
set_property LOC BUFIO_X1Y8 [get_cells hdmi_i/axi_dynclk_0/U0/BUFIO_inst]

# Location of BUFMR Primitives 
set_property LOC BUFMRCE_X1Y2 [get_cells hdmi_i/axi_dynclk_0/U0/BUFMR_inst]

# Location of BUFR Primitives 
set_property LOC BUFR_X1Y9 [get_cells hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer]
set_property LOC BUFR_X1Y8 [get_cells hdmi_i/axi_dynclk_0/U0/BUFR_inst]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y125 [get_ports TMDS_IN_clk_n]
set_property LOC IOB_X1Y126 [get_ports TMDS_IN_clk_p]
set_property LOC IOB_X1Y124 [get_ports sys_clk_i]

# Clock net "hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_1" driven by instance "hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_ui_addn_clk_1" located at site "BUFGCTRL_X0Y17"
#startgroup
create_pblock {CLKAG_hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_1}
add_cells_to_pblock [get_pblocks  {CLKAG_hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_1"}]]]
resize_pblock [get_pblocks {CLKAG_hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_1}] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0" driven by instance "hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_ui_addn_clk_0" located at site "BUFGCTRL_X0Y19"
#startgroup
create_pblock {CLKAG_hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0}
add_cells_to_pblock [get_pblocks  {CLKAG_hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0"}]]]
resize_pblock [get_pblocks {CLKAG_hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk" driven by instance "hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_mmcm_ps_clk" located at site "BUFGCTRL_X0Y18"
#startgroup
create_pblock {CLKAG_hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk"}]]]
resize_pblock [get_pblocks {CLKAG_hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk}] -add {CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK" driven by instance "hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK}
add_cells_to_pblock [get_pblocks  {CLKAG_hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i && NAME!=hdmi_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK"}]]]
resize_pblock [get_pblocks {CLKAG_hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK}] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "hdmi_i/mdm_1/U0/Ext_JTAG_UPDATE" driven by instance "hdmi_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_hdmi_i/mdm_1/U0/Ext_JTAG_UPDATE}
add_cells_to_pblock [get_pblocks  {CLKAG_hdmi_i/mdm_1/U0/Ext_JTAG_UPDATE}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="hdmi_i/mdm_1/U0/Ext_JTAG_UPDATE"}]]]
resize_pblock [get_pblocks {CLKAG_hdmi_i/mdm_1/U0/Ext_JTAG_UPDATE}] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3}
#endgroup

# Clock net "hdmi_i/mdm_1/U0/Ext_JTAG_DRCK" driven by instance "hdmi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_hdmi_i/mdm_1/U0/Ext_JTAG_DRCK}
add_cells_to_pblock [get_pblocks  {CLKAG_hdmi_i/mdm_1/U0/Ext_JTAG_DRCK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="hdmi_i/mdm_1/U0/Ext_JTAG_DRCK"}]]]
resize_pblock [get_pblocks {CLKAG_hdmi_i/mdm_1/U0/Ext_JTAG_DRCK}] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3}
#endgroup

# Clock net "hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]" driven by instance "hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer" located at site "BUFR_X1Y9"
#startgroup
create_pblock {CLKAG_hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]"}]]]
resize_pblock [get_pblocks {CLKAG_hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "hdmi_i/axi_dynclk_0/U0/PXL_CLK_O" driven by instance "hdmi_i/axi_dynclk_0/U0/BUFR_inst" located at site "BUFR_X1Y8"
#startgroup
create_pblock {CLKAG_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O}
add_cells_to_pblock [get_pblocks  {CLKAG_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="hdmi_i/axi_dynclk_0/U0/PXL_CLK_O"}]]]
resize_pblock [get_pblocks {CLKAG_hdmi_i/axi_dynclk_0/U0/PXL_CLK_O}] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup
