

================================================================
== Vitis HLS Report for 'RNI'
================================================================
* Date:           Mon Oct 28 16:02:34 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.276 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+---------+---------+
        |                                         |                              |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+---------+---------+
        |grp_RNI_Pipeline_VITIS_LOOP_27_2_fu_170  |RNI_Pipeline_VITIS_LOOP_27_2  |        6|        6|  60.000 ns|  60.000 ns|     6|        6|       no|
        |grp_input_layer_fu_209                   |input_layer                   |     1281|  8390529|  12.810 us|  83.905 ms|  1281|  8390529|       no|
        |grp_RNI_Pipeline_NEURONS_LOOP_1_fu_223   |RNI_Pipeline_NEURONS_LOOP_1   |       67|       67|   0.670 us|   0.670 us|    67|       67|       no|
        |grp_RNI_Pipeline_NEURONS_LOOP_2_fu_229   |RNI_Pipeline_NEURONS_LOOP_2   |       35|       35|   0.350 us|   0.350 us|    35|       35|       no|
        |grp_RNI_Pipeline_NEURONS_LOOP_3_fu_235   |RNI_Pipeline_NEURONS_LOOP_3   |       19|       19|   0.190 us|   0.190 us|    19|       19|       no|
        |grp_RNI_Pipeline_NEURONS_LOOP_4_fu_241   |RNI_Pipeline_NEURONS_LOOP_4   |        6|        6|  60.000 ns|  60.000 ns|     6|        6|       no|
        |grp_RNI_Pipeline_VITIS_LOOP_38_3_fu_247  |RNI_Pipeline_VITIS_LOOP_38_3  |      246|      246|   2.460 us|   2.460 us|   246|      246|       no|
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+---------+---------+

        * Loop: 
        +-------------------+---------+---------+----------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |    Iteration   |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |     Latency    |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |        ?|        ?|  1674 ~ 8390922|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        9|    1|     609|   1423|    -|
|Memory           |        1|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    266|    -|
|Register         |        -|    -|     237|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       10|    1|     846|   1691|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|   ~0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |                 Instance                |            Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |grp_RNI_Pipeline_NEURONS_LOOP_1_fu_223   |RNI_Pipeline_NEURONS_LOOP_1   |        0|   0|   30|  137|    0|
    |grp_RNI_Pipeline_NEURONS_LOOP_2_fu_229   |RNI_Pipeline_NEURONS_LOOP_2   |        0|   0|   29|  135|    0|
    |grp_RNI_Pipeline_NEURONS_LOOP_3_fu_235   |RNI_Pipeline_NEURONS_LOOP_3   |        0|   0|   28|  135|    0|
    |grp_RNI_Pipeline_NEURONS_LOOP_4_fu_241   |RNI_Pipeline_NEURONS_LOOP_4   |        0|   0|    7|   53|    0|
    |grp_RNI_Pipeline_VITIS_LOOP_27_2_fu_170  |RNI_Pipeline_VITIS_LOOP_27_2  |        0|   0|  156|  239|    0|
    |grp_RNI_Pipeline_VITIS_LOOP_38_3_fu_247  |RNI_Pipeline_VITIS_LOOP_38_3  |        0|   0|   11|   79|    0|
    |ctrl_s_axi_U                             |ctrl_s_axi                    |        0|   0|   36|   40|    0|
    |grp_input_layer_fu_209                   |input_layer                   |        9|   1|  312|  605|    0|
    +-----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |Total                                    |                              |        9|   1|  609| 1423|    0|
    +-----------------------------------------+------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |NEURONS_MEMBRANE_U  |NEURONS_MEMBRANE_RAM_AUTO_1R1W  |        1|  0|   0|    0|   244|   16|     1|         3904|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                |        1|  0|   0|    0|   244|   16|     1|         3904|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+
    |                       Variable Name                       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_RNI_Pipeline_VITIS_LOOP_38_3_fu_247_out_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                      |          |   0|  0|   2|           1|           1|
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |NEURONS_MEMBRANE_address0      |  37|          7|    8|         56|
    |NEURONS_MEMBRANE_address1      |  20|          4|    8|         32|
    |NEURONS_MEMBRANE_ce0           |  37|          7|    1|          7|
    |NEURONS_MEMBRANE_ce1           |  20|          4|    1|          4|
    |NEURONS_MEMBRANE_d0            |  31|          6|   16|         96|
    |NEURONS_MEMBRANE_we0           |  31|          6|    1|          6|
    |ap_NS_fsm                      |  81|         17|    1|         17|
    |in_stream_TREADY_int_regslice  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 266|         53|   37|        220|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                             |  16|   0|   16|          0|
    |empty_43_reg_581                                      |  16|   0|   16|          0|
    |empty_44_reg_586                                      |  16|   0|   16|          0|
    |empty_45_reg_591                                      |  16|   0|   16|          0|
    |empty_46_reg_596                                      |  16|   0|   16|          0|
    |grp_RNI_Pipeline_NEURONS_LOOP_1_fu_223_ap_start_reg   |   1|   0|    1|          0|
    |grp_RNI_Pipeline_NEURONS_LOOP_2_fu_229_ap_start_reg   |   1|   0|    1|          0|
    |grp_RNI_Pipeline_NEURONS_LOOP_3_fu_235_ap_start_reg   |   1|   0|    1|          0|
    |grp_RNI_Pipeline_NEURONS_LOOP_4_fu_241_ap_start_reg   |   1|   0|    1|          0|
    |grp_RNI_Pipeline_VITIS_LOOP_27_2_fu_170_ap_start_reg  |   1|   0|    1|          0|
    |grp_RNI_Pipeline_VITIS_LOOP_38_3_fu_247_ap_start_reg  |   1|   0|    1|          0|
    |grp_input_layer_fu_209_ap_start_reg                   |   1|   0|    1|          0|
    |in_pkts_data_0_05_fu_110                              |  32|   0|   32|          0|
    |in_pkts_data_1_06_fu_114                              |  32|   0|   32|          0|
    |in_pkts_data_2_07_fu_118                              |  32|   0|   32|          0|
    |in_pkts_data_3_08_fu_122                              |  32|   0|   32|          0|
    |in_pkts_dest_0_0102_fu_106                            |   6|   0|    6|          0|
    |in_pkts_id_0_0101_fu_102                              |   5|   0|    5|          0|
    |in_pkts_keep_0_096_fu_90                              |   4|   0|    4|          0|
    |in_pkts_last_0_099_fu_86                              |   1|   0|    1|          0|
    |in_pkts_strb_0_097_fu_94                              |   4|   0|    4|          0|
    |in_pkts_user_0_098_fu_98                              |   2|   0|    2|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 | 237|   0|  237|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------+-----+-----+------------+---------------------+--------------+
|s_axi_ctrl_AWVALID  |   in|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_AWREADY  |  out|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_AWADDR   |   in|    4|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_WVALID   |   in|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_WREADY   |  out|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_WDATA    |   in|   32|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_WSTRB    |   in|    4|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_ARVALID  |   in|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_ARREADY  |  out|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_ARADDR   |   in|    4|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_RVALID   |  out|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_RREADY   |   in|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_RDATA    |  out|   32|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_RRESP    |  out|    2|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_BVALID   |  out|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_BREADY   |   in|    1|       s_axi|                 ctrl|   return void|
|s_axi_ctrl_BRESP    |  out|    2|       s_axi|                 ctrl|   return void|
|ap_clk              |   in|    1|  ap_ctrl_hs|                  RNI|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|                  RNI|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|                  RNI|  return value|
|in_stream_TDATA     |   in|   32|        axis|   in_stream_V_data_V|       pointer|
|in_stream_TVALID    |   in|    1|        axis|   in_stream_V_dest_V|       pointer|
|in_stream_TREADY    |  out|    1|        axis|   in_stream_V_dest_V|       pointer|
|in_stream_TDEST     |   in|    6|        axis|   in_stream_V_dest_V|       pointer|
|in_stream_TKEEP     |   in|    4|        axis|   in_stream_V_keep_V|       pointer|
|in_stream_TSTRB     |   in|    4|        axis|   in_stream_V_strb_V|       pointer|
|in_stream_TUSER     |   in|    2|        axis|   in_stream_V_user_V|       pointer|
|in_stream_TLAST     |   in|    1|        axis|   in_stream_V_last_V|       pointer|
|in_stream_TID       |   in|    5|        axis|     in_stream_V_id_V|       pointer|
|out_stream_TDATA    |  out|   32|        axis|  out_stream_V_data_V|       pointer|
|out_stream_TVALID   |  out|    1|        axis|  out_stream_V_dest_V|       pointer|
|out_stream_TREADY   |   in|    1|        axis|  out_stream_V_dest_V|       pointer|
|out_stream_TDEST    |  out|    6|        axis|  out_stream_V_dest_V|       pointer|
|out_stream_TKEEP    |  out|    4|        axis|  out_stream_V_keep_V|       pointer|
|out_stream_TSTRB    |  out|    4|        axis|  out_stream_V_strb_V|       pointer|
|out_stream_TUSER    |  out|    2|        axis|  out_stream_V_user_V|       pointer|
|out_stream_TLAST    |  out|    1|        axis|  out_stream_V_last_V|       pointer|
|out_stream_TID      |  out|    5|        axis|    out_stream_V_id_V|       pointer|
+--------------------+-----+-----+------------+---------------------+--------------+

