

================================================================
== Vitis HLS Report for 'kernel0'
================================================================
* Date:           Thu Sep 12 16:27:05 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    32801|    33784|  0.164 ms|  0.169 ms|  32787|  33776|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+--------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                         |                                      |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                 Instance                |                Module                |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-----------------------------------------+--------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |entry_proc_U0                            |entry_proc                            |        0|        0|      0 ns|      0 ns|      0|      0|       no|
        |A_IO_L3_in_serialize_U0                  |A_IO_L3_in_serialize                  |     1035|     1035|  5.175 us|  5.175 us|   1035|   1035|       no|
        |B_IO_L3_in_serialize_U0                  |B_IO_L3_in_serialize                  |     1035|     1035|  5.175 us|  5.175 us|   1035|   1035|       no|
        |A_IO_L3_in_U0                            |A_IO_L3_in                            |     1026|     1026|  5.130 us|  5.130 us|   1026|   1026|       no|
        |B_IO_L3_in_U0                            |B_IO_L3_in                            |     1026|     1026|  5.130 us|  5.130 us|   1026|   1026|       no|
        |A_IO_L2_in_U0                            |A_IO_L2_in                            |     1771|    33645|  8.855 us|  0.168 ms|   1771|  33645|       no|
        |B_IO_L2_in_U0                            |B_IO_L2_in                            |     1771|    33775|  8.855 us|  0.169 ms|   1771|  33775|       no|
        |A_IO_L2_in_boundary_U0                   |A_IO_L2_in_boundary                   |      811|    33645|  4.055 us|  0.168 ms|    811|  33645|       no|
        |B_IO_L2_in_boundary_U0                   |B_IO_L2_in_boundary                   |      811|    33775|  4.055 us|  0.169 ms|    811|  33775|       no|
        |PE_wrapper_U0                            |PE_wrapper                            |    32786|    32786|  0.164 ms|  0.164 ms|  32786|  32786|       no|
        |PE_wrapper_3_U0                          |PE_wrapper_3                          |    32786|    32786|  0.164 ms|  0.164 ms|  32786|  32786|       no|
        |PE_wrapper_4_U0                          |PE_wrapper_4                          |    32786|    32786|  0.164 ms|  0.164 ms|  32786|  32786|       no|
        |PE_wrapper_5_U0                          |PE_wrapper_5                          |    32786|    32786|  0.164 ms|  0.164 ms|  32786|  32786|       no|
        |A_PE_dummy_in_1_U0                       |A_PE_dummy_in_1                       |    32770|    32770|  0.164 ms|  0.164 ms|  32770|  32770|       no|
        |B_PE_dummy_in_2_U0                       |B_PE_dummy_in_2                       |    32770|    32770|  0.164 ms|  0.164 ms|  32770|  32770|       no|
        |C_drain_IO_L1_out_boundary_wrapper_U0    |C_drain_IO_L1_out_boundary_wrapper    |     1441|     1441|  7.205 us|  7.205 us|   1441|   1441|       no|
        |A_PE_dummy_in_U0                         |A_PE_dummy_in                         |    32770|    32770|  0.164 ms|  0.164 ms|  32770|  32770|       no|
        |B_PE_dummy_in_U0                         |B_PE_dummy_in                         |    32770|    32770|  0.164 ms|  0.164 ms|  32770|  32770|       no|
        |C_drain_IO_L1_out_wrapper_U0             |C_drain_IO_L1_out_wrapper             |     1778|     1778|  8.890 us|  8.890 us|   1778|   1778|       no|
        |C_drain_IO_L1_out_boundary_wrapper_6_U0  |C_drain_IO_L1_out_boundary_wrapper_6  |     1441|     1441|  7.205 us|  7.205 us|   1441|   1441|       no|
        |C_drain_IO_L1_out_wrapper_7_U0           |C_drain_IO_L1_out_wrapper_7           |     1778|     1778|  8.890 us|  8.890 us|   1778|   1778|       no|
        |C_drain_IO_L2_out_boundary_U0            |C_drain_IO_L2_out_boundary            |      514|      514|  2.570 us|  2.570 us|    514|    514|       no|
        |C_drain_IO_L2_out_U0                     |C_drain_IO_L2_out                     |     1153|     1153|  5.765 us|  5.765 us|   1153|   1153|       no|
        |C_drain_IO_L3_out_U0                     |C_drain_IO_L3_out                     |     1026|     1026|  5.130 us|  5.130 us|   1026|   1026|       no|
        |C_drain_IO_L3_out_serialize_U0           |C_drain_IO_L3_out_serialize           |     1032|     1032|  5.160 us|  5.160 us|   1032|   1032|       no|
        +-----------------------------------------+--------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       26|    -|
|FIFO                 |        -|     -|     9863|     5141|    -|
|Instance             |      174|    40|    19350|    21926|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        3|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      174|    40|    29216|    27120|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       12|     1|        3|        6|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        4|    ~0|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |                 Instance                |                Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |A_IO_L2_in_U0                            |A_IO_L2_in                            |       16|   0|    95|   833|    0|
    |A_IO_L2_in_boundary_U0                   |A_IO_L2_in_boundary                   |       16|   0|    78|   658|    0|
    |A_IO_L3_in_U0                            |A_IO_L3_in                            |        0|   0|    15|   108|    0|
    |A_IO_L3_in_serialize_U0                  |A_IO_L3_in_serialize                  |        0|   0|   675|   157|    0|
    |A_PE_dummy_in_U0                         |A_PE_dummy_in                         |        0|   0|    19|    98|    0|
    |A_PE_dummy_in_1_U0                       |A_PE_dummy_in_1                       |        0|   0|    19|    98|    0|
    |B_IO_L2_in_U0                            |B_IO_L2_in                            |       16|   0|   126|  1119|    0|
    |B_IO_L2_in_boundary_U0                   |B_IO_L2_in_boundary                   |       16|   0|   109|   944|    0|
    |B_IO_L3_in_U0                            |B_IO_L3_in                            |        0|   0|    15|   108|    0|
    |B_IO_L3_in_serialize_U0                  |B_IO_L3_in_serialize                  |        0|   0|   675|   157|    0|
    |B_PE_dummy_in_U0                         |B_PE_dummy_in                         |        0|   0|    19|    98|    0|
    |B_PE_dummy_in_2_U0                       |B_PE_dummy_in_2                       |        0|   0|    19|    98|    0|
    |C_drain_IO_L1_out_boundary_wrapper_U0    |C_drain_IO_L1_out_boundary_wrapper    |        4|   0|    88|   503|    0|
    |C_drain_IO_L1_out_boundary_wrapper_6_U0  |C_drain_IO_L1_out_boundary_wrapper_6  |        4|   0|    88|   503|    0|
    |C_drain_IO_L1_out_wrapper_U0             |C_drain_IO_L1_out_wrapper             |        4|   0|   111|   700|    0|
    |C_drain_IO_L1_out_wrapper_7_U0           |C_drain_IO_L1_out_wrapper_7           |        4|   0|   111|   700|    0|
    |C_drain_IO_L2_out_U0                     |C_drain_IO_L2_out                     |        0|   0|    48|   376|    0|
    |C_drain_IO_L2_out_boundary_U0            |C_drain_IO_L2_out_boundary            |        0|   0|    13|    97|    0|
    |C_drain_IO_L3_out_U0                     |C_drain_IO_L3_out                     |        0|   0|    14|    99|    0|
    |C_drain_IO_L3_out_serialize_U0           |C_drain_IO_L3_out_serialize           |        0|   0|   725|   274|    0|
    |PE_wrapper_U0                            |PE_wrapper                            |        1|  10|  1369|  1415|    0|
    |PE_wrapper_3_U0                          |PE_wrapper_3                          |        1|  10|  1369|  1415|    0|
    |PE_wrapper_4_U0                          |PE_wrapper_4                          |        1|  10|  1369|  1415|    0|
    |PE_wrapper_5_U0                          |PE_wrapper_5                          |        1|  10|  1369|  1415|    0|
    |control_s_axi_U                          |control_s_axi                         |        0|   0|   246|   424|    0|
    |entry_proc_U0                            |entry_proc                            |        0|   0|     3|    29|    0|
    |gmem_A_m_axi_U                           |gmem_A_m_axi                          |       30|   0|  3521|  2695|    0|
    |gmem_B_m_axi_U                           |gmem_B_m_axi                          |       30|   0|  3521|  2695|    0|
    |gmem_C_m_axi_U                           |gmem_C_m_axi                          |       30|   0|  3521|  2695|    0|
    +-----------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |Total                                    |                                      |      174|  40| 19350| 21926|    0|
    +-----------------------------------------+--------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------------------------------+---------+------+----+-----+------+-----+---------+
    |                    Name                    | BRAM_18K|  FF  | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------------------------+---------+------+----+-----+------+-----+---------+
    |C_c_U                                       |        0|     7|   0|    -|    13|   64|      832|
    |fifo_A_A_IO_L2_in_0_U                       |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_A_A_IO_L2_in_1_U                       |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_A_A_IO_L3_in_serialize_U               |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_A_PE_0_0_U                             |        0|   133|   0|    -|     2|   64|      128|
    |fifo_A_PE_0_1_U                             |        0|   133|   0|    -|     2|   64|      128|
    |fifo_A_PE_0_2_U                             |        0|   133|   0|    -|     2|   64|      128|
    |fifo_A_PE_1_0_U                             |        0|   133|   0|    -|     2|   64|      128|
    |fifo_A_PE_1_1_U                             |        0|   133|   0|    -|     2|   64|      128|
    |fifo_A_PE_1_2_U                             |        0|   133|   0|    -|     2|   64|      128|
    |fifo_B_B_IO_L2_in_0_U                       |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_B_B_IO_L2_in_1_U                       |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_B_B_IO_L3_in_serialize_U               |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_B_PE_0_0_U                             |        0|   133|   0|    -|     2|   64|      128|
    |fifo_B_PE_0_1_U                             |        0|   133|   0|    -|     2|   64|      128|
    |fifo_B_PE_1_0_U                             |        0|   133|   0|    -|     2|   64|      128|
    |fifo_B_PE_1_1_U                             |        0|   133|   0|    -|     2|   64|      128|
    |fifo_B_PE_2_0_U                             |        0|   133|   0|    -|     2|   64|      128|
    |fifo_B_PE_2_1_U                             |        0|   133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_0_0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_C_drain_C_drain_IO_L1_out_0_1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_C_drain_C_drain_IO_L1_out_1_0_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_C_drain_C_drain_IO_L1_out_1_1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_C_drain_C_drain_IO_L2_out_0_U          |        0|   260|   0|    -|     2|  128|      256|
    |fifo_C_drain_C_drain_IO_L2_out_1_U          |        0|   260|   0|    -|     2|  128|      256|
    |fifo_C_drain_C_drain_IO_L3_out_serialize_U  |        0|   260|   0|    -|     2|  128|      256|
    |fifo_C_drain_PE_0_0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_0_1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_1_0_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_1_1_U                       |        0|    68|   0|    -|     2|   32|       64|
    +--------------------------------------------+---------+------+----+-----+------+-----+---------+
    |Total                                       |        0|  9863|   0|    0|    71| 4928|    10560|
    +--------------------------------------------+---------+------+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |A_IO_L2_in_U0_start_full_n                |       and|   0|  0|   2|           1|           1|
    |A_IO_L3_in_serialize_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |B_IO_L3_in_serialize_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |PE_wrapper_3_U0_start_full_n              |       and|   0|  0|   2|           1|           1|
    |PE_wrapper_4_U0_start_full_n              |       and|   0|  0|   2|           1|           1|
    |PE_wrapper_5_U0_start_full_n              |       and|   0|  0|   2|           1|           1|
    |ap_idle                                   |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                              |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                             |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                    |       and|   0|  0|   2|           1|           1|
    |ap_sync_A_IO_L3_in_serialize_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_B_IO_L3_in_serialize_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready            |        or|   0|  0|   2|           1|           1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0|  26|          13|          13|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_A_IO_L3_in_serialize_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_B_IO_L3_in_serialize_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready            |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  27|          6|    3|          6|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_A_IO_L3_in_serialize_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_B_IO_L3_in_serialize_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready            |  1|   0|    1|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  3|   0|    3|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|       kernel0|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|       kernel0|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|       kernel0|  return value|
|m_axi_gmem_A_AWVALID   |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWREADY   |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWADDR    |  out|   64|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWID      |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWLEN     |  out|    8|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWSIZE    |  out|    3|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWBURST   |  out|    2|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWLOCK    |  out|    2|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWCACHE   |  out|    4|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWPROT    |  out|    3|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWQOS     |  out|    4|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWREGION  |  out|    4|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWUSER    |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WVALID    |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WREADY    |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WDATA     |  out|  512|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WSTRB     |  out|   64|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WLAST     |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WID       |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WUSER     |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARVALID   |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARREADY   |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARADDR    |  out|   64|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARID      |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARLEN     |  out|    8|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARSIZE    |  out|    3|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARBURST   |  out|    2|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARLOCK    |  out|    2|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARCACHE   |  out|    4|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARPROT    |  out|    3|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARQOS     |  out|    4|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARREGION  |  out|    4|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARUSER    |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RVALID    |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RREADY    |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RDATA     |   in|  512|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RLAST     |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RID       |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RUSER     |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RRESP     |   in|    2|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BVALID    |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BREADY    |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BRESP     |   in|    2|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BID       |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BUSER     |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_B_AWVALID   |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWREADY   |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWADDR    |  out|   64|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWID      |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWLEN     |  out|    8|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWSIZE    |  out|    3|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWBURST   |  out|    2|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWLOCK    |  out|    2|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWCACHE   |  out|    4|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWPROT    |  out|    3|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWQOS     |  out|    4|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWREGION  |  out|    4|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWUSER    |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WVALID    |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WREADY    |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WDATA     |  out|  512|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WSTRB     |  out|   64|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WLAST     |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WID       |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WUSER     |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARVALID   |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARREADY   |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARADDR    |  out|   64|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARID      |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARLEN     |  out|    8|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARSIZE    |  out|    3|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARBURST   |  out|    2|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARLOCK    |  out|    2|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARCACHE   |  out|    4|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARPROT    |  out|    3|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARQOS     |  out|    4|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARREGION  |  out|    4|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARUSER    |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RVALID    |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RREADY    |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RDATA     |   in|  512|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RLAST     |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RID       |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RUSER     |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RRESP     |   in|    2|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BVALID    |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BREADY    |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BRESP     |   in|    2|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BID       |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BUSER     |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_C_AWVALID   |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWREADY   |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWADDR    |  out|   64|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWID      |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWLEN     |  out|    8|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWSIZE    |  out|    3|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWBURST   |  out|    2|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWLOCK    |  out|    2|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWCACHE   |  out|    4|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWPROT    |  out|    3|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWQOS     |  out|    4|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWREGION  |  out|    4|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWUSER    |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WVALID    |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WREADY    |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WDATA     |  out|  512|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WSTRB     |  out|   64|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WLAST     |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WID       |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WUSER     |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARVALID   |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARREADY   |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARADDR    |  out|   64|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARID      |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARLEN     |  out|    8|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARSIZE    |  out|    3|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARBURST   |  out|    2|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARLOCK    |  out|    2|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARCACHE   |  out|    4|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARPROT    |  out|    3|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARQOS     |  out|    4|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARREGION  |  out|    4|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARUSER    |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RVALID    |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RREADY    |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RDATA     |   in|  512|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RLAST     |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RID       |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RUSER     |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RRESP     |   in|    2|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BVALID    |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BREADY    |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BRESP     |   in|    2|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BID       |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BUSER     |   in|    1|       m_axi|        gmem_C|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

