<profile>

<section name = "Vivado HLS Report for 'filt'" level="0">
<item name = "Date">Fri Aug 26 09:20:28 2016
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">filt_hls_proj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">20.00</item>
<item name = "Clock uncertainty (ns)">2.50</item>
<item name = "Estimated clock period (ns)">16.96</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">77529, 324722, 77522, 324722, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="stg_51_filt_Block_codeRepl42_proc_fu_408">filt_Block_codeRepl42_proc, 0, 0, 0, 0, none</column>
<column name="grp_filt_AXIvideo2Mat_fu_302">filt_AXIvideo2Mat, 3, 77763, 3, 77763, none</column>
<column name="grp_filt_Split_240_320_6144_0_s_fu_352">filt_Split_240_320_6144_0_s, 1, 77521, 1, 77521, none</column>
<column name="grp_filt_Merge_240_320_0_4096_s_fu_378">filt_Merge_240_320_0_4096_s, 77521, 77521, 77521, 77521, none</column>
<column name="grp_filt_AddS_fu_388">filt_AddS, 77521, 77521, 77521, 77521, none</column>
<column name="grp_filt_Split_240_320_4096_0_s_fu_398">filt_Split_240_320_4096_0_s, 77521, 77521, 77521, 77521, none</column>
<column name="grp_filt_Merge_240_320_0_6144_s_fu_366">filt_Merge_240_320_0_6144_s, 77521, 77521, 77521, 77521, none</column>
<column name="grp_filt_Resize_fu_286">filt_Resize, 46, 324721, 46, 324721, none</column>
<column name="grp_filt_Mat2AXIvideo_fu_328">filt_Mat2AXIvideo, 1, 308641, 1, 308641, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">0, -, 167, 678</column>
<column name="Instance">8, 52, 6426, 6826</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, 7, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">6, 65, 18, 42</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="filt_AXIvideo2Mat_U0">filt_AXIvideo2Mat, 0, 0, 255, 261</column>
<column name="filt_AddS_U0">filt_AddS, 0, 0, 33, 49</column>
<column name="filt_Block_codeRepl42_proc_U0">filt_Block_codeRepl42_proc, 0, 0, 2, 5</column>
<column name="filt_CONTROL_BUS_s_axi_U">filt_CONTROL_BUS_s_axi, 0, 0, 36, 40</column>
<column name="filt_Mat2AXIvideo_U0">filt_Mat2AXIvideo, 0, 0, 71, 72</column>
<column name="filt_Merge_240_320_0_4096_U0">filt_Merge_240_320_0_4096_s, 0, 0, 33, 49</column>
<column name="filt_Merge_240_320_0_6144_U0">filt_Merge_240_320_0_6144_s, 0, 0, 33, 51</column>
<column name="filt_Resize_U0">filt_Resize, 8, 52, 5878, 6196</column>
<column name="filt_Split_240_320_4096_0_U0">filt_Split_240_320_4096_0_s, 0, 0, 33, 49</column>
<column name="filt_Split_240_320_6144_0_U0">filt_Split_240_320_6144_0_s, 0, 0, 52, 54</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="dst_chs_0_data_stream_0_V_U">0, 5, 20, 1, 8, 8</column>
<column name="dst_chs_1_data_stream_0_V_U">0, 5, 20, 1, 8, 8</column>
<column name="dst_chs_2_data_stream_0_V_U">0, 5, 20, 1, 8, 8</column>
<column name="dst_mat_cols_V_channel64_U">0, 5, 23, 1, 11, 11</column>
<column name="dst_mat_cols_V_channel_U">0, 6, 24, 7, 11, 77</column>
<column name="dst_mat_data_stream_0_V_U">0, 5, 20, 1, 8, 8</column>
<column name="dst_mat_data_stream_1_V_U">0, 5, 20, 1, 8, 8</column>
<column name="dst_mat_data_stream_2_V_U">0, 5, 20, 1, 8, 8</column>
<column name="dst_mat_data_stream_3_V_U">0, 5, 20, 1, 8, 8</column>
<column name="dst_mat_rows_V_channel63_U">0, 5, 22, 1, 10, 10</column>
<column name="dst_mat_rows_V_channel_U">0, 6, 23, 7, 10, 70</column>
<column name="fin_mat_data_stream_0_V_U">0, 5, 20, 1, 8, 8</column>
<column name="fin_mat_data_stream_1_V_U">0, 5, 20, 1, 8, 8</column>
<column name="fin_mat_data_stream_2_V_U">0, 5, 20, 1, 8, 8</column>
<column name="fin_mat_data_stream_3_V_U">0, 5, 20, 1, 8, 8</column>
<column name="src_chs_0_data_stream_0_V_U">0, 5, 20, 1, 8, 8</column>
<column name="src_chs_1_data_stream_0_V_U">0, 5, 20, 1, 8, 8</column>
<column name="src_chs_2_data_stream_0_V_U">0, 5, 20, 1, 8, 8</column>
<column name="src_chs_3_data_stream_0_V_U">0, 5, 20, 1, 8, 8</column>
<column name="src_mat_cols_V_channel62_U">0, 5, 22, 1, 10, 10</column>
<column name="src_mat_cols_V_channel_U">0, 5, 22, 1, 10, 10</column>
<column name="src_mat_data_stream_0_V_U">0, 5, 20, 1, 8, 8</column>
<column name="src_mat_data_stream_1_V_U">0, 5, 20, 1, 8, 8</column>
<column name="src_mat_data_stream_2_V_U">0, 5, 20, 1, 8, 8</column>
<column name="src_mat_data_stream_3_V_U">0, 5, 20, 1, 8, 8</column>
<column name="src_mat_rows_V_channel61_U">0, 5, 21, 1, 9, 9</column>
<column name="src_mat_rows_V_channel_U">0, 5, 21, 1, 9, 9</column>
<column name="wrk_dst_mat_data_stream_0_V_U">0, 5, 20, 1, 8, 8</column>
<column name="wrk_dst_mat_data_stream_1_V_U">0, 5, 20, 1, 8, 8</column>
<column name="wrk_dst_mat_data_stream_2_V_U">0, 5, 20, 1, 8, 8</column>
<column name="wrk_src_mat_data_stream_0_V_U">0, 5, 20, 1, 8, 8</column>
<column name="wrk_src_mat_data_stream_1_V_U">0, 5, 20, 1, 8, 8</column>
<column name="wrk_src_mat_data_stream_2_V_U">0, 5, 20, 1, 8, 8</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="filt_AddS_U0_ap_start">1, 0, 1, 0</column>
<column name="filt_Mat2AXIvideo_U0_ap_start">1, 0, 1, 0</column>
<column name="filt_Merge_240_320_0_4096_U0_ap_start">1, 0, 1, 0</column>
<column name="filt_Merge_240_320_0_6144_U0_ap_start">1, 0, 1, 0</column>
<column name="filt_Resize_U0_ap_start">1, 0, 1, 0</column>
<column name="filt_Split_240_320_4096_0_U0_ap_start">1, 0, 1, 0</column>
<column name="filt_Split_240_320_6144_0_U0_ap_start">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CONTROL_BUS_AWVALID">in, 1, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_AWREADY">out, 1, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_AWADDR">in, 4, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_WVALID">in, 1, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_WREADY">out, 1, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_WDATA">in, 32, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_WSTRB">in, 4, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_ARVALID">in, 1, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_ARREADY">out, 1, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_ARADDR">in, 4, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_RVALID">out, 1, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_RREADY">in, 1, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_RDATA">out, 32, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_RRESP">out, 2, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_BVALID">out, 1, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_BREADY">in, 1, s_axi, CONTROL_BUS, return void</column>
<column name="s_axi_CONTROL_BUS_BRESP">out, 2, s_axi, CONTROL_BUS, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, filt, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, filt, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, filt, return value</column>
<column name="src_axi_TDATA">in, 32, axis, INPUT_STREAM_V_data_V, pointer</column>
<column name="src_axi_TKEEP">in, 4, axis, INPUT_STREAM_V_keep_V, pointer</column>
<column name="src_axi_TSTRB">in, 4, axis, INPUT_STREAM_V_strb_V, pointer</column>
<column name="src_axi_TUSER">in, 1, axis, INPUT_STREAM_V_user_V, pointer</column>
<column name="src_axi_TLAST">in, 1, axis, INPUT_STREAM_V_last_V, pointer</column>
<column name="src_axi_TID">in, 1, axis, INPUT_STREAM_V_id_V, pointer</column>
<column name="src_axi_TDEST">in, 1, axis, INPUT_STREAM_V_dest_V, pointer</column>
<column name="src_axi_TVALID">in, 1, axis, INPUT_STREAM_V_dest_V, pointer</column>
<column name="src_axi_TREADY">out, 1, axis, INPUT_STREAM_V_dest_V, pointer</column>
<column name="dst_axi_TDATA">out, 32, axis, OUTPUT_STREAM_V_data_V, pointer</column>
<column name="dst_axi_TKEEP">out, 4, axis, OUTPUT_STREAM_V_keep_V, pointer</column>
<column name="dst_axi_TSTRB">out, 4, axis, OUTPUT_STREAM_V_strb_V, pointer</column>
<column name="dst_axi_TUSER">out, 1, axis, OUTPUT_STREAM_V_user_V, pointer</column>
<column name="dst_axi_TLAST">out, 1, axis, OUTPUT_STREAM_V_last_V, pointer</column>
<column name="dst_axi_TID">out, 1, axis, OUTPUT_STREAM_V_id_V, pointer</column>
<column name="dst_axi_TDEST">out, 1, axis, OUTPUT_STREAM_V_dest_V, pointer</column>
<column name="dst_axi_TVALID">out, 1, axis, OUTPUT_STREAM_V_dest_V, pointer</column>
<column name="dst_axi_TREADY">in, 1, axis, OUTPUT_STREAM_V_dest_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">4.63</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="filt_hls_proj/solution1/.tcls/filt.cpp:58">call, 4.63, 4.63, -, -, -, -, -, -, -, -, -, filt_Mat2AXIvideo, -</column>
</table>
</item>
</section>
</profile>
