[kernel] Parsing out/12_0001/12_merged.c (with preprocessing)
[wp] Running WP plugin...
[wp] Warning: Missing RTE guards
[wp] 6 goals scheduled
[wp] [Timeout] typed_main12_assert (Qed 0.79ms) (Z3)
[wp] [Timeout] typed_main12_assert_2 (Qed 0.90ms) (Z3)
[wp] [Timeout] typed_main12_call_SwitchSSFun_requires (Qed 0.83ms) (Alt-Ergo)
[wp] Proved goals:    3 / 6
  Qed:             3
  Timeout:         3
------------------------------------------------------------
  Function SwitchSSFun
------------------------------------------------------------

Goal Post-condition (file out/12_0001/12_merged.c, line 19) in 'SwitchSSFun':
Prove: true.
Prover Qed returns Valid (6ms)

------------------------------------------------------------

Goal Post-condition (file out/12_0001/12_merged.c, line 20) in 'SwitchSSFun':
Prove: true.
Prover Qed returns Valid (9ms)

------------------------------------------------------------

Goal Post-condition (file out/12_0001/12_merged.c, line 21) in 'SwitchSSFun':
Prove: true.
Prover Qed returns Valid (8ms)

------------------------------------------------------------
------------------------------------------------------------
  Function main12
------------------------------------------------------------

Goal Assertion (file out/12_0001/12_merged.c, line 61):
Let x = Mint_0[shiftfield_F2___SwitchSS_flgSP(pIp_0)].
Let a = shiftfield_F2___SwitchSS_mDSSData(pIp_0).
Let x_1 = Mint_0[shiftfield_F1_TAG_DSS_DATA_stateFlag_A(a)].
Let x_2 = Mint_0[shiftfield_F1_TAG_DSS_DATA_stateFlag_B(a)].
Assume {
  Type: is_sint32(x) /\ is_sint32(x_1) /\ is_sint32(x_2).
  (* Heap *)
  Type: region(pIp_0.base) <= 0.
  (* Call 'SwitchSSFun' *)
  Have: (((x != 51) -> (x_1 = 0))) /\ (((x != 51) -> (x_2 = 0))) /\
      (((x = 51) -> (x_2 = 1))).
}
Prove: x_1 = 0.
Prover Z3 4.8.12 returns Timeout (Qed:0.79ms) (8s)
Prover Alt-Ergo 2.5.4 returns Timeout (Qed:0.79ms) (8s)

------------------------------------------------------------

Goal Assertion (file out/12_0001/12_merged.c, line 62):
Let a = shiftfield_F2___SwitchSS_mDSSData(pIp_0).
Let x = Mint_0[shiftfield_F2___SwitchSS_flgSP(pIp_0)].
Let x_1 = Mint_0[shiftfield_F1_TAG_DSS_DATA_stateFlag_B(a)].
Assume {
  Type: is_sint32(x) /\ is_sint32(x_1).
  (* Heap *)
  Type: region(pIp_0.base) <= 0.
  (* Call 'SwitchSSFun' *)
  Have: (((x != 51) -> (x_1 = 0))) /\ (((x = 51) -> (x_1 = 1))).
  (* Assertion *)
  Have: Mint_0[shiftfield_F1_TAG_DSS_DATA_stateFlag_A(a)] = 0.
}
Prove: x_1 = 1.
Prover Z3 4.8.12 returns Timeout (Qed:0.90ms) (8s)
Prover Alt-Ergo 2.5.4 returns Timeout (Qed:0.90ms) (8s)

------------------------------------------------------------

Goal Instance of 'Pre-condition (file out/12_0001/12_merged.c, line 18) in 'SwitchSSFun'' in 'main12' at call 'SwitchSSFun' (file out/12_0001/12_merged.c, line 59)
:
Assume { (* Heap *) Type: (region(pIp_0.base) <= 0) /\ linked(Malloc_0). }
Prove: valid_rw(Malloc_0, pIp_0, 3).
Prover Z3 4.8.12 returns Unknown (Qed:0.83ms)
Prover Alt-Ergo 2.5.4 returns Timeout (Qed:0.83ms) (8s)

------------------------------------------------------------
[wp:pedantic-assigns] out/12_0001/12_merged.c:23: Warning: 
  No 'assigns' specification for function 'SwitchSSFun'.
  Callers assumptions might be imprecise.
[wp:pedantic-assigns] out/12_0001/12_merged.c:52: Warning: 
  No 'assigns' specification for function 'main12'.
  Callers assumptions might be imprecise.
