//  Precision RTL Synthesis 64-bit 2015.2.16 (PS2015.2.1 Production Release) Tue Jan  5 23:04:49 PST 2016
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2016, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux jx2xu@eceLinux2.uwaterloo.ca #1 SMP Tue Mar 15 18:13:50 EDT 2016 2.6.18-409.el5 x86_64
//  
//  Start time Wed Mar 23 21:05:36 2016


*******************************************************

Library: OPERATORS    Cell: or_3u_3u    View: INTERFACE

*******************************************************

 Number of ports :                       4
 Number of nets :                        0
 Number of instances :                   0
 Number of references to this view :     2

Total accumulated area : 
 Black Box or_3u_3u :                    1

*******************************************************

Library: OPERATORS    Cell: or_5u_5u    View: INTERFACE

*******************************************************

 Number of ports :                       6
 Number of nets :                        0
 Number of instances :                   0
 Number of references to this view :     6

Total accumulated area : 
 Black Box or_5u_5u :                    1

*******************************************************

Library: OPERATORS    Cell: or_4u_4u    View: INTERFACE

*******************************************************

 Number of ports :                       5
 Number of nets :                        0
 Number of instances :                   0
 Number of references to this view :     4

Total accumulated area : 
 Black Box or_4u_4u :                    1

**********************************************************

Library: OPERATORS    Cell: and_17u_17u    View: INTERFACE

**********************************************************

 Number of ports :                      18
 Number of nets :                        0
 Number of instances :                   0
 Number of references to this view :     1

Total accumulated area : 
 Black Box and_17u_17u :                 1

********************************************************

Library: OPERATORS    Cell: and_9u_9u    View: INTERFACE

********************************************************

 Number of ports :                      10
 Number of nets :                        0
 Number of instances :                   0
 Number of references to this view :     1

Total accumulated area : 
 Black Box and_9u_9u :                   1

*******************************************************

Library: OPERATORS    Cell: or_7u_7u    View: INTERFACE

*******************************************************

 Number of ports :                       8
 Number of nets :                        0
 Number of instances :                   0
 Number of references to this view :     2

Total accumulated area : 
 Black Box or_7u_7u :                    1

*******************************************************

Library: OPERATORS    Cell: or_6u_6u    View: INTERFACE

*******************************************************

 Number of ports :                       7
 Number of nets :                        0
 Number of instances :                   0
 Number of references to this view :     1

Total accumulated area : 
 Black Box or_6u_6u :                    1

*****************************************************************************************

Library: OPERATORS    Cell: ram_new_1_work_kirsch_8_8_main_unfold_1777    View: INTERFACE

*****************************************************************************************

  Cell                                    Library  References     Total Area

 AND2                                     PRIMITIVES     2 x      1      2 AND2
 DFF                                      PRIMITIVES     8 x      1      8 DFF
 FALSE                                    PRIMITIVES     1 x      1      1 FALSE
 TRUE                                     PRIMITIVES     1 x      1      1 TRUE
 clocked_ram_8_8_256_F_T_F_F_F_F_F_F_F    OPERATORS      1 x      1      1 clocked_ram_8_8_256_F_T_F_F_F_F_F_F_F

 Number of ports :                      32
 Number of nets :                       44
 Number of instances :                  13
 Number of references to this view :     1

Total accumulated area : 
 Black Box AND2 :                        2
 Black Box DFF :                         8
 Black Box FALSE :                       1
 Black Box TRUE :                        1
 Black Box clocked_ram_8_8_256_F_T_F_F_F_F_F_F_F :     1
 Number of accumulated instances :      13

************************************************************************************

Library: OPERATORS    Cell: clocked_ram_8_8_256_F_T_F_F_F_F_F_F_F    View: INTERFACE

************************************************************************************

 Number of ports :                      34
 Number of nets :                        0
 Number of instances :                   0
 Number of references to this view :     2

Total accumulated area : 
 Number of clocked_ram_8_8_256_F_T_F_F_F_F_F_F_F :     1

*****************************************************************************************

Library: OPERATORS    Cell: ram_new_0_work_kirsch_8_8_main_unfold_1777    View: INTERFACE

*****************************************************************************************

  Cell                                    Library  References     Total Area

 AND2                                     PRIMITIVES     2 x      1      2 AND2
 DFF                                      PRIMITIVES     8 x      1      8 DFF
 FALSE                                    PRIMITIVES     1 x      1      1 FALSE
 TRUE                                     PRIMITIVES     1 x      1      1 TRUE
 clocked_ram_8_8_256_F_T_F_F_F_F_F_F_F    OPERATORS      1 x      1      1 clocked_ram_8_8_256_F_T_F_F_F_F_F_F_F

 Number of ports :                      32
 Number of nets :                       44
 Number of instances :                  13
 Number of references to this view :     1

Total accumulated area : 
 Black Box AND2 :                        2
 Black Box DFF :                         8
 Black Box FALSE :                       1
 Black Box TRUE :                        1
 Black Box clocked_ram_8_8_256_F_T_F_F_F_F_F_F_F :     1
 Number of accumulated instances :      13

****************************************************************

Library: OPERATORS    Cell: sub_12u_12u_12u_0    View: INTERFACE

****************************************************************

 Number of ports :                      38
 Number of nets :                       36
 Number of instances :                   0
 Number of references to this view :     1

Total accumulated area : 
 Black Box sub_12u_12u_12u_0 :           1

************************************************************************************************

Library: OPERATORS    Cell: counter_up_cnt_en_sclear_clock_0_8_cx6_kirsch_8_8    View: INTERFACE

************************************************************************************************

  Cell            Library  References     Total Area

 AND2             PRIMITIVES     8 x      1      8 AND2
 DFFE             PRIMITIVES     8 x      1      8 DFFE
 FALSE            PRIMITIVES     1 x      1      1 FALSE
 INV              PRIMITIVES     1 x      1      1 INV
 OR2              PRIMITIVES     1 x      1      1 OR2
 TRUE             PRIMITIVES     1 x      1      1 TRUE
 inc_8u_8u_0_0    OPERATORS      1 x      1      1 inc_8u_8u_0_0

 Number of ports :                      24
 Number of nets :                       31
 Number of instances :                  21
 Number of references to this view :     1

Total accumulated area : 
 Black Box AND2 :                        8
 Black Box DFFE :                        8
 Black Box FALSE :                       1
 Black Box INV :                         1
 Black Box OR2 :                         1
 Black Box TRUE :                        1
 Black Box inc_8u_8u_0_0 :               1
 Number of accumulated instances :      21

************************************************************

Library: OPERATORS    Cell: inc_8u_8u_0_0    View: INTERFACE

************************************************************

 Number of ports :                      18
 Number of nets :                       16
 Number of instances :                   0
 Number of references to this view :     2

Total accumulated area : 
 Number of inc_8u_8u_0_0 :               1

************************************************************************************************

Library: OPERATORS    Cell: counter_up_cnt_en_sclear_clock_0_8_cx5_kirsch_8_8    View: INTERFACE

************************************************************************************************

  Cell            Library  References     Total Area

 AND2             PRIMITIVES     8 x      1      8 AND2
 DFFE             PRIMITIVES     8 x      1      8 DFFE
 FALSE            PRIMITIVES     1 x      1      1 FALSE
 INV              PRIMITIVES     1 x      1      1 INV
 OR2              PRIMITIVES     1 x      1      1 OR2
 TRUE             PRIMITIVES     1 x      1      1 TRUE
 inc_8u_8u_0_0    OPERATORS      1 x      1      1 inc_8u_8u_0_0

 Number of ports :                      24
 Number of nets :                       31
 Number of instances :                  21
 Number of references to this view :     1

Total accumulated area : 
 Black Box AND2 :                        8
 Black Box DFFE :                        8
 Black Box FALSE :                       1
 Black Box INV :                         1
 Black Box OR2 :                         1
 Black Box TRUE :                        1
 Black Box inc_8u_8u_0_0 :               1
 Number of accumulated instances :      21

*********************************************************

Library: OPERATORS    Cell: select_4_4    View: INTERFACE

*********************************************************

 Number of ports :                       9
 Number of nets :                        0
 Number of instances :                   0
 Number of references to this view :    32

Total accumulated area : 
 Black Box select_4_4 :                  1

******************************************************************

Library: OPERATORS    Cell: add_13u_13u_13u_0_0    View: INTERFACE

******************************************************************

 Number of ports :                      41
 Number of nets :                        0
 Number of instances :                   0
 Number of references to this view :     1

Total accumulated area : 
 Black Box add_13u_13u_13u_0_0 :         1

*********************************************************

Library: OPERATORS    Cell: gt_10u_10u    View: INTERFACE

*********************************************************

 Number of ports :                      21
 Number of nets :                        0
 Number of instances :                   0
 Number of references to this view :     2

Total accumulated area : 
 Black Box gt_10u_10u :                  1

**************************************************

Library: work    Cell: custom_max_10    View: main

**************************************************

  Cell         Library  References     Total Area

 MUX           PRIMITIVES    13 x      1     13 MUX
 gt_10u_10u    OPERATORS      2 x      1      2 gt_10u_10u

 Number of ports :                      39
 Number of nets :                       41
 Number of instances :                  15
 Number of references to this view :     1

Total accumulated area : 
 Black Box MUX :                        13
 Black Box gt_10u_10u :                  2
 Number of accumulated instances :      15

****************************************************

Library: work    Cell: stage2_hardware    View: main

****************************************************

  Cell                  Library  References     Total Area

 FALSE                  PRIMITIVES     1 x      1      1 FALSE
 add_13u_13u_13u_0_0    OPERATORS      1 x      1      1 add_13u_13u_13u_0_0
 custom_max_10          work           1 x     13     13 MUX
                                                2      2 gt_10u_10u

 Number of ports :                      78
 Number of nets :                       79
 Number of instances :                   3
 Number of references to this view :     1

Total accumulated area : 
 Black Box FALSE :                       1
 Black Box MUX :                        13
 Black Box add_13u_13u_13u_0_0 :         1
 Black Box gt_10u_10u :                  2
 Number of accumulated instances :      17

***************************************************************

Library: OPERATORS    Cell: add_9u_9u_9u_0_0    View: INTERFACE

***************************************************************

 Number of ports :                      29
 Number of nets :                        0
 Number of instances :                   0
 Number of references to this view :     1

Total accumulated area : 
 Black Box add_9u_9u_9u_0_0 :            1

***************************************************************

Library: OPERATORS    Cell: add_8u_8u_8u_0_0    View: INTERFACE

***************************************************************

 Number of ports :                      26
 Number of nets :                        0
 Number of instances :                   0
 Number of references to this view :     1

Total accumulated area : 
 Black Box add_8u_8u_8u_0_0 :            1

*******************************************************

Library: OPERATORS    Cell: gt_8u_8u    View: INTERFACE

*******************************************************

 Number of ports :                      17
 Number of nets :                        0
 Number of instances :                   0
 Number of references to this view :     2

Total accumulated area : 
 Black Box gt_8u_8u :                    1

*************************************************************

Library: work    Cell: custom_max_8    View: main_unfold_1856

*************************************************************

  Cell       Library  References     Total Area

 FALSE       PRIMITIVES     1 x      1      1 FALSE
 MUX         PRIMITIVES     9 x      1      9 MUX
 gt_8u_8u    OPERATORS      2 x      1      2 gt_8u_8u

 Number of ports :                      33
 Number of nets :                       30
 Number of instances :                  12
 Number of references to this view :     1

Total accumulated area : 
 Black Box FALSE :                       1
 Black Box MUX :                         9
 Black Box gt_8u_8u :                    2
 Number of accumulated instances :      12

****************************************************************

Library: work    Cell: stage1_hardware    View: main_unfold_1434

****************************************************************

  Cell               Library  References     Total Area

 FALSE               PRIMITIVES     1 x      1      1 FALSE
 TRUE                PRIMITIVES     1 x      1      1 TRUE
 add_8u_8u_8u_0_0    OPERATORS      1 x      1      1 add_8u_8u_8u_0_0
 add_9u_9u_9u_0_0    OPERATORS      1 x      1      1 add_9u_9u_9u_0_0
 custom_max_8        work           1 x      1      1 FALSE
                                             9      9 MUX
                                             2      2 gt_8u_8u

 Number of ports :                      60
 Number of nets :                       65
 Number of instances :                   5
 Number of references to this view :     1

Total accumulated area : 
 Black Box FALSE :                       2
 Black Box MUX :                         9
 Black Box TRUE :                        1
 Black Box add_8u_8u_8u_0_0 :            1
 Black Box add_9u_9u_9u_0_0 :            1
 Black Box gt_8u_8u :                    2
 Number of accumulated instances :      16

***********************************************************

Library: work    Cell: kirsch_8_8    View: main_unfold_1777

***********************************************************

  Cell                                                Library  References     Total Area

 AND2                                                 PRIMITIVES    25 x      1     25 AND2
 DFF                                                  PRIMITIVES    36 x      1     36 DFF
 DFFE                                                 PRIMITIVES    71 x      1     71 DFFE
 DFFRSE                                               PRIMITIVES    81 x      1     81 DFFRSE
 FALSE                                                PRIMITIVES     1 x      1      1 FALSE
 INV                                                  PRIMITIVES     9 x      1      9 INV
 MUX                                                  PRIMITIVES    46 x      1     46 MUX
 OR2                                                  PRIMITIVES     5 x      1      5 OR2
 TRUE                                                 PRIMITIVES     1 x      1      1 TRUE
 and_17u_17u                                          OPERATORS      1 x      1      1 and_17u_17u
 and_9u_9u                                            OPERATORS      1 x      1      1 and_9u_9u
 counter_up_cnt_en_sclear_clock_0_8_cx5_kirsch_8_8    OPERATORS      1 x      8      8 AND2
                                                                              1      1 INV
                                                                              1      1 inc_8u_8u_0_0
                                                                              8      8 DFFE
                                                                              1      1 OR2
                                                                              1      1 TRUE
                                                                              1      1 FALSE
 counter_up_cnt_en_sclear_clock_0_8_cx6_kirsch_8_8    OPERATORS      1 x      8      8 AND2
                                                                              1      1 INV
                                                                              1      1 inc_8u_8u_0_0
                                                                              8      8 DFFE
                                                                              1      1 OR2
                                                                              1      1 TRUE
                                                                              1      1 FALSE
 or_6u_6u                                             OPERATORS      1 x      1      1 or_6u_6u
 or_7u_7u                                             OPERATORS      2 x      1      2 or_7u_7u
 ram_new_0_work_kirsch_8_8_main_unfold_1777           OPERATORS      1 x      2      2 AND2
                                                                              1      1 clocked_ram_8_8_256_F_T_F_F_F_F_F_F_F
                                                                              8      8 DFF
                                                                              1      1 TRUE
                                                                              1      1 FALSE
 ram_new_1_work_kirsch_8_8_main_unfold_1777           OPERATORS      1 x      2      2 AND2
                                                                              1      1 clocked_ram_8_8_256_F_T_F_F_F_F_F_F_F
                                                                              8      8 DFF
                                                                              1      1 TRUE
                                                                              1      1 FALSE
 select_4_4                                           OPERATORS     32 x      1     32 select_4_4
 stage1_hardware                                      work           1 x      1      1 TRUE
                                                                              1      1 add_9u_9u_9u_0_0
                                                                              1      1 add_8u_8u_8u_0_0
                                                                              2      2 gt_8u_8u
                                                                              9      9 MUX
                                                                              2      2 FALSE
 stage2_hardware                                      work           1 x      1      1 add_13u_13u_13u_0_0
                                                                              2      2 gt_10u_10u
                                                                             13     13 MUX
                                                                              1      1 FALSE
 sub_12u_12u_12u_0                                    OPERATORS      1 x      1      1 sub_12u_12u_12u_0

 Number of ports :                      95
 Number of nets :                      409
 Number of instances :                 319
 Number of references to this view :     1

Total accumulated area : 
 Black Box AND2 :                       45
 Black Box DFF :                        52
 Black Box DFFE :                       87
 Black Box DFFRSE :                     81
 Black Box FALSE :                       8
 Black Box INV :                        11
 Black Box MUX :                        68
 Black Box OR2 :                         7
 Black Box TRUE :                        6
 Black Box add_13u_13u_13u_0_0 :         1
 Black Box add_8u_8u_8u_0_0 :            1
 Black Box add_9u_9u_9u_0_0 :            1
 Black Box and_17u_17u :                 1
 Black Box and_9u_9u :                   1
 Black Box clocked_ram_8_8_256_F_T_F_F_F_F_F_F_F :     2
 Black Box gt_10u_10u :                  2
 Black Box gt_8u_8u :                    2
 Black Box inc_8u_8u_0_0 :               2
 Black Box or_6u_6u :                    1
 Black Box or_7u_7u :                    2
 Black Box select_4_4 :                 32
 Black Box sub_12u_12u_12u_0 :           1
 Number of accumulated instances :     414

**********************************************************

Library: OPERATORS    Cell: and_16u_16u    View: INTERFACE

**********************************************************

 Number of ports :                      17
 Number of nets :                        0
 Number of instances :                   0
 Number of references to this view :     1

Total accumulated area : 
 Black Box and_16u_16u :                 1

**************************************************************

Library: OPERATORS    Cell: inc_16u_16u_0_0    View: INTERFACE

**************************************************************

 Number of ports :                      34
 Number of nets :                       32
 Number of instances :                   0
 Number of references to this view :     1

Total accumulated area : 
 Black Box inc_16u_16u_0_0 :             1

**********************************************************************************************

Library: OPERATORS    Cell: counter_up_sclear_clock_clk_en_0_16_cx4_uw_uart    View: INTERFACE

**********************************************************************************************

  Cell              Library  References     Total Area

 AND2               PRIMITIVES    16 x      1     16 AND2
 DFFE               PRIMITIVES    16 x      1     16 DFFE
 FALSE              PRIMITIVES     1 x      1      1 FALSE
 INV                PRIMITIVES     1 x      1      1 INV
 TRUE               PRIMITIVES     1 x      1      1 TRUE
 inc_16u_16u_0_0    OPERATORS      1 x      1      1 inc_16u_16u_0_0

 Number of ports :                      40
 Number of nets :                       54
 Number of instances :                  36
 Number of references to this view :     1

Total accumulated area : 
 Black Box AND2 :                       16
 Black Box DFFE :                       16
 Black Box FALSE :                       1
 Black Box INV :                         1
 Black Box TRUE :                        1
 Black Box inc_16u_16u_0_0 :             1
 Number of accumulated instances :      36

*******************************************************

Library: OPERATORS    Cell: eq_9u_9u    View: INTERFACE

*******************************************************

 Number of ports :                      19
 Number of nets :                        0
 Number of instances :                   0
 Number of references to this view :     1

Total accumulated area : 
 Black Box eq_9u_9u :                    1

*******************************************************

Library: OPERATORS    Cell: eq_8u_8u    View: INTERFACE

*******************************************************

 Number of ports :                      17
 Number of nets :                        0
 Number of instances :                   0
 Number of references to this view :     1

Total accumulated area : 
 Black Box eq_8u_8u :                    1

************************************************************

Library: OPERATORS    Cell: inc_4u_4u_0_0    View: INTERFACE

************************************************************

 Number of ports :                      10
 Number of nets :                        8
 Number of instances :                   0
 Number of references to this view :     1

Total accumulated area : 
 Black Box inc_4u_4u_0_0 :               1

*********************************************************************************************************

Library: OPERATORS    Cell: counter_up_cnt_en_sclear_aclear_clock_clk_en_0_4_cx3_UARTS    View: INTERFACE

*********************************************************************************************************

  Cell            Library  References     Total Area

 AND2             PRIMITIVES     5 x      1      5 AND2
 DFFE             PRIMITIVES     4 x      1      4 DFFE
 FALSE            PRIMITIVES     1 x      1      1 FALSE
 INV              PRIMITIVES     1 x      1      1 INV
 OR2              PRIMITIVES     1 x      1      1 OR2
 TRUE             PRIMITIVES     1 x      1      1 TRUE
 inc_4u_4u_0_0    OPERATORS      1 x      1      1 inc_4u_4u_0_0

 Number of ports :                      16
 Number of nets :                       22
 Number of instances :                  14
 Number of references to this view :     1

Total accumulated area : 
 Black Box AND2 :                        5
 Black Box DFFE :                        4
 Black Box FALSE :                       1
 Black Box INV :                         1
 Black Box OR2 :                         1
 Black Box TRUE :                        1
 Black Box inc_4u_4u_0_0 :               1
 Number of accumulated instances :      14

************************************************************

Library: OPERATORS    Cell: dec_4u_4u_0_0    View: INTERFACE

************************************************************

 Number of ports :                      10
 Number of nets :                        8
 Number of instances :                   0
 Number of references to this view :     1

Total accumulated area : 
 Black Box dec_4u_4u_0_0 :               1

********************************************************************************************************

Library: OPERATORS    Cell: counter_dn_cnt_en_sload_aclear_clock_clk_en_0_4_cx2_UARTS    View: INTERFACE

********************************************************************************************************

  Cell            Library  References     Total Area

 AND2             PRIMITIVES     1 x      1      1 AND2
 DFFE             PRIMITIVES     4 x      1      4 DFFE
 FALSE            PRIMITIVES     1 x      1      1 FALSE
 MUX              PRIMITIVES     4 x      1      4 MUX
 OR2              PRIMITIVES     1 x      1      1 OR2
 dec_4u_4u_0_0    OPERATORS      1 x      1      1 dec_4u_4u_0_0

 Number of ports :                      16
 Number of nets :                       24
 Number of instances :                  12
 Number of references to this view :     1

Total accumulated area : 
 Black Box AND2 :                        1
 Black Box DFFE :                        4
 Black Box FALSE :                       1
 Black Box MUX :                         4
 Black Box OR2 :                         1
 Black Box dec_4u_4u_0_0 :               1
 Number of accumulated instances :      12

**************************************************************

Library: OPERATORS    Cell: inc_12u_12u_0_0    View: INTERFACE

**************************************************************

 Number of ports :                      26
 Number of nets :                       24
 Number of instances :                   0
 Number of references to this view :     1

Total accumulated area : 
 Black Box inc_12u_12u_0_0 :             1

********************************************************************************************

Library: OPERATORS    Cell: counter_up_sclear_aclear_clock_0_12_cx1_UARTS    View: INTERFACE

********************************************************************************************

  Cell              Library  References     Total Area

 AND2               PRIMITIVES    12 x      1     12 AND2
 DFF                PRIMITIVES    12 x      1     12 DFF
 FALSE              PRIMITIVES     1 x      1      1 FALSE
 INV                PRIMITIVES     1 x      1      1 INV
 TRUE               PRIMITIVES     1 x      1      1 TRUE
 inc_12u_12u_0_0    OPERATORS      1 x      1      1 inc_12u_12u_0_0

 Number of ports :                      32
 Number of nets :                       42
 Number of instances :                  28
 Number of references to this view :     1

Total accumulated area : 
 Black Box AND2 :                       12
 Black Box DFF :                        12
 Black Box FALSE :                       1
 Black Box INV :                         1
 Black Box TRUE :                        1
 Black Box inc_12u_12u_0_0 :             1
 Number of accumulated instances :      28

**************************************************************

Library: OPERATORS    Cell: inc_11u_11u_0_0    View: INTERFACE

**************************************************************

 Number of ports :                      24
 Number of nets :                       22
 Number of instances :                   0
 Number of references to this view :     1

Total accumulated area : 
 Black Box inc_11u_11u_0_0 :             1

********************************************************************************************

Library: OPERATORS    Cell: counter_up_sclear_aclear_clock_0_11_cx0_UARTS    View: INTERFACE

********************************************************************************************

  Cell              Library  References     Total Area

 AND2               PRIMITIVES    11 x      1     11 AND2
 DFF                PRIMITIVES    11 x      1     11 DFF
 FALSE              PRIMITIVES     1 x      1      1 FALSE
 INV                PRIMITIVES     1 x      1      1 INV
 TRUE               PRIMITIVES     1 x      1      1 TRUE
 inc_11u_11u_0_0    OPERATORS      1 x      1      1 inc_11u_11u_0_0

 Number of ports :                      30
 Number of nets :                       39
 Number of instances :                  26
 Number of references to this view :     1

Total accumulated area : 
 Black Box AND2 :                       11
 Black Box DFF :                        11
 Black Box FALSE :                       1
 Black Box INV :                         1
 Black Box TRUE :                        1
 Black Box inc_11u_11u_0_0 :             1
 Number of accumulated instances :      26

********************************************************

Library: OPERATORS    Cell: and_4u_4u    View: INTERFACE

********************************************************

 Number of ports :                       5
 Number of nets :                        0
 Number of instances :                   0
 Number of references to this view :     4

Total accumulated area : 
 Black Box and_4u_4u :                   1

********************************************************

Library: OPERATORS    Cell: mux_4u_4u    View: INTERFACE

********************************************************

 Number of ports :                       9
 Number of nets :                        0
 Number of instances :                   0
 Number of references to this view :     3

Total accumulated area : 
 Black Box mux_4u_4u :                   1

********************************************************

Library: OPERATORS    Cell: mux_3u_3u    View: INTERFACE

********************************************************

 Number of ports :                       7
 Number of nets :                        0
 Number of instances :                   0
 Number of references to this view :     1

Total accumulated area : 
 Black Box mux_3u_3u :                   1

*********************************************************

Library: OPERATORS    Cell: select_3_3    View: INTERFACE

*********************************************************

 Number of ports :                       7
 Number of nets :                        0
 Number of instances :                   0
 Number of references to this view :     1

Total accumulated area : 
 Black Box select_3_3 :                  1

*****************************************************

Library: work    Cell: UARTS    View: RTL_unfold_1358

*****************************************************

  Cell                                                         Library  References     Total Area

 AND2                                                          PRIMITIVES    14 x      1     14 AND2
 DFF                                                           PRIMITIVES     5 x      1      5 DFF
 DFFE                                                          PRIMITIVES    34 x      1     34 DFFE
 FALSE                                                         PRIMITIVES     1 x      1      1 FALSE
 INV                                                           PRIMITIVES    33 x      1     33 INV
 MUX                                                           PRIMITIVES     7 x      1      7 MUX
 OR2                                                           PRIMITIVES    14 x      1     14 OR2
 TRUE                                                          PRIMITIVES     1 x      1      1 TRUE
 and_4u_4u                                                     OPERATORS      4 x      1      4 and_4u_4u
 counter_dn_cnt_en_sload_aclear_clock_clk_en_0_4_cx2_UARTS     OPERATORS      1 x      4      4 MUX
                                                                                       1      1 dec_4u_4u_0_0
                                                                                       4      4 DFFE
                                                                                       1      1 AND2
                                                                                       1      1 OR2
                                                                                       1      1 FALSE
 counter_up_cnt_en_sclear_aclear_clock_clk_en_0_4_cx3_UARTS    OPERATORS      1 x      1      1 INV
                                                                                       1      1 inc_4u_4u_0_0
                                                                                       4      4 DFFE
                                                                                       5      5 AND2
                                                                                       1      1 OR2
                                                                                       1      1 TRUE
                                                                                       1      1 FALSE
 counter_up_sclear_aclear_clock_0_11_cx0_UARTS                 OPERATORS      1 x     11     11 AND2
                                                                                       1      1 INV
                                                                                       1      1 inc_11u_11u_0_0
                                                                                      11     11 DFF
                                                                                       1      1 TRUE
                                                                                       1      1 FALSE
 counter_up_sclear_aclear_clock_0_12_cx1_UARTS                 OPERATORS      1 x     12     12 AND2
                                                                                       1      1 INV
                                                                                       1      1 inc_12u_12u_0_0
                                                                                      12     12 DFF
                                                                                       1      1 TRUE
                                                                                       1      1 FALSE
 eq_8u_8u                                                      OPERATORS      1 x      1      1 eq_8u_8u
 eq_9u_9u                                                      OPERATORS      1 x      1      1 eq_9u_9u
 mux_3u_3u                                                     OPERATORS      1 x      1      1 mux_3u_3u
 mux_4u_4u                                                     OPERATORS      3 x      1      3 mux_4u_4u
 select_3_3                                                    OPERATORS      1 x      1      1 select_3_3

 Number of ports :                      25
 Number of nets :                      161
 Number of instances :                 124
 Number of references to this view :     1

Total accumulated area : 
 Black Box AND2 :                       43
 Black Box DFF :                        28
 Black Box DFFE :                       42
 Black Box FALSE :                       5
 Black Box INV :                        36
 Black Box MUX :                        11
 Black Box OR2 :                        16
 Black Box TRUE :                        4
 Black Box and_4u_4u :                   4
 Black Box dec_4u_4u_0_0 :               1
 Black Box eq_8u_8u :                    1
 Black Box eq_9u_9u :                    1
 Black Box inc_11u_11u_0_0 :             1
 Black Box inc_12u_12u_0_0 :             1
 Black Box inc_4u_4u_0_0 :               1
 Black Box mux_3u_3u :                   1
 Black Box mux_4u_4u :                   3
 Black Box select_3_3 :                  1
 Number of accumulated instances :     200

********************************************

Library: work    Cell: uw_uart    View: main

********************************************

  Cell                                              Library  References     Total Area

 AND2                                               PRIMITIVES    21 x      1     21 AND2
 DFF                                                PRIMITIVES     2 x      1      2 DFF
 DFFE                                               PRIMITIVES    21 x      1     21 DFFE
 DFFRSE                                             PRIMITIVES     2 x      1      2 DFFRSE
 FALSE                                              PRIMITIVES     1 x      1      1 FALSE
 INV                                                PRIMITIVES    27 x      1     27 INV
 MUX                                                PRIMITIVES     1 x      1      1 MUX
 OR2                                                PRIMITIVES    17 x      1     17 OR2
 TRUE                                               PRIMITIVES     1 x      1      1 TRUE
 UARTS                                              work           1 x      1      1 eq_9u_9u
                                                                            1      1 eq_8u_8u
                                                                            1      1 inc_4u_4u_0_0
                                                                           42     42 DFFE
                                                                            1      1 dec_4u_4u_0_0
                                                                            1      1 inc_12u_12u_0_0
                                                                           28     28 DFF
                                                                            1      1 inc_11u_11u_0_0
                                                                            4      4 and_4u_4u
                                                                           11     11 MUX
                                                                            3      3 mux_4u_4u
                                                                            1      1 mux_3u_3u
                                                                            1      1 select_3_3
                                                                           43     43 AND2
                                                                           36     36 INV
                                                                           16     16 OR2
                                                                            4      4 TRUE
                                                                            5      5 FALSE
 and_16u_16u                                        OPERATORS      1 x      1      1 and_16u_16u
 counter_up_sclear_clock_clk_en_0_16_cx4_uw_uart    OPERATORS      1 x     16     16 AND2
                                                                            1      1 INV
                                                                            1      1 inc_16u_16u_0_0
                                                                           16     16 DFFE
                                                                            1      1 TRUE
                                                                            1      1 FALSE

 Number of ports :                      20
 Number of nets :                      131
 Number of instances :                  96
 Number of references to this view :     1

Total accumulated area : 
 Black Box AND2 :                       80
 Black Box DFF :                        30
 Black Box DFFE :                       79
 Black Box DFFRSE :                      2
 Black Box FALSE :                       7
 Black Box INV :                        64
 Black Box MUX :                        12
 Black Box OR2 :                        33
 Black Box TRUE :                        6
 Black Box and_16u_16u :                 1
 Black Box and_4u_4u :                   4
 Black Box dec_4u_4u_0_0 :               1
 Black Box eq_8u_8u :                    1
 Black Box eq_9u_9u :                    1
 Black Box inc_11u_11u_0_0 :             1
 Black Box inc_12u_12u_0_0 :             1
 Black Box inc_16u_16u_0_0 :             1
 Black Box inc_4u_4u_0_0 :               1
 Black Box mux_3u_3u :                   1
 Black Box mux_4u_4u :                   3
 Black Box select_3_3 :                  1
 Number of accumulated instances :     330

***********************************************

Library: work    Cell: top_kirsch    View: main

***********************************************

  Cell         Library  References     Total Area

 AND2          PRIMITIVES    54 x      1     54 AND2
 DFF           PRIMITIVES    14 x      1     14 DFF
 FALSE         PRIMITIVES     1 x      1      1 FALSE
 INV           PRIMITIVES    15 x      1     15 INV
 OR2           PRIMITIVES     4 x      1      4 OR2
 TRUE          PRIMITIVES     1 x      1      1 TRUE
 kirsch_8_8    work           1 x      1      1 and_17u_17u
                                       1      1 and_9u_9u
                                       2      2 or_7u_7u
                                       1      1 or_6u_6u
                                       2      2 clocked_ram_8_8_256_F_T_F_F_F_F_F_F_F
                                       1      1 sub_12u_12u_12u_0
                                      52     52 DFF
                                      81     81 DFFRSE
                                      87     87 DFFE
                                       2      2 inc_8u_8u_0_0
                                       7      7 OR2
                                      32     32 select_4_4
                                      11     11 INV
                                      45     45 AND2
                                       2      2 gt_10u_10u
                                       1      1 add_13u_13u_13u_0_0
                                      68     68 MUX
                                       2      2 gt_8u_8u
                                       1      1 add_8u_8u_8u_0_0
                                       1      1 add_9u_9u_9u_0_0
                                       6      6 TRUE
                                       8      8 FALSE
 or_3u_3u      OPERATORS      2 x      1      2 or_3u_3u
 or_4u_4u      OPERATORS      4 x      1      4 or_4u_4u
 or_5u_5u      OPERATORS      6 x      1      6 or_5u_5u
 uw_uart       work           1 x      2      2 DFFRSE
                                       1      1 and_16u_16u
                                       1      1 inc_16u_16u_0_0
                                      33     33 OR2
                                      64     64 INV
                                      80     80 AND2
                                       1      1 select_3_3
                                       1      1 mux_3u_3u
                                       3      3 mux_4u_4u
                                      12     12 MUX
                                       4      4 and_4u_4u
                                       1      1 inc_11u_11u_0_0
                                      30     30 DFF
                                       1      1 inc_12u_12u_0_0
                                       1      1 dec_4u_4u_0_0
                                      79     79 DFFE
                                       1      1 inc_4u_4u_0_0
                                       1      1 eq_8u_8u
                                       1      1 eq_9u_9u
                                       6      6 TRUE
                                       7      7 FALSE

 Number of ports :                     115
 Number of nets :                      129
 Number of instances :                 103
 Number of references to this view :     0

Total accumulated area : 
 Black Box AND2 :                      179
 Black Box DFF :                        96
 Black Box DFFE :                      166
 Black Box DFFRSE :                     83
 Black Box FALSE :                      16
 Black Box INV :                        90
 Black Box MUX :                        80
 Black Box OR2 :                        44
 Black Box TRUE :                       13
 Black Box add_13u_13u_13u_0_0 :         1
 Black Box add_8u_8u_8u_0_0 :            1
 Black Box add_9u_9u_9u_0_0 :            1
 Black Box and_16u_16u :                 1
 Black Box and_17u_17u :                 1
 Black Box and_4u_4u :                   4
 Black Box and_9u_9u :                   1
 Black Box clocked_ram_8_8_256_F_T_F_F_F_F_F_F_F :     2
 Black Box dec_4u_4u_0_0 :               1
 Black Box eq_8u_8u :                    1
 Black Box eq_9u_9u :                    1
 Black Box gt_10u_10u :                  2
 Black Box gt_8u_8u :                    2
 Black Box inc_11u_11u_0_0 :             1
 Black Box inc_12u_12u_0_0 :             1
 Black Box inc_16u_16u_0_0 :             1
 Black Box inc_4u_4u_0_0 :               1
 Black Box inc_8u_8u_0_0 :               2
 Black Box mux_3u_3u :                   1
 Black Box mux_4u_4u :                   3
 Black Box or_3u_3u :                    2
 Black Box or_4u_4u :                    4
 Black Box or_5u_5u :                    6
 Black Box or_6u_6u :                    1
 Black Box or_7u_7u :                    2
 Black Box select_3_3 :                  1
 Black Box select_4_4 :                 32
 Black Box sub_12u_12u_12u_0 :           1
 Number of accumulated instances :     845
