#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Nov 12 02:18:24 2018
# Process ID: 32667
# Current directory: /home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/soualo/Documents/FPGA/Tutos/ip_repo/My_PWM_core2_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/soualo/Vivado/2018.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/sources_1/bd/design_1/ip/design_1_My_PWM_core2_0_0/design_1_My_PWM_core2_0_0.dcp' for cell 'design_1_i/My_PWM_core2_0'
INFO: [Project 1-454] Reading design checkpoint '/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc]
WARNING: [Vivado 12-584] No ports matched 'AC_ADR0'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_ADR1'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO0'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO1'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO2'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO3'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_MCLK'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_SCK'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_SDA'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GCLK'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA1'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA10'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA2'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA3'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA4'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA7'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA8'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA9'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB1'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB10'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB2'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB3'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB4'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB7'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB8'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB9'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC1_N'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC1_P'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC2_N'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC2_P'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC3_N'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC3_P'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC4_N'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC4_P'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD1_N'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD1_P'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD2_N'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD2_P'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD3_N'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD3_P'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD4_N'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD4_P'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_DC'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_RES'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_SCLK'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_SDIN'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_VBAT'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_VDD'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_CLK'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D0'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D1'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D10'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D11'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D12'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D13'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D14'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HS_D15'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D2'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D3'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D4'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D5'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D6'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D7'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D8'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D9'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_DE'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_HSYNC'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_INT'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_SCL'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_SDA'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_SPDIF'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_SPDIFO'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_VSYNC'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "PWM0"
 [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:175]
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "PWM1"
 [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:176]
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "PWM2"
 [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:177]
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "PWM3"
 [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:178]
WARNING: [Vivado 12-584] No ports matched 'LD4'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD5'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD6'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD7'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B1'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:187]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:187]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B2'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:188]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:188]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B3'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:189]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:189]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B4'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:190]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:190]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G1'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:191]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:191]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G2'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:192]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G3'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:193]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G4'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:194]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:194]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_HS'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:195]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:195]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R1'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:196]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:196]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R2'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R3'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R4'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:199]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:199]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_VS'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:205]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:205]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:206]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:206]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:208]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:208]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:209]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:209]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OTG_VBUSOC'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:214]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:214]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XADC_GIO0'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XADC_GIO1'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XADC_GIO2'. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:221]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc:221]
Finished Parsing XDC File [/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.srcs/constrs_1/imports/Téléchargements/zedboard_master_XDC_RevC_D_v3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

16 Infos, 100 Warnings, 104 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1676.332 ; gain = 424.035 ; free physical = 221 ; free virtual = 9801
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1676.332 ; gain = 0.000 ; free physical = 216 ; free virtual = 9796

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 209c50460

Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 2062.863 ; gain = 386.531 ; free physical = 162 ; free virtual = 9452

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 190d73109

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2062.863 ; gain = 0.000 ; free physical = 163 ; free virtual = 9453
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1762fc60e

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2062.863 ; gain = 0.000 ; free physical = 163 ; free virtual = 9453
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 23107df28

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2062.863 ; gain = 0.000 ; free physical = 163 ; free virtual = 9453
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 393 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 23107df28

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2062.863 ; gain = 0.000 ; free physical = 163 ; free virtual = 9453
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 163a99c8e

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2062.863 ; gain = 0.000 ; free physical = 163 ; free virtual = 9453
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 193171514

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2062.863 ; gain = 0.000 ; free physical = 163 ; free virtual = 9453
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2062.863 ; gain = 0.000 ; free physical = 163 ; free virtual = 9453
Ending Logic Optimization Task | Checksum: 193171514

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2062.863 ; gain = 0.000 ; free physical = 163 ; free virtual = 9453

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 193171514

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2062.863 ; gain = 0.000 ; free physical = 163 ; free virtual = 9453

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 193171514

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2062.863 ; gain = 0.000 ; free physical = 163 ; free virtual = 9453
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 100 Warnings, 104 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 2062.863 ; gain = 386.531 ; free physical = 163 ; free virtual = 9453
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2094.879 ; gain = 0.000 ; free physical = 150 ; free virtual = 9442
INFO: [Common 17-1381] The checkpoint '/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2150.906 ; gain = 0.000 ; free physical = 147 ; free virtual = 9439
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1019d615d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2150.906 ; gain = 0.000 ; free physical = 147 ; free virtual = 9439
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2150.906 ; gain = 0.000 ; free physical = 147 ; free virtual = 9439

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8a18f6a5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2150.906 ; gain = 0.000 ; free physical = 144 ; free virtual = 9436

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e56d2dde

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2150.906 ; gain = 0.000 ; free physical = 140 ; free virtual = 9433

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e56d2dde

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2150.906 ; gain = 0.000 ; free physical = 140 ; free virtual = 9433
Phase 1 Placer Initialization | Checksum: e56d2dde

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2150.906 ; gain = 0.000 ; free physical = 140 ; free virtual = 9433

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1074e7a95

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2150.906 ; gain = 0.000 ; free physical = 137 ; free virtual = 9430

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2150.906 ; gain = 0.000 ; free physical = 125 ; free virtual = 9420

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 139022d22

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2150.906 ; gain = 0.000 ; free physical = 126 ; free virtual = 9422
Phase 2 Global Placement | Checksum: 11bf72e13

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2150.906 ; gain = 0.000 ; free physical = 126 ; free virtual = 9421

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11bf72e13

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2150.906 ; gain = 0.000 ; free physical = 126 ; free virtual = 9421

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 232956758

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2150.906 ; gain = 0.000 ; free physical = 125 ; free virtual = 9421

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c21d6d3d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2150.906 ; gain = 0.000 ; free physical = 125 ; free virtual = 9421

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c21d6d3d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2150.906 ; gain = 0.000 ; free physical = 125 ; free virtual = 9421

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ed365bc4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2150.906 ; gain = 0.000 ; free physical = 123 ; free virtual = 9419

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b0ed316e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2150.906 ; gain = 0.000 ; free physical = 123 ; free virtual = 9419

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b0ed316e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2150.906 ; gain = 0.000 ; free physical = 123 ; free virtual = 9419
Phase 3 Detail Placement | Checksum: 1b0ed316e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2150.906 ; gain = 0.000 ; free physical = 123 ; free virtual = 9419

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18eeba960

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 18eeba960

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2150.906 ; gain = 0.000 ; free physical = 123 ; free virtual = 9419
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.220. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14ad3ee51

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2150.906 ; gain = 0.000 ; free physical = 123 ; free virtual = 9419
Phase 4.1 Post Commit Optimization | Checksum: 14ad3ee51

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2150.906 ; gain = 0.000 ; free physical = 123 ; free virtual = 9419

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14ad3ee51

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2150.906 ; gain = 0.000 ; free physical = 123 ; free virtual = 9419

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14ad3ee51

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2150.906 ; gain = 0.000 ; free physical = 123 ; free virtual = 9419

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 184925bf2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2150.906 ; gain = 0.000 ; free physical = 123 ; free virtual = 9419
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 184925bf2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2150.906 ; gain = 0.000 ; free physical = 123 ; free virtual = 9419
Ending Placer Task | Checksum: c9922325

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2150.906 ; gain = 0.000 ; free physical = 134 ; free virtual = 9431
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 100 Warnings, 104 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2150.906 ; gain = 0.000 ; free physical = 134 ; free virtual = 9431
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2150.906 ; gain = 0.000 ; free physical = 127 ; free virtual = 9427
INFO: [Common 17-1381] The checkpoint '/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2150.906 ; gain = 0.000 ; free physical = 142 ; free virtual = 9418
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2150.906 ; gain = 0.000 ; free physical = 154 ; free virtual = 9431
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2150.906 ; gain = 0.000 ; free physical = 154 ; free virtual = 9431
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 1ebc557d ConstDB: 0 ShapeSum: aad5cda8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14e718dd2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2224.754 ; gain = 73.848 ; free physical = 135 ; free virtual = 9322
Post Restoration Checksum: NetGraph: 6dc2c066 NumContArr: e0aecd6c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14e718dd2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2224.754 ; gain = 73.848 ; free physical = 135 ; free virtual = 9323

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14e718dd2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2238.754 ; gain = 87.848 ; free physical = 118 ; free virtual = 9307

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14e718dd2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2238.754 ; gain = 87.848 ; free physical = 118 ; free virtual = 9307
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e14ff5f8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2262.809 ; gain = 111.902 ; free physical = 159 ; free virtual = 9312
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.105  | TNS=0.000  | WHS=-0.239 | THS=-16.974|

Phase 2 Router Initialization | Checksum: 1c70cc172

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2262.809 ; gain = 111.902 ; free physical = 159 ; free virtual = 9312

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12381a51f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2262.809 ; gain = 111.902 ; free physical = 161 ; free virtual = 9314

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.125  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 258640ed8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2262.809 ; gain = 111.902 ; free physical = 161 ; free virtual = 9314

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.125  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e372ccfa

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2262.809 ; gain = 111.902 ; free physical = 161 ; free virtual = 9314
Phase 4 Rip-up And Reroute | Checksum: e372ccfa

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2262.809 ; gain = 111.902 ; free physical = 161 ; free virtual = 9314

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: e372ccfa

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2262.809 ; gain = 111.902 ; free physical = 161 ; free virtual = 9314

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e372ccfa

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2262.809 ; gain = 111.902 ; free physical = 161 ; free virtual = 9314
Phase 5 Delay and Skew Optimization | Checksum: e372ccfa

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2262.809 ; gain = 111.902 ; free physical = 161 ; free virtual = 9314

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: a37b104c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2262.809 ; gain = 111.902 ; free physical = 161 ; free virtual = 9314
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.292  | TNS=0.000  | WHS=0.040  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 66f793aa

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2262.809 ; gain = 111.902 ; free physical = 161 ; free virtual = 9314
Phase 6 Post Hold Fix | Checksum: 66f793aa

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2262.809 ; gain = 111.902 ; free physical = 161 ; free virtual = 9314

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.118722 %
  Global Horizontal Routing Utilization  = 0.161511 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 9ea51746

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2262.809 ; gain = 111.902 ; free physical = 161 ; free virtual = 9314

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 9ea51746

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2262.809 ; gain = 111.902 ; free physical = 160 ; free virtual = 9313

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 9f0cc992

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 2262.809 ; gain = 111.902 ; free physical = 160 ; free virtual = 9313

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.292  | TNS=0.000  | WHS=0.040  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 9f0cc992

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 2262.809 ; gain = 111.902 ; free physical = 160 ; free virtual = 9313
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 2262.809 ; gain = 111.902 ; free physical = 177 ; free virtual = 9331

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 100 Warnings, 104 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 2262.809 ; gain = 111.902 ; free physical = 177 ; free virtual = 9331
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2262.809 ; gain = 0.000 ; free physical = 172 ; free virtual = 9329
INFO: [Common 17-1381] The checkpoint '/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
83 Infos, 100 Warnings, 104 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/soualo/Documents/FPGA/Tutos/custom_IP/custom_IP.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Nov 12 02:20:44 2018. For additional details about this file, please refer to the WebTalk help file at /home/soualo/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 100 Warnings, 104 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2612.121 ; gain = 293.270 ; free physical = 451 ; free virtual = 9304
INFO: [Common 17-206] Exiting Vivado at Mon Nov 12 02:20:44 2018...
