<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">15.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">AArch64AdvSIMDScalarPass.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="AArch64_8h_source.html">AArch64.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64RegisterInfo_8h_source.html">AArch64RegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Statistic_8h_source.html">llvm/ADT/Statistic.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunctionPass_8h_source.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstr_8h_source.html">llvm/CodeGen/MachineInstr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AArch64AdvSIMDScalarPass.cpp:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="AArch64AdvSIMDScalarPass_8cpp__incl.svg" width="4628" height="932"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="AArch64AdvSIMDScalarPass_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;aarch64-simd-scalar&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a155f0a0714da67eeb613f55cd5bff739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a155f0a0714da67eeb613f55cd5bff739">AARCH64_ADVSIMD_NAME</a>&#160;&#160;&#160;&quot;AdvSIMD Scalar <a class="el" href="PPCReduceCRLogicals_8cpp.html#a5b2aa9d3f9f3a7b2d123fef7c5328b8f">Operation</a> <a class="el" href="MemCpyOptimizer_8cpp.html#a4c36a0753cd006d97b1aee018fe423bc">Optimization</a>&quot;</td></tr>
<tr class="separator:a155f0a0714da67eeb613f55cd5bff739"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:acac1bf58543704f4241435547bb846d7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#acac1bf58543704f4241435547bb846d7">STATISTIC</a> (NumScalarInsnsUsed, &quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> scalar <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> <a class="el" href="README-SSE_8txt.html#aae2d2977835e891eef9c1569d44462d7">used</a>&quot;)</td></tr>
<tr class="separator:acac1bf58543704f4241435547bb846d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fc7b14f41e8cf70fccd79f6c967fed9"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a7fc7b14f41e8cf70fccd79f6c967fed9">STATISTIC</a> (NumCopiesDeleted, &quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> cross-class <a class="el" href="lib_2Target_2README_8txt.html#abc50017d721e84846818477f799196da">copies</a> deleted&quot;)</td></tr>
<tr class="separator:a7fc7b14f41e8cf70fccd79f6c967fed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a323a8da651b52638af71198c22c0df32"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a323a8da651b52638af71198c22c0df32">STATISTIC</a> (NumCopiesInserted, &quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> cross-class <a class="el" href="lib_2Target_2README_8txt.html#abc50017d721e84846818477f799196da">copies</a> inserted&quot;)</td></tr>
<tr class="separator:a323a8da651b52638af71198c22c0df32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34f9183f21b42d44056b2dfb0a872d20"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a34f9183f21b42d44056b2dfb0a872d20">INITIALIZE_PASS</a> (AArch64AdvSIMDScalar, &quot;aarch64-simd-scalar&quot;, AARCH64_ADVSIMD_NAME, <a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>, <a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>) static bool isGPR64(unsigned <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></td></tr>
<tr class="separator:a34f9183f21b42d44056b2dfb0a872d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb944a33b354e4709fb99864f82b9c16"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#afb944a33b354e4709fb99864f82b9c16">if</a> (Register::isVirtualRegister(<a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)) <a class="el" href="lib_2Target_2X86_2README_8txt.html#a9717e7bbecb906637e86cef6da3d83c2">return</a> <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> -&gt; <a class="el" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a>(<a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) -&gt;hasSuperClassEq(&amp;AArch64::GPR64RegClass)</td></tr>
<tr class="separator:afb944a33b354e4709fb99864f82b9c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1112b818386ec01ddfdf3a5d0024eb17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2X86_2README_8txt.html#a9717e7bbecb906637e86cef6da3d83c2">return</a> AArch64::GPR64RegClass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a> (<a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="separator:a1112b818386ec01ddfdf3a5d0024eb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac67ddee154305e17ed2acb0303fe4f80"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#ac67ddee154305e17ed2acb0303fe4f80">isFPR64</a> (unsigned <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, unsigned <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:ac67ddee154305e17ed2acb0303fe4f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab954785c416c5262ea6c87d47ff75712"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#ab954785c416c5262ea6c87d47ff75712">getSrcFromCopy</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, unsigned &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</td></tr>
<tr class="separator:ab954785c416c5262ea6c87d47ff75712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5e13637d0c20d7511db31722e34afd5"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aa5e13637d0c20d7511db31722e34afd5">getTransformOpcode</a> (unsigned Opc)</td></tr>
<tr class="separator:aa5e13637d0c20d7511db31722e34afd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73b71ce362681a4722b85397b9b7e8c8"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a73b71ce362681a4722b85397b9b7e8c8">isTransformable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a73b71ce362681a4722b85397b9b7e8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36ac2d2179f849614e6b44f8ad507304"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a36ac2d2179f849614e6b44f8ad507304">insertCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, unsigned Dst, unsigned Src, bool IsKill)</td></tr>
<tr class="separator:a36ac2d2179f849614e6b44f8ad507304"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a55af2e39dd0923857899a4f2024d56bb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a55af2e39dd0923857899a4f2024d56bb">TransformAll</a> (&quot;aarch64-simd-scalar-<a class="el" href="lib_2Target_2SystemZ_2README_8txt.html#aeb73474502cd3b5f87e8d095252e95c3">force</a>-all&quot;, cl::desc(&quot;Force <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a278eff9ea60d876a0311cc3ea7253324">use</a> <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> AdvSIMD scalar <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> everywhere&quot;), cl::init(<a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>), cl::Hidden)</td></tr>
<tr class="separator:a55af2e39dd0923857899a4f2024d56bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92a6b0a9b7228d190b0a7d8ae3ef03c7"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></td></tr>
<tr class="separator:a92a6b0a9b7228d190b0a7d8ae3ef03c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacd2ab195054a3e6a74bfbb9d5d571c8"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></td></tr>
<tr class="separator:aacd2ab195054a3e6a74bfbb9d5d571c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a155f0a0714da67eeb613f55cd5bff739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a155f0a0714da67eeb613f55cd5bff739">&#9670;&nbsp;</a></span>AARCH64_ADVSIMD_NAME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AARCH64_ADVSIMD_NAME&#160;&#160;&#160;&quot;AdvSIMD Scalar <a class="el" href="PPCReduceCRLogicals_8cpp.html#a5b2aa9d3f9f3a7b2d123fef7c5328b8f">Operation</a> <a class="el" href="MemCpyOptimizer_8cpp.html#a4c36a0753cd006d97b1aee018fe423bc">Optimization</a>&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00062">62</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

</div>
</div>
<a id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;aarch64-simd-scalar&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00049">49</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a1112b818386ec01ddfdf3a5d0024eb17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1112b818386ec01ddfdf3a5d0024eb17">&#9670;&nbsp;</a></span>contains()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2X86_2README_8txt.html#a9717e7bbecb906637e86cef6da3d83c2">return</a> AArch64::GPR64RegClass contains </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="LoopInfoImpl_8h_source.html#l00241">llvm::LoopBase&lt; BasicBlock, Loop &gt;::addBasicBlockToLoop()</a>, <a class="el" href="X86Operand_8h_source.html#l00548">llvm::X86Operand::addGR16orGR32orGR64Operands()</a>, <a class="el" href="X86Operand_8h_source.html#l00540">llvm::X86Operand::addGR32orGR64Operands()</a>, <a class="el" href="RISCVMakeCompressible_8cpp_source.html#l00223">analyzeCompressibleUses()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00175">llvm::SystemZELFFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l02570">llvm::X86FrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02302">llvm::PPCFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05379">llvm::ARMBaseInstrInfo::breakPartialRegDependency()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05765">llvm::X86InstrInfo::breakPartialRegDependency()</a>, <a class="el" href="HexagonNewValueJump_8cpp_source.html#l00116">canBeFeederToNewValueJump()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l02218">canSpillOnFrameIndexAccess()</a>, <a class="el" href="X86AsmParser_8cpp_source.html#l01291">CheckBaseRegAndIndexRegAndScale()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02508">computeCalleeSaveRegisterPairs()</a>, <a class="el" href="SelectionDAGAddressAnalysis_8h_source.html#l00073">llvm::BaseIndexOffset::contains()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00119">llvm::RegionBase&lt; RegionTraits&lt; Function &gt; &gt;::contains()</a>, <a class="el" href="LoongArchInstrInfo_8cpp_source.html#l00026">llvm::LoongArchInstrInfo::copyPhysReg()</a>, <a class="el" href="BPFInstrInfo_8cpp_source.html#l00031">llvm::BPFInstrInfo::copyPhysReg()</a>, <a class="el" href="MSP430InstrInfo_8cpp_source.html#l00090">llvm::MSP430InstrInfo::copyPhysReg()</a>, <a class="el" href="Thumb1InstrInfo_8cpp_source.html#l00039">llvm::Thumb1InstrInfo::copyPhysReg()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00150">llvm::Thumb2InstrInfo::copyPhysReg()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00083">llvm::MipsSEInstrInfo::copyPhysReg()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00034">llvm::LanaiInstrInfo::copyPhysReg()</a>, <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00069">llvm::Mips16InstrInfo::copyPhysReg()</a>, <a class="el" href="CSKYInstrInfo_8cpp_source.html#l00476">llvm::CSKYInstrInfo::copyPhysReg()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00256">llvm::RISCVInstrInfo::copyPhysReg()</a>, <a class="el" href="ARCInstrInfo_8cpp_source.html#l00281">llvm::ARCInstrInfo::copyPhysReg()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00040">llvm::R600InstrInfo::copyPhysReg()</a>, <a class="el" href="AVRInstrInfo_8cpp_source.html#l00041">llvm::AVRInstrInfo::copyPhysReg()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00359">llvm::VEInstrInfo::copyPhysReg()</a>, <a class="el" href="SparcInstrInfo_8cpp_source.html#l00305">llvm::SparcInstrInfo::copyPhysReg()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00854">llvm::HexagonInstrInfo::copyPhysReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03437">llvm::AArch64InstrInfo::copyPhysReg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00888">llvm::ARMBaseInstrInfo::copyPhysReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00714">llvm::SIInstrInfo::copyPhysReg()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00777">llvm::SystemZInstrInfo::copyPhysReg()</a>, <a class="el" href="M68kInstrInfo_8cpp_source.html#l00627">llvm::M68kInstrInfo::copyPhysReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03473">llvm::X86InstrInfo::copyPhysReg()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01688">llvm::PPCInstrInfo::copyPhysReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03397">CopyToFromAsymmetricReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l09021">llvm::X86InstrInfo::describeLoadedValue()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00856">llvm::RISCVFrameLowering::determineCalleeSaves()</a>, <a class="el" href="CSKYFrameLowering_8cpp_source.html#l00357">llvm::CSKYFrameLowering::determineCalleeSaves()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l02237">llvm::ARMFrameLowering::determineCalleeSaves()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00241">llvm::SystemZELFFrameLowering::determineCalleeSaves()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02948">llvm::AArch64FrameLowering::determineCalleeSaves()</a>, <a class="el" href="XCoreRegisterInfo_8cpp_source.html#l00254">llvm::XCoreRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="ARCRegisterInfo_8cpp_source.html#l00162">llvm::ARCRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00461">llvm::ThumbRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00786">llvm::X86RegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="AArch64LowerHomogeneousPrologEpilog_8cpp_source.html#l00220">emitLoad()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00401">llvm::MipsSEFrameLowering::emitPrologue()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00538">llvm::SystemZELFFrameLowering::emitPrologue()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l01473">llvm::X86FrameLowering::emitPrologue()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00605">llvm::PPCFrameLowering::emitPrologue()</a>, <a class="el" href="AArch64LowerHomogeneousPrologEpilog_8cpp_source.html#l00197">emitStore()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01680">llvm::ARMBaseInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03003">llvm::PPCInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00582">llvm::R600InstrInfo::fitsConstReadLimitations()</a>, <a class="el" href="CodeViewDebug_8cpp_source.html#l00892">flattenCommandLine()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04412">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l01004">llvm::SystemZInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="ARMAsmBackend_8cpp_source.html#l01110">llvm::ARMAsmBackendDarwin::generateCompactUnwindEncoding()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00357">llvm::RegionBase&lt; RegionTraits&lt; Function &gt; &gt;::getBBNode()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03386">llvm::HexagonInstrInfo::getCompoundCandidateGroup()</a>, <a class="el" href="GenericCycleImpl_8h_source.html#l00088">llvm::GenericCycle&lt; ContextT &gt;::getCyclePredecessor()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03884">llvm::HexagonInstrInfo::getDuplexCandidateGroup()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00161">llvm::RegionBase&lt; RegionTraits&lt; Function &gt; &gt;::getEnteringBlock()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00061">llvm::LoopBase&lt; BasicBlock, Loop &gt;::getExitBlocks()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00147">llvm::LoopBase&lt; BasicBlock, Loop &gt;::getExitEdges()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00202">llvm::RegionBase&lt; RegionTraits&lt; Function &gt; &gt;::getExitingBlock()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00033">llvm::LoopBase&lt; BasicBlock, Loop &gt;::getExitingBlocks()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00179">llvm::RegionBase&lt; RegionTraits&lt; Function &gt; &gt;::getExitingBlocks()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00457">llvm::RegionBase&lt; RegionTraits&lt; Function &gt; &gt;::getExpandedRegion()</a>, <a class="el" href="HexagonAsmPrinter_8cpp_source.html#l00066">getHexagonRegisterPair()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00215">llvm::LoopBase&lt; BasicBlock, Loop &gt;::getLoopLatch()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00194">llvm::LoopBase&lt; BasicBlock, Loop &gt;::getLoopPredecessor()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00049">getMFHiLoOpc()</a>, <a class="el" href="ARMAsmParser_8cpp_source.html#l04437">getNextRegister()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00373">llvm::RegionBase&lt; RegionTraits&lt; Function &gt; &gt;::getNode()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00327">getPairedGPR()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05318">llvm::ARMBaseInstrInfo::getPartialRegUpdateClearance()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00027">getRC32()</a>, <a class="el" href="X86InstructionSelector_8cpp_source.html#l00219">getRegClassFromGRPhysReg()</a>, <a class="el" href="RISCVMakeCompressible_8cpp_source.html#l00175">getRegImmPairPreventingCompression()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00861">llvm::SystemZELFFrameLowering::getRegSpillOffset()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00545">llvm::SIRegisterInfo::getReservedRegs()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00336">llvm::RegionBase&lt; RegionTraits&lt; Function &gt; &gt;::getSubRegionNode()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l03181">getSVECalleeSaveSlotRange()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00091">llvm::LoopBase&lt; BasicBlock, Loop &gt;::hasDedicatedExits()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00556">indirectCopyToAGPR()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00226">isEvenReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03212">llvm::AArch64InstrInfo::isFpOrNEON()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">isFPR64()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02029">llvm::AArch64InstrInfo::isGPRCopy()</a>, <a class="el" href="SystemZRegisterInfo_8h_source.html#l00035">llvm::SystemZ::isHighReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03198">llvm::AArch64InstrInfo::isQForm()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02337">llvm::SITargetLowering::LowerFormalArguments()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02597">llvm::SITargetLowering::LowerReturn()</a>, <a class="el" href="RISCVMCInstLower_8cpp_source.html#l00132">lowerRISCVVMachineInstrToMCInst()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l06855">mapArgRegToOffsetAIX()</a>, <a class="el" href="CorrelatedValuePropagation_8cpp_source.html#l00722">narrowSDivOrSRem()</a>, <a class="el" href="MipsAsmParser_8cpp_source.html#l03222">nextReg()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00141">llvm::RegionBase&lt; RegionTraits&lt; Function &gt; &gt;::outermostLoopInRegion()</a>, <a class="el" href="X86AsmPrinter_8cpp_source.html#l00445">printAsmMRegister()</a>, <a class="el" href="HexagonAsmPrinter_8cpp_source.html#l00114">llvm::HexagonAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00272">llvm::ARMAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="X86AsmPrinter_8cpp_source.html#l00487">printAsmVRegister()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00209">llvm::ARMAsmPrinter::printOperand()</a>, <a class="el" href="MipsAsmPrinter_8cpp_source.html#l00327">llvm::MipsAsmPrinter::printSavedRegsBitmask()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02044">llvm::PPCFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00217">llvm::R600InstrInfo::readsLDSSrcReg()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00051">llvm::AArch64RegisterInfo::regNeedsCFI()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l01137">llvm::Thumb1FrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00385">llvm::SystemZELFFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l02783">llvm::X86FrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l01129">llvm::SystemZXPLINKFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00358">llvm::ThumbRegisterInfo::rewriteFrameIndex()</a>, <a class="el" href="X86MachineFunctionInfo_8cpp_source.html#l00025">llvm::X86MachineFunctionInfo::setRestoreBasePointer()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l01092">llvm::Thumb1FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00325">llvm::SystemZELFFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l02683">llvm::X86FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l01068">llvm::SystemZXPLINKFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00846">splitLowAndHighRegs()</a>, <a class="el" href="AVRRegisterInfo_8cpp_source.html#l00285">llvm::AVRRegisterInfo::splitReg()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00285">llvm::LoopBase&lt; BasicBlock, Loop &gt;::verifyLoop()</a>, and <a class="el" href="CFGPrinter_8cpp_source.html#l00265">llvm::Function::viewCFG()</a>.</p>

</div>
</div>
<a id="ab954785c416c5262ea6c87d47ff75712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab954785c416c5262ea6c87d47ff75712">&#9670;&nbsp;</a></span>getSrcFromCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a>* getSrcFromCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>SubReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00127">127</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">isFPR64()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>.</p>

</div>
</div>
<a id="aa5e13637d0c20d7511db31722e34afd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5e13637d0c20d7511db31722e34afd5">&#9670;&nbsp;</a></span>getTransformOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned getTransformOpcode </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00164">164</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00184">isTransformable()</a>.</p>

</div>
</div>
<a id="afb944a33b354e4709fb99864f82b9c16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb944a33b354e4709fb99864f82b9c16">&#9670;&nbsp;</a></span>if()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">if </td>
          <td>(</td>
          <td class="paramtype">Register::isVirtualRegister(<a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> -&gt;  <a class="el" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a>(<a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) -&gt;hasSuperClassEq(&amp;AArch64::GPR64RegClass)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34f9183f21b42d44056b2dfb0a872d20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34f9183f21b42d44056b2dfb0a872d20">&#9670;&nbsp;</a></span>INITIALIZE_PASS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INITIALIZE_PASS </td>
          <td>(</td>
          <td class="paramtype">AArch64AdvSIMDScalar&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;aarch64-simd-scalar&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a155f0a0714da67eeb613f55cd5bff739">AARCH64_ADVSIMD_NAME</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36ac2d2179f849614e6b44f8ad507304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36ac2d2179f849614e6b44f8ad507304">&#9670;&nbsp;</a></span>insertCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* insertCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsKill</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00274">274</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00328">llvm::BuildMI()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00508">llvm::getKillRegState()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

</div>
</div>
<a id="ac67ddee154305e17ed2acb0303fe4f80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac67ddee154305e17ed2acb0303fe4f80">&#9670;&nbsp;</a></span>isFPR64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isFPR64 </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SubReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">113</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00642">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00139">llvm::TargetRegisterClass::hasSuperClassEq()</a>, <a class="el" href="Register_8h_source.html#l00071">llvm::Register::isVirtualRegister()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00127">getSrcFromCopy()</a>.</p>

</div>
</div>
<a id="a73b71ce362681a4722b85397b9b7e8c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73b71ce362681a4722b85397b9b7e8c8">&#9670;&nbsp;</a></span>isTransformable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isTransformable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00184">184</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00164">getTransformOpcode()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>.</p>

</div>
</div>
<a id="a7fc7b14f41e8cf70fccd79f6c967fed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fc7b14f41e8cf70fccd79f6c967fed9">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumCopiesDeleted&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> cross-class <a class="el" href="lib_2Target_2README_8txt.html#abc50017d721e84846818477f799196da">copies</a> deleted&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a323a8da651b52638af71198c22c0df32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a323a8da651b52638af71198c22c0df32">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumCopiesInserted&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> cross-class <a class="el" href="lib_2Target_2README_8txt.html#abc50017d721e84846818477f799196da">copies</a> inserted&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acac1bf58543704f4241435547bb846d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acac1bf58543704f4241435547bb846d7">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumScalarInsnsUsed&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> scalar <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> <a class="el" href="README-SSE_8txt.html#aae2d2977835e891eef9c1569d44462d7">used</a>&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="aacd2ab195054a3e6a74bfbb9d5d571c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacd2ab195054a3e6a74bfbb9d5d571c8">&#9670;&nbsp;</a></span>MRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a>* MRI</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div>
<div class="line">  <span class="keywordflow">if</span> (<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</div>
<div class="line">    <span class="keywordflow">return</span> <span class="keyword">false</span></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">105</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AliasSetTracker_8cpp_source.html#l00427">llvm::AliasSetTracker::add()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00174">addCalleeSavedRegs()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00042">addConstantsToTrack()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00080">llvm::DstOp::addDefToMIB()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00057">addHints()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l11860">llvm::SITargetLowering::AddIMGInit()</a>, <a class="el" href="WebAssemblyFixIrreducibleControlFlow_8cpp_source.html#l00504">addImplicitDefs()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00960">llvm::RegsForValue::AddInlineAsmOperands()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00659">llvm::PressureDiffs::addInstruction()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00603">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00677">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00259">llvm::addLiveIns()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00297">llvm::AMDGPURegisterBankInfo::addMappingFromTable()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00184">llvm::MachineInstr::addOperand()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00672">llvm::PressureDiff::addPressureChange()</a>, <a class="el" href="RISCVSExtWRemoval_8cpp_source.html#l00061">addUses()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04767">adjustAllocatableRegClass()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp_source.html#l02726">AdjustBaseAndOffset()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l02910">llvm::ARMFrameLowering::adjustForSegmentedStacks()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00601">llvm::RegisterOperands::adjustLaneLiveness()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00948">llvm::RegPressureTracker::advance()</a>, <a class="el" href="LoadStoreOpt_8cpp_source.html#l00103">llvm::GISelAddressing::aliasIsKnownForLoadStore()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00439">allocateHSAUserSGPRs()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02069">llvm::SITargetLowering::allocateHSAUserSGPRs()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00296">llvm::SIMachineFunctionInfo::allocateSGPRSpillToVGPR()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01875">llvm::SITargetLowering::allocateSpecialEntryInputVGPRs()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00370">llvm::SIMachineFunctionInfo::allocateVGPRSpillToAGPR()</a>, <a class="el" href="PHIElimination_8cpp_source.html#l00259">allPhiOperandsUndefined()</a>, <a class="el" href="AMDGPUCombinerHelper_8cpp_source.html#l00113">allUsesHaveSourceMods()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l06818">llvm::ARMBaseInstrInfo::analyzeLoopForPipelining()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l05482">llvm::PPCInstrInfo::analyzeLoopForPipelining()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00629">applyAdjustICmpImmAndPred()</a>, <a class="el" href="AMDGPUPostLegalizerCombiner_8cpp_source.html#l00280">AMDGPUPostLegalizerCombinerHelper::applyCvtF32UByteN()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00435">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00696">applyDupLane()</a>, <a class="el" href="AMDGPUCombinerHelper_8cpp_source.html#l00250">AMDGPUCombinerHelper::applyFoldableFneg()</a>, <a class="el" href="AArch64PreLegalizerCombiner_8cpp_source.html#l00184">applyFoldGlobalOffset()</a>, <a class="el" href="AArch64PreLegalizerCombiner_8cpp_source.html#l00094">applyICmpRedundantTrunc()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00456">applyINS()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01451">llvm::AMDGPURegisterBankInfo::applyMappingBFE()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01161">llvm::AMDGPURegisterBankInfo::applyMappingDynStackAlloc()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01208">llvm::AMDGPURegisterBankInfo::applyMappingImage()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00726">llvm::MipsRegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02112">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01049">llvm::AMDGPURegisterBankInfo::applyMappingLoad()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01558">llvm::AMDGPURegisterBankInfo::applyMappingMAD_64_32()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01332">llvm::AMDGPURegisterBankInfo::applyMappingSBufferLoad()</a>, <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00312">applySplitStoreZero128()</a>, <a class="el" href="AMDGPUPostLegalizerCombiner_8cpp_source.html#l00186">AMDGPUPostLegalizerCombinerHelper::applyUCharToFloat()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l01017">llvm::AMDGPUCallLowering::areCalleeOutgoingArgsTailCallable()</a>, <a class="el" href="ARMAsmBackendDarwin_8h_source.html#l00022">llvm::ARMAsmBackendDarwin::ARMAsmBackendDarwin()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00765">llvm::LegalizationArtifactCombiner::ArtifactValueFinder::ArtifactValueFinder()</a>, <a class="el" href="CallLowering_8cpp_source.html#l01202">llvm::CallLowering::IncomingValueHandler::assignValueToReg()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01042">attemptDebugCopyProp()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00141">llvm::LivePhysRegs::available()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00308">llvm::MIPatternMatch::bind_helper&lt; MachineInstr * &gt;::bind()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00323">llvm::MIPatternMatch::bind_helper&lt; LLT &gt;::bind()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00332">llvm::MIPatternMatch::bind_helper&lt; const ConstantFP * &gt;::bind()</a>, <a class="el" href="RDFGraph_8cpp_source.html#l00866">llvm::rdf::DataFlowGraph::build()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04602">buildAddr64RSrc()</a>, <a class="el" href="InlineAsmLowering_8cpp_source.html#l00236">buildAnyextOrCopy()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00321">buildCopyFromRegs()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00468">buildCopyToRegs()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00524">buildDefCFAReg()</a>, <a class="el" href="SPIRVDuplicatesTracker_8cpp_source.html#l00033">llvm::SPIRVGeneralDuplicatesTracker::buildDepsGraph()</a>, <a class="el" href="CallLowering_8cpp_source.html#l01160">llvm::CallLowering::IncomingValueHandler::buildExtensionHint()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04877">llvm::SIInstrInfo::buildExtractSubReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04909">llvm::SIInstrInfo::buildExtractSubRegOrImm()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l00297">llvm::SPIRVGlobalRegistry::buildGlobalVariable()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00073">buildLogBase2()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04611">buildOffsetSrc()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07766">llvm::AArch64InstrInfo::buildOutlinedFrame()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00683">llvm::AMDGPURegisterBankInfo::buildReadFirstLane()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04559">buildRSRC()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00706">buildScratchExecCopy()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01845">llvm::AMDGPURegisterBankInfo::buildVCopy()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01284">llvm::RegPressureTracker::bumpDownwardPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01043">llvm::RegPressureTracker::bumpUpwardPressure()</a>, <a class="el" href="LiveIntervalCalc_8cpp_source.html#l00043">llvm::LiveIntervalCalc::calculate()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00032">llvm::VirtRegAuxInfo::calculateSpillWeightsAndHints()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04845">canCombine()</a>, <a class="el" href="HexagonNewValueJump_8cpp_source.html#l00237">canCompareBeNewValueJump()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l04762">canEmitConjunction()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00442">canFoldCopy()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00535">canFoldIntoCSel()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00456">canFoldIntoSelect()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00601">llvm::AArch64InstrInfo::canInsertSelect()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00537">llvm::SystemZInstrInfo::canInsertSelect()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02722">llvm::SIInstrInfo::canInsertSelect()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03337">llvm::X86InstrInfo::canInsertSelect()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01533">llvm::PPCInstrInfo::canInsertSelect()</a>, <a class="el" href="M68kRegisterInfo_8cpp_source.html#l00242">llvm::M68kRegisterInfo::canRealignStack()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00726">llvm::X86RegisterInfo::canRealignStack()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00453">llvm::ARMBaseRegisterInfo::canRealignStack()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00196">llvm::canReplaceReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03783">llvm::SIInstrInfo::canShrink()</a>, <a class="el" href="LICM_8cpp_source.html#l01137">llvm::canSinkOrHoistInst()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l02241">llvm::MachineInstr::changeDebugValuesDefReg()</a>, <a class="el" href="GISelChangeObserver_8cpp_source.html#l00018">llvm::GISelChangeObserver::changingAllUsesOfReg()</a>, <a class="el" href="X86VZeroUpper_8cpp_source.html#l00138">checkFnHasLiveInYmmOrZmm()</a>, <a class="el" href="FunctionAttrs_8cpp_source.html#l00126">checkFunctionMemoryAccess()</a>, <a class="el" href="GCNVOPDUtils_8cpp_source.html#l00036">llvm::checkVOPDRegConstraints()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00222">llvm::clearMod()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00228">llvm::clearMust()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00225">llvm::clearRef()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00520">llvm::X86_MC::X86MCInstrAnalysis::clearsSuperRegisters()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00570">llvm::RegisterOperands::collect()</a>, <a class="el" href="ARMELFStreamer_8cpp_source.html#l01398">collectHWRegs()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00219">collectVirtualRegUses()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00971">llvm::AMDGPURegisterBankInfo::collectWaterfallOperands()</a>, <a class="el" href="NVPTXPeephole_8cpp_source.html#l00109">CombineCVTAToLocal()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03760">llvm::PPCInstrInfo::combineRLWINM()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00431">llvm::HexagonBlockRanges::computeDeadMap()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02657">computeIndirectRegIndex()</a>, <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00776">computeInfoForInstr()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l12488">llvm::SITargetLowering::computeKnownAlignForTargetInstr()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l12446">llvm::SITargetLowering::computeKnownBitsForTargetInstr()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00248">llvm::computeLiveIns()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01595">computeLiveOuts()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l04671">llvm::AMDGPUTargetLowering::computeNumSignBitsForTargetInstr()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00962">llvm::LiveInterval::computeSubRangeUndefs()</a>, <a class="el" href="WebAssemblyRegColoring_8cpp_source.html#l00065">computeWeight()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00492">llvm::ConstantFoldBinOp()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00776">llvm::ConstantFoldCTLZ()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00745">llvm::ConstantFoldExtOp()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00556">llvm::ConstantFoldFPBinOp()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01269">constantFoldFpUnary()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00762">llvm::ConstantFoldIntToFloat()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00611">llvm::ConstantFoldVectorBinop()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00129">llvm::RegisterBankInfo::constrainGenericRegister()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00051">llvm::constrainOperandRegClass()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01009">llvm::AMDGPURegisterBankInfo::constrainOpWithReadfirstlane()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00067">constrainRegClass()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02009">constrainRegToBank()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00041">llvm::constrainRegToClass()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00150">llvm::constrainSelectedInstRegOperands()</a>, <a class="el" href="Context_8h_source.html#l00057">llvm::mca::Context::Context()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00098">convertImplicitDefToConstZero()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07542">llvm::SIInstrInfo::convertNonUniformIfRegion()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07567">llvm::SIInstrInfo::convertNonUniformLoopRegion()</a>, <a class="el" href="SPIRVLegalizerInfo_8cpp_source.html#l00262">convertPtrToInt()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03708">llvm::PPCInstrInfo::convertToImmediateForm()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03246">llvm::SIInstrInfo::convertToThreeAddress()</a>, <a class="el" href="CallLowering_8cpp_source.html#l01087">llvm::CallLowering::ValueHandler::copyArgumentMemory()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00046">llvm::VirtRegAuxInfo::copyHint()</a>, <a class="el" href="SPIRVInstrInfo_8cpp_source.html#l00180">llvm::SPIRVInstrInfo::copyPhysReg()</a>, <a class="el" href="WebAssemblyInstrInfo_8cpp_source.html#l00057">llvm::WebAssemblyInstrInfo::copyPhysReg()</a>, <a class="el" href="NVPTXInstrInfo_8cpp_source.html#l00032">llvm::NVPTXInstrInfo::copyPhysReg()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00859">copySubReg()</a>, <a class="el" href="AArch64AsmBackend_8cpp_source.html#l00753">llvm::createAArch64leAsmBackend()</a>, <a class="el" href="AArch64MCTargetDesc_8cpp_source.html#l00335">createAArch64MCAsmInfo()</a>, <a class="el" href="AArch64MCTargetDesc_8cpp_source.html#l00358">createAArch64MCInstPrinter()</a>, <a class="el" href="AMDGPUMCTargetDesc_8cpp_source.html#l00084">createAMDGPUMCInstPrinter()</a>, <a class="el" href="ARCMCTargetDesc_8cpp_source.html#l00067">createARCMCInstPrinter()</a>, <a class="el" href="ARMAsmBackend_8cpp_source.html#l01291">createARMAsmBackend()</a>, <a class="el" href="ARMAsmBackend_8cpp_source.html#l01320">llvm::createARMBEAsmBackend()</a>, <a class="el" href="ARMAsmBackend_8cpp_source.html#l01313">llvm::createARMLEAsmBackend()</a>, <a class="el" href="ARMMCTargetDesc_8cpp_source.html#l00341">createARMMCAsmInfo()</a>, <a class="el" href="ARMMCTargetDesc_8cpp_source.html#l00380">createARMMCInstPrinter()</a>, <a class="el" href="AVRMCTargetDesc_8cpp_source.html#l00060">createAVRMCInstPrinter()</a>, <a class="el" href="AMDGPUMachineCFGStructurizer_8cpp_source.html#l00599">createBBSelectReg()</a>, <a class="el" href="BPFMCTargetDesc_8cpp_source.html#l00062">createBPFMCInstPrinter()</a>, <a class="el" href="CSKYMCTargetDesc_8cpp_source.html#l00040">createCSKYMCAsmInfo()</a>, <a class="el" href="CSKYMCTargetDesc_8cpp_source.html#l00058">createCSKYMCInstPrinter()</a>, <a class="el" href="LiveIntervalCalc_8cpp_source.html#l00124">llvm::LiveIntervalCalc::createDeadDefs()</a>, <a class="el" href="DirectXMCTargetDesc_8cpp_source.html#l00110">createDXILMCInstPrinter()</a>, <a class="el" href="HexagonMCTargetDesc_8cpp_source.html#l00304">createHexagonMCAsmInfo()</a>, <a class="el" href="HexagonMCTargetDesc_8cpp_source.html#l00317">createHexagonMCInstPrinter()</a>, <a class="el" href="LanaiMCTargetDesc_8cpp_source.html#l00075">createLanaiMCInstPrinter()</a>, <a class="el" href="SILowerI1Copies_8cpp_source.html#l00417">createLaneMaskReg()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l04152">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>, <a class="el" href="LoongArchMCTargetDesc_8cpp_source.html#l00058">createLoongArchMCAsmInfo()</a>, <a class="el" href="LoongArchMCTargetDesc_8cpp_source.html#l00071">createLoongArchMCInstPrinter()</a>, <a class="el" href="M68kMCTargetDesc_8cpp_source.html#l00073">createM68kMCAsmInfo()</a>, <a class="el" href="M68kMCTargetDesc_8cpp_source.html#l00102">createM68kMCInstPrinter()</a>, <a class="el" href="TargetRegistry_8h_source.html#l00483">llvm::Target::createMCAsmBackend()</a>, <a class="el" href="TargetRegistry_8h_source.html#l00402">llvm::Target::createMCAsmInfo()</a>, <a class="el" href="WebAssemblyMCTargetDesc_8cpp_source.html#l00056">createMCInstPrinter()</a>, <a class="el" href="TargetRegistry_8h_source.html#l00520">llvm::Target::createMCInstPrinter()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00671">llvm::createMemLibcall()</a>, <a class="el" href="MipsAsmBackend_8cpp_source.html#l00598">llvm::createMipsAsmBackend()</a>, <a class="el" href="MipsMCTargetDesc_8cpp_source.html#l00084">createMipsMCAsmInfo()</a>, <a class="el" href="MipsMCTargetDesc_8cpp_source.html#l00096">createMipsMCInstPrinter()</a>, <a class="el" href="MSP430MCTargetDesc_8cpp_source.html#l00051">createMSP430MCInstPrinter()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00298">createNewIdReg()</a>, <a class="el" href="NVPTXMCTargetDesc_8cpp_source.html#l00053">createNVPTXMCInstPrinter()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp_source.html#l02781">createPostIncLoadStore()</a>, <a class="el" href="PPCMCTargetDesc_8cpp_source.html#l00097">createPPCMCAsmInfo()</a>, <a class="el" href="PPCMCTargetDesc_8cpp_source.html#l00365">createPPCMCInstPrinter()</a>, <a class="el" href="RISCVMCTargetDesc_8cpp_source.html#l00059">createRISCVMCAsmInfo()</a>, <a class="el" href="RISCVMCTargetDesc_8cpp_source.html#l00087">createRISCVMCInstPrinter()</a>, <a class="el" href="SparcMCTargetDesc_8cpp_source.html#l00036">createSparcMCAsmInfo()</a>, <a class="el" href="SparcMCTargetDesc_8cpp_source.html#l00087">createSparcMCInstPrinter()</a>, <a class="el" href="SparcMCTargetDesc_8cpp_source.html#l00046">createSparcV9MCAsmInfo()</a>, <a class="el" href="SPIRVMCTargetDesc_8cpp_source.html#l00067">createSPIRVMCInstPrinter()</a>, <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00153">createSystemZMCAsmInfo()</a>, <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00184">createSystemZMCInstPrinter()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l00061">createTypeVReg()</a>, <a class="el" href="VEMCTargetDesc_8cpp_source.html#l00036">createVEMCAsmInfo()</a>, <a class="el" href="VEMCTargetDesc_8cpp_source.html#l00076">createVEMCInstPrinter()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02092">llvm::HexagonInstrInfo::createVR()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00694">llvm::RegisterBankInfo::OperandsMapper::createVRegs()</a>, <a class="el" href="X86AsmBackend_8cpp_source.html#l01515">llvm::createX86_32AsmBackend()</a>, <a class="el" href="X86AsmBackend_8cpp_source.html#l01534">llvm::createX86_64AsmBackend()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00420">createX86MCAsmInfo()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00467">createX86MCInstPrinter()</a>, <a class="el" href="XCoreMCTargetDesc_8cpp_source.html#l00070">createXCoreMCInstPrinter()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00311">decodeOperand_AVLdSt_Any()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00064">decreaseSetPressure()</a>, <a class="el" href="TileShapeInfo_8h_source.html#l00067">llvm::ShapeT::deduceImm()</a>, <a class="el" href="CSKYFrameLowering_8cpp_source.html#l00357">llvm::CSKYFrameLowering::determineCalleeSaves()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00527">llvm::XCoreFrameLowering::determineCalleeSaves()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l02237">llvm::ARMFrameLowering::determineCalleeSaves()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02948">llvm::AArch64FrameLowering::determineCalleeSaves()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l02127">llvm::HexagonFrameLowering::determineCalleeSaves()</a>, <a class="el" href="TargetFrameLoweringImpl_8cpp_source.html#l00083">llvm::TargetFrameLowering::determineCalleeSaves()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01301">llvm::SIFrameLowering::determineCalleeSavesSGPR()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00715">llvm::RegPressureTracker::discoverLiveInOrOut()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l01346">llvm::ConnectedVNInfoEqClasses::Distribute()</a>, <a class="el" href="ARCOptAddrMode_8cpp_source.html#l00150">dominatesAllUsesOf()</a>, <a class="el" href="DWARFDebugLoc_8cpp_source.html#l00187">llvm::DWARFDebugLoc::dump()</a>, <a class="el" href="DWARFDebugFrame_8cpp_source.html#l00083">llvm::dwarf::UnwindLocation::dump()</a>, <a class="el" href="DWARFDebugFrame_8cpp_source.html#l00153">llvm::dwarf::RegisterLocations::dump()</a>, <a class="el" href="DWARFDebugFrame_8cpp_source.html#l00173">llvm::dwarf::UnwindRow::dump()</a>, <a class="el" href="DWARFDebugFrame_8cpp_source.html#l00192">llvm::dwarf::UnwindTable::dump()</a>, <a class="el" href="DWARFDebugFrame_8cpp_source.html#l00917">llvm::dwarf::CFIProgram::dump()</a>, <a class="el" href="DWARFDebugFrame_8cpp_source.html#l00942">llvm::dwarf::CIE::dump()</a>, <a class="el" href="DWARFDebugFrame_8cpp_source.html#l00991">llvm::dwarf::FDE::dump()</a>, <a class="el" href="DWARFDebugLoc_8cpp_source.html#l00111">dumpExpression()</a>, <a class="el" href="DWARFDie_8cpp_source.html#l00095">dumpLocationExpr()</a>, <a class="el" href="DWARFDie_8cpp_source.html#l00073">dumpLocationList()</a>, <a class="el" href="DWARFContext_8cpp_source.html#l00311">dumpLoclistsSection()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01514">llvm::MachineInstr::dumpr()</a>, <a class="el" href="DWARFDebugLoc_8cpp_source.html#l00389">llvm::DWARFDebugLoclists::dumpRange()</a>, <a class="el" href="WebAssemblyRegisterInfo_8cpp_source.html#l00053">llvm::WebAssemblyRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="CSKYRegisterInfo_8cpp_source.html#l00182">llvm::CSKYRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00203">llvm::HexagonRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00162">llvm::RISCVRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00472">llvm::X86FrameLowering::emitCalleeSavedFrameMoves()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00451">llvm::X86FrameLowering::emitCalleeSavedFrameMovesFullCFA()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00104">emitCallSPUpdate()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02296">llvm::VETargetLowering::emitEHSjLjLongJmp()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l11902">llvm::PPCTargetLowering::emitEHSjLjLongJmp()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02165">llvm::VETargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l11760">llvm::PPCTargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00403">llvm::SIFrameLowering::emitEntryFunctionPrologue()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00959">llvm::SIFrameLowering::emitEpilogue()</a>, <a class="el" href="WebAssemblyFrameLowering_8cpp_source.html#l00324">llvm::WebAssemblyFrameLowering::emitEpilogue()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03533">llvm::SITargetLowering::emitGWSMemViolTestLoop()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03863">emitIndirectDst()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03777">emitIndirectSrc()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00210">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03967">llvm::SITargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l11750">llvm::ARMTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l12198">llvm::PPCTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36246">llvm::X86TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03583">emitLoadM0FromVGPRLoop()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05474">emitLoadSRsrcFromVGPRLoop()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l12036">llvm::PPCTargetLowering::emitProbedAlloca()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00744">llvm::SIFrameLowering::emitPrologue()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00147">llvm::Thumb1FrameLowering::emitPrologue()</a>, <a class="el" href="Mips16FrameLowering_8cpp_source.html#l00042">llvm::Mips16FrameLowering::emitPrologue()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00401">llvm::MipsSEFrameLowering::emitPrologue()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00223">llvm::XCoreFrameLowering::emitPrologue()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00705">llvm::ARMFrameLowering::emitPrologue()</a>, <a class="el" href="ARCFrameLowering_8cpp_source.html#l00115">llvm::ARCFrameLowering::emitPrologue()</a>, <a class="el" href="CSKYFrameLowering_8cpp_source.html#l00078">llvm::CSKYFrameLowering::emitPrologue()</a>, <a class="el" href="WebAssemblyFrameLowering_8cpp_source.html#l00254">llvm::WebAssemblyFrameLowering::emitPrologue()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00538">llvm::SystemZELFFrameLowering::emitPrologue()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00605">llvm::PPCFrameLowering::emitPrologue()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00067">emitPrologueEpilogueSPUpdate()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l09909">emitQuietFCMP()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02363">llvm::VETargetLowering::emitSjLjDispatchBlock()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00185">llvm::emitThumbRegPlusImmediate()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00123">emitThumbRegPlusImmInReg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34226">emitXBegin()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08461">llvm::SIInstrInfo::enforceOperandRCAlignment()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01334">llvm::eraseInstr()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01319">llvm::eraseInstrs()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08086">llvm::execMayBeModifiedBeforeAnyUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08053">llvm::execMayBeModifiedBeforeUse()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00755">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop()</a>, <a class="el" href="InstructionSelectorImpl_8h_source.html#l00050">llvm::InstructionSelector::executeMatchTable()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02170">llvm::SIInstrInfo::expandMovDPP64()</a>, <a class="el" href="SPIRVInstrInfo_8cpp_source.html#l00197">llvm::SPIRVInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01044">llvm::HexagonInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00261">llvm::HexagonBlockRanges::expandToSubRegs()</a>, <a class="el" href="CallLowering_8cpp_source.html#l01110">llvm::CallLowering::ValueHandler::extendRegister()</a>, <a class="el" href="AArch64LegalizerInfo_8cpp_source.html#l00885">extractParts()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05670">extractRsrcPtr()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04112">llvm::LegalizerHelper::fewerElementsVector()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00543">llvm::PPCInstrInfo::finalizeInsInstrs()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l12374">llvm::SITargetLowering::finalizeLowering()</a>, <a class="el" href="MVETPAndVPTOptimisationsPass_8cpp_source.html#l00111">findLoopComponents()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00378">findOnlyInterestingUse()</a>, <a class="el" href="PHIEliminationUtils_8cpp_source.html#l00021">llvm::findPHICopyInsertPoint()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02962">llvm::SIRegisterInfo::findReachingDef()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00971">findRedundantFlagInstr()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00827">findScratchNonCalleeSaveRegister()</a>, <a class="el" href="SIPeepholeSDWA_8cpp_source.html#l00286">findSingleRegDef()</a>, <a class="el" href="SIPeepholeSDWA_8cpp_source.html#l00264">findSingleRegUse()</a>, <a class="el" href="WebAssemblyExplicitLocals_8cpp_source.html#l00184">findStartOfTree()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00357">findSurvivorBackwards()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00613">findTemporariesForLR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02780">llvm::SIRegisterInfo::findUnusedRegister()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01224">findUseBetween()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04382">llvm::AMDGPULegalizerInfo::fixStoreSourceType()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03380">llvm::PPCInstrInfo::fixupIsDeadOrKill()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01103">llvm::ScheduleDAGInstrs::fixupKills()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l06800">fixupPHIOpBanks()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00096">foldConstantsIntoIntrinsics()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03499">llvm::PPCInstrInfo::foldFrameOffset()</a>, <a class="el" href="SPIRVInstructionSelector_8cpp_source.html#l01063">foldImm()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00576">llvm::VEInstrInfo::FoldImmediate()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00613">llvm::SystemZInstrInfo::FoldImmediate()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03302">llvm::ARMBaseInstrInfo::FoldImmediate()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02901">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02132">llvm::PPCInstrInfo::FoldImmediate()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04412">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l01004">llvm::SystemZInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08179">llvm::SIInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00224">foldVGPRCopyIntoRegSequence()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l07468">forceReg()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00155">llvm::RegScavenger::forward()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05730">llvm::AArch64InstrInfo::genAlternativeCodeSequence()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00891">llvm::TargetInstrInfo::genAlternativeCodeSequence()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00220">generateAssignInstrs()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05455">genFusedMultiply()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05558">genFusedMultiplyAcc()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05587">genFusedMultiplyAccNeg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05604">genFusedMultiplyIdx()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05614">genFusedMultiplyIdxNeg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05517">genIndexedMultiply()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05647">genMaddR()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05568">genNeg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05684">genSubAdd2SubSub()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l11609">genTPEntry()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l11647">genTPLoopBody()</a>, <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00021">llvm::AArch64GISelUtils::getAArch64VectorSplat()</a>, <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00035">llvm::AArch64GISelUtils::getAArch64VectorSplatScalar()</a>, <a class="el" href="LegalizerInfo_8cpp_source.html#l00329">llvm::LegalizerInfo::getAction()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07687">llvm::SIInstrInfo::getAddNoCarry()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03538">llvm::AMDGPURegisterBankInfo::getAGPROpMapping()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00256">llvm::TargetRegisterInfo::getAllocatableSet()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00413">llvm::getAnyConstantVRegValWithLookThrough()</a>, <a class="el" href="AMDGPURegBankCombiner_8cpp_source.html#l00090">AMDGPURegBankCombinerHelper::getAsVgpr()</a>, <a class="el" href="AMDGPUGlobalISelUtils_8cpp_source.html#l00019">llvm::AMDGPU::getBaseWithConstantOffset()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01788">getBaseWithConstantOffset()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00550">llvm::FunctionLoweringInfo::getCatchPadExceptionPointerVReg()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00747">getCmpOperandFoldingProfit()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00432">llvm::getConstantFPVRegVal()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04873">getConstantZext32Val()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02920">llvm::SIRegisterInfo::getConstrainedRegClassForOperand()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00149">getCopyRegClasses()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00651">getDataDeps()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03386">llvm::AMDGPURegisterBankInfo::getDefaultMappingAllVGPR()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03344">llvm::AMDGPURegisterBankInfo::getDefaultMappingSOP()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03362">llvm::AMDGPURegisterBankInfo::getDefaultMappingVOP()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00459">llvm::getDefIgnoringCopies()</a>, <a class="el" href="SPIRVUtils_8cpp_source.html#l00211">getDefInstrMaybeConstant()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00187">getDefRegMask()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00440">llvm::getDefSrcRegIgnoringCopies()</a>, <a class="el" href="X86DynAllocaExpander_8cpp_source.html#l00080">getDynAllocaAmount()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01105">llvm::getFConstantSplat()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00421">llvm::getFConstantVRegValWithLookThrough()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00367">llvm::PPCInstrInfo::getFMAPatterns()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05203">getFMULPatterns()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03211">getFoldableImm()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00712">llvm::getFunctionLiveInPhysReg()</a>, <a class="el" href="CSKYInstrInfo_8cpp_source.html#l00564">llvm::CSKYInstrInfo::getGlobalBaseReg()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01091">llvm::getIConstantSplatSExtVal()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01073">llvm::getIConstantSplatVal()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01085">getIConstantSplatVal()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00298">llvm::getIConstantVRegSExtVal()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00286">llvm::getIConstantVRegVal()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00407">llvm::getIConstantVRegValWithLookThrough()</a>, <a class="el" href="SPIRVUtils_8cpp_source.html#l00225">getIConstVal()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03405">llvm::AMDGPURegisterBankInfo::getImageMapping()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00677">getImmedFromMO()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l01034">getImmOrMaterializedImm()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04164">llvm::AMDGPULegalizerInfo::getImplicitArgPtr()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01153">llvm::R600InstrInfo::getIndirectIndexBegin()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03758">getIndirectSGPRIdx()</a>, <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00277">llvm::X86RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00286">llvm::AArch64RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00453">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00334">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsic()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00374">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsicWSideEffects()</a>, <a class="el" href="ARMRegisterBankInfo_8cpp_source.html#l00215">llvm::ARMRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00424">llvm::MipsRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00161">llvm::X86RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00568">llvm::AArch64RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03555">llvm::AMDGPURegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03464">llvm::AMDGPURegisterBankInfo::getInstrMappingForLoad()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00159">llvm::RegisterBankInfo::getInstrMappingImpl()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01031">llvm::RISCVInstrInfo::getInstSizeInBytes()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00422">getLanesWithProperty()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01255">llvm::RegPressureTracker::getLastUsedLanes()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00244">llvm::getLiveLaneMask()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00450">getLiveLanesAt()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01245">llvm::RegPressureTracker::getLiveLanesAt()</a>, <a class="el" href="GCNRegPressure_8h_source.html#l00212">llvm::getLiveRegMap()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00263">llvm::getLiveRegs()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01266">llvm::RegPressureTracker::getLiveThroughAt()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00094">llvm::DstOp::getLLTTy()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00165">llvm::SrcOp::getLLTTy()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03310">llvm::AMDGPURegisterBankInfo::getMappingType()</a>, <a class="el" href="Context_8h_source.html#l00061">llvm::mca::Context::getMCRegisterInfo()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l07414">getMemsetValue()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00334">llvm::RegisterBankInfo::OperandsMapper::getMRI()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l01132">getNewSource()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8h_source.html#l00251">llvm::getOpcodeDef()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00166">llvm::PPCInstrInfo::getOperandLatency()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04833">llvm::SIInstrInfo::getOpRegClass()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00681">getPHIDeps()</a>, <a class="el" href="LoadStoreOpt_8cpp_source.html#l00081">llvm::GISelAddressing::getPointerInfo()</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00115">llvm::MachineFrameInfo::getPristineRegs()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00027">getRC32()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00542">llvm::PPCRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00074">llvm::SystemZRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00972">llvm::X86RegisterInfo::getRegAllocationHints()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00336">llvm::ARMBaseRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00422">llvm::TargetRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00080">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00109">llvm::RegisterBankInfo::getRegBankFromConstraints()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03511">llvm::AMDGPURegisterBankInfo::getRegBankID()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00885">getRegClassesForCopy()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02812">llvm::SIRegisterInfo::getRegClassForReg()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00092">llvm::VirtRegMap::getRegInfo()</a>, <a class="el" href="LiveRangeCalc_8h_source.html#l00167">llvm::LiveRangeCalc::getRegInfo()</a>, <a class="el" href="lib_2MC_2MCDisassembler_2Disassembler_8h_source.html#l00112">llvm::LLVMDisasmContext::getRegisterInfo()</a>, <a class="el" href="MCContext_8h_source.html#l00449">llvm::MCContext::getRegisterInfo()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02089">llvm::AMDGPU::getRegOperandSize()</a>, <a class="el" href="GCNRegPressure_8h_source.html#l00262">llvm::getRegPressure()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00484">getRegSeqInit()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00502">llvm::TargetRegisterInfo::getRegSizeInBits()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01000">llvm::LiveIntervals::HMEditor::getRegUnitLI()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01819">llvm::AMDGPULegalizerInfo::getSegmentAperture()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03519">llvm::AMDGPURegisterBankInfo::getSGPROpMapping()</a>, <a class="el" href="X86FastPreTileConfig_8cpp_source.html#l00291">getShape()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00204">getSingleDef()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00490">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00127">getSrcFromCopy()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00466">llvm::getSrcRegIgnoringCopies()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01235">getSrcRegIgnoringCopies()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01360">getTestBitReg()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00937">getTileShape()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03551">getTruncStoreByteOffset()</a>, <a class="el" href="LegalizerInfo_8cpp_source.html#l00253">getTypeFromTypeIdx()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01459">llvm::MachineInstr::getTypeToPrint()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00199">getUsedRegMask()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03449">llvm::AMDGPURegisterBankInfo::getValueMappingForPtr()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04685">llvm::SIInstrInfo::getVALUOp()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00857">getVectorFCMP()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01744">getVectorShiftImm()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01753">getVectorSHLImm()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01125">llvm::getVectorSplat()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03530">llvm::AMDGPURegisterBankInfo::getVGPROpMapping()</a>, <a class="el" href="NVPTXAsmPrinter_8cpp_source.html#l00578">llvm::NVPTXAsmPrinter::getVirtualRegisterName()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01834">llvm::RISCVInstrInfo::getVLENFactoredAmount()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00265">getVRegDef()</a>, <a class="el" href="MIParser_8cpp_source.html#l00321">llvm::PerFunctionMIParsingState::getVRegInfo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08018">llvm::getVRegSubRegDef()</a>, <a class="el" href="CSEInfo_8h_source.html#l00172">llvm::GISelInstProfileBuilder::GISelInstProfileBuilder()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00624">llvm::CallLowering::handleAssignments()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01763">llvm::AMDGPURegisterBankInfo::handleD16VData()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04319">llvm::AMDGPULegalizerInfo::handleD16VData()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01512">llvm::LiveIntervals::handleMove()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01528">llvm::LiveIntervals::handleMoveIntoNewBundle()</a>, <a class="el" href="AMDGPUResourceUsageAnalysis_8cpp_source.html#l00073">hasAnyNonFlatUseOfReg()</a>, <a class="el" href="WebAssemblyFixIrreducibleControlFlow_8cpp_source.html#l00494">hasArgumentDef()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02655">llvm::X86InstrInfo::hasCommutePreference()</a>, <a class="el" href="MCInstrDesc_8cpp_source.html#l00032">llvm::MCInstrDesc::hasImplicitDefOfPhysReg()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05025">hasMoreUses()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00283">hasOneUse()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00698">llvm::TargetInstrInfo::hasReassociableOperands()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00717">llvm::TargetInstrInfo::hasReassociableSibling()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03601">hasSameNumEltsOnAllVectorOperands()</a>, <a class="el" href="EarlyIfConversion_8cpp_source.html#l00559">hasSameValue()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l00345">hasUseAfterLoop()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00135">hasVectorOperands()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00785">llvm::SIInstrInfo::hasVGPRUses()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00990">llvm::LiveIntervals::HMEditor::HMEditor()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00401">hoistAndMergeSGPRInits()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00084">llvm::GCNRegPressure::inc()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00050">increaseSetPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00225">llvm::LiveRegSet::init()</a>, <a class="el" href="DeadMachineInstructionElim_8cpp_source.html#l00058">INITIALIZE_PASS()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00447">llvm::MIRParserImpl::initializeMachineFunction()</a>, <a class="el" href="ARMMCTargetDesc_8cpp_source.html#l00224">llvm::ARM_MC::initLLVMToCVRegMapping()</a>, <a class="el" href="AArch64MCTargetDesc_8cpp_source.html#l00066">llvm::AArch64_MC::initLLVMToCVRegMapping()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00167">llvm::X86_MC::initLLVMToSEHAndCVRegMapping()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8cpp_source.html#l00037">llvm::WebAssemblyFunctionInfo::initWARegs()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l01220">llvm::PPCFrameLowering::inlineStackProbe()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00194">insertAssignInstr()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00226">llvm::VEInstrInfo::insertBranch()</a>, <a class="el" href="SILowerSGPRSpills_8cpp_source.html#l00076">insertCSRSaves()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01250">llvm::SIInstrInfo::insertEQ()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00954">llvm::RISCVInstrInfo::insertIndirectBranch()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02385">llvm::SIInstrInfo::insertIndirectBranch()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01263">llvm::SIInstrInfo::insertNE()</a>, <a class="el" href="MachineSSAUpdater_8cpp_source.html#l00119">InsertNewDef()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00776">insertPHI()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00650">llvm::AArch64InstrInfo::insertSelect()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00571">llvm::SystemZInstrInfo::insertSelect()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02764">llvm::SIInstrInfo::insertSelect()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03374">llvm::X86InstrInfo::insertSelect()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01576">llvm::PPCInstrInfo::insertSelect()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00869">llvm::CallLowering::insertSRetIncomingArgument()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00808">llvm::CallLowering::insertSRetLoads()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00838">llvm::CallLowering::insertSRetStores()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01124">llvm::SIInstrInfo::insertVectorSelect()</a>, <a class="el" href="LoadStoreOpt_8cpp_source.html#l00188">llvm::GISelAddressing::instMayAlias()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02824">llvm::SIRegisterInfo::isAGPR()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l04294">IsAGPROperand()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01226">llvm::isAllOnesOrAllOnesSplat()</a>, <a class="el" href="RISCVSExtWRemoval_8cpp_source.html#l00075">isAllUsesReadW()</a>, <a class="el" href="MachineCopyPropagation_8cpp_source.html#l00844">isBackwardPropagatableCopy()</a>, <a class="el" href="InstructionSelector_8cpp_source.html#l00038">llvm::InstructionSelector::isBaseWithConstantOffset()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01119">llvm::isBuildVectorAllOnes()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01113">llvm::isBuildVectorAllZeros()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01058">llvm::isBuildVectorConstantSplat()</a>, <a class="el" href="MachineCSE_8cpp_source.html#l00262">isCallerPreservedOrConstPhysReg()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10158">llvm::SITargetLowering::isCanonicalized()</a>, <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00043">llvm::AArch64GISelUtils::isCMN()</a>, <a class="el" href="AMDGPUCombinerHelper_8cpp_source.html#l00151">isConstantCostlierToNegate()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01196">llvm::isConstantOrConstantSplatVector()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01159">llvm::isConstantOrConstantVector()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00938">isCopyFeedingInvariantStore()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00146">isCrossCopy()</a>, <a class="el" href="NVPTXPeephole_8cpp_source.html#l00075">isCVTAToLocalCombinationCandidate()</a>, <a class="el" href="MachineCycleAnalysis_8cpp_source.html#l00090">llvm::isCycleInvariant()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l00289">isDefBetween()</a>, <a class="el" href="TailDuplicator_8cpp_source.html#l00297">isDefLiveOut()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02957">llvm::SITargetLowering::isEligibleForTailCallOptimization()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l08107">llvm::AArch64InstrInfo::isExtendLikelyToBeFolded()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">isFPR64()</a>, <a class="el" href="SPIRVInstructionSelector_8cpp_source.html#l01053">isImm()</a>, <a class="el" href="R600OptimizeVectorRegisters_8cpp_source.html#l00040">isImplicitlyDef()</a>, <a class="el" href="PHIElimination_8cpp_source.html#l00250">isImplicitlyDefined()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00904">isInvariantStore()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00331">isKilled()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00633">llvm::isKnownNeverNaN()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8h_source.html#l00300">llvm::isKnownNeverSNaN()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01910">isKnownNonNull()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00806">llvm::isKnownToBeAPowerOfTwo()</a>, <a class="el" href="LegalizerInfo_8cpp_source.html#l00358">llvm::LegalizerInfo::isLegal()</a>, <a class="el" href="LegalizerInfo_8cpp_source.html#l00363">llvm::LegalizerInfo::isLegalOrCustom()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04938">llvm::SIInstrInfo::isLegalRegOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04965">llvm::SIInstrInfo::isLegalVSrcOperand()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00790">llvm::LiveVariables::VarInfo::isLiveIn()</a>, <a class="el" href="LiveVariables_8h_source.html#l00288">llvm::LiveVariables::isLiveIn()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02659">llvm::SMSchedule::isLoopCarried()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02687">llvm::SMSchedule::isLoopCarriedDefOfUse()</a>, <a class="el" href="MachineLoopInfo_8cpp_source.html#l00154">llvm::MachineLoop::isLoopInvariant()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00192">llvm::isModAndRefSet()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00189">llvm::isModOrRefSet()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00196">llvm::isModSet()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00202">llvm::isMustSet()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00185">llvm::isNoModRef()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05703">isNonZeroModBitWidthOrUndef()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03219">isNot()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01208">llvm::isNullOrNullSplat()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01187">llvm::isOfRegClass()</a>, <a class="el" href="InstructionSelector_8cpp_source.html#l00029">llvm::InstructionSelector::isOperandImmEqual()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00792">isOperandKill()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04976">llvm::SIInstrInfo::isOperandLegal()</a>, <a class="el" href="HexagonMCInstrInfo_8cpp_source.html#l00755">llvm::HexagonMCInstrInfo::isPredReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00745">llvm::X86InstrInfo::isReallyTriviallyReMaterializable()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00199">llvm::isRefSet()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00312">isSafeToMove()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03328">llvm::AMDGPURegisterBankInfo::isSALUMapping()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l12597">llvm::SITargetLowering::isSDNodeSourceOfDivergence()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02671">llvm::SIRegisterInfo::isSGPRReg()</a>, <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00113">isSignExtended()</a>, <a class="el" href="RISCVSExtWRemoval_8cpp_source.html#l00293">isSignExtendedW()</a>, <a class="el" href="RISCVSExtWRemoval_8cpp_source.html#l00195">isSignExtendingOpW()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l05248">llvm::PPCInstrInfo::isSignOrZeroExtended()</a>, <a class="el" href="SILowerControlFlow_8cpp_source.html#l00196">isSimpleIf()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00331">isSSA()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l03931">isTerminalReg()</a>, <a class="el" href="X86FastPreTileConfig_8cpp_source.html#l00271">isTileDef()</a>, <a class="el" href="X86FastPreTileConfig_8cpp_source.html#l00425">isTileRegDef()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00210">llvm::isTriviallyDead()</a>, <a class="el" href="SPIRVInstrInfo_8cpp_source.html#l00049">llvm::SPIRVInstrInfo::isTypeDeclInstr()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02456">isVCmpResult()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00288">llvm::SIRegisterInfo::isVectorRegister()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02817">llvm::SIRegisterInfo::isVGPR()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00777">llvm::SIInstrInfo::isVGPRCopy()</a>, <a class="el" href="AMDGPURegBankCombiner_8cpp_source.html#l00086">AMDGPURegBankCombinerHelper::isVgprRegBank()</a>, <a class="el" href="SILowerI1Copies_8cpp_source.html#l00490">isVRegCompatibleReg()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00476">isVShiftRImm()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00915">isXPLeafCandidate()</a>, <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00119">isZeroExtended()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00051">llvm::LegalizationArtifactCombiner::LegalizationArtifactCombiner()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01929">llvm::AMDGPULegalizerInfo::legalizeAddrSpaceCast()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02729">llvm::AMDGPULegalizerInfo::legalizeAtomicCmpXChg()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04492">llvm::AMDGPULegalizerInfo::legalizeBufferLoad()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04405">llvm::AMDGPULegalizerInfo::legalizeBufferStore()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02888">llvm::AMDGPULegalizerInfo::legalizeBuildVector()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05385">llvm::AMDGPULegalizerInfo::legalizeBVHIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03200">llvm::AMDGPULegalizerInfo::legalizeCTLZ_CTTZ()</a>, <a class="el" href="MipsLegalizerInfo_8cpp_source.html#l00332">llvm::MipsLegalizerInfo::legalizeCustom()</a>, <a class="el" href="ARMLegalizerInfo_8cpp_source.html#l00365">llvm::ARMLegalizerInfo::legalizeCustom()</a>, <a class="el" href="AArch64LegalizerInfo_8cpp_source.html#l00825">llvm::AArch64LegalizerInfo::legalizeCustom()</a>, <a class="el" href="SPIRVLegalizerInfo_8cpp_source.html#l00274">llvm::SPIRVLegalizerInfo::legalizeCustom()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01735">llvm::AMDGPULegalizerInfo::legalizeCustom()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02332">llvm::AMDGPULegalizerInfo::legalizeExtractVectorElt()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03748">llvm::AMDGPULegalizerInfo::legalizeFastUnsafeFDIV()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03797">llvm::AMDGPULegalizerInfo::legalizeFastUnsafeFDIV64()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02075">llvm::AMDGPULegalizerInfo::legalizeFceil()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03423">llvm::AMDGPULegalizerInfo::legalizeFDIV()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03834">llvm::AMDGPULegalizerInfo::legalizeFDIV16()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03899">llvm::AMDGPULegalizerInfo::legalizeFDIV32()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03968">llvm::AMDGPULegalizerInfo::legalizeFDIV64()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02830">llvm::AMDGPULegalizerInfo::legalizeFFloor()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02707">llvm::AMDGPULegalizerInfo::legalizeFMad()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02246">llvm::AMDGPULegalizerInfo::legalizeFPTOI()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02104">llvm::AMDGPULegalizerInfo::legalizeFrem()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02049">llvm::AMDGPULegalizerInfo::legalizeFrint()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05428">llvm::SIInstrInfo::legalizeGenericOperand()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02516">llvm::AMDGPULegalizerInfo::legalizeGlobalValue()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04861">llvm::AMDGPULegalizerInfo::legalizeImageIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04183">llvm::AMDGPULegalizerInfo::legalizeImplicitArgPtr()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02366">llvm::AMDGPULegalizerInfo::legalizeInsertVectorElt()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05548">llvm::AMDGPULegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02138">llvm::AMDGPULegalizerInfo::legalizeIntrinsicTrunc()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04229">llvm::AMDGPULegalizerInfo::legalizeIsAddrSpace()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02183">llvm::AMDGPULegalizerInfo::legalizeITOFP()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04211">llvm::AMDGPULegalizerInfo::legalizeLDSKernelId()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02625">llvm::AMDGPULegalizerInfo::legalizeLoad()</a>, <a class="el" href="Legalizer_8cpp_source.html#l00173">llvm::Legalizer::legalizeMachineFunction()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03148">llvm::AMDGPULegalizerInfo::legalizeMul()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05712">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05410">llvm::SIInstrInfo::legalizeOperandsFLAT()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05310">llvm::SIInstrInfo::legalizeOperandsSMRD()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05070">llvm::SIInstrInfo::legalizeOperandsVOP2()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05182">llvm::SIInstrInfo::legalizeOperandsVOP3()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04850">llvm::SIInstrInfo::legalizeOpWithMove()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04090">llvm::AMDGPULegalizerInfo::legalizeRsqClampIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02408">llvm::AMDGPULegalizerInfo::legalizeShuffleVector()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03680">llvm::AMDGPULegalizerInfo::legalizeSignedDIV_REM()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02428">llvm::AMDGPULegalizerInfo::legalizeSinCos()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05297">llvm::AMDGPULegalizerInfo::legalizeTrapHsaQueuePtr()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05267">llvm::AMDGPULegalizerInfo::legalizeTrapIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03640">llvm::AMDGPULegalizerInfo::legalizeUnsignedDIV_REM()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03347">llvm::AMDGPULegalizerInfo::legalizeWorkitemIDIntrinsic()</a>, <a class="el" href="LiveRangeEdit_8h_source.html#l00130">llvm::LiveRangeEdit::LiveRangeEdit()</a>, <a class="el" href="Disassembler_8cpp_source.html#l00045">LLVMCreateDisasmCPUFeatures()</a>, <a class="el" href="lib_2MC_2MCDisassembler_2Disassembler_8h_source.html#l00085">llvm::LLVMDisasmContext::LLVMDisasmContext()</a>, <a class="el" href="Disassembler_8cpp_source.html#l00302">LLVMSetDisasmOptions()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l01965">llvm::SystemZInstrInfo::loadImmediate()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03675">loadM0FromVGPR()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00207">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01684">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="MVETPAndVPTOptimisationsPass_8cpp_source.html#l00100">LookThroughCOPY()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00596">llvm::TargetRegisterInfo::lookThruCopyLike()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00618">llvm::TargetRegisterInfo::lookThruSingleUseCopyChain()</a>, <a class="el" href="WebAssemblyMCInstLower_8cpp_source.html#l00167">llvm::WebAssemblyMCInstLower::lower()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03240">llvm::LegalizerHelper::lower()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00286">llvm::X86CallLowering::lowerCall()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00454">llvm::ARMCallLowering::lowerCall()</a>, <a class="el" href="M68kCallLowering_8cpp_source.html#l00169">llvm::M68kCallLowering::lowerCall()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l01093">llvm::AArch64CallLowering::lowerCall()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l01290">llvm::AMDGPUCallLowering::lowerCall()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00081">llvm::CallLowering::lowerCall()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00349">llvm::HexagonTargetLowering::LowerCallResult()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l00524">LowerCallResults()</a>, <a class="el" href="PPCCallLowering_8cpp_source.html#l00051">llvm::PPCCallLowering::lowerFormalArguments()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00237">llvm::X86CallLowering::lowerFormalArguments()</a>, <a class="el" href="M68kCallLowering_8cpp_source.html#l00100">llvm::M68kCallLowering::lowerFormalArguments()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00541">llvm::AArch64CallLowering::lowerFormalArguments()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00563">llvm::AMDGPUCallLowering::lowerFormalArguments()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00774">llvm::HexagonTargetLowering::LowerFormalArguments()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l01480">llvm::SystemZTargetLowering::LowerFormalArguments()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00490">llvm::AMDGPUCallLowering::lowerFormalArgumentsKernel()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l00430">LowerFPToInt()</a>, <a class="el" href="InlineAsmLowering_8cpp_source.html#l00269">llvm::InlineAsmLowering::lowerInlineAsm()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00132">llvm::X86CallLowering::lowerReturn()</a>, <a class="el" href="M68kCallLowering_8cpp_source.html#l00071">llvm::M68kCallLowering::lowerReturn()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00348">llvm::AArch64CallLowering::lowerReturn()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l01153">llvm::AMDGPUCallLowering::lowerTailCall()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00911">lowerVectorFCMP()</a>, <a class="el" href="BitTracker_8h_source.html#l00393">llvm::BitTracker::MachineEvaluator::MachineEvaluator()</a>, <a class="el" href="LegalizerInfo_8cpp_source.html#l00424">llvm::machineFunctionIsIllegal()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00039">llvm::MIPatternMatch::OneUse_match&lt; SubPatternT &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00053">llvm::MIPatternMatch::OneNonDBGUse_match&lt; SubPatternT &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00081">llvm::MIPatternMatch::ConstantMatch&lt; ConstT &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00116">llvm::MIPatternMatch::ICstOrSplatMatch&lt; ConstT &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00142">llvm::MIPatternMatch::GCstAndRegMatch::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00155">llvm::MIPatternMatch::GFCstAndRegMatch::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00169">llvm::MIPatternMatch::GFCstOrSplatGFCstMatch::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00184">llvm::MIPatternMatch::SpecificConstantMatch::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00200">llvm::MIPatternMatch::SpecificConstantSplatMatch::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00216">llvm::MIPatternMatch::SpecificConstantOrSplatMatch::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00269">llvm::MIPatternMatch::And&lt; Pred, Preds... &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00287">llvm::MIPatternMatch::Or&lt; Pred, Preds... &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00346">llvm::MIPatternMatch::bind_ty&lt; Class &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00369">llvm::MIPatternMatch::BinaryOp_match&lt; LHS_P, RHS_P, Opcode, Commutable &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00393">llvm::MIPatternMatch::BinaryOpc_match&lt; LHS_P, RHS_P, Commutable &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00516">llvm::MIPatternMatch::UnaryOp_match&lt; SrcTy, Opcode &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00609">llvm::MIPatternMatch::CompareOp_match&lt; Pred_P, LHS_P, RHS_P, Opcode &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00641">llvm::MIPatternMatch::CheckType::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00657">llvm::MIPatternMatch::TernaryOp_match&lt; Src0Ty, Src1Ty, Src2Ty, Opcode &gt;::match()</a>, <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00124">matchAArch64MulConstCombine()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00616">matchAdjustICmpImmAndPred()</a>, <a class="el" href="MCInstPrinter_8cpp_source.html#l00063">matchAliasCondition()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00722">matchBuildVectorToDup()</a>, <a class="el" href="AMDGPUPreLegalizerCombiner_8cpp_source.html#l00060">AMDGPUPreLegalizerCombinerHelper::matchClampI64ToI16()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00067">llvm::MIPatternMatch::matchConstant()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00102">llvm::MIPatternMatch::matchConstantSplat()</a>, <a class="el" href="AMDGPUPostLegalizerCombiner_8cpp_source.html#l00252">AMDGPUPostLegalizerCombinerHelper::matchCvtF32UByteN()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00356">matchDup()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00340">matchDupFromBuildVector()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00301">matchDupFromInsertVectorElt()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00644">matchDupLane()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00373">matchEXT()</a>, <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00053">matchExtractVecEltPairwiseAdd()</a>, <a class="el" href="AArch64PreLegalizerCombiner_8cpp_source.html#l00038">matchFConstantToConstant()</a>, <a class="el" href="AMDGPUPostLegalizerCombiner_8cpp_source.html#l00079">AMDGPUPostLegalizerCombinerHelper::matchFMinFMaxLegacy()</a>, <a class="el" href="AMDGPUCombinerHelper_8cpp_source.html#l00184">AMDGPUCombinerHelper::matchFoldableFneg()</a>, <a class="el" href="AArch64PreLegalizerCombiner_8cpp_source.html#l00117">matchFoldGlobalOffset()</a>, <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00248">matchFoldMergeToZext()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00955">matchFormTruncstore()</a>, <a class="el" href="AMDGPURegBankCombiner_8cpp_source.html#l00272">AMDGPURegBankCombinerHelper::matchFPMed3ToClamp()</a>, <a class="el" href="AMDGPURegBankCombiner_8cpp_source.html#l00236">AMDGPURegBankCombinerHelper::matchFPMinMaxToClamp()</a>, <a class="el" href="AMDGPURegBankCombiner_8cpp_source.html#l00196">AMDGPURegBankCombinerHelper::matchFPMinMaxToMed3()</a>, <a class="el" href="AArch64PreLegalizerCombiner_8cpp_source.html#l00065">matchICmpRedundantTrunc()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l02912">MatchingStackOffset()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00429">matchINS()</a>, <a class="el" href="AMDGPURegBankCombiner_8cpp_source.html#l00150">AMDGPURegBankCombinerHelper::matchIntMinMaxToMed3()</a>, <a class="el" href="AArch64LegalizerInfo_8cpp_source.html#l01057">matchLDPSTPAddrMode()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03272">matchLoadAndBytePosition()</a>, <a class="el" href="AMDGPURegBankCombiner_8cpp_source.html#l00129">AMDGPURegBankCombinerHelper::matchMed()</a>, <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00269">matchMutateAnyExtToZExt()</a>, <a class="el" href="AMDGPUPostLegalizerCombiner_8cpp_source.html#l00210">AMDGPUPostLegalizerCombinerHelper::matchRcpSqrtToRsq()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00218">matchREV()</a>, <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00296">matchSplitStoreZero128()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00247">matchTRN()</a>, <a class="el" href="AMDGPUPostLegalizerCombiner_8cpp_source.html#l00167">AMDGPUPostLegalizerCombinerHelper::matchUCharToFloat()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01241">llvm::matchUnaryPredicate()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00268">matchUZP()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00489">matchVAshrLshrImm()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l03238">matchZeroExtendFromS32()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00284">matchZip()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00610">llvm::AArch64RegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00806">llvm::SIRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01748">llvm::PPCRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00665">llvm::ARMBaseRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01063">llvm::SIInstrInfo::materializeImmediate()</a>, <a class="el" href="WebAssemblyPeephole_8cpp_source.html#l00061">maybeRewriteToDrop()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03560">llvm::SIInstrInfo::mayReadEXEC()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00275">mergeVectorRegsToResultRegs()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00025">llvm::MIPatternMatch::mi_match()</a>, <a class="el" href="ModuloSchedule_8h_source.html#l00262">llvm::ModuloScheduleExpander::ModuloScheduleExpander()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00629">moveAndTeeForMultiUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05329">llvm::SIInstrInfo::moveFlatAddrToVGPR()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00516">moveForSingleUse()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00171">moveOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06038">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="CSKYInstrInfo_8cpp_source.html#l00224">llvm::CSKYInstrInfo::movImm()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01582">needToReserveScavengingSpillSlots()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00429">oneUseDominatesOtherUses()</a>, <a class="el" href="AMDGPUCombinerHelper_8cpp_source.html#l00067">opMustUseVOP3Encoding()</a>, <a class="el" href="WebAssemblyMemIntrinsicResults_8cpp_source.html#l00148">optimizeCall()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00283">llvm::LanaiInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01422">llvm::AArch64InstrInfo::optimizeCompareInstr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03005">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08314">llvm::SIInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04256">llvm::X86InstrInfo::optimizeCompareInstr()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02384">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06663">llvm::AArch64InstrInfo::optimizeCondBranch()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l00182">llvm::BranchFolder::OptimizeFunction()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04631">llvm::X86InstrInfo::optimizeLoadInstr()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00491">llvm::LanaiInstrInfo::optimizeSelect()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02350">llvm::ARMBaseInstrInfo::optimizeSelect()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00958">llvm::CallLowering::parametersInCSRMatch()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00080">llvm::TargetLowering::parametersInCSRMatch()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00739">llvm::AMDGPUCallLowering::passSpecialInputs()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01694">peekThroughBitcast()</a>, <a class="el" href="MachineLoopUtils_8cpp_source.html#l00026">llvm::PeelSingleBlockLoop()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01664">llvm::HexagonInstrInfo::PredicateInstruction()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02010">llvm::VETargetLowering::prepareMBB()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02059">llvm::VETargetLowering::prepareSymbol()</a>, <a class="el" href="DWARFExpression_8cpp_source.html#l00228">llvm::prettyPrintRegisterOp()</a>, <a class="el" href="MachineSSAContext_8cpp_source.html#l00041">llvm::GenericSSAContext&lt; MachineFunction &gt;::print()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00659">llvm::MIPrinter::print()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00745">llvm::MachineOperand::print()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00344">llvm::MachineBasicBlock::print()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01539">llvm::MachineInstr::print()</a>, <a class="el" href="SystemZAsmPrinter_8cpp_source.html#l00788">llvm::SystemZAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="DWARFExpression_8cpp_source.html#l00509">llvm::DWARFExpression::printCompact()</a>, <a class="el" href="DWARFExpression_8cpp_source.html#l00405">llvm::printCompactDWARFExpr()</a>, <a class="el" href="X86WinCOFFTargetStreamer_8cpp_source.html#l00291">printFPOReg()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00023">llvm::printLivesAt()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00888">PrintNodeInfo()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00111">llvm::printReg()</a>, <a class="el" href="DWARFDebugFrame_8cpp_source.html#l00032">printRegister()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01105">llvm::SIFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00441">llvm::SystemZELFFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01215">llvm::SIFrameLowering::processFunctionBeforeFrameIndicesReplaced()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00325">processInstr()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00349">processInstrsWithTypeFolding()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00377">processSwitches()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01855">llvm::ARMBaseInstrInfo::produceSameValue()</a>, <a class="el" href="MIRCanonicalizerPass_8cpp_source.html#l00290">propagateLocalCopies()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00146">propagateSPIRVType()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l01209">llvm::PSetIterator::PSetIterator()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00867">pushRegsToStack()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05268">llvm::SIInstrInfo::readlaneVGPRToSGPR()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00805">llvm::TargetInstrInfo::reassociateOps()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00765">llvm::RegPressureTracker::recede()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00281">llvm::recomputeLivenessFlags()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00729">regIsPICBase()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01880">reinsertVectorIndexAdd()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00561">rematerializeCheapDef()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00522">removeCopies()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00276">llvm::MachineInstr::removeOperand()</a>, <a class="el" href="WebAssemblyMemIntrinsicResults_8cpp_source.html#l00084">replaceDominatedUses()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00516">llvm::LegalizationArtifactCombiner::replaceRegOrBuildCopy()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l00331">replaceRegUsesAfterLoop()</a>, <a class="el" href="MIRCanonicalizerPass_8cpp_source.html#l00124">rescheduleCanonically()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02203">reservePrivateMemoryRegs()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01773">llvm::PPCRegisterInfo::resolveFrameIndex()</a>, <a class="el" href="M68kFrameLowering_8cpp_source.html#l00870">llvm::M68kFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00134">resultDependsOnExec()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00530">llvm::rewriteT2FrameIndex()</a>, <a class="el" href="WebAssemblyAsmPrinter_8h_source.html#l00055">llvm::WebAssemblyAsmPrinter::runOnMachineFunction()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00082">llvm::InstructionSelect::runOnMachineFunction()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00371">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00063">llvm::VirtRegMap::runOnMachineFunction()</a>, <a class="el" href="ExecutionDomainFix_8cpp_source.html#l00413">llvm::ExecutionDomainFix::runOnMachineFunction()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l01040">llvm::MachineFunction::salvageCopySSAImpl()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01305">llvm::saveUsesAndErase()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00757">llvm::scavengeFrameVirtualRegs()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00683">scavengeFrameVirtualRegsInBlock()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00585">llvm::RegScavenger::scavengeRegisterBackwards()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00630">scavengeVReg()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00910">selectCopy()</a>, <a class="el" href="ARMInstructionSelector_8cpp_source.html#l00231">selectMergeValues()</a>, <a class="el" href="ARMInstructionSelector_8cpp_source.html#l00262">selectUnmergeValues()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01247">setBufferOffsets()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00099">llvm::MachineOperand::setIsDef()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00206">llvm::setMod()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00218">llvm::setModAndRef()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00214">llvm::setMust()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00210">llvm::setRef()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00053">llvm::MachineOperand::setReg()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00689">llvm::MipsRegisterBankInfo::setRegBank()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00457">llvm::CoalescerPair::setRegisters()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00662">setRegsToType()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00658">llvm::MIRParserImpl::setupRegisterInfo()</a>, <a class="el" href="TileShapeInfo_8h_source.html#l00032">llvm::ShapeT::ShapeT()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00877">llvm::ARMBaseRegisterInfo::shouldCoalesce()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l02315">llvm::TargetLoweringBase::shouldLocalize()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00613">llvm::PPCInstrInfo::shouldReduceRegisterPressure()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00069">llvm::TargetRegisterInfo::shouldRegionSplitForVirtReg()</a>, <a class="el" href="MachinePipeliner_8h_source.html#l00524">llvm::SMSchedule::SMSchedule()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02699">llvm::AArch64FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l02683">llvm::X86FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="M68kFrameLowering_8cpp_source.html#l00835">llvm::M68kFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02363">llvm::PPCFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01151">spillVGPRtoAGPR()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00639">llvm::AMDGPURegisterBankInfo::split64BitValueForMapping()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04249">llvm::AMDGPULegalizerInfo::splitBufferOffsets()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01011">llvm::MachineBasicBlock::SplitCriticalEdge()</a>, <a class="el" href="PPCReduceCRLogicals_8cpp_source.html#l00140">splitMBB()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01742">llvm::LiveIntervals::splitSeparateComponents()</a>, <a class="el" href="MachineStableHash_8cpp_source.html#l00063">llvm::stableHashValue()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00129">llvm::WebAssemblyFunctionInfo::stackifyVReg()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00164">llvm::Thumb2InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01517">llvm::SIInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02819">stripAnySourceMods()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01086">toggleKills()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00331">tryAddToFoldList()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00520">tryAdjustICmpImmAndPred()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00183">tryChangeVGPRtoSGPRinCopy()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00055">llvm::LegalizationArtifactCombiner::tryCombineAnyExt()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l01015">llvm::LegalizationArtifactCombiner::tryCombineExtract()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l01068">llvm::LegalizationArtifactCombiner::tryCombineInstruction()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00172">llvm::LegalizationArtifactCombiner::tryCombineSExt()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00229">llvm::LegalizationArtifactCombiner::tryCombineTrunc()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00783">llvm::LegalizationArtifactCombiner::ArtifactValueFinder::tryCombineUnmergeDefs()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00813">llvm::LegalizationArtifactCombiner::tryCombineUnmergeValues()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00109">llvm::LegalizationArtifactCombiner::tryCombineZExt()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l01055">tryConstantFoldOp()</a>, <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00063">llvm::AArch64GISelUtils::tryEmitBZero()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00332">llvm::LegalizationArtifactCombiner::tryFoldImplicitDef()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00368">llvm::LegalizationArtifactCombiner::tryFoldUnmergeCast()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00802">trySwapICmpOperands()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00517">tryToFoldACImm()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00073">tryToGetTargetInfo()</a>, <a class="el" href="AArch64PreLegalizerCombiner_8cpp_source.html#l00225">tryToSimplifyUADDO()</a>, <a class="el" href="WebAssemblyCFGStackify_8cpp_source.html#l00786">unstackifyVRegsUsedInSplitBB()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00704">unsupportedBinOp()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01008">llvm::LiveIntervals::HMEditor::updateAllRanges()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04294">llvm::AMDGPULegalizerInfo::updateBufferMMO()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00178">updateOperand()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01169">UpdateOperandRegClass()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05852">updateOperandRegConstraints()</a>, <a class="el" href="PPCReduceCRLogicals_8cpp_source.html#l00056">updatePHIs()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00391">llvm::ARMBaseRegisterInfo::updateRegAllocHint()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00698">llvm::SIMachineFunctionInfo::usesAGPRs()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03898">llvm::SIInstrInfo::usesConstantBus()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l01071">llvm::LiveInterval::verify()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03228">verifyCFIntrinsic()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03983">llvm::SIInstrInfo::verifyInstruction()</a>, <a class="el" href="SparcFrameLowering_8cpp_source.html#l00309">verifyLeafProcRegUse()</a>, <a class="el" href="MIRVRegNamerUtils_8h_source.html#l00085">llvm::VRegRenamer::VRegRenamer()</a>, <a class="el" href="X86InstructionSelector_8cpp_source.html#l00476">X86SelectAddress()</a>, and <a class="el" href="LiveRangeEdit_8h_source.html#l00140">llvm::LiveRangeEdit::~LiveRangeEdit()</a>.</p>

</div>
</div>
<a id="a92a6b0a9b7228d190b0a7d8ae3ef03c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92a6b0a9b7228d190b0a7d8ae3ef03c7">&#9670;&nbsp;</a></span>SubReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned SubReg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">104</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineInstrBuilder_8h_source.html#l00116">llvm::MachineInstrBuilder::addDef()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l11860">llvm::SITargetLowering::AddIMGInit()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00697">llvm::LiveIntervals::addKillFlags()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00282">llvm::ScheduleDAGInstrs::addPhysRegDeps()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00123">llvm::MachineInstrBuilder::addUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04877">llvm::SIInstrInfo::buildExtractSubReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04909">llvm::SIInstrInfo::buildExtractSubRegOrImm()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01270">llvm::SIRegisterInfo::buildSpillLoadStore()</a>, <a class="el" href="LiveIntervalCalc_8cpp_source.html#l00043">llvm::LiveIntervalCalc::calculate()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00962">llvm::LiveInterval::computeSubRangeUndefs()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03412">llvm::AArch64InstrInfo::copyGPRRegTuple()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03385">llvm::AArch64InstrInfo::copyPhysRegTuple()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00859">copySubReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00800">llvm::MachineOperand::CreateReg()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03863">emitIndirectDst()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03777">emitIndirectSrc()</a>, <a class="el" href="InstructionSelectorImpl_8h_source.html#l00050">llvm::InstructionSelector::executeMatchTable()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01785">llvm::SIInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l03462">extractSubReg()</a>, <a class="el" href="MachineInstrBundle_8cpp_source.html#l00124">llvm::finalizeBundle()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02962">llvm::SIRegisterInfo::findReachingDef()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00558">llvm::TargetInstrInfo::foldMemoryOperand()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06229">llvm::X86InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00224">foldVGPRCopyIntoRegSequence()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00155">llvm::RegScavenger::forward()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00374">llvm::SIRegisterInfo::getChannelFromSubReg()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00359">llvm::ScheduleDAGInstrs::getLaneMaskForMO()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00379">llvm::SIRegisterInfo::getNumChannelsFromSubReg()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00931">llvm::SIInstrInfo::getOpSize()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07981">llvm::getRegSequenceSubReg()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00310">llvm::AArch64RegisterInfo::getReservedRegs()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00531">llvm::X86RegisterInfo::getReservedRegs()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00127">getSrcFromCopy()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l01163">llvm::SuperRegClassIterator::getSubReg()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00586">getSubRegForClass()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00044">llvm::MCRegisterInfo::getSubRegIndex()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00199">getUsedRegMask()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00776">insertPHI()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l03489">insertSubReg()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00146">isCrossCopy()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">isFPR64()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03973">isSubRegOf()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00815">narrowIfNeeded()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l01171">llvm::SuperRegClassIterator::operator++()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00745">llvm::MachineOperand::print()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00272">llvm::ARMAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01788">llvm::SIRegisterInfo::restoreSGPR()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l01040">llvm::MachineFunction::salvageCopySSAImpl()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00910">selectCopy()</a>, <a class="el" href="MipsOptionRecord_8cpp_source.html#l00073">llvm::MipsRegInfoRecord::SetPhysRegUsed()</a>, <a class="el" href="AVRRegisterInfo_8cpp_source.html#l00293">llvm::AVRRegisterInfo::shouldCoalesce()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00556">llvm::LiveIntervals::shrinkToUses()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01868">llvm::SIRegisterInfo::spillEmergencySGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01669">llvm::SIRegisterInfo::spillSGPR()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02254">swapRegAndNonRegOperand()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01008">llvm::LiveIntervals::HMEditor::updateAllRanges()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00265">llvm::AArch64RegisterInfo::UpdateCustomCallPreservedMask()</a>, and <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01094">Widen()</a>.</p>

</div>
</div>
<a id="a55af2e39dd0923857899a4f2024d56bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55af2e39dd0923857899a4f2024d56bb">&#9670;&nbsp;</a></span>TransformAll</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; TransformAll(&quot;aarch64-simd-scalar-<a class="el" href="lib_2Target_2SystemZ_2README_8txt.html#aeb73474502cd3b5f87e8d095252e95c3">force</a>-all&quot;, cl::desc(&quot;Force <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a278eff9ea60d876a0311cc3ea7253324">use</a> <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> AdvSIMD scalar <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> everywhere&quot;), cl::init(<a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>), cl::Hidden)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Sep 20 2022 08:25:41 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
