<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › xtensa › include › asm › coprocessor.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>coprocessor.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * include/asm-xtensa/coprocessor.h</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2003 - 2007 Tensilica Inc.</span>
<span class="cm"> */</span>


<span class="cp">#ifndef _XTENSA_COPROCESSOR_H</span>
<span class="cp">#define _XTENSA_COPROCESSOR_H</span>

<span class="cp">#include &lt;linux/stringify.h&gt;</span>
<span class="cp">#include &lt;variant/core.h&gt;</span>
<span class="cp">#include &lt;variant/tie.h&gt;</span>
<span class="cp">#include &lt;asm/types.h&gt;</span>

<span class="cp">#ifdef __ASSEMBLY__</span>
<span class="cp"># include &lt;variant/tie-asm.h&gt;</span>

<span class="p">.</span><span class="n">macro</span>	<span class="n">xchal_sa_start</span>  <span class="n">a</span> <span class="n">b</span>
	<span class="p">.</span><span class="n">set</span> <span class="p">.</span><span class="n">Lxchal_pofs_</span><span class="p">,</span> <span class="mi">0</span>
	<span class="p">.</span><span class="n">set</span> <span class="p">.</span><span class="n">Lxchal_ofs_</span><span class="p">,</span> <span class="mi">0</span>
<span class="p">.</span><span class="n">endm</span>

<span class="p">.</span><span class="n">macro</span>	<span class="n">xchal_sa_align</span>  <span class="n">ptr</span> <span class="n">minofs</span> <span class="n">maxofs</span> <span class="n">ofsalign</span> <span class="n">totalign</span>
	<span class="p">.</span><span class="n">set</span>	<span class="p">.</span><span class="n">Lxchal_ofs_</span><span class="p">,</span> <span class="p">.</span><span class="n">Lxchal_ofs_</span> <span class="o">+</span> <span class="p">.</span><span class="n">Lxchal_pofs_</span> <span class="o">+</span> <span class="err">\</span><span class="n">totalign</span> <span class="o">-</span> <span class="mi">1</span>
	<span class="p">.</span><span class="n">set</span>	<span class="p">.</span><span class="n">Lxchal_ofs_</span><span class="p">,</span> <span class="p">(.</span><span class="n">Lxchal_ofs_</span> <span class="o">&amp;</span> <span class="o">-</span><span class="err">\</span><span class="n">totalign</span><span class="p">)</span> <span class="o">-</span> <span class="p">.</span><span class="n">Lxchal_pofs_</span>
<span class="p">.</span><span class="n">endm</span>

<span class="cp">#define _SELECT	(  XTHAL_SAS_TIE | XTHAL_SAS_OPT \</span>
<span class="cp">		 | XTHAL_SAS_CC \</span>
<span class="cp">		 | XTHAL_SAS_CALR | XTHAL_SAS_CALE )</span>

<span class="p">.</span><span class="n">macro</span> <span class="n">save_xtregs_opt</span> <span class="n">ptr</span> <span class="n">clb</span> <span class="n">at1</span> <span class="n">at2</span> <span class="n">at3</span> <span class="n">at4</span> <span class="n">offset</span>
	<span class="p">.</span><span class="k">if</span> <span class="n">XTREGS_OPT_SIZE</span> <span class="o">&gt;</span> <span class="mi">0</span>
		<span class="n">addi</span>	<span class="err">\</span><span class="n">clb</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="err">\</span><span class="n">offset</span>
		<span class="n">xchal_ncp_store</span> <span class="err">\</span><span class="n">clb</span> <span class="err">\</span><span class="n">at1</span> <span class="err">\</span><span class="n">at2</span> <span class="err">\</span><span class="n">at3</span> <span class="err">\</span><span class="n">at4</span> <span class="n">select</span><span class="o">=</span><span class="n">_SELECT</span>
	<span class="p">.</span><span class="n">endif</span>
<span class="p">.</span><span class="n">endm</span>

<span class="p">.</span><span class="n">macro</span> <span class="n">load_xtregs_opt</span> <span class="n">ptr</span> <span class="n">clb</span> <span class="n">at1</span> <span class="n">at2</span> <span class="n">at3</span> <span class="n">at4</span> <span class="n">offset</span>
	<span class="p">.</span><span class="k">if</span> <span class="n">XTREGS_OPT_SIZE</span> <span class="o">&gt;</span> <span class="mi">0</span>
		<span class="n">addi</span>	<span class="err">\</span><span class="n">clb</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="err">\</span><span class="n">offset</span>
		<span class="n">xchal_ncp_load</span> <span class="err">\</span><span class="n">clb</span> <span class="err">\</span><span class="n">at1</span> <span class="err">\</span><span class="n">at2</span> <span class="err">\</span><span class="n">at3</span> <span class="err">\</span><span class="n">at4</span> <span class="n">select</span><span class="o">=</span><span class="n">_SELECT</span>
	<span class="p">.</span><span class="n">endif</span>
<span class="p">.</span><span class="n">endm</span>
<span class="cp">#undef _SELECT</span>

<span class="cp">#define _SELECT	(  XTHAL_SAS_TIE | XTHAL_SAS_OPT \</span>
<span class="cp">		 | XTHAL_SAS_NOCC \</span>
<span class="cp">		 | XTHAL_SAS_CALR | XTHAL_SAS_CALE | XTHAL_SAS_GLOB )</span>

<span class="p">.</span><span class="n">macro</span> <span class="n">save_xtregs_user</span> <span class="n">ptr</span> <span class="n">clb</span> <span class="n">at1</span> <span class="n">at2</span> <span class="n">at3</span> <span class="n">at4</span> <span class="n">offset</span>
	<span class="p">.</span><span class="k">if</span> <span class="n">XTREGS_USER_SIZE</span> <span class="o">&gt;</span> <span class="mi">0</span>
		<span class="n">addi</span>	<span class="err">\</span><span class="n">clb</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="err">\</span><span class="n">offset</span>
		<span class="n">xchal_ncp_store</span> <span class="err">\</span><span class="n">clb</span> <span class="err">\</span><span class="n">at1</span> <span class="err">\</span><span class="n">at2</span> <span class="err">\</span><span class="n">at3</span> <span class="err">\</span><span class="n">at4</span> <span class="n">select</span><span class="o">=</span><span class="n">_SELECT</span>
	<span class="p">.</span><span class="n">endif</span>
<span class="p">.</span><span class="n">endm</span>

<span class="p">.</span><span class="n">macro</span> <span class="n">load_xtregs_user</span> <span class="n">ptr</span> <span class="n">clb</span> <span class="n">at1</span> <span class="n">at2</span> <span class="n">at3</span> <span class="n">at4</span> <span class="n">offset</span>
	<span class="p">.</span><span class="k">if</span> <span class="n">XTREGS_USER_SIZE</span> <span class="o">&gt;</span> <span class="mi">0</span>
		<span class="n">addi</span>	<span class="err">\</span><span class="n">clb</span><span class="p">,</span> <span class="err">\</span><span class="n">ptr</span><span class="p">,</span> <span class="err">\</span><span class="n">offset</span>
		<span class="n">xchal_ncp_load</span> <span class="err">\</span><span class="n">clb</span> <span class="err">\</span><span class="n">at1</span> <span class="err">\</span><span class="n">at2</span> <span class="err">\</span><span class="n">at3</span> <span class="err">\</span><span class="n">at4</span> <span class="n">select</span><span class="o">=</span><span class="n">_SELECT</span>
	<span class="p">.</span><span class="n">endif</span>
<span class="p">.</span><span class="n">endm</span>
<span class="cp">#undef _SELECT</span>



<span class="cp">#endif	</span><span class="cm">/* __ASSEMBLY__ */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * XTENSA_HAVE_COPROCESSOR(x) returns 1 if coprocessor x is configured.</span>
<span class="cm"> *</span>
<span class="cm"> * XTENSA_HAVE_IO_PORT(x) returns 1 if io-port x is configured.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#define XTENSA_HAVE_COPROCESSOR(x)					\</span>
<span class="cp">	((XCHAL_CP_MASK ^ XCHAL_CP_PORT_MASK) &amp; (1 &lt;&lt; (x)))</span>
<span class="cp">#define XTENSA_HAVE_COPROCESSORS					\</span>
<span class="cp">	(XCHAL_CP_MASK ^ XCHAL_CP_PORT_MASK)</span>
<span class="cp">#define XTENSA_HAVE_IO_PORT(x)						\</span>
<span class="cp">	(XCHAL_CP_PORT_MASK &amp; (1 &lt;&lt; (x)))</span>
<span class="cp">#define XTENSA_HAVE_IO_PORTS						\</span>
<span class="cp">	XCHAL_CP_PORT_MASK</span>

<span class="cp">#ifndef __ASSEMBLY__</span>


<span class="cp">#if XCHAL_HAVE_CP</span>

<span class="cp">#define RSR_CPENABLE(x)	do {						  \</span>
<span class="cp">	__asm__ __volatile__(&quot;rsr %0,&quot; __stringify(CPENABLE) : &quot;=a&quot; (x)); \</span>
<span class="cp">	} while(0);</span>
<span class="cp">#define WSR_CPENABLE(x)	do {						  \</span>
<span class="cp">  	__asm__ __volatile__(&quot;wsr %0,&quot; __stringify(CPENABLE) &quot;; rsync&quot; 	  \</span>
<span class="cp">	    		     :: &quot;a&quot; (x));				  \</span>
<span class="cp">	} while(0);</span>

<span class="cp">#endif </span><span class="cm">/* XCHAL_HAVE_CP */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm"> * Additional registers.</span>
<span class="cm"> * We define three types of additional registers:</span>
<span class="cm"> *  ext: extra registers that are used by the compiler</span>
<span class="cm"> *  cpn: optional registers that can be used by a user application</span>
<span class="cm"> *  cpX: coprocessor registers that can only be used if the corresponding</span>
<span class="cm"> *       CPENABLE bit is set.</span>
<span class="cm"> */</span>

<span class="cp">#define XCHAL_SA_REG(list,cc,abi,type,y,name,z,align,size,...)	\</span>
<span class="cp">	__REG ## list (cc, abi, type, name, size, align)</span>

<span class="cp">#define __REG0(cc,abi,t,name,s,a)	__REG0_ ## cc (abi,name)</span>
<span class="cp">#define __REG1(cc,abi,t,name,s,a)	__REG1_ ## cc (name)</span>
<span class="cp">#define __REG2(cc,abi,type,...)		__REG2_ ## type (__VA_ARGS__)</span>

<span class="cp">#define __REG0_0(abi,name)</span>
<span class="cp">#define __REG0_1(abi,name)		__REG0_1 ## abi (name)</span>
<span class="cp">#define __REG0_10(name)	__u32 name;</span>
<span class="cp">#define __REG0_11(name)	__u32 name;</span>
<span class="cp">#define __REG0_12(name)</span>

<span class="cp">#define __REG1_0(name)	__u32 name;</span>
<span class="cp">#define __REG1_1(name)</span>

<span class="cp">#define __REG2_0(n,s,a)	__u32 name;</span>
<span class="cp">#define __REG2_1(n,s,a)	unsigned char n[s] __attribute__ ((aligned(a)));</span>
<span class="cp">#define __REG2_2(n,s,a) unsigned char n[s] __attribute__ ((aligned(a)));</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span> <span class="n">XCHAL_NCP_SA_LIST</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="p">}</span> <span class="n">xtregs_opt_t</span>
	<span class="n">__attribute__</span> <span class="p">((</span><span class="n">aligned</span> <span class="p">(</span><span class="n">XCHAL_NCP_SA_ALIGN</span><span class="p">)));</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span> <span class="n">XCHAL_NCP_SA_LIST</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">}</span> <span class="n">xtregs_user_t</span>
	<span class="n">__attribute__</span> <span class="p">((</span><span class="n">aligned</span> <span class="p">(</span><span class="n">XCHAL_NCP_SA_ALIGN</span><span class="p">)));</span>

<span class="cp">#if XTENSA_HAVE_COPROCESSORS</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span> <span class="n">XCHAL_CP0_SA_LIST</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="p">}</span> <span class="n">xtregs_cp0_t</span>
	<span class="n">__attribute__</span> <span class="p">((</span><span class="n">aligned</span> <span class="p">(</span><span class="n">XCHAL_CP0_SA_ALIGN</span><span class="p">)));</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span> <span class="n">XCHAL_CP1_SA_LIST</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="p">}</span> <span class="n">xtregs_cp1_t</span>
	<span class="n">__attribute__</span> <span class="p">((</span><span class="n">aligned</span> <span class="p">(</span><span class="n">XCHAL_CP1_SA_ALIGN</span><span class="p">)));</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span> <span class="n">XCHAL_CP2_SA_LIST</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="p">}</span> <span class="n">xtregs_cp2_t</span>
	<span class="n">__attribute__</span> <span class="p">((</span><span class="n">aligned</span> <span class="p">(</span><span class="n">XCHAL_CP2_SA_ALIGN</span><span class="p">)));</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span> <span class="n">XCHAL_CP3_SA_LIST</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="p">}</span> <span class="n">xtregs_cp3_t</span>
	<span class="n">__attribute__</span> <span class="p">((</span><span class="n">aligned</span> <span class="p">(</span><span class="n">XCHAL_CP3_SA_ALIGN</span><span class="p">)));</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span> <span class="n">XCHAL_CP4_SA_LIST</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="p">}</span> <span class="n">xtregs_cp4_t</span>
	<span class="n">__attribute__</span> <span class="p">((</span><span class="n">aligned</span> <span class="p">(</span><span class="n">XCHAL_CP4_SA_ALIGN</span><span class="p">)));</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span> <span class="n">XCHAL_CP5_SA_LIST</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="p">}</span> <span class="n">xtregs_cp5_t</span>
	<span class="n">__attribute__</span> <span class="p">((</span><span class="n">aligned</span> <span class="p">(</span><span class="n">XCHAL_CP5_SA_ALIGN</span><span class="p">)));</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span> <span class="n">XCHAL_CP6_SA_LIST</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="p">}</span> <span class="n">xtregs_cp6_t</span>
	<span class="n">__attribute__</span> <span class="p">((</span><span class="n">aligned</span> <span class="p">(</span><span class="n">XCHAL_CP6_SA_ALIGN</span><span class="p">)));</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span> <span class="n">XCHAL_CP7_SA_LIST</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="p">}</span> <span class="n">xtregs_cp7_t</span>
	<span class="n">__attribute__</span> <span class="p">((</span><span class="n">aligned</span> <span class="p">(</span><span class="n">XCHAL_CP7_SA_ALIGN</span><span class="p">)));</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">thread_info</span><span class="o">*</span> <span class="n">coprocessor_owner</span><span class="p">[</span><span class="n">XCHAL_CP_MAX</span><span class="p">];</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">coprocessor_save</span><span class="p">(</span><span class="kt">void</span><span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">coprocessor_load</span><span class="p">(</span><span class="kt">void</span><span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">coprocessor_flush</span><span class="p">(</span><span class="k">struct</span> <span class="n">thread_info</span><span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">coprocessor_restore</span><span class="p">(</span><span class="k">struct</span> <span class="n">thread_info</span><span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">coprocessor_release_all</span><span class="p">(</span><span class="k">struct</span> <span class="n">thread_info</span><span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">coprocessor_flush_all</span><span class="p">(</span><span class="k">struct</span> <span class="n">thread_info</span><span class="o">*</span><span class="p">);</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">coprocessor_clear_cpenable</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">WSR_CPENABLE</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#endif	</span><span class="cm">/* XTENSA_HAVE_COPROCESSORS */</span><span class="cp"></span>

<span class="cp">#endif	</span><span class="cm">/* !__ASSEMBLY__ */</span><span class="cp"></span>
<span class="cp">#endif	</span><span class="cm">/* _XTENSA_COPROCESSOR_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
