{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1486161173980 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cyclone_II_demo EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"cyclone_II_demo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1486161174000 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1486161174048 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1486161174048 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "altpll0:inst\|altpll:altpll_component\|pll clock2 " "Compensate clock of PLL \"altpll0:inst\|altpll:altpll_component\|pll\" has been set to clock2" {  } { { "altpll.tdf" "" { Text "/home/hydr/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1486161174101 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"altpll0:inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst\|altpll:altpll_component\|_clk2 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll0:inst\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "/home/hydr/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1486161174115 ""}  } { { "altpll.tdf" "" { Text "/home/hydr/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1486161174115 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1486161174423 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1486161174445 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1486161174707 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1486161174707 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1486161174707 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1486161174707 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 2735 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1486161174722 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 2736 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1486161174722 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 2737 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1486161174722 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1486161174722 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "57 57 " "No exact pin location assignment(s) for 57 pins of 57 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_clk_out " "Pin pin_clk_out not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_clk_out } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 568 896 1072 584 "pin_clk_out" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_C\[18\] " "Pin pin_header_C\[18\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_C[18] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 976 160 355 992 "pin_header_C" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_C[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_C\[17\] " "Pin pin_header_C\[17\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_C[17] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 976 160 355 992 "pin_header_C" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_C[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_C\[16\] " "Pin pin_header_C\[16\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_C[16] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 976 160 355 992 "pin_header_C" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_C[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_C\[15\] " "Pin pin_header_C\[15\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_C[15] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 976 160 355 992 "pin_header_C" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_C[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_C\[14\] " "Pin pin_header_C\[14\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_C[14] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 976 160 355 992 "pin_header_C" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_C[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_C\[13\] " "Pin pin_header_C\[13\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_C[13] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 976 160 355 992 "pin_header_C" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_C[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_C\[12\] " "Pin pin_header_C\[12\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_C[12] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 976 160 355 992 "pin_header_C" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_C[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_C\[11\] " "Pin pin_header_C\[11\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_C[11] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 976 160 355 992 "pin_header_C" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_C[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_C\[10\] " "Pin pin_header_C\[10\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_C[10] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 976 160 355 992 "pin_header_C" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_C[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_C\[9\] " "Pin pin_header_C\[9\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_C[9] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 976 160 355 992 "pin_header_C" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_C[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_C\[8\] " "Pin pin_header_C\[8\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_C[8] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 976 160 355 992 "pin_header_C" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_C[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_C\[7\] " "Pin pin_header_C\[7\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_C[7] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 976 160 355 992 "pin_header_C" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_C[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_C\[6\] " "Pin pin_header_C\[6\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_C[6] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 976 160 355 992 "pin_header_C" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_C[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_C\[5\] " "Pin pin_header_C\[5\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_C[5] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 976 160 355 992 "pin_header_C" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_C[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_C\[4\] " "Pin pin_header_C\[4\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_C[4] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 976 160 355 992 "pin_header_C" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_C[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_C\[3\] " "Pin pin_header_C\[3\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_C[3] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 976 160 355 992 "pin_header_C" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_C[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_C\[2\] " "Pin pin_header_C\[2\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_C[2] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 976 160 355 992 "pin_header_C" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_C[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_C\[1\] " "Pin pin_header_C\[1\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_C[1] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 976 160 355 992 "pin_header_C" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_C[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_C\[0\] " "Pin pin_header_C\[0\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_C[0] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 976 160 355 992 "pin_header_C" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_C[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_B\[18\] " "Pin pin_header_B\[18\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_B[18] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 1048 168 385 1064 "pin_header_B" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_B[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_B\[17\] " "Pin pin_header_B\[17\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_B[17] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 1048 168 385 1064 "pin_header_B" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_B[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_B\[16\] " "Pin pin_header_B\[16\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_B[16] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 1048 168 385 1064 "pin_header_B" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_B[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_D\[10\] " "Pin pin_header_D\[10\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_D[10] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 816 160 355 832 "pin_header_D" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_D\[9\] " "Pin pin_header_D\[9\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_D[9] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 816 160 355 832 "pin_header_D" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_D\[8\] " "Pin pin_header_D\[8\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_D[8] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 816 160 355 832 "pin_header_D" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_D\[7\] " "Pin pin_header_D\[7\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_D[7] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 816 160 355 832 "pin_header_D" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_D\[6\] " "Pin pin_header_D\[6\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_D[6] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 816 160 355 832 "pin_header_D" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_D\[5\] " "Pin pin_header_D\[5\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_D[5] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 816 160 355 832 "pin_header_D" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_D\[4\] " "Pin pin_header_D\[4\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_D[4] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 816 160 355 832 "pin_header_D" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_D\[3\] " "Pin pin_header_D\[3\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_D[3] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 816 160 355 832 "pin_header_D" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_D\[2\] " "Pin pin_header_D\[2\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_D[2] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 816 160 355 832 "pin_header_D" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_D\[1\] " "Pin pin_header_D\[1\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_D[1] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 816 160 355 832 "pin_header_D" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_D\[0\] " "Pin pin_header_D\[0\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_D[0] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 816 160 355 832 "pin_header_D" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_led\[2\] " "Pin pin_led\[2\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_led[2] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 896 152 328 912 "pin_led" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_led[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_led\[1\] " "Pin pin_led\[1\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_led[1] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 896 152 328 912 "pin_led" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_led[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_led\[0\] " "Pin pin_led\[0\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_led[0] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 896 152 328 912 "pin_led" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_led[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_in " "Pin clk_in not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clk_in } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 616 -80 88 632 "clk_in" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sys_rst_pin " "Pin sys_rst_pin not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { sys_rst_pin } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 440 -176 -8 456 "sys_rst_pin" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sys_rst_pin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_B\[15\] " "Pin pin_header_B\[15\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_B[15] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 1048 168 385 1064 "pin_header_B" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_B[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_B\[13\] " "Pin pin_header_B\[13\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_B[13] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 1048 168 385 1064 "pin_header_B" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_B[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_B\[11\] " "Pin pin_header_B\[11\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_B[11] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 1048 168 385 1064 "pin_header_B" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_B[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_B\[9\] " "Pin pin_header_B\[9\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_B[9] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 1048 168 385 1064 "pin_header_B" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_B[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_B\[7\] " "Pin pin_header_B\[7\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_B[7] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 1048 168 385 1064 "pin_header_B" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_B\[5\] " "Pin pin_header_B\[5\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_B[5] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 1048 168 385 1064 "pin_header_B" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_B\[3\] " "Pin pin_header_B\[3\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_B[3] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 1048 168 385 1064 "pin_header_B" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_B\[1\] " "Pin pin_header_B\[1\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_B[1] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 1048 168 385 1064 "pin_header_B" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qei_a " "Pin qei_a not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { qei_a } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 344 56 224 360 "qei_a" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { qei_a } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_B\[14\] " "Pin pin_header_B\[14\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_B[14] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 1048 168 385 1064 "pin_header_B" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_B[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_B\[12\] " "Pin pin_header_B\[12\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_B[12] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 1048 168 385 1064 "pin_header_B" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_B[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_B\[10\] " "Pin pin_header_B\[10\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_B[10] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 1048 168 385 1064 "pin_header_B" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_B[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_B\[8\] " "Pin pin_header_B\[8\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_B[8] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 1048 168 385 1064 "pin_header_B" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_B[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_B\[6\] " "Pin pin_header_B\[6\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_B[6] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 1048 168 385 1064 "pin_header_B" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_B\[4\] " "Pin pin_header_B\[4\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_B[4] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 1048 168 385 1064 "pin_header_B" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_B\[2\] " "Pin pin_header_B\[2\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_B[2] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 1048 168 385 1064 "pin_header_B" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_header_B\[0\] " "Pin pin_header_B\[0\] not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_header_B[0] } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 1048 168 385 1064 "pin_header_B" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_header_B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qei_b " "Pin qei_b not assigned to an exact location on the device" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { qei_b } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 376 48 216 392 "qei_b" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { qei_b } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1486161174797 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1486161174797 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cyclone_II_demo.sdc " "Synopsys Design Constraints File file not found: 'cyclone_II_demo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1486161175016 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1486161175017 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1486161175026 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1486161175040 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_1) " "Automatically promoted node altpll0:inst\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1486161175115 ""}  } { { "altpll.tdf" "" { Text "/home/hydr/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1486161175115 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk_in (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1486161175115 ""}  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clk_in } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 616 -80 88 632 "clk_in" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1486161175115 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_counter0:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|safe_q\[4\]  " "Automatically promoted node lpm_counter0:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|safe_q\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1486161175116 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter0:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|counter_comb_bita4 " "Destination node lpm_counter0:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_d4i:auto_generated\|counter_comb_bita4" {  } { { "db/cntr_d4i.tdf" "" { Text "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/db/cntr_d4i.tdf" 55 2 0 } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 440 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1486161175116 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pin_clk_out " "Destination node pin_clk_out" {  } { { "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hydr/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { pin_clk_out } } } { "teszt1.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/teszt1.bdf" { { 568 896 1072 584 "pin_clk_out" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1486161175116 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1486161175116 ""}  } { { "db/cntr_d4i.tdf" "" { Text "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/db/cntr_d4i.tdf" 115 19 0 } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1486161175116 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "qei_simple_bus128bit:inst1\|inst383  " "Automatically promoted node qei_simple_bus128bit:inst1\|inst383 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1486161175116 ""}  } { { "qei_simple_bus128bit.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/qei_simple_bus128bit.bdf" { { 512 1784 1848 592 "inst383" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { qei_simple_bus128bit:inst1|inst383 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 705 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1486161175116 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "qei_pwm_block:inst11\|qei_simple_bus128bit:inst1\|inst383  " "Automatically promoted node qei_pwm_block:inst11\|qei_simple_bus128bit:inst1\|inst383 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1486161175116 ""}  } { { "qei_simple_bus128bit.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/qei_simple_bus128bit.bdf" { { 512 1784 1848 592 "inst383" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { qei_pwm_block:inst11|qei_simple_bus128bit:inst1|inst383 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 1115 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1486161175116 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "qei_pwm_block:inst12\|qei_simple_bus128bit:inst1\|inst383  " "Automatically promoted node qei_pwm_block:inst12\|qei_simple_bus128bit:inst1\|inst383 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1486161175116 ""}  } { { "qei_simple_bus128bit.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/qei_simple_bus128bit.bdf" { { 512 1784 1848 592 "inst383" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { qei_pwm_block:inst12|qei_simple_bus128bit:inst1|inst383 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 1352 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1486161175116 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "qei_pwm_block:inst13\|qei_simple_bus128bit:inst1\|inst383  " "Automatically promoted node qei_pwm_block:inst13\|qei_simple_bus128bit:inst1\|inst383 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1486161175116 ""}  } { { "qei_simple_bus128bit.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/qei_simple_bus128bit.bdf" { { 512 1784 1848 592 "inst383" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { qei_pwm_block:inst13|qei_simple_bus128bit:inst1|inst383 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 1589 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1486161175116 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "qei_pwm_block:inst14\|qei_simple_bus128bit:inst1\|inst383  " "Automatically promoted node qei_pwm_block:inst14\|qei_simple_bus128bit:inst1\|inst383 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1486161175116 ""}  } { { "qei_simple_bus128bit.bdf" "" { Schematic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/qei_simple_bus128bit.bdf" { { 512 1784 1848 592 "inst383" "" } } } } { "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/hydr/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { qei_pwm_block:inst14|qei_simple_bus128bit:inst1|inst383 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 0 { 0 ""} 0 2063 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1486161175116 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1486161175285 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1486161175288 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1486161175290 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1486161175294 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1486161175297 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1486161175299 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1486161175299 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1486161175301 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1486161175366 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1486161175369 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1486161175369 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "56 unused 3.3V 22 34 0 " "Number of I/O pins in group: 56 (unused VREF, 3.3V VCCIO, 22 input, 34 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1486161175373 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1486161175373 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1486161175373 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1486161175374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1486161175374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1486161175374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1486161175374 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1486161175374 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1486161175374 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1486161175415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1486161175804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1486161176058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1486161176077 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1486161177663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1486161177663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1486161177863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1486161178670 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1486161178670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1486161179627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1486161179630 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1486161179630 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.26 " "Total time spent on timing analysis during the Fitter is 1.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1486161179673 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1486161179680 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "34 " "Found 34 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_clk_out 0 " "Pin \"pin_clk_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_header_C\[18\] 0 " "Pin \"pin_header_C\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_header_C\[17\] 0 " "Pin \"pin_header_C\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_header_C\[16\] 0 " "Pin \"pin_header_C\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_header_C\[15\] 0 " "Pin \"pin_header_C\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_header_C\[14\] 0 " "Pin \"pin_header_C\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_header_C\[13\] 0 " "Pin \"pin_header_C\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_header_C\[12\] 0 " "Pin \"pin_header_C\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_header_C\[11\] 0 " "Pin \"pin_header_C\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_header_C\[10\] 0 " "Pin \"pin_header_C\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_header_C\[9\] 0 " "Pin \"pin_header_C\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_header_C\[8\] 0 " "Pin \"pin_header_C\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_header_C\[7\] 0 " "Pin \"pin_header_C\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_header_C\[6\] 0 " "Pin \"pin_header_C\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_header_C\[5\] 0 " "Pin \"pin_header_C\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_header_C\[4\] 0 " "Pin \"pin_header_C\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_header_C\[3\] 0 " "Pin \"pin_header_C\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_header_C\[2\] 0 " "Pin \"pin_header_C\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_header_C\[1\] 0 " "Pin \"pin_header_C\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_header_C\[0\] 0 " "Pin \"pin_header_C\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_header_D\[10\] 0 " "Pin \"pin_header_D\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_header_D\[9\] 0 " "Pin \"pin_header_D\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_header_D\[8\] 0 " "Pin \"pin_header_D\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_header_D\[7\] 0 " "Pin \"pin_header_D\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_header_D\[6\] 0 " "Pin \"pin_header_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_header_D\[5\] 0 " "Pin \"pin_header_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_header_D\[4\] 0 " "Pin \"pin_header_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_header_D\[3\] 0 " "Pin \"pin_header_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_header_D\[2\] 0 " "Pin \"pin_header_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_header_D\[1\] 0 " "Pin \"pin_header_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_header_D\[0\] 0 " "Pin \"pin_header_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_led\[2\] 0 " "Pin \"pin_led\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_led\[1\] 0 " "Pin \"pin_led\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_led\[0\] 0 " "Pin \"pin_led\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1486161179708 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1486161179708 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1486161179895 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1486161179990 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1486161180169 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1486161180381 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1486161180432 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/output_files/cyclone_II_demo.fit.smsg " "Generated suppressed messages file /home/hydr/work/alteraFPGA/cyclone_II/cyclone_II/quartus_II_files/output_files/cyclone_II_demo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1486161180602 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "857 " "Peak virtual memory: 857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1486161180879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  3 23:33:00 2017 " "Processing ended: Fri Feb  3 23:33:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1486161180879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1486161180879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1486161180879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1486161180879 ""}
