# do SelectInput.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:04:59 on Oct 12,2021
# vlog -work work SelectInput.vo 
# -- Compiling module SelectInput
# 
# Top level modules:
# 	SelectInput
# End time: 19:04:59 on Oct 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:04:59 on Oct 12,2021
# vlog -work work SelectInput.vwf.vt 
# -- Compiling module SelectInput_vlg_vec_tst
# 
# Top level modules:
# 	SelectInput_vlg_vec_tst
# End time: 19:04:59 on Oct 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.SelectInput_vlg_vec_tst 
# Start time: 19:04:59 on Oct 12,2021
# Loading work.SelectInput_vlg_vec_tst
# Loading work.SelectInput
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# after#23
# ** Note: $finish    : SelectInput.vwf.vt(49)
#    Time: 100 us  Iteration: 0  Instance: /SelectInput_vlg_vec_tst
# End time: 19:05:00 on Oct 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
