<!DOCTYPE html>
<html>
  <meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
  <head>
<!-- INTEL CONFIDENTIAL
 -->
<!-- 
 -->
<!-- Copyright 2024 Intel Corporation All Rights Reserved.
 -->
<!-- 
 -->
<!-- The source code contained or described herein and all documents related
 -->
<!-- to the source code ("Material") are owned by Intel Corporation or its
 -->
<!-- suppliers or licensors. Title to the Material remains with Intel
 -->
<!-- Corporation or its suppliers and licensors. The Material contains trade
 -->
<!-- secrets and proprietary and confidential information of Intel or its
 -->
<!-- suppliers and licensors. The Material is protected by worldwide copyright
 -->
<!-- and trade secret laws and treaty provisions. No part of the Material may
 -->
<!-- be used, copied, reproduced, modified, published, uploaded, posted,
 -->
<!-- transmitted, distributed, or disclosed in any way without Intel's prior
 -->
<!-- express written permission.
 -->
<!-- 
 -->
<!-- No license under any patent, copyright, trade secret or other intellectual
 -->
<!-- property right is granted to or conferred upon you by disclosure or
 -->
<!-- delivery of the Materials, either expressly, by implication, inducement,
 -->
<!-- estoppel or otherwise. Any license under such intellectual property rights
 -->
<!-- must be express and approved by Intel in writing. -->
<!--  -->
    <title>Registers in AddressMap abc_soc_top/vexa/car/car_reg_map</title>

    <!-- Default style sheet -->
    <style type="text/css">
      body        { font-family:Verdana,Helvetica,sans-serif; }
      th          { background:#E0C0C0; }
      td          { padding:0px 8px; border-width:1px; border-style:solid; border-color:black; }
      td.unboxed  { border-style:none; }
      ul          { list-style-type:disc; }
      code        { white-space:pre;font-family:monospace;display:block;font-size:1.3em; }
      code.tree   { display:inline;font-size:medium; }
      .namsp       { font-weight:bold; }
      .namprim     { font-style:italic; }
      .signature   { white-space:pre;font-family:monospace;display:left;font-size:1.1em; }
      .msgerror   { color:#FF0000; }
      .msgwarng   { color:#CC8800; }
      .boxed      { border-width:1px; border-style:solid; }
      .unboxed    { border-width:1px; }
      .tblcoll    { border-collapse:collapse; }
      .regname    { font-size:larger; font-weight:bold; }
      .regunalloc { background:#EEEEEE; }
      .sdescmap   { font-style:italic; }
      .sdescdet   { font-style:italic; font-weight:bold; }
      .ldescdet   { font-size:smaller; }
      .addr       { font-family:monospace; font-size:larger; }
      .agent      { font-size:smaller; }
      .fldview    { font-size:larger; }
      .flddesc    { background:#FFF0B0; }
      .tabrh      { background:#E0C0C0; }
      .tabry      { background:#FFF2CC; }
      .tabryd     { background:#EFD2AC; }
      .tabrb      { background:#DEEAFA; }
      .tabrbd     { background:#BECAEA; }
      .tabrt      { background:#ADD9FF; }
      .tabrtd     { background:#8DB9EF; }
      .tabrg      { background:#C6F8CC; }
      .tabrgl     { background:#D6FFDC; }
      .tabrv      { background:#E0E4FE; }
      .tabrs      { background:#DDDDDD; }
      .fldpos     { background:#E0E0E0; text-align:center; font-weight:bold; }
      .fldnorm    { background:#C0C0F0; text-align:center; font-weight:bold; }
      .fldrsvd    { background:#C080F0; text-align:center; font-weight:bold; }
      .fldgap     { text-align:center; font-weight:bold; }
      .fldrst     { background:#FFFFE0; text-align:center; }
      .fldrstuaf  { color:#DC143C; }
      .accga      { text-align:center; }
      .accno      { background:#E0E0F8; text-align:center; }
      .accro      { background:#F8E0E0; text-align:center; }
      .accwo      { background:#E0F8E0; text-align:center; }
      .accrw      { background:#F8F8E0; text-align:center; }
    </style>
  </head>
  <body>
    <hr/>
    <h1 id="TOPOFDOC">Registers in AddressMap abc_soc_top/vexa/car/car_reg_map</h1>
    <h2><a href="abc_soc_regs.html">Back to main file</a></h2>
    <p><i>
INTEL CONFIDENTIAL
<br/>

<br/>
Copyright 2024 Intel Corporation All Rights Reserved.
<br/>

<br/>
The source code contained or described herein and all documents related
<br/>
to the source code ("Material") are owned by Intel Corporation or its
<br/>
suppliers or licensors. Title to the Material remains with Intel
<br/>
Corporation or its suppliers and licensors. The Material contains trade
<br/>
secrets and proprietary and confidential information of Intel or its
<br/>
suppliers and licensors. The Material is protected by worldwide copyright
<br/>
and trade secret laws and treaty provisions. No part of the Material may
<br/>
be used, copied, reproduced, modified, published, uploaded, posted,
<br/>
transmitted, distributed, or disclosed in any way without Intel's prior
<br/>
express written permission.
<br/>

<br/>
No license under any patent, copyright, trade secret or other intellectual
<br/>
property right is granted to or conferred upon you by disclosure or
<br/>
delivery of the Materials, either expressly, by implication, inducement,
<br/>
estoppel or otherwise. Any license under such intellectual property rights
<br/>
must be express and approved by Intel in writing.<br/>
<br/>
<br/>
This file was automatically generated by OneSource.
<br/>
Do not edit this file manually!<br/>
<br/>
<br/>
</i></p>

    <h3 class="sdescdet"></h3>
    <p class="ldescdet">This address map contains the complete register set for the car module</p>
    <hr/>
    <h2 id="G_AR_abc_soc_top_vexa_car_car_reg_map">AddressMap abc_soc_top/vexa/car/car_reg_map</h2>

    <!-- Registers for AddressMap abc_soc_top/vexa/car/car_reg_map -->
      <p>AddressUnit: 8</p>
      <p><b>Accessible over:</b><br/>
        &emsp;<b><a href="abc_soc_regs.html#G_GR_NOC_rcs__axi_eaacf73c">Group NOC.rcs__axi</a></b> Mem with fixed address<br/>
      </p>
    <table>
      <tr>
        <th>Address</th>
        <th>EndAddress</th>
        <th>Name</th>
        <th>Description</th>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000000</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_12D4C2B3382DC2A5">car_clock_disable0</a>  </b></td>
        <td class="unboxed sdescmap">car_clock_disable0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000004</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1DB1DC91541F8F22">car_clock_disable1</a>  </b></td>
        <td class="unboxed sdescmap">car_clock_disable1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000008</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2427C0336B6FBAF5">car_soft_reset0</a>  </b></td>
        <td class="unboxed sdescmap">car_soft_reset0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000000c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C1A7C6F454F31E38">car_soft_reset1</a>  </b></td>
        <td class="unboxed sdescmap">car_soft_reset1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000010</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9BF2EABE6C1A2D37">car_halt0</a>  </b></td>
        <td class="unboxed sdescmap">car_halt0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000014</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_061AE8212C327D53">car_halt1</a>  </b></td>
        <td class="unboxed sdescmap">car_halt1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000018</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B71595E88BC7AC47">car_mem_pd0</a>  </b></td>
        <td class="unboxed sdescmap">car_mem_pd0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000001c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_42176E6F2F869BC7">car_mem_pd1</a>  </b></td>
        <td class="unboxed sdescmap">car_mem_pd1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000020</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_51E9477DB9F2E605">car_row_disable</a>  </b></td>
        <td class="unboxed sdescmap">car_row_disable</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000024</td>
        <td class="unboxed addr">0x0000003f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000040[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E26821FFDB705DEB">car_high_int_status[10]</a>  </b></td>
        <td class="unboxed sdescmap">car_high_int_status</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000068</td>
        <td class="unboxed addr">0x0000007f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000080</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E3FA5C121C65929A">car_vex_reset_release0</a>  </b></td>
        <td class="unboxed sdescmap">car_vex_reset_release0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000084</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AB347B8DD0967243">car_vex_reset_release1</a>  </b></td>
        <td class="unboxed sdescmap">car_vex_reset_release1</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000088</td>
        <td class="unboxed addr">0x0000008f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000090</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_239D303628344C08">abc_noc_reset_release</a>  </b></td>
        <td class="unboxed sdescmap">abc_noc_reset_release</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000094</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4E391CD1B529BAAB">abc_noc_clock_gate</a>  </b></td>
        <td class="unboxed sdescmap">abc_noc_clock_gate</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000098</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_594BBE31137B6C85">abc_noc_soft_reset</a>  </b></td>
        <td class="unboxed sdescmap">abc_noc_soft_reset</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x0000009c</td>
        <td class="unboxed addr">0x0000009f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_464EBCBD70D27F45">car_timer_start0</a>  </b></td>
        <td class="unboxed sdescmap">car_timer_start0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DF3DB9098BC90FC9">car_timer_start1</a>  </b></td>
        <td class="unboxed sdescmap">car_timer_start1</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x000000a8</td>
        <td class="unboxed addr">0x000000af</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D49E39577C05F45D">abc_vex_wdt_sel0</a>  </b></td>
        <td class="unboxed sdescmap">abc_vex_wdt_sel0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_887E89D5C71503C4">abc_vex_wdt_sel1</a>  </b></td>
        <td class="unboxed sdescmap">abc_vex_wdt_sel1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_661F7ACFBB6D4B76">abc_vex_int_sel</a>  </b></td>
        <td class="unboxed sdescmap">abc_vex_int_sel</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x000000bc</td>
        <td class="unboxed addr">0x000000bf</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A2D3D7D628245C52">vex_high_int_status0</a>  </b></td>
        <td class="unboxed sdescmap">vex_high_int_status0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_130284C5D9C02BDE">vex_high_int_enable0</a>  </b></td>
        <td class="unboxed sdescmap">vex_high_int_enable0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_395F612D31D6E2E4">vex_high_int_clear0</a>  </b></td>
        <td class="unboxed sdescmap">vex_high_int_clear0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FA9F11B99B026E2A">vex_high_int_force0</a>  </b></td>
        <td class="unboxed sdescmap">vex_high_int_force0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3792D585922AC4C3">vex_high_int_masked_stat0</a>  </b></td>
        <td class="unboxed sdescmap">vex_high_int_masked_stat0</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x000000d4</td>
        <td class="unboxed addr">0x000000df</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6B06CBBE21FF816A">vex_high_int_status1</a>  </b></td>
        <td class="unboxed sdescmap">vex_high_int_status1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0A8DA5D288EA1778">vex_high_int_enable1</a>  </b></td>
        <td class="unboxed sdescmap">vex_high_int_enable1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5937A415F07677A2">vex_high_int_clear1</a>  </b></td>
        <td class="unboxed sdescmap">vex_high_int_clear1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3932B074EDC793A6">vex_high_int_force1</a>  </b></td>
        <td class="unboxed sdescmap">vex_high_int_force1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DCB89D67DB9DEA9D">vex_high_int_masked_stat1</a>  </b></td>
        <td class="unboxed sdescmap">vex_high_int_masked_stat1</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x000000f4</td>
        <td class="unboxed addr">0x000000ff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000100</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6BD9B35EC9A60CD7">vex_wdt_int_status0</a>  </b></td>
        <td class="unboxed sdescmap">vex_wdt_int_status0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000104</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A94C9ED6D5A614AF">vex_wdt_int_enable0</a>  </b></td>
        <td class="unboxed sdescmap">vex_wdt_int_enable0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000108</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_54891CBD06395AA6">vex_wdt_int_clear0</a>  </b></td>
        <td class="unboxed sdescmap">vex_wdt_int_clear0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000010c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_862A2C4C15804C16">vex_wdt_int_force0</a>  </b></td>
        <td class="unboxed sdescmap">vex_wdt_int_force0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000110</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_51C32D03A33D9FC1">vex_wdt_int_masked_stat0</a>  </b></td>
        <td class="unboxed sdescmap">vex_wdt_int_masked_stat0</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000114</td>
        <td class="unboxed addr">0x0000011f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000120</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EA8D5EA38C64717C">vex_wdt_int_status1</a>  </b></td>
        <td class="unboxed sdescmap">vex_wdt_int_status1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000124</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_33622B0B54B6E122">vex_wdt_int_enable1</a>  </b></td>
        <td class="unboxed sdescmap">vex_wdt_int_enable1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000128</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C5DECB5A5FC929BE">vex_wdt_int_clear1</a>  </b></td>
        <td class="unboxed sdescmap">vex_wdt_int_clear1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000012c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0E5FB914E671A230">vex_wdt_int_force1</a>  </b></td>
        <td class="unboxed sdescmap">vex_wdt_int_force1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000130</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_470B63EE807CE9D8">vex_wdt_int_masked_stat1</a>  </b></td>
        <td class="unboxed sdescmap">vex_wdt_int_masked_stat1</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000134</td>
        <td class="unboxed addr">0x0000013f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000140</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3FAB24748B15E39D">vex_low_int_status0</a>  </b></td>
        <td class="unboxed sdescmap">vex_low_int_status0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000144</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A0F974EBF3970BDE">vex_low_int_enable0</a>  </b></td>
        <td class="unboxed sdescmap">vex_low_int_enable0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000148</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C319524031F40FE8">vex_low_int_clear0</a>  </b></td>
        <td class="unboxed sdescmap">vex_low_int_clear0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000014c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4DB4D06FFEA2573C">vex_low_int_force0</a>  </b></td>
        <td class="unboxed sdescmap">vex_low_int_force0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000150</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_33FC997760A71746">vex_low_int_masked_stat0</a>  </b></td>
        <td class="unboxed sdescmap">vex_low_int_masked_stat0</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000154</td>
        <td class="unboxed addr">0x0000015f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000160</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1F576E153DFF5F2F">vex_low_int_status1</a>  </b></td>
        <td class="unboxed sdescmap">vex_low_int_status1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000164</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BD2BBAF25827EDA3">vex_low_int_enable1</a>  </b></td>
        <td class="unboxed sdescmap">vex_low_int_enable1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000168</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A332C340F8E56FD6">vex_low_int_clear1</a>  </b></td>
        <td class="unboxed sdescmap">vex_low_int_clear1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000016c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_07726B45F3CA9078">vex_low_int_force1</a>  </b></td>
        <td class="unboxed sdescmap">vex_low_int_force1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000170</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5C375CD711BF3B7F">vex_low_int_masked_stat1</a>  </b></td>
        <td class="unboxed sdescmap">vex_low_int_masked_stat1</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000174</td>
        <td class="unboxed addr">0x0000019f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7D785697FB054C8F">abc_tx_alarm_en0</a>  </b></td>
        <td class="unboxed sdescmap">abc_tx_alarm_en0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5153747E059C1915">abc_tx_alarm_en1</a>  </b></td>
        <td class="unboxed sdescmap">abc_tx_alarm_en1</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x000001a8</td>
        <td class="unboxed addr">0x000001af</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x000001b0[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6733FA6F1DD89D51">abc_tx_alarm_map[5]</a>  </b></td>
        <td class="unboxed sdescmap">abc_tx_alarm_map</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x000001c4</td>
        <td class="unboxed addr">0x000001cf</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2A30206CE3F65607">abc_gpio_tx_alm_en0</a>  </b></td>
        <td class="unboxed sdescmap">abc_gpio_tx_alm_en0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F981E7FE76985584">abc_gpio_tx_alm_en1</a>  </b></td>
        <td class="unboxed sdescmap">abc_gpio_tx_alm_en1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_70F216B9B376B7F6">abc_gpio_stat0</a>  </b></td>
        <td class="unboxed sdescmap">abc_gpio_stat0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_89B5B547BCC1EBF5">abc_gpio_stat1</a>  </b></td>
        <td class="unboxed sdescmap">abc_gpio_stat1</td>
      </tr>
    </table>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <hr/>

    <!-- Registers details / bit fields -->
    <h2 id="G_BITFIELDS">Register Details for AddressMap abc_soc_top/vexa/car/car_reg_map</h2>
    <p><b>Note:</b> AddressOffsets before register name are offsets inside AddressMap (that is what the "+" means)</p>
    <p id="R_12D4C2B3382DC2A5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000000</span> Register(32 bit) car_clock_disable0</span><br/>
      <span class="sdescdet">car_clock_disable0</span><br/>
      <span class="ldescdet">VEX Array Clock Disable.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02408000</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">clock_disable37</td>
        <td class="fldnorm" colspan="1">clock_disable36</td>
        <td class="fldnorm" colspan="1">clock_disable35</td>
        <td class="fldnorm" colspan="1">clock_disable34</td>
        <td class="fldnorm" colspan="1">clock_disable33</td>
        <td class="fldnorm" colspan="1">clock_disable32</td>
        <td class="fldnorm" colspan="1">clock_disable31</td>
        <td class="fldnorm" colspan="1">clock_disable30</td>
        <td class="fldnorm" colspan="1">clock_disable27</td>
        <td class="fldnorm" colspan="1">clock_disable26</td>
        <td class="fldnorm" colspan="1">clock_disable25</td>
        <td class="fldnorm" colspan="1">clock_disable24</td>
        <td class="fldnorm" colspan="1">clock_disable23</td>
        <td class="fldnorm" colspan="1">clock_disable22</td>
        <td class="fldnorm" colspan="1">clock_disable21</td>
        <td class="fldnorm" colspan="1">clock_disable20</td>
        <td class="fldnorm" colspan="1">clock_disable17</td>
        <td class="fldnorm" colspan="1">clock_disable16</td>
        <td class="fldnorm" colspan="1">clock_disable15</td>
        <td class="fldnorm" colspan="1">clock_disable14</td>
        <td class="fldnorm" colspan="1">clock_disable13</td>
        <td class="fldnorm" colspan="1">clock_disable12</td>
        <td class="fldnorm" colspan="1">clock_disable11</td>
        <td class="fldnorm" colspan="1">clock_disable10</td>
        <td class="fldnorm" colspan="1">clock_disable07</td>
        <td class="fldnorm" colspan="1">clock_disable06</td>
        <td class="fldnorm" colspan="1">clock_disable05</td>
        <td class="fldnorm" colspan="1">clock_disable04</td>
        <td class="fldnorm" colspan="1">clock_disable03</td>
        <td class="fldnorm" colspan="1">clock_disable02</td>
        <td class="fldnorm" colspan="1">clock_disable01</td>
        <td class="fldnorm" colspan="1">clock_disable00</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable37</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 37 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable36</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 36 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable35</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 35 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable34</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 34 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable33</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 33 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable32</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 32 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable31</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 31 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable30</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 30 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable27</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 27 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable26</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 26 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable25</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 25 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable24</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 24 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable23</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 23 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable22</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 22 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable21</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 21 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable20</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 20 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 17 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 16 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 15 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable14</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 14 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 13 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 12 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 11 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 10 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable07</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 07 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable06</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 06 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable05</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 05 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable04</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 04 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable03</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 03 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable02</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 02 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable01</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 01 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable00</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 00 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1DB1DC91541F8F22" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000004</span> Register(32 bit) car_clock_disable1</span><br/>
      <span class="sdescdet">car_clock_disable1</span><br/>
      <span class="ldescdet">VEX Array Clock Disable.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02408004</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000000ff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">clock_disable47</td>
        <td class="fldnorm" colspan="1">clock_disable46</td>
        <td class="fldnorm" colspan="1">clock_disable45</td>
        <td class="fldnorm" colspan="1">clock_disable44</td>
        <td class="fldnorm" colspan="1">clock_disable43</td>
        <td class="fldnorm" colspan="1">clock_disable42</td>
        <td class="fldnorm" colspan="1">clock_disable41</td>
        <td class="fldnorm" colspan="1">clock_disable40</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable47</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 47 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable46</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 46 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable45</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 45 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable44</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 44 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable43</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 43 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable42</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 42 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable41</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 41 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">clock_disable40</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the clock disable for VEX Core 40 (1 = disable, 0 = enable).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2427C0336B6FBAF5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000008</span> Register(32 bit) car_soft_reset0</span><br/>
      <span class="sdescdet">car_soft_reset0</span><br/>
      <span class="ldescdet">VEX Array Active Low Soft Reset.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02408008</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">soft_reset37</td>
        <td class="fldnorm" colspan="1">soft_reset36</td>
        <td class="fldnorm" colspan="1">soft_reset35</td>
        <td class="fldnorm" colspan="1">soft_reset34</td>
        <td class="fldnorm" colspan="1">soft_reset33</td>
        <td class="fldnorm" colspan="1">soft_reset32</td>
        <td class="fldnorm" colspan="1">soft_reset31</td>
        <td class="fldnorm" colspan="1">soft_reset30</td>
        <td class="fldnorm" colspan="1">soft_reset27</td>
        <td class="fldnorm" colspan="1">soft_reset26</td>
        <td class="fldnorm" colspan="1">soft_reset25</td>
        <td class="fldnorm" colspan="1">soft_reset24</td>
        <td class="fldnorm" colspan="1">soft_reset23</td>
        <td class="fldnorm" colspan="1">soft_reset22</td>
        <td class="fldnorm" colspan="1">soft_reset21</td>
        <td class="fldnorm" colspan="1">soft_reset20</td>
        <td class="fldnorm" colspan="1">soft_reset17</td>
        <td class="fldnorm" colspan="1">soft_reset16</td>
        <td class="fldnorm" colspan="1">soft_reset15</td>
        <td class="fldnorm" colspan="1">soft_reset14</td>
        <td class="fldnorm" colspan="1">soft_reset13</td>
        <td class="fldnorm" colspan="1">soft_reset12</td>
        <td class="fldnorm" colspan="1">soft_reset11</td>
        <td class="fldnorm" colspan="1">soft_reset10</td>
        <td class="fldnorm" colspan="1">soft_reset07</td>
        <td class="fldnorm" colspan="1">soft_reset06</td>
        <td class="fldnorm" colspan="1">soft_reset05</td>
        <td class="fldnorm" colspan="1">soft_reset04</td>
        <td class="fldnorm" colspan="1">soft_reset03</td>
        <td class="fldnorm" colspan="1">soft_reset02</td>
        <td class="fldnorm" colspan="1">soft_reset01</td>
        <td class="fldnorm" colspan="1">soft_reset00</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset37</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 37 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset36</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 36 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset35</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 35 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset34</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 34 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset33</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 33 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset32</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 32 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset31</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 31 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset30</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 30 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset27</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 27 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset26</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 26 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset25</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 25 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset24</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 24 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset23</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 23 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset22</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 22 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset21</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 21 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset20</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 20 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 17 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 16 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 15 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset14</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 14 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 13 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 12 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 11 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 10 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset07</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 07 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset06</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 06 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset05</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 05 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset04</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 04 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset03</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 03 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset02</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 02 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset01</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 01 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset00</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 00 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C1A7C6F454F31E38" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000000c</span> Register(32 bit) car_soft_reset1</span><br/>
      <span class="sdescdet">car_soft_reset1</span><br/>
      <span class="ldescdet">VEX Array Active Low Soft Reset.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0240800c</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">soft_reset47</td>
        <td class="fldnorm" colspan="1">soft_reset46</td>
        <td class="fldnorm" colspan="1">soft_reset45</td>
        <td class="fldnorm" colspan="1">soft_reset44</td>
        <td class="fldnorm" colspan="1">soft_reset43</td>
        <td class="fldnorm" colspan="1">soft_reset42</td>
        <td class="fldnorm" colspan="1">soft_reset41</td>
        <td class="fldnorm" colspan="1">soft_reset40</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset47</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 47 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset46</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 46 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset45</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 45 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset44</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 44 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset43</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 43 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset42</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 42 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset41</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 41 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">soft_reset40</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the active low soft reset for VEX Core 40 (0 = reset, 1 = no reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9BF2EABE6C1A2D37" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000010</span> Register(32 bit) car_halt0</span><br/>
      <span class="sdescdet">car_halt0</span><br/>
      <span class="ldescdet">VEX Array Halt.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02408010</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">halt37</td>
        <td class="fldnorm" colspan="1">halt36</td>
        <td class="fldnorm" colspan="1">halt35</td>
        <td class="fldnorm" colspan="1">halt34</td>
        <td class="fldnorm" colspan="1">halt33</td>
        <td class="fldnorm" colspan="1">halt32</td>
        <td class="fldnorm" colspan="1">halt31</td>
        <td class="fldnorm" colspan="1">halt30</td>
        <td class="fldnorm" colspan="1">halt27</td>
        <td class="fldnorm" colspan="1">halt26</td>
        <td class="fldnorm" colspan="1">halt25</td>
        <td class="fldnorm" colspan="1">halt24</td>
        <td class="fldnorm" colspan="1">halt23</td>
        <td class="fldnorm" colspan="1">halt22</td>
        <td class="fldnorm" colspan="1">halt21</td>
        <td class="fldnorm" colspan="1">halt20</td>
        <td class="fldnorm" colspan="1">halt17</td>
        <td class="fldnorm" colspan="1">halt16</td>
        <td class="fldnorm" colspan="1">halt15</td>
        <td class="fldnorm" colspan="1">halt14</td>
        <td class="fldnorm" colspan="1">halt13</td>
        <td class="fldnorm" colspan="1">halt12</td>
        <td class="fldnorm" colspan="1">halt11</td>
        <td class="fldnorm" colspan="1">halt10</td>
        <td class="fldnorm" colspan="1">halt07</td>
        <td class="fldnorm" colspan="1">halt06</td>
        <td class="fldnorm" colspan="1">halt05</td>
        <td class="fldnorm" colspan="1">halt04</td>
        <td class="fldnorm" colspan="1">halt03</td>
        <td class="fldnorm" colspan="1">halt02</td>
        <td class="fldnorm" colspan="1">halt01</td>
        <td class="fldnorm" colspan="1">halt00</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt37</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 37.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt36</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 36.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt35</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 35.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt34</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 34.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt33</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 33.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt32</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 32.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt31</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 31.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt30</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 30.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt27</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 27.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt26</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 26.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt25</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 25.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt24</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 24.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt23</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 23.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt22</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 22.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt21</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 21.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt20</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 20.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 17.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 16.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 15.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt14</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 14.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 13.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 12.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 11.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 10.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt07</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 07.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt06</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 06.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt05</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 05.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt04</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 04.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt03</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 03.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt02</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 02.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt01</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 01.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt00</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 00.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_061AE8212C327D53" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000014</span> Register(32 bit) car_halt1</span><br/>
      <span class="sdescdet">car_halt1</span><br/>
      <span class="ldescdet">VEX Array Halt.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02408014</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">halt47</td>
        <td class="fldnorm" colspan="1">halt46</td>
        <td class="fldnorm" colspan="1">halt45</td>
        <td class="fldnorm" colspan="1">halt44</td>
        <td class="fldnorm" colspan="1">halt43</td>
        <td class="fldnorm" colspan="1">halt42</td>
        <td class="fldnorm" colspan="1">halt41</td>
        <td class="fldnorm" colspan="1">halt40</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt47</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 47.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt46</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 46.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt45</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 45.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt44</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 44.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt43</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 43.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt42</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 42.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt41</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 41.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">halt40</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Halt for VEX Core 40.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B71595E88BC7AC47" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000018</span> Register(32 bit) car_mem_pd0</span><br/>
      <span class="sdescdet">car_mem_pd0</span><br/>
      <span class="ldescdet">VEX Array Memory Power Down.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02408018</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">mem_pd37</td>
        <td class="fldnorm" colspan="1">mem_pd36</td>
        <td class="fldnorm" colspan="1">mem_pd35</td>
        <td class="fldnorm" colspan="1">mem_pd34</td>
        <td class="fldnorm" colspan="1">mem_pd33</td>
        <td class="fldnorm" colspan="1">mem_pd32</td>
        <td class="fldnorm" colspan="1">mem_pd31</td>
        <td class="fldnorm" colspan="1">mem_pd30</td>
        <td class="fldnorm" colspan="1">mem_pd27</td>
        <td class="fldnorm" colspan="1">mem_pd26</td>
        <td class="fldnorm" colspan="1">mem_pd25</td>
        <td class="fldnorm" colspan="1">mem_pd24</td>
        <td class="fldnorm" colspan="1">mem_pd23</td>
        <td class="fldnorm" colspan="1">mem_pd22</td>
        <td class="fldnorm" colspan="1">mem_pd21</td>
        <td class="fldnorm" colspan="1">mem_pd20</td>
        <td class="fldnorm" colspan="1">mem_pd17</td>
        <td class="fldnorm" colspan="1">mem_pd16</td>
        <td class="fldnorm" colspan="1">mem_pd15</td>
        <td class="fldnorm" colspan="1">mem_pd14</td>
        <td class="fldnorm" colspan="1">mem_pd13</td>
        <td class="fldnorm" colspan="1">mem_pd12</td>
        <td class="fldnorm" colspan="1">mem_pd11</td>
        <td class="fldnorm" colspan="1">mem_pd10</td>
        <td class="fldnorm" colspan="1">mem_pd07</td>
        <td class="fldnorm" colspan="1">mem_pd06</td>
        <td class="fldnorm" colspan="1">mem_pd05</td>
        <td class="fldnorm" colspan="1">mem_pd04</td>
        <td class="fldnorm" colspan="1">mem_pd03</td>
        <td class="fldnorm" colspan="1">mem_pd02</td>
        <td class="fldnorm" colspan="1">mem_pd01</td>
        <td class="fldnorm" colspan="1">mem_pd00</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd37</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 37.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd36</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 36.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd35</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 35.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd34</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 34.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd33</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 33.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd32</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 32.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd31</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 31.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd30</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 30.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd27</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 27.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd26</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 26.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd25</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 25.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd24</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 24.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd23</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 23.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd22</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 22.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd21</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 21.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd20</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 20.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 17.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 16.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 15.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd14</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 14.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 13.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 12.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 11.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 10.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd07</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 07.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd06</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 06.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd05</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 05.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd04</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 04.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd03</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 03.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd02</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 02.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd01</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 01.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd00</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 00.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_42176E6F2F869BC7" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000001c</span> Register(32 bit) car_mem_pd1</span><br/>
      <span class="sdescdet">car_mem_pd1</span><br/>
      <span class="ldescdet">VEX Array Memory Power Down.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0240801c</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000000ff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">mem_pd47</td>
        <td class="fldnorm" colspan="1">mem_pd46</td>
        <td class="fldnorm" colspan="1">mem_pd45</td>
        <td class="fldnorm" colspan="1">mem_pd44</td>
        <td class="fldnorm" colspan="1">mem_pd43</td>
        <td class="fldnorm" colspan="1">mem_pd42</td>
        <td class="fldnorm" colspan="1">mem_pd41</td>
        <td class="fldnorm" colspan="1">mem_pd40</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd47</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 47.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd46</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 46.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd45</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 45.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd44</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 44.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd43</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 43.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd42</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 42.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd41</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 41.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_pd40</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Memory Power Down for VEX Core 40.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_51E9477DB9F2E605" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000020</span> Register(32 bit) car_row_disable</span><br/>
      <span class="sdescdet">car_row_disable</span><br/>
      <span class="ldescdet">VEX Array Row Disable.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02408020</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="fldnorm" colspan="1">row_disable4</td>
        <td class="fldnorm" colspan="1">row_disable3</td>
        <td class="fldnorm" colspan="1">row_disable2</td>
        <td class="fldnorm" colspan="1">row_disable1</td>
        <td class="fldnorm" colspan="1">row_disable0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">row_disable4</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the row disable for row 4.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">row_disable3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the row disable for row 3.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">row_disable2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the row disable for row 2.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">row_disable1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the row disable for row 1.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">row_disable0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the row disable for row 0.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E26821FFDB705DEB" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000040[+=0x4]</span> Register(32 bit) car_high_int_status[10]</span><br/>
      <span class="sdescdet">car_high_int_status</span><br/>
      <span class="ldescdet">VEX Array High Priority Status Register
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=10, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02408040[+=0x4]</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe0e0e0e0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe0e0e0e0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">s2c_err3_int_stat</td>
        <td class="fldnorm" colspan="1">c2s_err3_int_stat</td>
        <td class="fldnorm" colspan="1">a2c_err3_int_stat</td>
        <td class="fldnorm" colspan="1">vex_wdt3_int_stat</td>
        <td class="fldnorm" colspan="1">vex_high3_int_stat</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">s2c_err2_int_stat</td>
        <td class="fldnorm" colspan="1">c2s_err2_int_stat</td>
        <td class="fldnorm" colspan="1">a2c_err2_int_stat</td>
        <td class="fldnorm" colspan="1">vex_wdt2_int_stat</td>
        <td class="fldnorm" colspan="1">vex_high2_int_stat</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">s2c_err1_int_stat</td>
        <td class="fldnorm" colspan="1">c2s_err1_int_stat</td>
        <td class="fldnorm" colspan="1">a2c_err1_int_stat</td>
        <td class="fldnorm" colspan="1">vex_wdt1_int_stat</td>
        <td class="fldnorm" colspan="1">vex_high1_int_stat</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">s2c_err0_int_stat</td>
        <td class="fldnorm" colspan="1">c2s_err0_int_stat</td>
        <td class="fldnorm" colspan="1">a2c_err0_int_stat</td>
        <td class="fldnorm" colspan="1">vex_wdt0_int_stat</td>
        <td class="fldnorm" colspan="1">vex_high0_int_stat</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:28]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">s2c_err3_int_stat</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the STRM2CIO Error Interrupt Status.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">c2s_err3_int_stat</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the CIO2STRM Error Interrupt Status.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">a2c_err3_int_stat</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the AXI2CIO Error Interrupt Status.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt3_int_stat</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the VEX Watchdog Timer Interrupt Status.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high3_int_stat</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the VEX High Priority Interrupt Status.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">s2c_err2_int_stat</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the STRM2CIO Error Interrupt Status.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">c2s_err2_int_stat</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the CIO2STRM Error Interrupt Status.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">a2c_err2_int_stat</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the AXI2CIO Error Interrupt Status.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt2_int_stat</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the VEX Watchdog Timer Interrupt Status.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high2_int_stat</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the VEX High Priority Interrupt Status.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">s2c_err1_int_stat</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the STRM2CIO Error Interrupt Status.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">c2s_err1_int_stat</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the CIO2STRM Error Interrupt Status.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">a2c_err1_int_stat</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the AXI2CIO Error Interrupt Status.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt1_int_stat</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the VEX Watchdog Timer Interrupt Status.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high1_int_stat</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the VEX High Priority Interrupt Status.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">s2c_err0_int_stat</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the STRM2CIO Error Interrupt Status.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">c2s_err0_int_stat</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the CIO2STRM Error Interrupt Status.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">a2c_err0_int_stat</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the AXI2CIO Error Interrupt Status.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt0_int_stat</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the VEX Watchdog Timer Interrupt Status.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high0_int_stat</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the VEX High Priority Interrupt Status.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E3FA5C121C65929A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000080</span> Register(32 bit) car_vex_reset_release0</span><br/>
      <span class="sdescdet">car_vex_reset_release0</span><br/>
      <span class="ldescdet">VEX Array VEX Core Reset Release Status.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02408080</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">vex_reset_release37</td>
        <td class="fldnorm" colspan="1">vex_reset_release36</td>
        <td class="fldnorm" colspan="1">vex_reset_release35</td>
        <td class="fldnorm" colspan="1">vex_reset_release34</td>
        <td class="fldnorm" colspan="1">vex_reset_release33</td>
        <td class="fldnorm" colspan="1">vex_reset_release32</td>
        <td class="fldnorm" colspan="1">vex_reset_release31</td>
        <td class="fldnorm" colspan="1">vex_reset_release30</td>
        <td class="fldnorm" colspan="1">vex_reset_release27</td>
        <td class="fldnorm" colspan="1">vex_reset_release26</td>
        <td class="fldnorm" colspan="1">vex_reset_release25</td>
        <td class="fldnorm" colspan="1">vex_reset_release24</td>
        <td class="fldnorm" colspan="1">vex_reset_release23</td>
        <td class="fldnorm" colspan="1">vex_reset_release22</td>
        <td class="fldnorm" colspan="1">vex_reset_release21</td>
        <td class="fldnorm" colspan="1">vex_reset_release20</td>
        <td class="fldnorm" colspan="1">vex_reset_release17</td>
        <td class="fldnorm" colspan="1">vex_reset_release16</td>
        <td class="fldnorm" colspan="1">vex_reset_release15</td>
        <td class="fldnorm" colspan="1">vex_reset_release14</td>
        <td class="fldnorm" colspan="1">vex_reset_release13</td>
        <td class="fldnorm" colspan="1">vex_reset_release12</td>
        <td class="fldnorm" colspan="1">vex_reset_release11</td>
        <td class="fldnorm" colspan="1">vex_reset_release10</td>
        <td class="fldnorm" colspan="1">vex_reset_release07</td>
        <td class="fldnorm" colspan="1">vex_reset_release06</td>
        <td class="fldnorm" colspan="1">vex_reset_release05</td>
        <td class="fldnorm" colspan="1">vex_reset_release04</td>
        <td class="fldnorm" colspan="1">vex_reset_release03</td>
        <td class="fldnorm" colspan="1">vex_reset_release02</td>
        <td class="fldnorm" colspan="1">vex_reset_release01</td>
        <td class="fldnorm" colspan="1">vex_reset_release00</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release37</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 37 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release36</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 36 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release35</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 35 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release34</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 34 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release33</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 33 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release32</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 32 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release31</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 31 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release30</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 30 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release27</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 27 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release26</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 26 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release25</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 25 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release24</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 24 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release23</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 23 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release22</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 22 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release21</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 21 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release20</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 20 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 17 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 16 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 15 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release14</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 14 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 13 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 12 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 11 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 10 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release07</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 07 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release06</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 06 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release05</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 05 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release04</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 04 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release03</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 03 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release02</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 02 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release01</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 01 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release00</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 00 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AB347B8DD0967243" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000084</span> Register(32 bit) car_vex_reset_release1</span><br/>
      <span class="sdescdet">car_vex_reset_release1</span><br/>
      <span class="ldescdet">VEX Array VEX Core Reset Release Status.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02408084</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">vex_reset_release47</td>
        <td class="fldnorm" colspan="1">vex_reset_release46</td>
        <td class="fldnorm" colspan="1">vex_reset_release45</td>
        <td class="fldnorm" colspan="1">vex_reset_release44</td>
        <td class="fldnorm" colspan="1">vex_reset_release43</td>
        <td class="fldnorm" colspan="1">vex_reset_release42</td>
        <td class="fldnorm" colspan="1">vex_reset_release41</td>
        <td class="fldnorm" colspan="1">vex_reset_release40</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release47</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 47 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release46</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 46 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release45</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 45 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release44</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 44 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release43</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 43 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release42</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 42 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release41</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 41 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_reset_release40</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Reset Release Status for VEX Core 40 (1 = VEX Core out of reset, 0 = VEX core in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_239D303628344C08" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000090</span> Register(32 bit) abc_noc_reset_release</span><br/>
      <span class="sdescdet">abc_noc_reset_release</span><br/>
      <span class="ldescdet">VEX Array NOC Reset Release Status.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02408090</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">noc_reset_release</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">noc_reset_release</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the NOC Reset Release Status (1 = NOC is out of reset, 0 = NOC in reset).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4E391CD1B529BAAB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000094</span> Register(32 bit) abc_noc_clock_gate</span><br/>
      <span class="sdescdet">abc_noc_clock_gate</span><br/>
      <span class="ldescdet">VEX Array NOC Clock Gating.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02408094</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">noc_reset_release</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">noc_reset_release</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the NOC Clock Gating (1 = NOC clock is gated OFF, 0 = NOC Clock is ON).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_594BBE31137B6C85" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000098</span> Register(32 bit) abc_noc_soft_reset</span><br/>
      <span class="sdescdet">abc_noc_soft_reset</span><br/>
      <span class="ldescdet">VEX Array NOC Soft Reset.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02408098</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">noc_reset_release</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">noc_reset_release</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the NOC Soft Reset (1 = reset NOC, 0 = don't reset NOC).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_464EBCBD70D27F45" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a0</span> Register(32 bit) car_timer_start0</span><br/>
      <span class="sdescdet">car_timer_start0</span><br/>
      <span class="ldescdet">VEX Array force Timer Start.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x024080a0</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">timer_start37</td>
        <td class="fldnorm" colspan="1">timer_start36</td>
        <td class="fldnorm" colspan="1">timer_start35</td>
        <td class="fldnorm" colspan="1">timer_start34</td>
        <td class="fldnorm" colspan="1">timer_start33</td>
        <td class="fldnorm" colspan="1">timer_start32</td>
        <td class="fldnorm" colspan="1">timer_start31</td>
        <td class="fldnorm" colspan="1">timer_start30</td>
        <td class="fldnorm" colspan="1">timer_start27</td>
        <td class="fldnorm" colspan="1">timer_start26</td>
        <td class="fldnorm" colspan="1">timer_start25</td>
        <td class="fldnorm" colspan="1">timer_start24</td>
        <td class="fldnorm" colspan="1">timer_start23</td>
        <td class="fldnorm" colspan="1">timer_start22</td>
        <td class="fldnorm" colspan="1">timer_start21</td>
        <td class="fldnorm" colspan="1">timer_start20</td>
        <td class="fldnorm" colspan="1">timer_start17</td>
        <td class="fldnorm" colspan="1">timer_start16</td>
        <td class="fldnorm" colspan="1">timer_start15</td>
        <td class="fldnorm" colspan="1">timer_start14</td>
        <td class="fldnorm" colspan="1">timer_start13</td>
        <td class="fldnorm" colspan="1">timer_start12</td>
        <td class="fldnorm" colspan="1">timer_start11</td>
        <td class="fldnorm" colspan="1">timer_start10</td>
        <td class="fldnorm" colspan="1">timer_start07</td>
        <td class="fldnorm" colspan="1">timer_start06</td>
        <td class="fldnorm" colspan="1">timer_start05</td>
        <td class="fldnorm" colspan="1">timer_start04</td>
        <td class="fldnorm" colspan="1">timer_start03</td>
        <td class="fldnorm" colspan="1">timer_start02</td>
        <td class="fldnorm" colspan="1">timer_start01</td>
        <td class="fldnorm" colspan="1">timer_start00</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start37</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 37.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start36</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 36.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start35</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 35.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start34</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 34.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start33</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 33.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start32</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 32.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start31</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 31.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start30</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 30.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start27</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 27.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start26</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 26.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start25</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 25.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start24</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 24.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start23</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 23.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start22</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 22.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start21</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 21.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start20</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 20.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 17.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 16.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 15.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start14</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 14.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 13.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 12.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 11.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 10.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start07</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 07.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start06</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 06.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start05</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 05.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start04</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 04.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start03</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 03.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start02</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 02.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start01</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 01.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start00</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 00.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DF3DB9098BC90FC9" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a4</span> Register(32 bit) car_timer_start1</span><br/>
      <span class="sdescdet">car_timer_start1</span><br/>
      <span class="ldescdet">VEX Array force Timer Start.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x024080a4</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">timer_start47</td>
        <td class="fldnorm" colspan="1">timer_start46</td>
        <td class="fldnorm" colspan="1">timer_start45</td>
        <td class="fldnorm" colspan="1">timer_start44</td>
        <td class="fldnorm" colspan="1">timer_start43</td>
        <td class="fldnorm" colspan="1">timer_start42</td>
        <td class="fldnorm" colspan="1">timer_start41</td>
        <td class="fldnorm" colspan="1">timer_start40</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start47</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 47.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start46</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 46.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start45</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 45.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start44</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 44.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start43</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 43.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start42</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 42.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start41</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 41.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_start40</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the force Timer Start for VEX Core 40.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D49E39577C05F45D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b0</span> Register(32 bit) abc_vex_wdt_sel0</span><br/>
      <span class="sdescdet">abc_vex_wdt_sel0</span><br/>
      <span class="ldescdet">VEX Array Watchdog Timer Select.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x024080b0</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel37</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel36</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel35</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel34</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel33</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel32</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel31</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel30</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel27</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel26</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel25</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel24</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel23</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel22</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel21</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel20</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel17</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel16</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel15</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel14</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel13</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel12</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel11</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel10</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel07</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel06</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel05</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel04</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel03</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel02</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel01</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel00</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel37</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 37 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel36</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 36 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel35</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 35 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel34</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 34 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel33</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 33 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel32</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 32 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel31</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 31 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel30</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 30 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel27</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 27 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel26</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 26 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel25</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 25 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel24</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 24 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel23</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 23 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel22</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 22 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel21</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 21 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel20</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 20 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 17 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 16 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 15 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel14</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 14 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 13 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 12 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 11 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 10 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel07</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 07 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel06</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 06 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel05</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 05 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel04</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 04 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel03</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 03 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel02</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 02 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel01</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 01 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel00</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 00 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_887E89D5C71503C4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b4</span> Register(32 bit) abc_vex_wdt_sel1</span><br/>
      <span class="sdescdet">abc_vex_wdt_sel1</span><br/>
      <span class="ldescdet">VEX Array Watchdog Timer Select.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x024080b4</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000000ff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel47</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel46</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel45</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel44</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel43</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel42</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel41</td>
        <td class="fldnorm" colspan="1">vex_wdt_sel40</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel47</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 47 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel46</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 46 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel45</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 45 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel44</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 44 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel43</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 43 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel42</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 42 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel41</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 41 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_sel40</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Select for VEX Core 40 (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_661F7ACFBB6D4B76" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b8</span> Register(32 bit) abc_vex_int_sel</span><br/>
      <span class="sdescdet">abc_vex_int_sel</span><br/>
      <span class="ldescdet">VEX Array Interrupt Select.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x024080b8</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="29">-</td>
        <td class="fldnorm" colspan="1">strm2cio_int_sel</td>
        <td class="fldnorm" colspan="1">cio2strm_int_sel</td>
        <td class="fldnorm" colspan="1">axi2cio_int_sel</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="29">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">strm2cio_int_sel</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the STRM2CIO Interrupt Select (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cio2strm_int_sel</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the CIO2STRM Interrupt Select (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">axi2cio_int_sel</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the AXI2CIO Interrupt Select (1 = high priority, 0 = low priority).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A2D3D7D628245C52" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c0</span> Register(32 bit) vex_high_int_status0</span><br/>
      <span class="sdescdet">vex_high_int_status0</span><br/>
      <span class="ldescdet">VEX Core High Priority Interrupt Status.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x024080c0</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">vex_high_int_status37</td>
        <td class="fldnorm" colspan="1">vex_high_int_status36</td>
        <td class="fldnorm" colspan="1">vex_high_int_status35</td>
        <td class="fldnorm" colspan="1">vex_high_int_status34</td>
        <td class="fldnorm" colspan="1">vex_high_int_status33</td>
        <td class="fldnorm" colspan="1">vex_high_int_status32</td>
        <td class="fldnorm" colspan="1">vex_high_int_status31</td>
        <td class="fldnorm" colspan="1">vex_high_int_status30</td>
        <td class="fldnorm" colspan="1">vex_high_int_status27</td>
        <td class="fldnorm" colspan="1">vex_high_int_status26</td>
        <td class="fldnorm" colspan="1">vex_high_int_status25</td>
        <td class="fldnorm" colspan="1">vex_high_int_status24</td>
        <td class="fldnorm" colspan="1">vex_high_int_status23</td>
        <td class="fldnorm" colspan="1">vex_high_int_status22</td>
        <td class="fldnorm" colspan="1">vex_high_int_status21</td>
        <td class="fldnorm" colspan="1">vex_high_int_status20</td>
        <td class="fldnorm" colspan="1">vex_high_int_status17</td>
        <td class="fldnorm" colspan="1">vex_high_int_status16</td>
        <td class="fldnorm" colspan="1">vex_high_int_status15</td>
        <td class="fldnorm" colspan="1">vex_high_int_status14</td>
        <td class="fldnorm" colspan="1">vex_high_int_status13</td>
        <td class="fldnorm" colspan="1">vex_high_int_status12</td>
        <td class="fldnorm" colspan="1">vex_high_int_status11</td>
        <td class="fldnorm" colspan="1">vex_high_int_status10</td>
        <td class="fldnorm" colspan="1">vex_high_int_status07</td>
        <td class="fldnorm" colspan="1">vex_high_int_status06</td>
        <td class="fldnorm" colspan="1">vex_high_int_status05</td>
        <td class="fldnorm" colspan="1">vex_high_int_status04</td>
        <td class="fldnorm" colspan="1">vex_high_int_status03</td>
        <td class="fldnorm" colspan="1">vex_high_int_status02</td>
        <td class="fldnorm" colspan="1">vex_high_int_status01</td>
        <td class="fldnorm" colspan="1">vex_high_int_status00</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status37</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 37 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status36</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 36 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status35</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 35 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status34</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 34 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status33</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 33 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status32</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 32 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status31</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 31 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status30</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 30 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status27</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 27 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status26</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 26 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status25</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 25 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status24</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 24 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status23</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 23 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status22</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 22 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status21</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 21 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status20</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 20 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 17 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 16 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 15 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status14</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 14 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 13 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 12 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 11 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 10 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status07</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 07 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status06</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 06 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status05</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 05 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status04</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 04 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status03</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 03 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status02</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 02 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status01</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 01 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status00</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 00 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_130284C5D9C02BDE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c4</span> Register(32 bit) vex_high_int_enable0</span><br/>
      <span class="sdescdet">vex_high_int_enable0</span><br/>
      <span class="ldescdet">VEX Core High Priority Interrupt Enable.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x024080c4</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable37</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable36</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable35</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable34</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable33</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable32</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable31</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable30</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable27</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable26</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable25</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable24</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable23</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable22</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable21</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable20</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable17</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable16</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable15</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable14</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable13</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable12</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable11</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable10</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable07</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable06</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable05</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable04</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable03</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable02</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable01</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable00</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable37</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 37 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable36</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 36 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable35</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 35 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable34</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 34 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable33</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 33 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable32</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 32 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable31</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 31 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable30</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 30 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable27</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 27 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable26</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 26 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable25</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 25 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable24</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 24 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable23</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 23 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable22</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 22 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable21</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 21 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable20</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 20 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 17 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 16 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 15 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable14</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 14 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 13 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 12 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 11 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 10 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable07</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 07 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable06</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 06 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable05</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 05 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable04</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 04 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable03</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 03 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable02</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 02 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable01</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 01 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable00</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 00 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_395F612D31D6E2E4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c8</span> Register(32 bit) vex_high_int_clear0</span><br/>
      <span class="sdescdet">vex_high_int_clear0</span><br/>
      <span class="ldescdet">VEX Core High Priority Interrupt Clear.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x024080c8</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear37</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear36</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear35</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear34</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear33</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear32</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear31</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear30</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear27</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear26</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear25</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear24</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear23</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear22</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear21</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear20</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear17</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear16</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear15</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear14</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear13</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear12</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear11</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear10</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear07</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear06</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear05</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear04</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear03</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear02</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear01</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear00</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear37</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 37 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear36</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 36 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear35</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 35 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear34</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 34 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear33</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 33 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear32</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 32 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear31</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 31 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear30</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 30 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear27</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 27 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear26</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 26 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear25</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 25 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear24</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 24 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear23</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 23 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear22</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 22 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear21</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 21 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear20</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 20 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 17 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 16 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 15 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear14</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 14 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 13 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 12 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 11 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 10 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear07</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 07 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear06</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 06 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear05</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 05 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear04</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 04 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear03</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 03 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear02</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 02 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear01</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 01 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear00</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 00 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FA9F11B99B026E2A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000cc</span> Register(32 bit) vex_high_int_force0</span><br/>
      <span class="sdescdet">vex_high_int_force0</span><br/>
      <span class="ldescdet">VEX Core High Priority Interrupt Force.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x024080cc</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">vex_high_int_force37</td>
        <td class="fldnorm" colspan="1">vex_high_int_force36</td>
        <td class="fldnorm" colspan="1">vex_high_int_force35</td>
        <td class="fldnorm" colspan="1">vex_high_int_force34</td>
        <td class="fldnorm" colspan="1">vex_high_int_force33</td>
        <td class="fldnorm" colspan="1">vex_high_int_force32</td>
        <td class="fldnorm" colspan="1">vex_high_int_force31</td>
        <td class="fldnorm" colspan="1">vex_high_int_force30</td>
        <td class="fldnorm" colspan="1">vex_high_int_force27</td>
        <td class="fldnorm" colspan="1">vex_high_int_force26</td>
        <td class="fldnorm" colspan="1">vex_high_int_force25</td>
        <td class="fldnorm" colspan="1">vex_high_int_force24</td>
        <td class="fldnorm" colspan="1">vex_high_int_force23</td>
        <td class="fldnorm" colspan="1">vex_high_int_force22</td>
        <td class="fldnorm" colspan="1">vex_high_int_force21</td>
        <td class="fldnorm" colspan="1">vex_high_int_force20</td>
        <td class="fldnorm" colspan="1">vex_high_int_force17</td>
        <td class="fldnorm" colspan="1">vex_high_int_force16</td>
        <td class="fldnorm" colspan="1">vex_high_int_force15</td>
        <td class="fldnorm" colspan="1">vex_high_int_force14</td>
        <td class="fldnorm" colspan="1">vex_high_int_force13</td>
        <td class="fldnorm" colspan="1">vex_high_int_force12</td>
        <td class="fldnorm" colspan="1">vex_high_int_force11</td>
        <td class="fldnorm" colspan="1">vex_high_int_force10</td>
        <td class="fldnorm" colspan="1">vex_high_int_force07</td>
        <td class="fldnorm" colspan="1">vex_high_int_force06</td>
        <td class="fldnorm" colspan="1">vex_high_int_force05</td>
        <td class="fldnorm" colspan="1">vex_high_int_force04</td>
        <td class="fldnorm" colspan="1">vex_high_int_force03</td>
        <td class="fldnorm" colspan="1">vex_high_int_force02</td>
        <td class="fldnorm" colspan="1">vex_high_int_force01</td>
        <td class="fldnorm" colspan="1">vex_high_int_force00</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force37</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 37 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force36</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 36 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force35</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 35 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force34</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 34 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force33</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 33 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force32</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 32 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force31</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 31 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force30</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 30 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force27</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 27 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force26</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 26 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force25</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 25 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force24</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 24 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force23</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 23 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force22</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 22 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force21</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 21 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force20</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 20 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 17 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 16 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 15 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force14</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 14 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 13 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 12 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 11 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 10 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force07</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 07 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force06</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 06 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force05</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 05 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force04</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 04 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force03</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 03 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force02</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 02 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force01</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 01 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force00</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 00 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3792D585922AC4C3" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d0</span> Register(32 bit) vex_high_int_masked_stat0</span><br/>
      <span class="sdescdet">vex_high_int_masked_stat0</span><br/>
      <span class="ldescdet">VEX Core High Priority Interrupt Masked Status.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x024080d0</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat37</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat36</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat35</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat34</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat33</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat32</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat31</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat30</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat27</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat26</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat25</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat24</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat23</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat22</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat21</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat20</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat17</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat16</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat15</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat14</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat13</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat12</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat11</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat10</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat07</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat06</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat05</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat04</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat03</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat02</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat01</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat00</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat37</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 37 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat36</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 36 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat35</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 35 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat34</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 34 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat33</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 33 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat32</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 32 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat31</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 31 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat30</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 30 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat27</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 27 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat26</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 26 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat25</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 25 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat24</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 24 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat23</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 23 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat22</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 22 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat21</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 21 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat20</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 20 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 17 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 16 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 15 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat14</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 14 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 13 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 12 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 11 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 10 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat07</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 07 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat06</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 06 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat05</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 05 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat04</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 04 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat03</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 03 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat02</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 02 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat01</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 01 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat00</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 00 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6B06CBBE21FF816A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e0</span> Register(32 bit) vex_high_int_status1</span><br/>
      <span class="sdescdet">vex_high_int_status1</span><br/>
      <span class="ldescdet">VEX Core High Priority Interrupt Status.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x024080e0</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">vex_high_int_status47</td>
        <td class="fldnorm" colspan="1">vex_high_int_status46</td>
        <td class="fldnorm" colspan="1">vex_high_int_status45</td>
        <td class="fldnorm" colspan="1">vex_high_int_status44</td>
        <td class="fldnorm" colspan="1">vex_high_int_status43</td>
        <td class="fldnorm" colspan="1">vex_high_int_status42</td>
        <td class="fldnorm" colspan="1">vex_high_int_status41</td>
        <td class="fldnorm" colspan="1">vex_high_int_status40</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status47</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 47 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status46</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 46 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status45</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 45 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status44</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 44 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status43</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 43 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status42</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 42 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status41</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 41 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_status40</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Status for VEX Core 40 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0A8DA5D288EA1778" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e4</span> Register(32 bit) vex_high_int_enable1</span><br/>
      <span class="sdescdet">vex_high_int_enable1</span><br/>
      <span class="ldescdet">VEX Core High Priority Interrupt Enable.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x024080e4</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable47</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable46</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable45</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable44</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable43</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable42</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable41</td>
        <td class="fldnorm" colspan="1">vex_high_int_enable40</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable47</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 47 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable46</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 46 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable45</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 45 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable44</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 44 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable43</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 43 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable42</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 42 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable41</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 41 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_enable40</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Enable for VEX Core 40 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5937A415F07677A2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e8</span> Register(32 bit) vex_high_int_clear1</span><br/>
      <span class="sdescdet">vex_high_int_clear1</span><br/>
      <span class="ldescdet">VEX Core High Priority Interrupt Clear.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x024080e8</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear47</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear46</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear45</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear44</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear43</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear42</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear41</td>
        <td class="fldnorm" colspan="1">vex_high_int_clear40</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear47</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 47 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear46</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 46 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear45</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 45 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear44</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 44 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear43</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 43 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear42</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 42 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear41</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 41 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_clear40</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Clear for VEX Core 40 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3932B074EDC793A6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000ec</span> Register(32 bit) vex_high_int_force1</span><br/>
      <span class="sdescdet">vex_high_int_force1</span><br/>
      <span class="ldescdet">VEX Core High Priority Interrupt Force.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x024080ec</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">vex_high_int_force47</td>
        <td class="fldnorm" colspan="1">vex_high_int_force46</td>
        <td class="fldnorm" colspan="1">vex_high_int_force45</td>
        <td class="fldnorm" colspan="1">vex_high_int_force44</td>
        <td class="fldnorm" colspan="1">vex_high_int_force43</td>
        <td class="fldnorm" colspan="1">vex_high_int_force42</td>
        <td class="fldnorm" colspan="1">vex_high_int_force41</td>
        <td class="fldnorm" colspan="1">vex_high_int_force40</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force47</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 47 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force46</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 46 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force45</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 45 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force44</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 44 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force43</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 43 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force42</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 42 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force41</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 41 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_force40</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Force for VEX Core 40 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DCB89D67DB9DEA9D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f0</span> Register(32 bit) vex_high_int_masked_stat1</span><br/>
      <span class="sdescdet">vex_high_int_masked_stat1</span><br/>
      <span class="ldescdet">VEX Core High Priority Interrupt Masked Status.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x024080f0</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat47</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat46</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat45</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat44</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat43</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat42</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat41</td>
        <td class="fldnorm" colspan="1">vex_high_int_masked_stat40</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat47</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 47 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat46</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 46 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat45</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 45 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat44</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 44 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat43</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 43 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat42</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 42 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat41</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 41 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_high_int_masked_stat40</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the High Priority Interrupt Masked Status for VEX Core 40 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6BD9B35EC9A60CD7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000100</span> Register(32 bit) vex_wdt_int_status0</span><br/>
      <span class="sdescdet">vex_wdt_int_status0</span><br/>
      <span class="ldescdet">VEX Core Watchdog Timer Interrupt Status.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02408100</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status37</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status36</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status35</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status34</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status33</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status32</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status31</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status30</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status27</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status26</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status25</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status24</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status23</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status22</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status21</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status20</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status17</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status16</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status15</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status14</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status13</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status12</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status11</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status10</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status07</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status06</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status05</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status04</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status03</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status02</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status01</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status00</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status37</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 37 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status36</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 36 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status35</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 35 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status34</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 34 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status33</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 33 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status32</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 32 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status31</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 31 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status30</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 30 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status27</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 27 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status26</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 26 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status25</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 25 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status24</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 24 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status23</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 23 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status22</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 22 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status21</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 21 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status20</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 20 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 17 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 16 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 15 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status14</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 14 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 13 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 12 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 11 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 10 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status07</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 07 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status06</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 06 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status05</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 05 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status04</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 04 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status03</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 03 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status02</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 02 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status01</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 01 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status00</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 00 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A94C9ED6D5A614AF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000104</span> Register(32 bit) vex_wdt_int_enable0</span><br/>
      <span class="sdescdet">vex_wdt_int_enable0</span><br/>
      <span class="ldescdet">VEX Core Watchdog Timer Interrupt Enable.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02408104</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable37</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable36</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable35</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable34</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable33</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable32</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable31</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable30</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable27</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable26</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable25</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable24</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable23</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable22</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable21</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable20</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable17</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable16</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable15</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable14</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable13</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable12</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable11</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable10</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable07</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable06</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable05</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable04</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable03</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable02</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable01</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable00</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable37</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 37 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable36</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 36 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable35</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 35 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable34</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 34 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable33</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 33 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable32</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 32 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable31</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 31 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable30</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 30 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable27</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 27 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable26</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 26 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable25</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 25 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable24</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 24 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable23</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 23 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable22</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 22 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable21</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 21 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable20</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 20 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 17 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 16 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 15 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable14</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 14 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 13 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 12 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 11 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 10 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable07</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 07 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable06</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 06 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable05</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 05 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable04</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 04 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable03</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 03 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable02</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 02 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable01</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 01 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable00</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 00 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_54891CBD06395AA6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000108</span> Register(32 bit) vex_wdt_int_clear0</span><br/>
      <span class="sdescdet">vex_wdt_int_clear0</span><br/>
      <span class="ldescdet">VEX Core Watchdog Timer Interrupt Clear.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02408108</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear37</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear36</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear35</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear34</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear33</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear32</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear31</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear30</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear27</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear26</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear25</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear24</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear23</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear22</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear21</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear20</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear17</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear16</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear15</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear14</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear13</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear12</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear11</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear10</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear07</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear06</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear05</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear04</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear03</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear02</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear01</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear00</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear37</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 37 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear36</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 36 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear35</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 35 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear34</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 34 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear33</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 33 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear32</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 32 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear31</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 31 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear30</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 30 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear27</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 27 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear26</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 26 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear25</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 25 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear24</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 24 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear23</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 23 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear22</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 22 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear21</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 21 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear20</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 20 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 17 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 16 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 15 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear14</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 14 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 13 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 12 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 11 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 10 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear07</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 07 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear06</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 06 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear05</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 05 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear04</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 04 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear03</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 03 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear02</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 02 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear01</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 01 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear00</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 00 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_862A2C4C15804C16" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000010c</span> Register(32 bit) vex_wdt_int_force0</span><br/>
      <span class="sdescdet">vex_wdt_int_force0</span><br/>
      <span class="ldescdet">VEX Core Watchdog Timer Interrupt Force.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0240810c</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force37</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force36</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force35</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force34</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force33</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force32</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force31</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force30</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force27</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force26</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force25</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force24</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force23</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force22</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force21</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force20</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force17</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force16</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force15</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force14</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force13</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force12</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force11</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force10</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force07</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force06</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force05</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force04</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force03</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force02</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force01</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force00</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force37</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 37 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force36</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 36 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force35</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 35 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force34</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 34 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force33</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 33 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force32</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 32 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force31</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 31 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force30</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 30 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force27</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 27 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force26</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 26 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force25</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 25 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force24</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 24 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force23</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 23 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force22</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 22 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force21</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 21 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force20</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 20 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 17 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 16 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 15 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force14</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 14 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 13 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 12 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 11 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 10 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force07</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 07 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force06</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 06 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force05</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 05 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force04</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 04 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force03</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 03 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force02</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 02 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force01</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 01 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force00</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 00 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_51C32D03A33D9FC1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000110</span> Register(32 bit) vex_wdt_int_masked_stat0</span><br/>
      <span class="sdescdet">vex_wdt_int_masked_stat0</span><br/>
      <span class="ldescdet">VEX Core Watchdog Timer Interrupt Masked Status.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02408110</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat37</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat36</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat35</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat34</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat33</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat32</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat31</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat30</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat27</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat26</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat25</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat24</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat23</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat22</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat21</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat20</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat17</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat16</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat15</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat14</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat13</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat12</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat11</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat10</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat07</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat06</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat05</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat04</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat03</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat02</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat01</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat00</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat37</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 37 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat36</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 36 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat35</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 35 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat34</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 34 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat33</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 33 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat32</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 32 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat31</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 31 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat30</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 30 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat27</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 27 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat26</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 26 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat25</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 25 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat24</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 24 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat23</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 23 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat22</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 22 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat21</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 21 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat20</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 20 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 17 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 16 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 15 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat14</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 14 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 13 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 12 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 11 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 10 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat07</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 07 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat06</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 06 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat05</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 05 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat04</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 04 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat03</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 03 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat02</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 02 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat01</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 01 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat00</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 00 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EA8D5EA38C64717C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000120</span> Register(32 bit) vex_wdt_int_status1</span><br/>
      <span class="sdescdet">vex_wdt_int_status1</span><br/>
      <span class="ldescdet">VEX Core Watchdog Timer Interrupt Status.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02408120</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status47</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status46</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status45</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status44</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status43</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status42</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status41</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_status40</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status47</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 47 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status46</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 46 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status45</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 45 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status44</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 44 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status43</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 43 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status42</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 42 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status41</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 41 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_status40</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Status for VEX Core 40 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_33622B0B54B6E122" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000124</span> Register(32 bit) vex_wdt_int_enable1</span><br/>
      <span class="sdescdet">vex_wdt_int_enable1</span><br/>
      <span class="ldescdet">VEX Core Watchdog Timer Interrupt Enable.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02408124</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable47</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable46</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable45</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable44</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable43</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable42</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable41</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_enable40</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable47</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 47 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable46</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 46 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable45</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 45 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable44</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 44 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable43</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 43 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable42</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 42 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable41</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 41 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_enable40</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Enable for VEX Core 40 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C5DECB5A5FC929BE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000128</span> Register(32 bit) vex_wdt_int_clear1</span><br/>
      <span class="sdescdet">vex_wdt_int_clear1</span><br/>
      <span class="ldescdet">VEX Core Watchdog Timer Interrupt Clear.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02408128</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear47</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear46</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear45</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear44</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear43</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear42</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear41</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_clear40</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear47</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 47 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear46</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 46 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear45</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 45 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear44</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 44 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear43</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 43 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear42</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 42 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear41</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 41 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_clear40</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Clear for VEX Core 40 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0E5FB914E671A230" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000012c</span> Register(32 bit) vex_wdt_int_force1</span><br/>
      <span class="sdescdet">vex_wdt_int_force1</span><br/>
      <span class="ldescdet">VEX Core Watchdog Timer Interrupt Force.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0240812c</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force47</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force46</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force45</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force44</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force43</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force42</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force41</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_force40</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force47</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 47 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force46</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 46 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force45</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 45 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force44</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 44 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force43</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 43 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force42</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 42 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force41</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 41 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_force40</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Force for VEX Core 40 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_470B63EE807CE9D8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000130</span> Register(32 bit) vex_wdt_int_masked_stat1</span><br/>
      <span class="sdescdet">vex_wdt_int_masked_stat1</span><br/>
      <span class="ldescdet">VEX Core Watchdog Timer Interrupt Masked Status.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02408130</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat47</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat46</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat45</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat44</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat43</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat42</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat41</td>
        <td class="fldnorm" colspan="1">vex_wdt_int_masked_stat40</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat47</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 47 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat46</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 46 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat45</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 45 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat44</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 44 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat43</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 43 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat42</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 42 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat41</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 41 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_wdt_int_masked_stat40</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Watchdog Timer Interrupt Masked Status for VEX Core 40 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3FAB24748B15E39D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000140</span> Register(32 bit) vex_low_int_status0</span><br/>
      <span class="sdescdet">vex_low_int_status0</span><br/>
      <span class="ldescdet">VEX Core Low Priority Interrupt Status.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02408140</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">vex_low_int_status37</td>
        <td class="fldnorm" colspan="1">vex_low_int_status36</td>
        <td class="fldnorm" colspan="1">vex_low_int_status35</td>
        <td class="fldnorm" colspan="1">vex_low_int_status34</td>
        <td class="fldnorm" colspan="1">vex_low_int_status33</td>
        <td class="fldnorm" colspan="1">vex_low_int_status32</td>
        <td class="fldnorm" colspan="1">vex_low_int_status31</td>
        <td class="fldnorm" colspan="1">vex_low_int_status30</td>
        <td class="fldnorm" colspan="1">vex_low_int_status27</td>
        <td class="fldnorm" colspan="1">vex_low_int_status26</td>
        <td class="fldnorm" colspan="1">vex_low_int_status25</td>
        <td class="fldnorm" colspan="1">vex_low_int_status24</td>
        <td class="fldnorm" colspan="1">vex_low_int_status23</td>
        <td class="fldnorm" colspan="1">vex_low_int_status22</td>
        <td class="fldnorm" colspan="1">vex_low_int_status21</td>
        <td class="fldnorm" colspan="1">vex_low_int_status20</td>
        <td class="fldnorm" colspan="1">vex_low_int_status17</td>
        <td class="fldnorm" colspan="1">vex_low_int_status16</td>
        <td class="fldnorm" colspan="1">vex_low_int_status15</td>
        <td class="fldnorm" colspan="1">vex_low_int_status14</td>
        <td class="fldnorm" colspan="1">vex_low_int_status13</td>
        <td class="fldnorm" colspan="1">vex_low_int_status12</td>
        <td class="fldnorm" colspan="1">vex_low_int_status11</td>
        <td class="fldnorm" colspan="1">vex_low_int_status10</td>
        <td class="fldnorm" colspan="1">vex_low_int_status07</td>
        <td class="fldnorm" colspan="1">vex_low_int_status06</td>
        <td class="fldnorm" colspan="1">vex_low_int_status05</td>
        <td class="fldnorm" colspan="1">vex_low_int_status04</td>
        <td class="fldnorm" colspan="1">vex_low_int_status03</td>
        <td class="fldnorm" colspan="1">vex_low_int_status02</td>
        <td class="fldnorm" colspan="1">vex_low_int_status01</td>
        <td class="fldnorm" colspan="1">vex_low_int_status00</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status37</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 37 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status36</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 36 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status35</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 35 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status34</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 34 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status33</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 33 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status32</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 32 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status31</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 31 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status30</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 30 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status27</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 27 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status26</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 26 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status25</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 25 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status24</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 24 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status23</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 23 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status22</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 22 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status21</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 21 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status20</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 20 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 17 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 16 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 15 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status14</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 14 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 13 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 12 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 11 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 10 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status07</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 07 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status06</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 06 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status05</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 05 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status04</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 04 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status03</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 03 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status02</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 02 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status01</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 01 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status00</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 00 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A0F974EBF3970BDE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000144</span> Register(32 bit) vex_low_int_enable0</span><br/>
      <span class="sdescdet">vex_low_int_enable0</span><br/>
      <span class="ldescdet">VEX Core Low Priority Interrupt Enable.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02408144</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable37</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable36</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable35</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable34</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable33</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable32</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable31</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable30</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable27</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable26</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable25</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable24</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable23</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable22</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable21</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable20</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable17</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable16</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable15</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable14</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable13</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable12</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable11</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable10</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable07</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable06</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable05</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable04</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable03</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable02</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable01</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable00</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable37</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 37 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable36</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 36 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable35</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 35 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable34</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 34 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable33</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 33 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable32</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 32 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable31</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 31 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable30</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 30 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable27</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 27 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable26</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 26 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable25</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 25 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable24</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 24 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable23</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 23 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable22</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 22 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable21</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 21 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable20</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 20 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 17 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 16 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 15 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable14</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 14 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 13 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 12 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 11 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 10 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable07</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 07 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable06</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 06 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable05</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 05 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable04</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 04 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable03</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 03 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable02</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 02 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable01</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 01 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable00</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 00 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C319524031F40FE8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000148</span> Register(32 bit) vex_low_int_clear0</span><br/>
      <span class="sdescdet">vex_low_int_clear0</span><br/>
      <span class="ldescdet">VEX Core Low Priority Interrupt Clear.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02408148</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear37</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear36</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear35</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear34</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear33</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear32</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear31</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear30</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear27</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear26</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear25</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear24</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear23</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear22</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear21</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear20</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear17</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear16</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear15</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear14</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear13</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear12</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear11</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear10</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear07</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear06</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear05</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear04</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear03</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear02</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear01</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear00</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear37</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 37 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear36</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 36 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear35</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 35 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear34</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 34 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear33</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 33 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear32</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 32 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear31</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 31 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear30</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 30 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear27</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 27 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear26</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 26 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear25</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 25 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear24</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 24 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear23</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 23 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear22</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 22 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear21</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 21 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear20</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 20 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 17 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 16 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 15 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear14</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 14 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 13 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 12 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 11 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 10 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear07</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 07 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear06</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 06 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear05</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 05 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear04</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 04 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear03</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 03 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear02</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 02 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear01</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 01 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear00</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 00 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4DB4D06FFEA2573C" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000014c</span> Register(32 bit) vex_low_int_force0</span><br/>
      <span class="sdescdet">vex_low_int_force0</span><br/>
      <span class="ldescdet">VEX Core Low Priority Interrupt Force.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0240814c</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">vex_low_int_force37</td>
        <td class="fldnorm" colspan="1">vex_low_int_force36</td>
        <td class="fldnorm" colspan="1">vex_low_int_force35</td>
        <td class="fldnorm" colspan="1">vex_low_int_force34</td>
        <td class="fldnorm" colspan="1">vex_low_int_force33</td>
        <td class="fldnorm" colspan="1">vex_low_int_force32</td>
        <td class="fldnorm" colspan="1">vex_low_int_force31</td>
        <td class="fldnorm" colspan="1">vex_low_int_force30</td>
        <td class="fldnorm" colspan="1">vex_low_int_force27</td>
        <td class="fldnorm" colspan="1">vex_low_int_force26</td>
        <td class="fldnorm" colspan="1">vex_low_int_force25</td>
        <td class="fldnorm" colspan="1">vex_low_int_force24</td>
        <td class="fldnorm" colspan="1">vex_low_int_force23</td>
        <td class="fldnorm" colspan="1">vex_low_int_force22</td>
        <td class="fldnorm" colspan="1">vex_low_int_force21</td>
        <td class="fldnorm" colspan="1">vex_low_int_force20</td>
        <td class="fldnorm" colspan="1">vex_low_int_force17</td>
        <td class="fldnorm" colspan="1">vex_low_int_force16</td>
        <td class="fldnorm" colspan="1">vex_low_int_force15</td>
        <td class="fldnorm" colspan="1">vex_low_int_force14</td>
        <td class="fldnorm" colspan="1">vex_low_int_force13</td>
        <td class="fldnorm" colspan="1">vex_low_int_force12</td>
        <td class="fldnorm" colspan="1">vex_low_int_force11</td>
        <td class="fldnorm" colspan="1">vex_low_int_force10</td>
        <td class="fldnorm" colspan="1">vex_low_int_force07</td>
        <td class="fldnorm" colspan="1">vex_low_int_force06</td>
        <td class="fldnorm" colspan="1">vex_low_int_force05</td>
        <td class="fldnorm" colspan="1">vex_low_int_force04</td>
        <td class="fldnorm" colspan="1">vex_low_int_force03</td>
        <td class="fldnorm" colspan="1">vex_low_int_force02</td>
        <td class="fldnorm" colspan="1">vex_low_int_force01</td>
        <td class="fldnorm" colspan="1">vex_low_int_force00</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force37</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 37 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force36</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 36 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force35</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 35 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force34</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 34 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force33</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 33 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force32</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 32 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force31</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 31 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force30</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 30 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force27</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 27 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force26</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 26 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force25</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 25 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force24</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 24 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force23</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 23 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force22</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 22 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force21</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 21 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force20</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 20 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 17 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 16 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 15 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force14</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 14 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 13 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 12 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 11 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 10 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force07</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 07 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force06</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 06 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force05</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 05 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force04</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 04 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force03</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 03 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force02</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 02 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force01</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 01 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force00</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 00 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_33FC997760A71746" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000150</span> Register(32 bit) vex_low_int_masked_stat0</span><br/>
      <span class="sdescdet">vex_low_int_masked_stat0</span><br/>
      <span class="ldescdet">VEX Core Low Priority Interrupt Masked Status.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02408150</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat37</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat36</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat35</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat34</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat33</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat32</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat31</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat30</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat27</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat26</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat25</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat24</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat23</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat22</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat21</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat20</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat17</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat16</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat15</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat14</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat13</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat12</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat11</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat10</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat07</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat06</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat05</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat04</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat03</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat02</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat01</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat00</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat37</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 37 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat36</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 36 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat35</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 35 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat34</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 34 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat33</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 33 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat32</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 32 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat31</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 31 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat30</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 30 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat27</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 27 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat26</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 26 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat25</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 25 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat24</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 24 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat23</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 23 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat22</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 22 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat21</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 21 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat20</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 20 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 17 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 16 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 15 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat14</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 14 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 13 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 12 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 11 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 10 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat07</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 07 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat06</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 06 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat05</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 05 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat04</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 04 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat03</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 03 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat02</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 02 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat01</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 01 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat00</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 00 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1F576E153DFF5F2F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000160</span> Register(32 bit) vex_low_int_status1</span><br/>
      <span class="sdescdet">vex_low_int_status1</span><br/>
      <span class="ldescdet">VEX Core Low Priority Interrupt Status.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02408160</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">vex_low_int_status47</td>
        <td class="fldnorm" colspan="1">vex_low_int_status46</td>
        <td class="fldnorm" colspan="1">vex_low_int_status45</td>
        <td class="fldnorm" colspan="1">vex_low_int_status44</td>
        <td class="fldnorm" colspan="1">vex_low_int_status43</td>
        <td class="fldnorm" colspan="1">vex_low_int_status42</td>
        <td class="fldnorm" colspan="1">vex_low_int_status41</td>
        <td class="fldnorm" colspan="1">vex_low_int_status40</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status47</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 47 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status46</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 46 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status45</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 45 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status44</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 44 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status43</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 43 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status42</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 42 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status41</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 41 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_status40</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Status for VEX Core 40 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BD2BBAF25827EDA3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000164</span> Register(32 bit) vex_low_int_enable1</span><br/>
      <span class="sdescdet">vex_low_int_enable1</span><br/>
      <span class="ldescdet">VEX Core Low Priority Interrupt Enable.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02408164</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable47</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable46</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable45</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable44</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable43</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable42</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable41</td>
        <td class="fldnorm" colspan="1">vex_low_int_enable40</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable47</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 47 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable46</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 46 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable45</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 45 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable44</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 44 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable43</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 43 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable42</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 42 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable41</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 41 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_enable40</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Enable for VEX Core 40 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A332C340F8E56FD6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000168</span> Register(32 bit) vex_low_int_clear1</span><br/>
      <span class="sdescdet">vex_low_int_clear1</span><br/>
      <span class="ldescdet">VEX Core Low Priority Interrupt Clear.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02408168</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear47</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear46</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear45</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear44</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear43</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear42</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear41</td>
        <td class="fldnorm" colspan="1">vex_low_int_clear40</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear47</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 47 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear46</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 46 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear45</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 45 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear44</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 44 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear43</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 43 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear42</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 42 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear41</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 41 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_clear40</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Clear for VEX Core 40 (1 = clear, 0 = no clear).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_07726B45F3CA9078" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000016c</span> Register(32 bit) vex_low_int_force1</span><br/>
      <span class="sdescdet">vex_low_int_force1</span><br/>
      <span class="ldescdet">VEX Core Low Priority Interrupt Force.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0240816c</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">vex_low_int_force47</td>
        <td class="fldnorm" colspan="1">vex_low_int_force46</td>
        <td class="fldnorm" colspan="1">vex_low_int_force45</td>
        <td class="fldnorm" colspan="1">vex_low_int_force44</td>
        <td class="fldnorm" colspan="1">vex_low_int_force43</td>
        <td class="fldnorm" colspan="1">vex_low_int_force42</td>
        <td class="fldnorm" colspan="1">vex_low_int_force41</td>
        <td class="fldnorm" colspan="1">vex_low_int_force40</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force47</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 47 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force46</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 46 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force45</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 45 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force44</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 44 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force43</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 43 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force42</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 42 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force41</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 41 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_force40</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Force for VEX Core 40 (1 = force, 0 = no force).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5C375CD711BF3B7F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000170</span> Register(32 bit) vex_low_int_masked_stat1</span><br/>
      <span class="sdescdet">vex_low_int_masked_stat1</span><br/>
      <span class="ldescdet">VEX Core Low Priority Interrupt Masked Status.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02408170</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat47</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat46</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat45</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat44</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat43</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat42</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat41</td>
        <td class="fldnorm" colspan="1">vex_low_int_masked_stat40</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat47</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 47 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat46</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 46 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat45</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 45 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat44</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 44 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat43</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 43 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat42</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 42 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat41</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 41 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">vex_low_int_masked_stat40</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the Low Priority Interrupt Masked Status for VEX Core 40 (1 = active, 0 = inactive).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7D785697FB054C8F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001a0</span> Register(32 bit) abc_tx_alarm_en0</span><br/>
      <span class="sdescdet">abc_tx_alarm_en0</span><br/>
      <span class="ldescdet">VEX Array TX Alarm Enable.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x024081a0</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">tx_alarm_en37</td>
        <td class="fldnorm" colspan="1">tx_alarm_en36</td>
        <td class="fldnorm" colspan="1">tx_alarm_en35</td>
        <td class="fldnorm" colspan="1">tx_alarm_en34</td>
        <td class="fldnorm" colspan="1">tx_alarm_en33</td>
        <td class="fldnorm" colspan="1">tx_alarm_en32</td>
        <td class="fldnorm" colspan="1">tx_alarm_en31</td>
        <td class="fldnorm" colspan="1">tx_alarm_en30</td>
        <td class="fldnorm" colspan="1">tx_alarm_en27</td>
        <td class="fldnorm" colspan="1">tx_alarm_en26</td>
        <td class="fldnorm" colspan="1">tx_alarm_en25</td>
        <td class="fldnorm" colspan="1">tx_alarm_en24</td>
        <td class="fldnorm" colspan="1">tx_alarm_en23</td>
        <td class="fldnorm" colspan="1">tx_alarm_en22</td>
        <td class="fldnorm" colspan="1">tx_alarm_en21</td>
        <td class="fldnorm" colspan="1">tx_alarm_en20</td>
        <td class="fldnorm" colspan="1">tx_alarm_en17</td>
        <td class="fldnorm" colspan="1">tx_alarm_en16</td>
        <td class="fldnorm" colspan="1">tx_alarm_en15</td>
        <td class="fldnorm" colspan="1">tx_alarm_en14</td>
        <td class="fldnorm" colspan="1">tx_alarm_en13</td>
        <td class="fldnorm" colspan="1">tx_alarm_en12</td>
        <td class="fldnorm" colspan="1">tx_alarm_en11</td>
        <td class="fldnorm" colspan="1">tx_alarm_en10</td>
        <td class="fldnorm" colspan="1">tx_alarm_en07</td>
        <td class="fldnorm" colspan="1">tx_alarm_en06</td>
        <td class="fldnorm" colspan="1">tx_alarm_en05</td>
        <td class="fldnorm" colspan="1">tx_alarm_en04</td>
        <td class="fldnorm" colspan="1">tx_alarm_en03</td>
        <td class="fldnorm" colspan="1">tx_alarm_en02</td>
        <td class="fldnorm" colspan="1">tx_alarm_en01</td>
        <td class="fldnorm" colspan="1">tx_alarm_en00</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en37</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 37 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en36</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 36 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en35</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 35 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en34</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 34 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en33</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 33 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en32</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 32 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en31</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 31 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en30</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 30 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en27</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 27 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en26</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 26 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en25</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 25 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en24</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 24 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en23</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 23 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en22</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 22 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en21</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 21 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en20</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 20 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 17 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 16 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 15 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en14</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 14 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 13 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 12 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 11 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 10 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en07</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 07 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en06</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 06 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en05</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 05 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en04</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 04 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en03</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 03 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en02</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 02 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en01</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 01 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en00</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 00 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5153747E059C1915" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001a4</span> Register(32 bit) abc_tx_alarm_en1</span><br/>
      <span class="sdescdet">abc_tx_alarm_en1</span><br/>
      <span class="ldescdet">VEX Array TX Alarm Enable.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x024081a4</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">tx_alarm_en47</td>
        <td class="fldnorm" colspan="1">tx_alarm_en46</td>
        <td class="fldnorm" colspan="1">tx_alarm_en45</td>
        <td class="fldnorm" colspan="1">tx_alarm_en44</td>
        <td class="fldnorm" colspan="1">tx_alarm_en43</td>
        <td class="fldnorm" colspan="1">tx_alarm_en42</td>
        <td class="fldnorm" colspan="1">tx_alarm_en41</td>
        <td class="fldnorm" colspan="1">tx_alarm_en40</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en47</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 47 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en46</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 46 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en45</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 45 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en44</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 44 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en43</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 43 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en42</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 42 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en41</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 41 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_en40</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the TX Alarm Enable for VEX Core 40 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6733FA6F1DD89D51" class="boxed tabrbd"><span class="regname">+<span class="addr">0x000001b0[+=0x4]</span> Register(32 bit) abc_tx_alarm_map[5]</span><br/>
      <span class="sdescdet">abc_tx_alarm_map</span><br/>
      <span class="ldescdet">VEX Array TX Alarm Map.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=5, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x024081b0[+=0x4]</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xcccccccc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xcccccccc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="2">tx_alarm_map_7</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="2">tx_alarm_map_6</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="2">tx_alarm_map_5</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="2">tx_alarm_map_4</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="2">tx_alarm_map_3</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="2">tx_alarm_map_2</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="2">tx_alarm_map_1</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="2">tx_alarm_map_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_map_7</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the VEX Core 07 of the Row TX Alarm Mapping.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_map_6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the VEX Core 06 of the Row TX Alarm Mapping.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_map_5</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the VEX Core 05 of the Row TX Alarm Mapping.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_map_4</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the VEX Core 04 of the Row TX Alarm Mapping.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_map_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the VEX Core 03 of the Row TX Alarm Mapping.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_map_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the VEX Core 02 of the Row TX Alarm Mapping.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_map_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the VEX Core 01 of the Row TX Alarm Mapping.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_alarm_map_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the VEX Core 00 of the Row TX Alarm Mapping.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2A30206CE3F65607" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001d0</span> Register(32 bit) abc_gpio_tx_alm_en0</span><br/>
      <span class="sdescdet">abc_gpio_tx_alm_en0</span><br/>
      <span class="ldescdet">VEX Array GPIO TX Alarm Enable.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x024081d0</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en37</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en36</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en35</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en34</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en33</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en32</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en31</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en30</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en27</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en26</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en25</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en24</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en23</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en22</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en21</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en20</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en17</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en16</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en15</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en14</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en13</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en12</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en11</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en10</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en07</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en06</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en05</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en04</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en03</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en02</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en01</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en00</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en37</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 37 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en36</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 36 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en35</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 35 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en34</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 34 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en33</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 33 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en32</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 32 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en31</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 31 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en30</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 30 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en27</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 27 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en26</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 26 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en25</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 25 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en24</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 24 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en23</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 23 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en22</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 22 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en21</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 21 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en20</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 20 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 17 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 16 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 15 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en14</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 14 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 13 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 12 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 11 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 10 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en07</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 07 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en06</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 06 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en05</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 05 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en04</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 04 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en03</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 03 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en02</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 02 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en01</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 01 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en00</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 00 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F981E7FE76985584" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001d4</span> Register(32 bit) abc_gpio_tx_alm_en1</span><br/>
      <span class="sdescdet">abc_gpio_tx_alm_en1</span><br/>
      <span class="ldescdet">VEX Array GPIO TX Alarm Enable.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x024081d4</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en47</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en46</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en45</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en44</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en43</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en42</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en41</td>
        <td class="fldnorm" colspan="1">gpio_tx_alm_en40</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en47</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 47 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en46</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 46 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en45</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 45 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en44</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 44 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en43</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 43 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en42</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 42 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en41</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 41 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gpio_tx_alm_en40</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO TX Alarm Enable for VEX Core 40 (1 = enable, 0 = disable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_70F216B9B376B7F6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001d8</span> Register(32 bit) abc_gpio_stat0</span><br/>
      <span class="sdescdet">abc_gpio_stat0</span><br/>
      <span class="ldescdet">VEX Core GPIO 0 Status.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x024081d8</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat37</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat36</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat35</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat34</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat33</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat32</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat31</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat30</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat27</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat26</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat25</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat24</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat23</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat22</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat21</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat20</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat17</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat16</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat15</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat14</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat13</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat12</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat11</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat10</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat07</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat06</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat05</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat04</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat03</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat02</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat01</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat00</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat37</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 37 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat36</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 36 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat35</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 35 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat34</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 34 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat33</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 33 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat32</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 32 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat31</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 31 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat30</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 30 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat27</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 27 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat26</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 26 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat25</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 25 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat24</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 24 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat23</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 23 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat22</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 22 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat21</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 21 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat20</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 20 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 17 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 16 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 15 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat14</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 14 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 13 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 12 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 11 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 10 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat07</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 07 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat06</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 06 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat05</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 05 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat04</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 04 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat03</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 03 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat02</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 02 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat01</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 01 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat00</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 00 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_89B5B547BCC1EBF5" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001dc</span> Register(32 bit) abc_gpio_stat1</span><br/>
      <span class="sdescdet">abc_gpio_stat1</span><br/>
      <span class="ldescdet">VEX Core GPIO 0 Status.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x024081dc</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat47</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat46</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat45</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat44</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat43</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat42</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat41</td>
        <td class="fldnorm" colspan="1">abc_gpio_stat40</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat47</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 47 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat46</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 46 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat45</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 45 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat44</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 44 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat43</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 43 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat42</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 42 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat41</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 41 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">abc_gpio_stat40</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register contains the GPIO 0 Status for VEX Core 40 (1 = on, 0 = off).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_car_car_reg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
  </body>
</html>
