// Auto-generated by Brainsmith Hardware Kernel Generator
// Date: 2025-05-06 01:21:19 UTC 
module thresholding_axi_wrapper #(
    // Parameters from original module    parameter N = $N$,    parameter WI = $WI$,    parameter WT = $WT$,    parameter C = $C$,    parameter PE = $PE$,    parameter SIGNED = $SIGNED$,    parameter FPARG = $FPARG$,    parameter BIAS = $BIAS$,    parameter THRESHOLDS_PATH = $THRESHOLDS_PATH$,    parameter USE_AXILITE = $USE_AXILITE$,    parameter DEPTH_TRIGGER_URAM = $DEPTH_TRIGGER_URAM$,    parameter DEPTH_TRIGGER_BRAM = $DEPTH_TRIGGER_BRAM$,    parameter DEEP_PIPELINE = $DEEP_PIPELINE$) (
    // Ports grouped by interface

    // --- Global Control ---     input ap_clk,     input ap_rst_n, 
    // --- AXI-Stream Interfaces ---       output s_axis_tready,      input s_axis_tvalid,      input s_axis_tdata,         input m_axis_tready,      output m_axis_tvalid,      output m_axis_tdata,   
    // --- AXI-Lite Interface ---      input s_axilite_awvalid,     output s_axilite_awready,     input s_axilite_awaddr,     input s_axilite_wvalid,     output s_axilite_wready,     input s_axilite_wdata,     input s_axilite_wstrb,     output s_axilite_bvalid,     input s_axilite_bready,     output s_axilite_bresp,     input s_axilite_arvalid,     output s_axilite_arready,     input s_axilite_araddr,     output s_axilite_rvalid,     input s_axilite_rready,     output s_axilite_rdata,     output s_axilite_rresp );

// Instantiate the wrapped kernel
thresholding_axi #(
    // Pass parameters    .N( $N$ ),     .WI( $WI$ ),     .WT( $WT$ ),     .C( $C$ ),     .PE( $PE$ ),     .SIGNED( $SIGNED$ ),     .FPARG( $FPARG$ ),     .BIAS( $BIAS$ ),     .THRESHOLDS_PATH( $THRESHOLDS_PATH$ ),     .USE_AXILITE( $USE_AXILITE$ ),     .DEPTH_TRIGGER_URAM( $DEPTH_TRIGGER_URAM$ ),     .DEPTH_TRIGGER_BRAM( $DEPTH_TRIGGER_BRAM$ ),     .DEEP_PIPELINE( $DEEP_PIPELINE$ ) ) thresholding_axi_inst (
    // Connect ports

    // --- Global Control ---    .clk( clk ),    .rst_n( rst_n ),    // --- AXI-Stream Interfaces ---       .s_axis_tready( s_axis_tready ),     .s_axis_tvalid( s_axis_tvalid ),     .s_axis_tdata( s_axis_tdata ),        .m_axis_tready( m_axis_tready ),     .m_axis_tvalid( m_axis_tvalid ),     .m_axis_tdata( m_axis_tdata ),  
    // --- AXI-Lite Interface ---      .s_axilite_AWVALID( s_axilite_awvalid ),    .s_axilite_AWREADY( s_axilite_awready ),    .s_axilite_AWADDR( s_axilite_awaddr ),    .s_axilite_WVALID( s_axilite_wvalid ),    .s_axilite_WREADY( s_axilite_wready ),    .s_axilite_WDATA( s_axilite_wdata ),    .s_axilite_WSTRB( s_axilite_wstrb ),    .s_axilite_BVALID( s_axilite_bvalid ),    .s_axilite_BREADY( s_axilite_bready ),    .s_axilite_BRESP( s_axilite_bresp ),    .s_axilite_ARVALID( s_axilite_arvalid ),    .s_axilite_ARREADY( s_axilite_arready ),    .s_axilite_ARADDR( s_axilite_araddr ),    .s_axilite_RVALID( s_axilite_rvalid ),    .s_axilite_RREADY( s_axilite_rready ),    .s_axilite_RDATA( s_axilite_rdata ),    .s_axilite_RRESP( s_axilite_rresp ));

endmodule