<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>yosys-master: AST_INTERNAL::ProcessGenerator Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">yosys-master
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="../../inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="../../functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">AST_INTERNAL::ProcessGenerator Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="../../closed.png" alt="+"/> Collaboration diagram for AST_INTERNAL::ProcessGenerator:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../da/d68/structAST__INTERNAL_1_1ProcessGenerator__coll__graph.png" border="0" usemap="#AST__INTERNAL_1_1ProcessGenerator_coll__map" alt="Collaboration graph"/></div>
<map name="AST__INTERNAL_1_1ProcessGenerator_coll__map" id="AST__INTERNAL_1_1ProcessGenerator_coll__map">
<area shape="rect" id="node2" href="../../db/d68/structAST_1_1AstNode.html" title="AST::AstNode" alt="" coords="1157,44,1262,71"/><area shape="rect" id="node3" href="../../dc/dac/structstackmap.html" title="stackmap\&lt; RTLIL::SigBit,\l RTLIL::SigBit \&gt;" alt="" coords="1123,95,1295,137"/><area shape="rect" id="node4" href="../../d9/dbb/structRTLIL_1_1SigBit.html" title="RTLIL::SigBit" alt="" coords="889,112,989,139"/><area shape="rect" id="node5" href="../../de/d93/structRTLIL_1_1Wire.html" title="RTLIL::Wire" alt="" coords="709,124,800,151"/><area shape="rect" id="node6" href="../../d8/df7/structRTLIL_1_1IdString.html" title="RTLIL::IdString" alt="" coords="307,177,418,204"/><area shape="rect" id="node8" href="../../d7/d6c/structRTLIL_1_1Module.html" title="RTLIL::Module" alt="" coords="509,124,616,151"/><area shape="rect" id="node10" href="../../df/d7b/structRTLIL_1_1Process.html" title="RTLIL::Process" alt="" coords="1153,224,1266,251"/><area shape="rect" id="node7" href="../../d0/d81/structRTLIL_1_1IdString_1_1destruct__guard__t.html" title="RTLIL::IdString::destruct\l_guard_t" alt="" coords="5,170,168,211"/><area shape="rect" id="node9" href="../../d1/d01/structRTLIL_1_1Design.html" title="RTLIL::Design" alt="" coords="310,88,415,115"/><area shape="rect" id="node11" href="../../db/d5b/structRTLIL_1_1CaseRule.html" title="RTLIL::CaseRule" alt="" coords="878,168,999,195"/><area shape="rect" id="node12" href="../../dd/d74/structRTLIL_1_1SigSpec.html" title="RTLIL::SigSpec" alt="" coords="1152,287,1267,313"/></map>
<center><span class="legend">[<a target="top" href="../../graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a6e6d45482c2932ebd9808c5d025a66fa"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a6e6d45482c2932ebd9808c5d025a66fa">ProcessGenerator</a> (<a class="el" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *<a class="el" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a4edffb8852d96792e682bd847bc6d341">always</a>, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> initSyncSignalsArg=<a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>())</td></tr>
<tr class="separator:a6e6d45482c2932ebd9808c5d025a66fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a496b23e758ac5ec7cd8db0d7d6ebf7f6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a496b23e758ac5ec7cd8db0d7d6ebf7f6">remove_unwanted_lvalue_bits</a> (<a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;lhs, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;rhs)</td></tr>
<tr class="separator:a496b23e758ac5ec7cd8db0d7d6ebf7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a083f16c9a56c5725f1c4690fd5540e40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a083f16c9a56c5725f1c4690fd5540e40">new_temp_signal</a> (<a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig)</td></tr>
<tr class="separator:a083f16c9a56c5725f1c4690fd5540e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca6ac76a3f32e5cd1de9c1ff103c9383"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#aca6ac76a3f32e5cd1de9c1ff103c9383">collect_lvalues</a> (<a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;reg, <a class="el" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *ast, bool type_eq, bool type_le, bool run_sort_and_unify=true)</td></tr>
<tr class="separator:aca6ac76a3f32e5cd1de9c1ff103c9383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b05cc00d46d93733ab5858a576ee7bc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a2b05cc00d46d93733ab5858a576ee7bc">removeSignalFromCaseTree</a> (const std::set&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt; &amp;pattern, <a class="el" href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a> *cs)</td></tr>
<tr class="separator:a2b05cc00d46d93733ab5858a576ee7bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adad469af47b28104a831a92aa9ccd78d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#adad469af47b28104a831a92aa9ccd78d">addChunkActions</a> (std::vector&lt; <a class="el" href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a> &gt; &amp;actions, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> lvalue, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> rvalue, bool inSyncRule=false)</td></tr>
<tr class="separator:adad469af47b28104a831a92aa9ccd78d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeca6e53492177dbf9a05261496acc91f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#aeca6e53492177dbf9a05261496acc91f">processAst</a> (<a class="el" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *ast)</td></tr>
<tr class="separator:aeca6e53492177dbf9a05261496acc91f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a4edffb8852d96792e682bd847bc6d341"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a4edffb8852d96792e682bd847bc6d341">always</a></td></tr>
<tr class="separator:a4edffb8852d96792e682bd847bc6d341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8728cf3f4abce7ceb84181b007f86d49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a8728cf3f4abce7ceb84181b007f86d49">initSyncSignals</a></td></tr>
<tr class="separator:a8728cf3f4abce7ceb84181b007f86d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31dcf07391691120a48af62ea48e772c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../df/d7b/structRTLIL_1_1Process.html">RTLIL::Process</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a31dcf07391691120a48af62ea48e772c">proc</a></td></tr>
<tr class="separator:a31dcf07391691120a48af62ea48e772c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88f18a6982a737c7c26760686dfe6005"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a88f18a6982a737c7c26760686dfe6005">outputSignals</a></td></tr>
<tr class="separator:a88f18a6982a737c7c26760686dfe6005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e84775b8361a39fd9a926dfc2630de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a13e84775b8361a39fd9a926dfc2630de">current_case</a></td></tr>
<tr class="separator:a13e84775b8361a39fd9a926dfc2630de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ce012f6c9be7e942b061e964e279c8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dc/dac/structstackmap.html">stackmap</a>&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>, <br class="typebreak"/>
<a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a4ce012f6c9be7e942b061e964e279c8d">subst_rvalue_map</a></td></tr>
<tr class="separator:a4ce012f6c9be7e942b061e964e279c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a918255d43e13b6471cfa07f42073a5db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dc/dac/structstackmap.html">stackmap</a>&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>, <br class="typebreak"/>
<a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a918255d43e13b6471cfa07f42073a5db">subst_lvalue_map</a></td></tr>
<tr class="separator:a918255d43e13b6471cfa07f42073a5db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae16eb23ff70ffe72a0c4c2067e333f5e"><td class="memItemLeft" align="right" valign="top">std::map&lt; <a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *, int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#ae16eb23ff70ffe72a0c4c2067e333f5e">new_temp_count</a></td></tr>
<tr class="separator:ae16eb23ff70ffe72a0c4c2067e333f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9031f91d3527ae67a65a82fd94e036b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a9031f91d3527ae67a65a82fd94e036b3">init_lvalue</a></td></tr>
<tr class="separator:a9031f91d3527ae67a65a82fd94e036b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3054c1e1828e79ba50bdb0a918e5798"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#aa3054c1e1828e79ba50bdb0a918e5798">init_rvalue</a></td></tr>
<tr class="separator:aa3054c1e1828e79ba50bdb0a918e5798"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="../../d4/de7/genrtlil_8cc_source.html#l00171">171</a> of file <a class="el" href="../../d4/de7/genrtlil_8cc_source.html">genrtlil.cc</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a6e6d45482c2932ebd9808c5d025a66fa"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">AST_INTERNAL::ProcessGenerator::ProcessGenerator </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *&#160;</td>
          <td class="paramname"><em>always</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>initSyncSignalsArg</em> = <code><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>()</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/de7/genrtlil_8cc_source.html#l00202">202</a> of file <a class="el" href="../../d4/de7/genrtlil_8cc_source.html">genrtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                                                                                        : <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a4edffb8852d96792e682bd847bc6d341">always</a>(always), <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a8728cf3f4abce7ceb84181b007f86d49">initSyncSignals</a>(initSyncSignalsArg)</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    {</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        <span class="comment">// generate process and simple root case</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a31dcf07391691120a48af62ea48e772c">proc</a> = <span class="keyword">new</span> <a class="code" href="../../df/d7b/structRTLIL_1_1Process.html">RTLIL::Process</a>;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a31dcf07391691120a48af62ea48e772c">proc</a>-&gt;attributes[<span class="stringliteral">&quot;\\src&quot;</span>] = <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s:%d&quot;</span>, always-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a15e4e7d1f146baf3d2ad3992827ac7cf">filename</a>.c_str(), always-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a4aadefad995a23dcf21567f34b7b8d32">linenum</a>);</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a31dcf07391691120a48af62ea48e772c">proc</a>-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#a58af9702f7d363547531ab7c0e64ad8a">name</a> = <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;$proc$%s:%d$%d&quot;</span>, always-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a15e4e7d1f146baf3d2ad3992827ac7cf">filename</a>.c_str(), always-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a4aadefad995a23dcf21567f34b7b8d32">linenum</a>, <a class="code" href="../../da/daf/yosys_8cc.html#aa5be8a502eaaa25be332334ed0252543">autoidx</a>++);</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;attr : always-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#ac197a42dba5c44f0198379f14fb53106">attributes</a>) {</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;            <span class="keywordflow">if</span> (attr.second-&gt;type != <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a0efdbfadecb26796e5ab5f37912ede56">AST_CONSTANT</a>)</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a>(<span class="stringliteral">&quot;Attribute `%s&#39; with non-constant value at %s:%d!\n&quot;</span>,</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                        attr.first.c_str(), always-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a15e4e7d1f146baf3d2ad3992827ac7cf">filename</a>.c_str(), always-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a4aadefad995a23dcf21567f34b7b8d32">linenum</a>);</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;            <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a31dcf07391691120a48af62ea48e772c">proc</a>-&gt;attributes[attr.first] = attr.second-&gt;asAttrConst();</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        }</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        <a class="code" href="../../d3/dc5/namespaceAST__INTERNAL.html#a7a559b77444a74377299674f67b8a736">current_module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">processes</a>[<a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a31dcf07391691120a48af62ea48e772c">proc</a>-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#a58af9702f7d363547531ab7c0e64ad8a">name</a>] = <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a31dcf07391691120a48af62ea48e772c">proc</a>;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a13e84775b8361a39fd9a926dfc2630de">current_case</a> = &amp;<a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a31dcf07391691120a48af62ea48e772c">proc</a>-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#a644f137dfccd2d7b0a7c4e74ea155b37">root_case</a>;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        <span class="comment">// create initial temporary signal for all output registers</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> subst_lvalue_from, subst_lvalue_to;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#aca6ac76a3f32e5cd1de9c1ff103c9383">collect_lvalues</a>(subst_lvalue_from, always, <span class="keyword">true</span>, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        subst_lvalue_to = <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a083f16c9a56c5725f1c4690fd5540e40">new_temp_signal</a>(subst_lvalue_from);</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a918255d43e13b6471cfa07f42073a5db">subst_lvalue_map</a> = subst_lvalue_from.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a73e9686dc98137f694fa0863e851e99c">to_sigbit_map</a>(subst_lvalue_to);</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        <span class="keywordtype">bool</span> found_anyedge_syncs = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> child : always-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>)</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;            <span class="keywordflow">if</span> (child-&gt;type == <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a5dba10cf1ab5739d561b7bc0fc8f459b">AST_EDGE</a>)</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                found_anyedge_syncs = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        <span class="keywordflow">if</span> (found_anyedge_syncs) {</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Note: Assuming pure combinatorial block at %s:%d in\n&quot;</span>, always-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a15e4e7d1f146baf3d2ad3992827ac7cf">filename</a>.c_str(), always-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a4aadefad995a23dcf21567f34b7b8d32">linenum</a>);</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending\n&quot;</span>);</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;use of @* instead of @(...) for better match of synthesis and simulation.\n&quot;</span>);</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        }</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        <span class="comment">// create syncs for the process</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        <span class="keywordtype">bool</span> found_clocked_sync = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> child : always-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>)</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;            <span class="keywordflow">if</span> (child-&gt;type == <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a9f852b7317193503734d16a64799730a">AST_POSEDGE</a> || child-&gt;type == <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4aa2c6f927ac0ec269a5cfa6153b2c7525">AST_NEGEDGE</a>) {</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                found_clocked_sync = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                <span class="keywordflow">if</span> (found_anyedge_syncs)</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a>(<span class="stringliteral">&quot;Found non-synthesizable event list at %s:%d!\n&quot;</span>, always-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a15e4e7d1f146baf3d2ad3992827ac7cf">filename</a>.c_str(), always-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a4aadefad995a23dcf21567f34b7b8d32">linenum</a>);</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                <a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html">RTLIL::SyncRule</a> *syncrule = <span class="keyword">new</span> <a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html">RTLIL::SyncRule</a>;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                syncrule-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#ab0e1e03d57059d5bd4f0990c4ef183c3">type</a> = child-&gt;type == <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a9f852b7317193503734d16a64799730a">AST_POSEDGE</a> ? <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa50a6b247a1dedc63b888216c19a3c44e">RTLIL::STp</a> : <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa9728422b07ad54eb365e6333c9fd8559">RTLIL::STn</a>;</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                syncrule-&gt;signal = child-&gt;children[0]-&gt;genRTLIL();</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#adad469af47b28104a831a92aa9ccd78d">addChunkActions</a>(syncrule-&gt;actions, subst_lvalue_from, subst_lvalue_to, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a31dcf07391691120a48af62ea48e772c">proc</a>-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#ae13957f7c26982b8d99df375172a4c51">syncs</a>.push_back(syncrule);</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;            }</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a31dcf07391691120a48af62ea48e772c">proc</a>-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#ae13957f7c26982b8d99df375172a4c51">syncs</a>.empty()) {</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;            <a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html">RTLIL::SyncRule</a> *syncrule = <span class="keyword">new</span> <a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html">RTLIL::SyncRule</a>;</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;            syncrule-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#ab0e1e03d57059d5bd4f0990c4ef183c3">type</a> = <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa65e8e8508ca2291714be46f0f7683f1a">RTLIL::STa</a>;</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;            syncrule-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#a85b50eaadda24bb6749352dff8b901e8">signal</a> = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>();</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;            <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#adad469af47b28104a831a92aa9ccd78d">addChunkActions</a>(syncrule-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#a6387e5d08402fed7d5b6e170050902e9">actions</a>, subst_lvalue_from, subst_lvalue_to, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;            <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a31dcf07391691120a48af62ea48e772c">proc</a>-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#ae13957f7c26982b8d99df375172a4c51">syncs</a>.push_back(syncrule);</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        }</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        <span class="comment">// create initial assignments for the temporary signals</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        <span class="keywordflow">if</span> ((<a class="code" href="../../d3/dc5/namespaceAST__INTERNAL.html#a7c635160aa3b4dbe33ae89a5907d8428">flag_nolatches</a> || always-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a44b757c82f0ec0398eaaf45f64c9f74f">get_bool_attribute</a>(<span class="stringliteral">&quot;\\nolatches&quot;</span>) || <a class="code" href="../../d3/dc5/namespaceAST__INTERNAL.html#a7a559b77444a74377299674f67b8a736">current_module</a>-&gt;get_bool_attribute(<span class="stringliteral">&quot;\\nolatches&quot;</span>)) &amp;&amp; !found_clocked_sync) {</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;            <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a4ce012f6c9be7e942b061e964e279c8d">subst_rvalue_map</a> = subst_lvalue_from.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a73e9686dc98137f694fa0863e851e99c">to_sigbit_map</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::State::Sx</a>, <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(subst_lvalue_from)));</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;            <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#adad469af47b28104a831a92aa9ccd78d">addChunkActions</a>(<a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a13e84775b8361a39fd9a926dfc2630de">current_case</a>-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a56d3ce1e78fc2ab0c36f8ec3ff919de7">actions</a>, subst_lvalue_to, subst_lvalue_from);</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        }</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        <span class="comment">// process the AST</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> child : always-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>)</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;            <span class="keywordflow">if</span> (child-&gt;type == <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a2bfd025479576dd4702006bf917f61c4">AST_BLOCK</a>)</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#aeca6e53492177dbf9a05261496acc91f">processAst</a>(child);</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a8728cf3f4abce7ceb84181b007f86d49">initSyncSignals</a>.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() &gt; 0)</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        {</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;            <a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html">RTLIL::SyncRule</a> *sync = <span class="keyword">new</span> <a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html">RTLIL::SyncRule</a>;</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;            sync-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#ab0e1e03d57059d5bd4f0990c4ef183c3">type</a> = <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fad1dfb70b9e60ac07b6a21c28ada577de">RTLIL::SyncType::STi</a>;</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;            <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a31dcf07391691120a48af62ea48e772c">proc</a>-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#ae13957f7c26982b8d99df375172a4c51">syncs</a>.push_back(sync);</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;            <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a9031f91d3527ae67a65a82fd94e036b3">init_lvalue</a>.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() == <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#aa3054c1e1828e79ba50bdb0a918e5798">init_rvalue</a>.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;            <span class="keywordtype">int</span> offset = 0;</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;init_lvalue_c : <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a9031f91d3527ae67a65a82fd94e036b3">init_lvalue</a>.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0">chunks</a>()) {</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> lhs = init_lvalue_c;</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> rhs = <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#aa3054c1e1828e79ba50bdb0a918e5798">init_rvalue</a>.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(offset, init_lvalue_c.width);</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a496b23e758ac5ec7cd8db0d7d6ebf7f6">remove_unwanted_lvalue_bits</a>(lhs, rhs);</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                sync-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#a6387e5d08402fed7d5b6e170050902e9">actions</a>.push_back(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a>(lhs, rhs));</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                offset += lhs.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;            }</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        }</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a88f18a6982a737c7c26760686dfe6005">outputSignals</a> = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(subst_lvalue_from);</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    }</div>
<div class="ttc" id="structAST__INTERNAL_1_1ProcessGenerator_html_a918255d43e13b6471cfa07f42073a5db"><div class="ttname"><a href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a918255d43e13b6471cfa07f42073a5db">AST_INTERNAL::ProcessGenerator::subst_lvalue_map</a></div><div class="ttdeci">stackmap&lt; RTLIL::SigBit, RTLIL::SigBit &gt; subst_lvalue_map</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/de7/genrtlil_8cc_source.html#l00193">genrtlil.cc:193</a></div></div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="structAST__INTERNAL_1_1ProcessGenerator_html_a88f18a6982a737c7c26760686dfe6005"><div class="ttname"><a href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a88f18a6982a737c7c26760686dfe6005">AST_INTERNAL::ProcessGenerator::outputSignals</a></div><div class="ttdeci">RTLIL::SigSpec outputSignals</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/de7/genrtlil_8cc_source.html#l00177">genrtlil.cc:177</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a0efdbfadecb26796e5ab5f37912ede56"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a0efdbfadecb26796e5ab5f37912ede56">AST::AST_CONSTANT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00061">ast.h:61</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a79713e13c00e4e216c60fb297be1900fad1dfb70b9e60ac07b6a21c28ada577de"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fad1dfb70b9e60ac07b6a21c28ada577de">RTLIL::STi</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00045">rtlil.h:45</a></div></div>
<div class="ttc" id="structAST__INTERNAL_1_1ProcessGenerator_html_a9031f91d3527ae67a65a82fd94e036b3"><div class="ttname"><a href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a9031f91d3527ae67a65a82fd94e036b3">AST_INTERNAL::ProcessGenerator::init_lvalue</a></div><div class="ttdeci">RTLIL::SigSpec init_lvalue</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/de7/genrtlil_8cc_source.html#l00200">genrtlil.cc:200</a></div></div>
<div class="ttc" id="structAST__INTERNAL_1_1ProcessGenerator_html_adad469af47b28104a831a92aa9ccd78d"><div class="ttname"><a href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#adad469af47b28104a831a92aa9ccd78d">AST_INTERNAL::ProcessGenerator::addChunkActions</a></div><div class="ttdeci">void addChunkActions(std::vector&lt; RTLIL::SigSig &gt; &amp;actions, RTLIL::SigSpec lvalue, RTLIL::SigSpec rvalue, bool inSyncRule=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/de7/genrtlil_8cc_source.html#l00394">genrtlil.cc:394</a></div></div>
<div class="ttc" id="structRTLIL_1_1SyncRule_html_ab0e1e03d57059d5bd4f0990c4ef183c3"><div class="ttname"><a href="../../dc/d6a/structRTLIL_1_1SyncRule.html#ab0e1e03d57059d5bd4f0990c4ef183c3">RTLIL::SyncRule::type</a></div><div class="ttdeci">RTLIL::SyncType type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01144">rtlil.h:1144</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a9f852b7317193503734d16a64799730a"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a9f852b7317193503734d16a64799730a">AST::AST_POSEDGE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00134">ast.h:134</a></div></div>
<div class="ttc" id="structAST_1_1AstNode_html_ac197a42dba5c44f0198379f14fb53106"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html#ac197a42dba5c44f0198379f14fb53106">AST::AstNode::attributes</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, AstNode * &gt; attributes</div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00152">ast.h:152</a></div></div>
<div class="ttc" id="log_8cc_html_a01de98826735d07d7d41604a2ced9a64"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a></div><div class="ttdeci">void log_error(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00204">log.cc:204</a></div></div>
<div class="ttc" id="structRTLIL_1_1SyncRule_html_a85b50eaadda24bb6749352dff8b901e8"><div class="ttname"><a href="../../dc/d6a/structRTLIL_1_1SyncRule.html#a85b50eaadda24bb6749352dff8b901e8">RTLIL::SyncRule::signal</a></div><div class="ttdeci">RTLIL::SigSpec signal</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01145">rtlil.h:1145</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::Sx</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00032">rtlil.h:32</a></div></div>
<div class="ttc" id="structAST__INTERNAL_1_1ProcessGenerator_html_a496b23e758ac5ec7cd8db0d7d6ebf7f6"><div class="ttname"><a href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a496b23e758ac5ec7cd8db0d7d6ebf7f6">AST_INTERNAL::ProcessGenerator::remove_unwanted_lvalue_bits</a></div><div class="ttdeci">void remove_unwanted_lvalue_bits(RTLIL::SigSpec &amp;lhs, RTLIL::SigSpec &amp;rhs)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/de7/genrtlil_8cc_source.html#l00288">genrtlil.cc:288</a></div></div>
<div class="ttc" id="structAST_1_1AstNode_html_a44b757c82f0ec0398eaaf45f64c9f74f"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html#a44b757c82f0ec0398eaaf45f64c9f74f">AST::AstNode::get_bool_attribute</a></div><div class="ttdeci">bool get_bool_attribute(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/de1/ast_8cc_source.html#l00166">ast.cc:166</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a79713e13c00e4e216c60fb297be1900fa65e8e8508ca2291714be46f0f7683f1a"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa65e8e8508ca2291714be46f0f7683f1a">RTLIL::STa</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00044">rtlil.h:44</a></div></div>
<div class="ttc" id="structAST__INTERNAL_1_1ProcessGenerator_html_a31dcf07391691120a48af62ea48e772c"><div class="ttname"><a href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a31dcf07391691120a48af62ea48e772c">AST_INTERNAL::ProcessGenerator::proc</a></div><div class="ttdeci">RTLIL::Process * proc</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/de7/genrtlil_8cc_source.html#l00176">genrtlil.cc:176</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a79713e13c00e4e216c60fb297be1900fa9728422b07ad54eb365e6333c9fd8559"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa9728422b07ad54eb365e6333c9fd8559">RTLIL::STn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00042">rtlil.h:42</a></div></div>
<div class="ttc" id="structAST__INTERNAL_1_1ProcessGenerator_html_a4edffb8852d96792e682bd847bc6d341"><div class="ttname"><a href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a4edffb8852d96792e682bd847bc6d341">AST_INTERNAL::ProcessGenerator::always</a></div><div class="ttdeci">AstNode * always</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/de7/genrtlil_8cc_source.html#l00174">genrtlil.cc:174</a></div></div>
<div class="ttc" id="structAST__INTERNAL_1_1ProcessGenerator_html_aca6ac76a3f32e5cd1de9c1ff103c9383"><div class="ttname"><a href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#aca6ac76a3f32e5cd1de9c1ff103c9383">AST_INTERNAL::ProcessGenerator::collect_lvalues</a></div><div class="ttdeci">void collect_lvalues(RTLIL::SigSpec &amp;reg, AstNode *ast, bool type_eq, bool type_le, bool run_sort_and_unify=true)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/de7/genrtlil_8cc_source.html#l00334">genrtlil.cc:334</a></div></div>
<div class="ttc" id="structAST__INTERNAL_1_1ProcessGenerator_html_a13e84775b8361a39fd9a926dfc2630de"><div class="ttname"><a href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a13e84775b8361a39fd9a926dfc2630de">AST_INTERNAL::ProcessGenerator::current_case</a></div><div class="ttdeci">RTLIL::CaseRule * current_case</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/de7/genrtlil_8cc_source.html#l00180">genrtlil.cc:180</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a2bfd025479576dd4702006bf917f61c4"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a2bfd025479576dd4702006bf917f61c4">AST::AST_BLOCK</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00118">ast.h:118</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a79713e13c00e4e216c60fb297be1900fa50a6b247a1dedc63b888216c19a3c44e"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa50a6b247a1dedc63b888216c19a3c44e">RTLIL::STp</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00041">rtlil.h:41</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a5dba10cf1ab5739d561b7bc0fc8f459b"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a5dba10cf1ab5739d561b7bc0fc8f459b">AST::AST_EDGE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00136">ast.h:136</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structAST__INTERNAL_1_1ProcessGenerator_html_aeca6e53492177dbf9a05261496acc91f"><div class="ttname"><a href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#aeca6e53492177dbf9a05261496acc91f">AST_INTERNAL::ProcessGenerator::processAst</a></div><div class="ttdeci">void processAst(AstNode *ast)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/de7/genrtlil_8cc_source.html#l00416">genrtlil.cc:416</a></div></div>
<div class="ttc" id="structRTLIL_1_1SyncRule_html_a6387e5d08402fed7d5b6e170050902e9"><div class="ttname"><a href="../../dc/d6a/structRTLIL_1_1SyncRule.html#a6387e5d08402fed7d5b6e170050902e9">RTLIL::SyncRule::actions</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigSig &gt; actions</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01146">rtlil.h:1146</a></div></div>
<div class="ttc" id="structAST__INTERNAL_1_1ProcessGenerator_html_a083f16c9a56c5725f1c4690fd5540e40"><div class="ttname"><a href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a083f16c9a56c5725f1c4690fd5540e40">AST_INTERNAL::ProcessGenerator::new_temp_signal</a></div><div class="ttdeci">RTLIL::SigSpec new_temp_signal(RTLIL::SigSpec sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/de7/genrtlil_8cc_source.html#l00305">genrtlil.cc:305</a></div></div>
<div class="ttc" id="structRTLIL_1_1Process_html_a58af9702f7d363547531ab7c0e64ad8a"><div class="ttname"><a href="../../df/d7b/structRTLIL_1_1Process.html#a58af9702f7d363547531ab7c0e64ad8a">RTLIL::Process::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01154">rtlil.h:1154</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_af55a9fd32752e514ca1adfe8d3b5e271"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">RTLIL::Module::processes</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Process * &gt; processes</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00602">rtlil.h:602</a></div></div>
<div class="ttc" id="structAST__INTERNAL_1_1ProcessGenerator_html_a4ce012f6c9be7e942b061e964e279c8d"><div class="ttname"><a href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a4ce012f6c9be7e942b061e964e279c8d">AST_INTERNAL::ProcessGenerator::subst_rvalue_map</a></div><div class="ttdeci">stackmap&lt; RTLIL::SigBit, RTLIL::SigBit &gt; subst_rvalue_map</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/de7/genrtlil_8cc_source.html#l00187">genrtlil.cc:187</a></div></div>
<div class="ttc" id="structRTLIL_1_1Process_html"><div class="ttname"><a href="../../df/d7b/structRTLIL_1_1Process.html">RTLIL::Process</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01152">rtlil.h:1152</a></div></div>
<div class="ttc" id="structAST__INTERNAL_1_1ProcessGenerator_html_aa3054c1e1828e79ba50bdb0a918e5798"><div class="ttname"><a href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#aa3054c1e1828e79ba50bdb0a918e5798">AST_INTERNAL::ProcessGenerator::init_rvalue</a></div><div class="ttdeci">RTLIL::SigSpec init_rvalue</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/de7/genrtlil_8cc_source.html#l00200">genrtlil.cc:200</a></div></div>
<div class="ttc" id="structAST_1_1AstNode_html_a15e4e7d1f146baf3d2ad3992827ac7cf"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html#a15e4e7d1f146baf3d2ad3992827ac7cf">AST::AstNode::filename</a></div><div class="ttdeci">std::string filename</div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00175">ast.h:175</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structRTLIL_1_1Process_html_ae13957f7c26982b8d99df375172a4c51"><div class="ttname"><a href="../../df/d7b/structRTLIL_1_1Process.html#ae13957f7c26982b8d99df375172a4c51">RTLIL::Process::syncs</a></div><div class="ttdeci">std::vector&lt; RTLIL::SyncRule * &gt; syncs</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01157">rtlil.h:1157</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aab47d4484bbd3b94c31f38e38ddec91a"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">RTLIL::SigSpec::extract</a></div><div class="ttdeci">RTLIL::SigSpec extract(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec *other=NULL) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02414">rtlil.cc:2414</a></div></div>
<div class="ttc" id="structRTLIL_1_1SyncRule_html"><div class="ttname"><a href="../../dc/d6a/structRTLIL_1_1SyncRule.html">RTLIL::SyncRule</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01142">rtlil.h:1142</a></div></div>
<div class="ttc" id="namespaceAST__INTERNAL_html_a7c635160aa3b4dbe33ae89a5907d8428"><div class="ttname"><a href="../../d3/dc5/namespaceAST__INTERNAL.html#a7c635160aa3b4dbe33ae89a5907d8428">AST_INTERNAL::flag_nolatches</a></div><div class="ttdeci">bool flag_nolatches</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/de1/ast_8cc_source.html#l00056">ast.cc:56</a></div></div>
<div class="ttc" id="structAST_1_1AstNode_html_a0de52d559433ae1dd20a3dfe23e208f1"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">AST::AstNode::children</a></div><div class="ttdeci">std::vector&lt; AstNode * &gt; children</div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00149">ast.h:149</a></div></div>
<div class="ttc" id="structRTLIL_1_1CaseRule_html_a56d3ce1e78fc2ab0c36f8ec3ff919de7"><div class="ttname"><a href="../../db/d5b/structRTLIL_1_1CaseRule.html#a56d3ce1e78fc2ab0c36f8ec3ff919de7">RTLIL::CaseRule::actions</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigSig &gt; actions</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01120">rtlil.h:1120</a></div></div>
<div class="ttc" id="structAST_1_1AstNode_html_a4aadefad995a23dcf21567f34b7b8d32"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html#a4aadefad995a23dcf21567f34b7b8d32">AST::AstNode::linenum</a></div><div class="ttdeci">int linenum</div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00176">ast.h:176</a></div></div>
<div class="ttc" id="namespaceAST__INTERNAL_html_a7a559b77444a74377299674f67b8a736"><div class="ttname"><a href="../../d3/dc5/namespaceAST__INTERNAL.html#a7a559b77444a74377299674f67b8a736">AST_INTERNAL::current_module</a></div><div class="ttdeci">AstModule * current_module</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/de1/ast_8cc_source.html#l00062">ast.cc:62</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a73e9686dc98137f694fa0863e851e99c"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a73e9686dc98137f694fa0863e851e99c">RTLIL::SigSpec::to_sigbit_map</a></div><div class="ttdeci">std::map&lt; RTLIL::SigBit, RTLIL::SigBit &gt; to_sigbit_map(const RTLIL::SigSpec &amp;other) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02929">rtlil.cc:2929</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_ab5cacf2e3a347813fe72208c9ee52b7d"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a></div><div class="ttdeci">std::pair&lt; SigSpec, SigSpec &gt; SigSig</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00071">rtlil.h:71</a></div></div>
<div class="ttc" id="yosys_8cc_html_aa5be8a502eaaa25be332334ed0252543"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aa5be8a502eaaa25be332334ed0252543">autoidx</a></div><div class="ttdeci">YOSYS_NAMESPACE_BEGIN int autoidx</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00051">yosys.cc:51</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4aa2c6f927ac0ec269a5cfa6153b2c7525"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4aa2c6f927ac0ec269a5cfa6153b2c7525">AST::AST_NEGEDGE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00135">ast.h:135</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a89320bf61e66da75ed172a1e0ecf2be0"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0">RTLIL::SigSpec::chunks</a></div><div class="ttdeci">const std::vector&lt; RTLIL::SigChunk &gt; &amp; chunks() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01016">rtlil.h:1016</a></div></div>
<div class="ttc" id="structRTLIL_1_1Process_html_a644f137dfccd2d7b0a7c4e74ea155b37"><div class="ttname"><a href="../../df/d7b/structRTLIL_1_1Process.html#a644f137dfccd2d7b0a7c4e74ea155b37">RTLIL::Process::root_case</a></div><div class="ttdeci">RTLIL_ATTRIBUTE_MEMBERS RTLIL::CaseRule root_case</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01156">rtlil.h:1156</a></div></div>
<div class="ttc" id="structAST__INTERNAL_1_1ProcessGenerator_html_a8728cf3f4abce7ceb84181b007f86d49"><div class="ttname"><a href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a8728cf3f4abce7ceb84181b007f86d49">AST_INTERNAL::ProcessGenerator::initSyncSignals</a></div><div class="ttdeci">RTLIL::SigSpec initSyncSignals</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/de7/genrtlil_8cc_source.html#l00175">genrtlil.cc:175</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator_a6e6d45482c2932ebd9808c5d025a66fa_cgraph.png" border="0" usemap="#d3/de3/structAST__INTERNAL_1_1ProcessGenerator_a6e6d45482c2932ebd9808c5d025a66fa_cgraph" alt=""/></div>
<map name="d3/de3/structAST__INTERNAL_1_1ProcessGenerator_a6e6d45482c2932ebd9808c5d025a66fa_cgraph" id="d3/de3/structAST__INTERNAL_1_1ProcessGenerator_a6e6d45482c2932ebd9808c5d025a66fa_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1073,59,1132,86"/><area shape="rect" id="node5" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="539,102,611,128"/><area shape="rect" id="node7" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="850,159,889,186"/><area shape="rect" id="node9" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1069,211,1137,238"/><area shape="rect" id="node12" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a73e9686dc98137f694fa0863e851e99c" title="RTLIL::SigSpec::to\l_sigbit_map" alt="" coords="300,262,431,304"/><area shape="rect" id="node14" href="../../db/d68/structAST_1_1AstNode.html#a44b757c82f0ec0398eaaf45f64c9f74f" title="AST::AstNode::get_bool\l_attribute" alt="" coords="285,94,445,136"/><area shape="rect" id="node15" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a" title="RTLIL::SigSpec::extract" alt="" coords="286,328,445,355"/><area shape="rect" id="node17" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="294,379,437,406"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1203,84,1269,111"/><area shape="rect" id="node4" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1318,84,1362,111"/><area shape="rect" id="node6" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="705,104,783,131"/><area shape="rect" id="node8" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="955,159,1002,186"/><area shape="rect" id="node11" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="833,58,906,84"/><area shape="rect" id="node10" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1051,160,1154,187"/><area shape="rect" id="node13" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ab8a1ac0510ec6f5a7742b9f18f0238d9" title="RTLIL::SigSpec::unpack" alt="" coords="493,270,656,296"/><area shape="rect" id="node16" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737" title="RTLIL::SigSpec::to\l_sigbit_set" alt="" coords="509,321,640,362"/></map>
</div>
</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="adad469af47b28104a831a92aa9ccd78d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AST_INTERNAL::ProcessGenerator::addChunkActions </td>
          <td>(</td>
          <td class="paramtype">std::vector&lt; <a class="el" href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>actions</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>lvalue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>rvalue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>inSyncRule</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/de7/genrtlil_8cc_source.html#l00394">394</a> of file <a class="el" href="../../d4/de7/genrtlil_8cc_source.html">genrtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    {</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;        <span class="keywordflow">if</span> (inSyncRule &amp;&amp; <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a8728cf3f4abce7ceb84181b007f86d49">initSyncSignals</a>.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() &gt; 0) {</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;            <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a9031f91d3527ae67a65a82fd94e036b3">init_lvalue</a>.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(lvalue.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(<a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a8728cf3f4abce7ceb84181b007f86d49">initSyncSignals</a>));</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;            <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#aa3054c1e1828e79ba50bdb0a918e5798">init_rvalue</a>.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(lvalue.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(<a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a8728cf3f4abce7ceb84181b007f86d49">initSyncSignals</a>, &amp;rvalue));</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;            lvalue.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4f5240fe1a07a5b0eb69d59403250bff">remove2</a>(<a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a8728cf3f4abce7ceb84181b007f86d49">initSyncSignals</a>, &amp;rvalue);</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;        }</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(lvalue.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() == rvalue.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        <span class="keywordtype">int</span> offset = 0;</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;lvalue_c : lvalue.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0">chunks</a>()) {</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> lhs = lvalue_c;</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> rhs = rvalue.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(offset, lvalue_c.width);</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;            <span class="keywordflow">if</span> (inSyncRule &amp;&amp; lvalue_c.wire &amp;&amp; lvalue_c.wire-&gt;get_bool_attribute(<span class="stringliteral">&quot;\\nosync&quot;</span>))</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;                rhs = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::State::Sx</a>, rhs.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;            <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a496b23e758ac5ec7cd8db0d7d6ebf7f6">remove_unwanted_lvalue_bits</a>(lhs, rhs);</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;            actions.push_back(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a>(lhs, rhs));</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;            offset += lhs.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        }</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    }</div>
<div class="ttc" id="structAST__INTERNAL_1_1ProcessGenerator_html_a9031f91d3527ae67a65a82fd94e036b3"><div class="ttname"><a href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a9031f91d3527ae67a65a82fd94e036b3">AST_INTERNAL::ProcessGenerator::init_lvalue</a></div><div class="ttdeci">RTLIL::SigSpec init_lvalue</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/de7/genrtlil_8cc_source.html#l00200">genrtlil.cc:200</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::Sx</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00032">rtlil.h:32</a></div></div>
<div class="ttc" id="structAST__INTERNAL_1_1ProcessGenerator_html_a496b23e758ac5ec7cd8db0d7d6ebf7f6"><div class="ttname"><a href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a496b23e758ac5ec7cd8db0d7d6ebf7f6">AST_INTERNAL::ProcessGenerator::remove_unwanted_lvalue_bits</a></div><div class="ttdeci">void remove_unwanted_lvalue_bits(RTLIL::SigSpec &amp;lhs, RTLIL::SigSpec &amp;rhs)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/de7/genrtlil_8cc_source.html#l00288">genrtlil.cc:288</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a4f5240fe1a07a5b0eb69d59403250bff"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4f5240fe1a07a5b0eb69d59403250bff">RTLIL::SigSpec::remove2</a></div><div class="ttdeci">void remove2(const RTLIL::SigSpec &amp;pattern, RTLIL::SigSpec *other)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02353">rtlil.cc:2353</a></div></div>
<div class="ttc" id="structAST__INTERNAL_1_1ProcessGenerator_html_aa3054c1e1828e79ba50bdb0a918e5798"><div class="ttname"><a href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#aa3054c1e1828e79ba50bdb0a918e5798">AST_INTERNAL::ProcessGenerator::init_rvalue</a></div><div class="ttdeci">RTLIL::SigSpec init_rvalue</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/de7/genrtlil_8cc_source.html#l00200">genrtlil.cc:200</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aab47d4484bbd3b94c31f38e38ddec91a"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">RTLIL::SigSpec::extract</a></div><div class="ttdeci">RTLIL::SigSpec extract(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec *other=NULL) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02414">rtlil.cc:2414</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a4c904f5a77c28dc3340b4ecb4b275e9b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">RTLIL::SigSpec::append</a></div><div class="ttdeci">void append(const RTLIL::SigSpec &amp;signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02523">rtlil.cc:2523</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_ab5cacf2e3a347813fe72208c9ee52b7d"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a></div><div class="ttdeci">std::pair&lt; SigSpec, SigSpec &gt; SigSig</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00071">rtlil.h:71</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a89320bf61e66da75ed172a1e0ecf2be0"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0">RTLIL::SigSpec::chunks</a></div><div class="ttdeci">const std::vector&lt; RTLIL::SigChunk &gt; &amp; chunks() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01016">rtlil.h:1016</a></div></div>
<div class="ttc" id="structAST__INTERNAL_1_1ProcessGenerator_html_a8728cf3f4abce7ceb84181b007f86d49"><div class="ttname"><a href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a8728cf3f4abce7ceb84181b007f86d49">AST_INTERNAL::ProcessGenerator::initSyncSignals</a></div><div class="ttdeci">RTLIL::SigSpec initSyncSignals</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/de7/genrtlil_8cc_source.html#l00175">genrtlil.cc:175</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-2" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-2-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-2-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-2-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator_adad469af47b28104a831a92aa9ccd78d_cgraph.png" border="0" usemap="#d3/de3/structAST__INTERNAL_1_1ProcessGenerator_adad469af47b28104a831a92aa9ccd78d_cgraph" alt=""/></div>
<map name="d3/de3/structAST__INTERNAL_1_1ProcessGenerator_adad469af47b28104a831a92aa9ccd78d_cgraph" id="d3/de3/structAST__INTERNAL_1_1ProcessGenerator_adad469af47b28104a831a92aa9ccd78d_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a" title="RTLIL::SigSpec::extract" alt="" coords="291,5,450,32"/><area shape="rect" id="node4" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4f5240fe1a07a5b0eb69d59403250bff" title="RTLIL::SigSpec::remove2" alt="" coords="285,56,456,83"/><area shape="rect" id="node5" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="299,107,442,133"/><area shape="rect" id="node6" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="289,157,452,184"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737" title="RTLIL::SigSpec::to\l_sigbit_set" alt="" coords="513,23,644,65"/><area shape="rect" id="node7" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="505,157,653,184"/><area shape="rect" id="node8" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="702,157,759,184"/><area shape="rect" id="node9" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="813,107,995,133"/><area shape="rect" id="node10" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="827,157,981,184"/><area shape="rect" id="node11" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="808,208,1000,235"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aca6ac76a3f32e5cd1de9c1ff103c9383"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AST_INTERNAL::ProcessGenerator::collect_lvalues </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *&#160;</td>
          <td class="paramname"><em>ast</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>type_eq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>type_le</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>run_sort_and_unify</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/de7/genrtlil_8cc_source.html#l00334">334</a> of file <a class="el" href="../../d4/de7/genrtlil_8cc_source.html">genrtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    {</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        <span class="keywordflow">switch</span> (ast-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a36ddbff93ad6e401616f831c121619b5">type</a>)</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        {</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a620af42d608dd5d7769b54d8a8a36817">AST_CASE</a>:</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> child : ast-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>)</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;                <span class="keywordflow">if</span> (child != ast-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>[0]) {</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;                    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(child-&gt;type == <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ab7226e4879e0c3d2f8cec9dacbdc9077">AST_COND</a>);</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;                    <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#aca6ac76a3f32e5cd1de9c1ff103c9383">collect_lvalues</a>(reg, child, type_eq, type_le, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                }</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ab7226e4879e0c3d2f8cec9dacbdc9077">AST_COND</a>:</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a0d1beb48ee41a6b0500c4b70aab46c22">AST_ALWAYS</a>:</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a48ececfb1dd316e5574fcdf256e5ec97">AST_INITIAL</a>:</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> child : ast-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>)</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;                <span class="keywordflow">if</span> (child-&gt;type == <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a2bfd025479576dd4702006bf917f61c4">AST_BLOCK</a>)</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                    <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#aca6ac76a3f32e5cd1de9c1ff103c9383">collect_lvalues</a>(reg, child, type_eq, type_le, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a2bfd025479576dd4702006bf917f61c4">AST_BLOCK</a>:</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> child : ast-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>) {</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                <span class="keywordflow">if</span> (child-&gt;type == <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a9de9d60ec9d4107c082f72037f5c7c02">AST_ASSIGN_EQ</a> &amp;&amp; type_eq)</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;                    reg.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(child-&gt;children[0]-&gt;genRTLIL());</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                <span class="keywordflow">if</span> (child-&gt;type == <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a87e29d3301f86868f52372e997039f99">AST_ASSIGN_LE</a> &amp;&amp; type_le)</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                    reg.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(child-&gt;children[0]-&gt;genRTLIL());</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                <span class="keywordflow">if</span> (child-&gt;type == <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a620af42d608dd5d7769b54d8a8a36817">AST_CASE</a> || child-&gt;type == <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a2bfd025479576dd4702006bf917f61c4">AST_BLOCK</a>)</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                    <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#aca6ac76a3f32e5cd1de9c1ff103c9383">collect_lvalues</a>(reg, child, type_eq, type_le, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;            }</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;        <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;            <a class="code" href="../../d7/d7f/log_8h.html#a2b3336a4d98341aba8258e03bc302557">log_abort</a>();</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        }</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;        <span class="keywordflow">if</span> (run_sort_and_unify) {</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;            std::set&lt;RTLIL::SigBit&gt; sorted_reg;</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> bit : reg)</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;                <span class="keywordflow">if</span> (bit.wire)</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;                    sorted_reg.insert(bit);</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;            reg = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(sorted_reg);</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;        }</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    }</div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a48ececfb1dd316e5574fcdf256e5ec97"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a48ececfb1dd316e5574fcdf256e5ec97">AST::AST_INITIAL</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00117">ast.h:117</a></div></div>
<div class="ttc" id="log_8h_html_a2b3336a4d98341aba8258e03bc302557"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a2b3336a4d98341aba8258e03bc302557">log_abort</a></div><div class="ttdeci">#define log_abort()</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00084">log.h:84</a></div></div>
<div class="ttc" id="structAST__INTERNAL_1_1ProcessGenerator_html_aca6ac76a3f32e5cd1de9c1ff103c9383"><div class="ttname"><a href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#aca6ac76a3f32e5cd1de9c1ff103c9383">AST_INTERNAL::ProcessGenerator::collect_lvalues</a></div><div class="ttdeci">void collect_lvalues(RTLIL::SigSpec &amp;reg, AstNode *ast, bool type_eq, bool type_le, bool run_sort_and_unify=true)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/de7/genrtlil_8cc_source.html#l00334">genrtlil.cc:334</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a9de9d60ec9d4107c082f72037f5c7c02"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a9de9d60ec9d4107c082f72037f5c7c02">AST::AST_ASSIGN_EQ</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00119">ast.h:119</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a2bfd025479576dd4702006bf917f61c4"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a2bfd025479576dd4702006bf917f61c4">AST::AST_BLOCK</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00118">ast.h:118</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a0d1beb48ee41a6b0500c4b70aab46c22"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a0d1beb48ee41a6b0500c4b70aab46c22">AST::AST_ALWAYS</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00116">ast.h:116</a></div></div>
<div class="ttc" id="structAST_1_1AstNode_html_a36ddbff93ad6e401616f831c121619b5"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html#a36ddbff93ad6e401616f831c121619b5">AST::AstNode::type</a></div><div class="ttdeci">AstNodeType type</div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00146">ast.h:146</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a4c904f5a77c28dc3340b4ecb4b275e9b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">RTLIL::SigSpec::append</a></div><div class="ttdeci">void append(const RTLIL::SigSpec &amp;signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02523">rtlil.cc:2523</a></div></div>
<div class="ttc" id="structAST_1_1AstNode_html_a0de52d559433ae1dd20a3dfe23e208f1"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">AST::AstNode::children</a></div><div class="ttdeci">std::vector&lt; AstNode * &gt; children</div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00149">ast.h:149</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4ab7226e4879e0c3d2f8cec9dacbdc9077"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ab7226e4879e0c3d2f8cec9dacbdc9077">AST::AST_COND</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00122">ast.h:122</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a87e29d3301f86868f52372e997039f99"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a87e29d3301f86868f52372e997039f99">AST::AST_ASSIGN_LE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00120">ast.h:120</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a620af42d608dd5d7769b54d8a8a36817"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a620af42d608dd5d7769b54d8a8a36817">AST::AST_CASE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00121">ast.h:121</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-3" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-3-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-3-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-3-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator_aca6ac76a3f32e5cd1de9c1ff103c9383_cgraph.png" border="0" usemap="#d3/de3/structAST__INTERNAL_1_1ProcessGenerator_aca6ac76a3f32e5cd1de9c1ff103c9383_cgraph" alt=""/></div>
<map name="d3/de3/structAST__INTERNAL_1_1ProcessGenerator_aca6ac76a3f32e5cd1de9c1ff103c9383_cgraph" id="d3/de3/structAST__INTERNAL_1_1ProcessGenerator_aca6ac76a3f32e5cd1de9c1ff103c9383_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b" title="RTLIL::SigSpec::append" alt="" coords="285,56,448,83"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec" title="RTLIL::SigSpec::packed" alt="" coords="496,5,659,32"/><area shape="rect" id="node4" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="503,56,651,83"/><area shape="rect" id="node5" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="707,81,765,108"/><area shape="rect" id="node6" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="818,31,1001,57"/><area shape="rect" id="node7" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="833,81,986,108"/><area shape="rect" id="node8" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="813,132,1005,159"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a083f16c9a56c5725f1c4690fd5540e40"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> AST_INTERNAL::ProcessGenerator::new_temp_signal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/de7/genrtlil_8cc_source.html#l00305">305</a> of file <a class="el" href="../../d4/de7/genrtlil_8cc_source.html">genrtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    {</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        std::vector&lt;RTLIL::SigChunk&gt; chunks = sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0">chunks</a>();</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(chunks); i++)</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        {</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;            <a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a> &amp;chunk = chunks[i];</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;            <span class="keywordflow">if</span> (chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a> == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;            std::string wire_name;</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;            <span class="keywordflow">do</span> {</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                wire_name = <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;$%d%s[%d:%d]&quot;</span>, <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#ae16eb23ff70ffe72a0c4c2067e333f5e">new_temp_count</a>[chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>]++,</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                        chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#addc20f55f4a908d5729b8bf8b9d995b1">width</a>+chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a848274c30e38e79a2e73f87ee12677e9">offset</a>-1, chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a848274c30e38e79a2e73f87ee12677e9">offset</a>);;</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                <span class="keywordflow">if</span> (chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040">str</a>().find(<span class="charliteral">&#39;$&#39;</span>) != std::string::npos)</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                    wire_name += <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;$%d&quot;</span>, <a class="code" href="../../da/daf/yosys_8cc.html#aa5be8a502eaaa25be332334ed0252543">autoidx</a>++);</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;            } <span class="keywordflow">while</span> (<a class="code" href="../../d3/dc5/namespaceAST__INTERNAL.html#a7a559b77444a74377299674f67b8a736">current_module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>.count(wire_name) &gt; 0);</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;            <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *wire = <a class="code" href="../../d3/dc5/namespaceAST__INTERNAL.html#a7a559b77444a74377299674f67b8a736">current_module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(wire_name, chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#addc20f55f4a908d5729b8bf8b9d995b1">width</a>);</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;            wire-&gt;attributes[<span class="stringliteral">&quot;\\src&quot;</span>] = <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s:%d&quot;</span>, <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a4edffb8852d96792e682bd847bc6d341">always</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a15e4e7d1f146baf3d2ad3992827ac7cf">filename</a>.c_str(), <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a4edffb8852d96792e682bd847bc6d341">always</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a4aadefad995a23dcf21567f34b7b8d32">linenum</a>);</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;            chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a> = wire;</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;            chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a848274c30e38e79a2e73f87ee12677e9">offset</a> = 0;</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        }</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        <span class="keywordflow">return</span> chunks;</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    }</div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="structRTLIL_1_1IdString_html_abe954d84d173aa85d6bf7820c1ee2040"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040">RTLIL::IdString::str</a></div><div class="ttdeci">std::string str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00182">rtlil.h:182</a></div></div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1cf860158070cebc13ae256738711751"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">RTLIL::Module::wires_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Wire * &gt; wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00595">rtlil.h:595</a></div></div>
<div class="ttc" id="structAST__INTERNAL_1_1ProcessGenerator_html_ae16eb23ff70ffe72a0c4c2067e333f5e"><div class="ttname"><a href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#ae16eb23ff70ffe72a0c4c2067e333f5e">AST_INTERNAL::ProcessGenerator::new_temp_count</a></div><div class="ttdeci">std::map&lt; RTLIL::Wire *, int &gt; new_temp_count</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/de7/genrtlil_8cc_source.html#l00197">genrtlil.cc:197</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html_a848274c30e38e79a2e73f87ee12677e9"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a848274c30e38e79a2e73f87ee12677e9">RTLIL::SigChunk::offset</a></div><div class="ttdeci">int offset</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00887">rtlil.h:887</a></div></div>
<div class="ttc" id="structAST__INTERNAL_1_1ProcessGenerator_html_a4edffb8852d96792e682bd847bc6d341"><div class="ttname"><a href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a4edffb8852d96792e682bd847bc6d341">AST_INTERNAL::ProcessGenerator::always</a></div><div class="ttdeci">AstNode * always</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/de7/genrtlil_8cc_source.html#l00174">genrtlil.cc:174</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html_abbf3532ef7d58e63b594c645bb462508"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">RTLIL::SigChunk::wire</a></div><div class="ttdeci">RTLIL::Wire * wire</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00885">rtlil.h:885</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00811">rtlil.h:811</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00883">rtlil.h:883</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a541a18ce30bd8847261b01e9c6cf884e"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">RTLIL::Module::addWire</a></div><div class="ttdeci">RTLIL::Wire * addWire(RTLIL::IdString name, int width=1)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01331">rtlil.cc:1331</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html_addc20f55f4a908d5729b8bf8b9d995b1"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html#addc20f55f4a908d5729b8bf8b9d995b1">RTLIL::SigChunk::width</a></div><div class="ttdeci">int width</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00887">rtlil.h:887</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a39a5ebc2a42122af7c7a81c6512a9837"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">RTLIL::Wire::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00825">rtlil.h:825</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structAST_1_1AstNode_html_a15e4e7d1f146baf3d2ad3992827ac7cf"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html#a15e4e7d1f146baf3d2ad3992827ac7cf">AST::AstNode::filename</a></div><div class="ttdeci">std::string filename</div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00175">ast.h:175</a></div></div>
<div class="ttc" id="structAST_1_1AstNode_html_a4aadefad995a23dcf21567f34b7b8d32"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html#a4aadefad995a23dcf21567f34b7b8d32">AST::AstNode::linenum</a></div><div class="ttdeci">int linenum</div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00176">ast.h:176</a></div></div>
<div class="ttc" id="namespaceAST__INTERNAL_html_a7a559b77444a74377299674f67b8a736"><div class="ttname"><a href="../../d3/dc5/namespaceAST__INTERNAL.html#a7a559b77444a74377299674f67b8a736">AST_INTERNAL::current_module</a></div><div class="ttdeci">AstModule * current_module</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/de1/ast_8cc_source.html#l00062">ast.cc:62</a></div></div>
<div class="ttc" id="yosys_8cc_html_aa5be8a502eaaa25be332334ed0252543"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aa5be8a502eaaa25be332334ed0252543">autoidx</a></div><div class="ttdeci">YOSYS_NAMESPACE_BEGIN int autoidx</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00051">yosys.cc:51</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a89320bf61e66da75ed172a1e0ecf2be0"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0">RTLIL::SigSpec::chunks</a></div><div class="ttdeci">const std::vector&lt; RTLIL::SigChunk &gt; &amp; chunks() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01016">rtlil.h:1016</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-4" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-4-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-4-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-4-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator_a083f16c9a56c5725f1c4690fd5540e40_cgraph.png" border="0" usemap="#d3/de3/structAST__INTERNAL_1_1ProcessGenerator_a083f16c9a56c5725f1c4690fd5540e40_cgraph" alt=""/></div>
<map name="d3/de3/structAST__INTERNAL_1_1ProcessGenerator_a083f16c9a56c5725f1c4690fd5540e40_cgraph" id="d3/de3/structAST__INTERNAL_1_1ProcessGenerator_a083f16c9a56c5725f1c4690fd5540e40_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="285,56,448,83"/><area shape="rect" id="node8" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="333,107,401,133"/><area shape="rect" id="node9" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="337,157,396,184"/><area shape="rect" id="node12" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="294,208,439,235"/><area shape="rect" id="node13" href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040" title="RTLIL::IdString::str" alt="" coords="301,259,432,285"/><area shape="rect" id="node14" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e" title="RTLIL::Module::addWire" alt="" coords="287,309,447,336"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="497,56,645,83"/><area shape="rect" id="node4" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="694,56,751,83"/><area shape="rect" id="node5" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="805,5,987,32"/><area shape="rect" id="node6" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="819,56,973,83"/><area shape="rect" id="node7" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="800,107,992,133"/><area shape="rect" id="node10" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="538,157,603,184"/><area shape="rect" id="node11" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="701,157,745,184"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aeca6e53492177dbf9a05261496acc91f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AST_INTERNAL::ProcessGenerator::processAst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a> *&#160;</td>
          <td class="paramname"><em>ast</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/de7/genrtlil_8cc_source.html#l00416">416</a> of file <a class="el" href="../../d4/de7/genrtlil_8cc_source.html">genrtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    {</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;        <span class="keywordflow">switch</span> (ast-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a36ddbff93ad6e401616f831c121619b5">type</a>)</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;        {</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a2bfd025479576dd4702006bf917f61c4">AST_BLOCK</a>:</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> child : ast-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>)</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#aeca6e53492177dbf9a05261496acc91f">processAst</a>(child);</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a9de9d60ec9d4107c082f72037f5c7c02">AST_ASSIGN_EQ</a>:</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a87e29d3301f86868f52372e997039f99">AST_ASSIGN_LE</a>:</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;            {</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> unmapped_lvalue = ast-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>[0]-&gt;genRTLIL(), lvalue = unmapped_lvalue;</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> rvalue = ast-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>[1]-&gt;genWidthRTLIL(lvalue.size(), &amp;<a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a4ce012f6c9be7e942b061e964e279c8d">subst_rvalue_map</a>.<a class="code" href="../../dc/dac/structstackmap.html#accae16c0d3dd557baf9424d4f0fbd1dc">stdmap</a>());</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;                lvalue.replace(<a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a918255d43e13b6471cfa07f42073a5db">subst_lvalue_map</a>.<a class="code" href="../../dc/dac/structstackmap.html#accae16c0d3dd557baf9424d4f0fbd1dc">stdmap</a>());</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;                <span class="keywordflow">if</span> (ast-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a36ddbff93ad6e401616f831c121619b5">type</a> == <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a9de9d60ec9d4107c082f72037f5c7c02">AST_ASSIGN_EQ</a>) {</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;                    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(unmapped_lvalue); i++)</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;                        <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a4ce012f6c9be7e942b061e964e279c8d">subst_rvalue_map</a>.<a class="code" href="../../dc/dac/structstackmap.html#a4f658ef9df002d66e59e7dcaad74228d">set</a>(unmapped_lvalue[i], rvalue[i]);</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;                }</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;                <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a2b05cc00d46d93733ab5858a576ee7bc">removeSignalFromCaseTree</a>(lvalue.to_sigbit_set(), <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a13e84775b8361a39fd9a926dfc2630de">current_case</a>);</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;                <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a496b23e758ac5ec7cd8db0d7d6ebf7f6">remove_unwanted_lvalue_bits</a>(lvalue, rvalue);</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;                <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a13e84775b8361a39fd9a926dfc2630de">current_case</a>-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a56d3ce1e78fc2ab0c36f8ec3ff919de7">actions</a>.push_back(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a>(lvalue, rvalue));</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;            }</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a620af42d608dd5d7769b54d8a8a36817">AST_CASE</a>:</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;            {</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;                <a class="code" href="../../d4/dca/structRTLIL_1_1SwitchRule.html">RTLIL::SwitchRule</a> *sw = <span class="keyword">new</span> <a class="code" href="../../d4/dca/structRTLIL_1_1SwitchRule.html">RTLIL::SwitchRule</a>;</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;                sw-&gt;<a class="code" href="../../d4/dca/structRTLIL_1_1SwitchRule.html#a26ddf0bb53943ca1827f0d2b2620eb02">signal</a> = ast-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>[0]-&gt;genWidthRTLIL(-1, &amp;<a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a4ce012f6c9be7e942b061e964e279c8d">subst_rvalue_map</a>.<a class="code" href="../../dc/dac/structstackmap.html#accae16c0d3dd557baf9424d4f0fbd1dc">stdmap</a>());</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;                <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a13e84775b8361a39fd9a926dfc2630de">current_case</a>-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">switches</a>.push_back(sw);</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;                <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;attr : ast-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#ac197a42dba5c44f0198379f14fb53106">attributes</a>) {</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;                    <span class="keywordflow">if</span> (attr.second-&gt;type != <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a0efdbfadecb26796e5ab5f37912ede56">AST_CONSTANT</a>)</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;                        <a class="code" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a>(<span class="stringliteral">&quot;Attribute `%s&#39; with non-constant value at %s:%d!\n&quot;</span>,</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;                                attr.first.c_str(), ast-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a15e4e7d1f146baf3d2ad3992827ac7cf">filename</a>.c_str(), ast-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a4aadefad995a23dcf21567f34b7b8d32">linenum</a>);</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;                    sw-&gt;attributes[attr.first] = attr.second-&gt;asAttrConst();</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;                }</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> this_case_eq_lvalue;</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;                <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#aca6ac76a3f32e5cd1de9c1ff103c9383">collect_lvalues</a>(this_case_eq_lvalue, ast, <span class="keyword">true</span>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> this_case_eq_ltemp = <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a083f16c9a56c5725f1c4690fd5540e40">new_temp_signal</a>(this_case_eq_lvalue);</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> this_case_eq_rvalue = this_case_eq_lvalue;</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;                this_case_eq_rvalue.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">replace</a>(<a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a4ce012f6c9be7e942b061e964e279c8d">subst_rvalue_map</a>.<a class="code" href="../../dc/dac/structstackmap.html#accae16c0d3dd557baf9424d4f0fbd1dc">stdmap</a>());</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;                <a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a> *default_case = <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;                <a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a> *last_generated_case = <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;                <span class="keywordflow">for</span> (<span class="keyword">auto</span> child : ast-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>)</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;                {</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;                    <span class="keywordflow">if</span> (child == ast-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>[0])</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;                        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;                    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(child-&gt;type == <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ab7226e4879e0c3d2f8cec9dacbdc9077">AST_COND</a>);</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                    <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a918255d43e13b6471cfa07f42073a5db">subst_lvalue_map</a>.<a class="code" href="../../dc/dac/structstackmap.html#addc0c9c169688a755bf7abdb083a91a1">save</a>();</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;                    <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a4ce012f6c9be7e942b061e964e279c8d">subst_rvalue_map</a>.<a class="code" href="../../dc/dac/structstackmap.html#addc0c9c169688a755bf7abdb083a91a1">save</a>();</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;                    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(this_case_eq_lvalue); i++)</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;                        <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a918255d43e13b6471cfa07f42073a5db">subst_lvalue_map</a>.<a class="code" href="../../dc/dac/structstackmap.html#a4f658ef9df002d66e59e7dcaad74228d">set</a>(this_case_eq_lvalue[i], this_case_eq_ltemp[i]);</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;                    <a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a> *backup_case = <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a13e84775b8361a39fd9a926dfc2630de">current_case</a>;</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;                    <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a13e84775b8361a39fd9a926dfc2630de">current_case</a> = <span class="keyword">new</span> <a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a>;</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;                    last_generated_case = <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a13e84775b8361a39fd9a926dfc2630de">current_case</a>;</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;                    <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#adad469af47b28104a831a92aa9ccd78d">addChunkActions</a>(<a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a13e84775b8361a39fd9a926dfc2630de">current_case</a>-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a56d3ce1e78fc2ab0c36f8ec3ff919de7">actions</a>, this_case_eq_ltemp, this_case_eq_rvalue);</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;                    <span class="keywordflow">for</span> (<span class="keyword">auto</span> node : child-&gt;children) {</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;                        <span class="keywordflow">if</span> (node-&gt;type == <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a47d584328a263ebe1f273481684011b3">AST_DEFAULT</a>)</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;                            default_case = <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a13e84775b8361a39fd9a926dfc2630de">current_case</a>;</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;                        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (node-&gt;type == <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a2bfd025479576dd4702006bf917f61c4">AST_BLOCK</a>)</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;                            <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#aeca6e53492177dbf9a05261496acc91f">processAst</a>(node);</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;                        <span class="keywordflow">else</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;                            <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a13e84775b8361a39fd9a926dfc2630de">current_case</a>-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a58425aec350ebe8f242b1dd757505534">compare</a>.push_back(node-&gt;genWidthRTLIL(sw-&gt;<a class="code" href="../../d4/dca/structRTLIL_1_1SwitchRule.html#a26ddf0bb53943ca1827f0d2b2620eb02">signal</a>.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>(), &amp;<a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a4ce012f6c9be7e942b061e964e279c8d">subst_rvalue_map</a>.<a class="code" href="../../dc/dac/structstackmap.html#accae16c0d3dd557baf9424d4f0fbd1dc">stdmap</a>()));</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;                    }</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;                    <span class="keywordflow">if</span> (default_case != <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a13e84775b8361a39fd9a926dfc2630de">current_case</a>)</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;                        sw-&gt;<a class="code" href="../../d4/dca/structRTLIL_1_1SwitchRule.html#ad7df507624c435bf6ffc901cd8bff3ad">cases</a>.push_back(<a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a13e84775b8361a39fd9a926dfc2630de">current_case</a>);</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;                    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;                        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a13e84775b8361a39fd9a926dfc2630de">current_case</a>-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a58425aec350ebe8f242b1dd757505534">compare</a>.size() == 0);</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;                    <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a13e84775b8361a39fd9a926dfc2630de">current_case</a> = backup_case;</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;                    <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a918255d43e13b6471cfa07f42073a5db">subst_lvalue_map</a>.<a class="code" href="../../dc/dac/structstackmap.html#a7af28310e1162b66d9f7f187e1f04059">restore</a>();</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;                    <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a4ce012f6c9be7e942b061e964e279c8d">subst_rvalue_map</a>.<a class="code" href="../../dc/dac/structstackmap.html#a7af28310e1162b66d9f7f187e1f04059">restore</a>();</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                }</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                <span class="keywordflow">if</span> (last_generated_case != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a> &amp;&amp; ast-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a44b757c82f0ec0398eaaf45f64c9f74f">get_bool_attribute</a>(<span class="stringliteral">&quot;\\full_case&quot;</span>) &amp;&amp; default_case == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>) {</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                    last_generated_case-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a58425aec350ebe8f242b1dd757505534">compare</a>.clear();</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;                    <span class="keywordflow">if</span> (default_case == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>) {</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                        default_case = <span class="keyword">new</span> <a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a>;</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;                        <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#adad469af47b28104a831a92aa9ccd78d">addChunkActions</a>(default_case-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a56d3ce1e78fc2ab0c36f8ec3ff919de7">actions</a>, this_case_eq_ltemp, this_case_eq_rvalue);</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;                    }</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;                    sw-&gt;<a class="code" href="../../d4/dca/structRTLIL_1_1SwitchRule.html#ad7df507624c435bf6ffc901cd8bff3ad">cases</a>.push_back(default_case);</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;                }</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;                <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(this_case_eq_lvalue); i++)</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;                    <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a4ce012f6c9be7e942b061e964e279c8d">subst_rvalue_map</a>.<a class="code" href="../../dc/dac/structstackmap.html#a4f658ef9df002d66e59e7dcaad74228d">set</a>(this_case_eq_lvalue[i], this_case_eq_ltemp[i]);</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;                this_case_eq_lvalue.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">replace</a>(<a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a918255d43e13b6471cfa07f42073a5db">subst_lvalue_map</a>.<a class="code" href="../../dc/dac/structstackmap.html#accae16c0d3dd557baf9424d4f0fbd1dc">stdmap</a>());</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;                <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a2b05cc00d46d93733ab5858a576ee7bc">removeSignalFromCaseTree</a>(this_case_eq_lvalue.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737">to_sigbit_set</a>(), <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a13e84775b8361a39fd9a926dfc2630de">current_case</a>);</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;                <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#adad469af47b28104a831a92aa9ccd78d">addChunkActions</a>(current_case-&gt;actions, this_case_eq_lvalue, this_case_eq_ltemp);</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;            }</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a099a8aa1a4ae3d799aa94631877ac6fc">AST_WIRE</a>:</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a>(<span class="stringliteral">&quot;Found wire declaration in block without label at at %s:%d!\n&quot;</span>, ast-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a15e4e7d1f146baf3d2ad3992827ac7cf">filename</a>.c_str(), ast-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a4aadefad995a23dcf21567f34b7b8d32">linenum</a>);</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4af9b11a96e63567cfe089c0f9fe417a74">AST_TCALL</a>:</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a4bafc15e01a16f1da5913eda13c4915a">AST_FOR</a>:</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;        <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;            <a class="code" href="../../d7/d7f/log_8h.html#a2b3336a4d98341aba8258e03bc302557">log_abort</a>();</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;        }</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    }</div>
<div class="ttc" id="structAST__INTERNAL_1_1ProcessGenerator_html_a918255d43e13b6471cfa07f42073a5db"><div class="ttname"><a href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a918255d43e13b6471cfa07f42073a5db">AST_INTERNAL::ProcessGenerator::subst_lvalue_map</a></div><div class="ttdeci">stackmap&lt; RTLIL::SigBit, RTLIL::SigBit &gt; subst_lvalue_map</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/de7/genrtlil_8cc_source.html#l00193">genrtlil.cc:193</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a099a8aa1a4ae3d799aa94631877ac6fc"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a099a8aa1a4ae3d799aa94631877ac6fc">AST::AST_WIRE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00051">ast.h:51</a></div></div>
<div class="ttc" id="structRTLIL_1_1SwitchRule_html"><div class="ttname"><a href="../../d4/dca/structRTLIL_1_1SwitchRule.html">RTLIL::SwitchRule</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01130">rtlil.h:1130</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a4bafc15e01a16f1da5913eda13c4915a"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a4bafc15e01a16f1da5913eda13c4915a">AST::AST_FOR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00124">ast.h:124</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a0efdbfadecb26796e5ab5f37912ede56"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a0efdbfadecb26796e5ab5f37912ede56">AST::AST_CONSTANT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00061">ast.h:61</a></div></div>
<div class="ttc" id="structAST__INTERNAL_1_1ProcessGenerator_html_adad469af47b28104a831a92aa9ccd78d"><div class="ttname"><a href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#adad469af47b28104a831a92aa9ccd78d">AST_INTERNAL::ProcessGenerator::addChunkActions</a></div><div class="ttdeci">void addChunkActions(std::vector&lt; RTLIL::SigSig &gt; &amp;actions, RTLIL::SigSpec lvalue, RTLIL::SigSpec rvalue, bool inSyncRule=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/de7/genrtlil_8cc_source.html#l00394">genrtlil.cc:394</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a5dc7b683a05092e03e524ec50395b737"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737">RTLIL::SigSpec::to_sigbit_set</a></div><div class="ttdeci">std::set&lt; RTLIL::SigBit &gt; to_sigbit_set() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02909">rtlil.cc:2909</a></div></div>
<div class="ttc" id="structRTLIL_1_1SwitchRule_html_ad7df507624c435bf6ffc901cd8bff3ad"><div class="ttname"><a href="../../d4/dca/structRTLIL_1_1SwitchRule.html#ad7df507624c435bf6ffc901cd8bff3ad">RTLIL::SwitchRule::cases</a></div><div class="ttdeci">RTLIL_ATTRIBUTE_MEMBERS std::vector&lt; RTLIL::CaseRule * &gt; cases</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01134">rtlil.h:1134</a></div></div>
<div class="ttc" id="structRTLIL_1_1CaseRule_html"><div class="ttname"><a href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01117">rtlil.h:1117</a></div></div>
<div class="ttc" id="structAST_1_1AstNode_html_ac197a42dba5c44f0198379f14fb53106"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html#ac197a42dba5c44f0198379f14fb53106">AST::AstNode::attributes</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, AstNode * &gt; attributes</div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00152">ast.h:152</a></div></div>
<div class="ttc" id="log_8cc_html_a01de98826735d07d7d41604a2ced9a64"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a></div><div class="ttdeci">void log_error(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00204">log.cc:204</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="log_8h_html_a2b3336a4d98341aba8258e03bc302557"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a2b3336a4d98341aba8258e03bc302557">log_abort</a></div><div class="ttdeci">#define log_abort()</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00084">log.h:84</a></div></div>
<div class="ttc" id="structRTLIL_1_1CaseRule_html_a58425aec350ebe8f242b1dd757505534"><div class="ttname"><a href="../../db/d5b/structRTLIL_1_1CaseRule.html#a58425aec350ebe8f242b1dd757505534">RTLIL::CaseRule::compare</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigSpec &gt; compare</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01119">rtlil.h:1119</a></div></div>
<div class="ttc" id="structAST__INTERNAL_1_1ProcessGenerator_html_a496b23e758ac5ec7cd8db0d7d6ebf7f6"><div class="ttname"><a href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a496b23e758ac5ec7cd8db0d7d6ebf7f6">AST_INTERNAL::ProcessGenerator::remove_unwanted_lvalue_bits</a></div><div class="ttdeci">void remove_unwanted_lvalue_bits(RTLIL::SigSpec &amp;lhs, RTLIL::SigSpec &amp;rhs)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/de7/genrtlil_8cc_source.html#l00288">genrtlil.cc:288</a></div></div>
<div class="ttc" id="structAST_1_1AstNode_html_a44b757c82f0ec0398eaaf45f64c9f74f"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html#a44b757c82f0ec0398eaaf45f64c9f74f">AST::AstNode::get_bool_attribute</a></div><div class="ttdeci">bool get_bool_attribute(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/de1/ast_8cc_source.html#l00166">ast.cc:166</a></div></div>
<div class="ttc" id="structAST__INTERNAL_1_1ProcessGenerator_html_aca6ac76a3f32e5cd1de9c1ff103c9383"><div class="ttname"><a href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#aca6ac76a3f32e5cd1de9c1ff103c9383">AST_INTERNAL::ProcessGenerator::collect_lvalues</a></div><div class="ttdeci">void collect_lvalues(RTLIL::SigSpec &amp;reg, AstNode *ast, bool type_eq, bool type_le, bool run_sort_and_unify=true)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/de7/genrtlil_8cc_source.html#l00334">genrtlil.cc:334</a></div></div>
<div class="ttc" id="structAST__INTERNAL_1_1ProcessGenerator_html_a13e84775b8361a39fd9a926dfc2630de"><div class="ttname"><a href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a13e84775b8361a39fd9a926dfc2630de">AST_INTERNAL::ProcessGenerator::current_case</a></div><div class="ttdeci">RTLIL::CaseRule * current_case</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/de7/genrtlil_8cc_source.html#l00180">genrtlil.cc:180</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a9de9d60ec9d4107c082f72037f5c7c02"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a9de9d60ec9d4107c082f72037f5c7c02">AST::AST_ASSIGN_EQ</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00119">ast.h:119</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a2bfd025479576dd4702006bf917f61c4"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a2bfd025479576dd4702006bf917f61c4">AST::AST_BLOCK</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00118">ast.h:118</a></div></div>
<div class="ttc" id="structstackmap_html_a4f658ef9df002d66e59e7dcaad74228d"><div class="ttname"><a href="../../dc/dac/structstackmap.html#a4f658ef9df002d66e59e7dcaad74228d">stackmap::set</a></div><div class="ttdeci">void set(const Key &amp;k, const T &amp;v)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d60/utils_8h_source.html#l00063">utils.h:63</a></div></div>
<div class="ttc" id="structRTLIL_1_1SwitchRule_html_a26ddf0bb53943ca1827f0d2b2620eb02"><div class="ttname"><a href="../../d4/dca/structRTLIL_1_1SwitchRule.html#a26ddf0bb53943ca1827f0d2b2620eb02">RTLIL::SwitchRule::signal</a></div><div class="ttdeci">RTLIL::SigSpec signal</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01132">rtlil.h:1132</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4af9b11a96e63567cfe089c0f9fe417a74"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4af9b11a96e63567cfe089c0f9fe417a74">AST::AST_TCALL</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00111">ast.h:111</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structstackmap_html_a7af28310e1162b66d9f7f187e1f04059"><div class="ttname"><a href="../../dc/dac/structstackmap.html#a7af28310e1162b66d9f7f187e1f04059">stackmap::restore</a></div><div class="ttdeci">void restore()</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d60/utils_8h_source.html#l00107">utils.h:107</a></div></div>
<div class="ttc" id="structAST__INTERNAL_1_1ProcessGenerator_html_aeca6e53492177dbf9a05261496acc91f"><div class="ttname"><a href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#aeca6e53492177dbf9a05261496acc91f">AST_INTERNAL::ProcessGenerator::processAst</a></div><div class="ttdeci">void processAst(AstNode *ast)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/de7/genrtlil_8cc_source.html#l00416">genrtlil.cc:416</a></div></div>
<div class="ttc" id="structAST_1_1AstNode_html_a36ddbff93ad6e401616f831c121619b5"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html#a36ddbff93ad6e401616f831c121619b5">AST::AstNode::type</a></div><div class="ttdeci">AstNodeType type</div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00146">ast.h:146</a></div></div>
<div class="ttc" id="structAST__INTERNAL_1_1ProcessGenerator_html_a083f16c9a56c5725f1c4690fd5540e40"><div class="ttname"><a href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a083f16c9a56c5725f1c4690fd5540e40">AST_INTERNAL::ProcessGenerator::new_temp_signal</a></div><div class="ttdeci">RTLIL::SigSpec new_temp_signal(RTLIL::SigSpec sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/de7/genrtlil_8cc_source.html#l00305">genrtlil.cc:305</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a3fb735f158100bae38e6359f80ca09cd"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">RTLIL::SigSpec::replace</a></div><div class="ttdeci">void replace(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec &amp;with)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02297">rtlil.cc:2297</a></div></div>
<div class="ttc" id="structAST__INTERNAL_1_1ProcessGenerator_html_a4ce012f6c9be7e942b061e964e279c8d"><div class="ttname"><a href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a4ce012f6c9be7e942b061e964e279c8d">AST_INTERNAL::ProcessGenerator::subst_rvalue_map</a></div><div class="ttdeci">stackmap&lt; RTLIL::SigBit, RTLIL::SigBit &gt; subst_rvalue_map</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/de7/genrtlil_8cc_source.html#l00187">genrtlil.cc:187</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structAST_1_1AstNode_html_a15e4e7d1f146baf3d2ad3992827ac7cf"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html#a15e4e7d1f146baf3d2ad3992827ac7cf">AST::AstNode::filename</a></div><div class="ttdeci">std::string filename</div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00175">ast.h:175</a></div></div>
<div class="ttc" id="structstackmap_html_addc0c9c169688a755bf7abdb083a91a1"><div class="ttname"><a href="../../dc/dac/structstackmap.html#addc0c9c169688a755bf7abdb083a91a1">stackmap::save</a></div><div class="ttdeci">void save()</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d60/utils_8h_source.html#l00102">utils.h:102</a></div></div>
<div class="ttc" id="structAST_1_1AstNode_html_a0de52d559433ae1dd20a3dfe23e208f1"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">AST::AstNode::children</a></div><div class="ttdeci">std::vector&lt; AstNode * &gt; children</div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00149">ast.h:149</a></div></div>
<div class="ttc" id="structAST__INTERNAL_1_1ProcessGenerator_html_a2b05cc00d46d93733ab5858a576ee7bc"><div class="ttname"><a href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a2b05cc00d46d93733ab5858a576ee7bc">AST_INTERNAL::ProcessGenerator::removeSignalFromCaseTree</a></div><div class="ttdeci">void removeSignalFromCaseTree(const std::set&lt; RTLIL::SigBit &gt; &amp;pattern, RTLIL::CaseRule *cs)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/de7/genrtlil_8cc_source.html#l00382">genrtlil.cc:382</a></div></div>
<div class="ttc" id="structRTLIL_1_1CaseRule_html_a56d3ce1e78fc2ab0c36f8ec3ff919de7"><div class="ttname"><a href="../../db/d5b/structRTLIL_1_1CaseRule.html#a56d3ce1e78fc2ab0c36f8ec3ff919de7">RTLIL::CaseRule::actions</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigSig &gt; actions</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01120">rtlil.h:1120</a></div></div>
<div class="ttc" id="structAST_1_1AstNode_html_a4aadefad995a23dcf21567f34b7b8d32"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html#a4aadefad995a23dcf21567f34b7b8d32">AST::AstNode::linenum</a></div><div class="ttdeci">int linenum</div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00176">ast.h:176</a></div></div>
<div class="ttc" id="structRTLIL_1_1CaseRule_html_a8dab499a1f68902dce2b6f019bde88c2"><div class="ttname"><a href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">RTLIL::CaseRule::switches</a></div><div class="ttdeci">std::vector&lt; RTLIL::SwitchRule * &gt; switches</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01121">rtlil.h:1121</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4ab7226e4879e0c3d2f8cec9dacbdc9077"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ab7226e4879e0c3d2f8cec9dacbdc9077">AST::AST_COND</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00122">ast.h:122</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a47d584328a263ebe1f273481684011b3"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a47d584328a263ebe1f273481684011b3">AST::AST_DEFAULT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00123">ast.h:123</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_ab5cacf2e3a347813fe72208c9ee52b7d"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a></div><div class="ttdeci">std::pair&lt; SigSpec, SigSpec &gt; SigSig</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00071">rtlil.h:71</a></div></div>
<div class="ttc" id="structstackmap_html_accae16c0d3dd557baf9424d4f0fbd1dc"><div class="ttname"><a href="../../dc/dac/structstackmap.html#accae16c0d3dd557baf9424d4f0fbd1dc">stackmap::stdmap</a></div><div class="ttdeci">const std::map&lt; Key, T, Compare &gt; &amp; stdmap()</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d60/utils_8h_source.html#l00097">utils.h:97</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a87e29d3301f86868f52372e997039f99"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a87e29d3301f86868f52372e997039f99">AST::AST_ASSIGN_LE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00120">ast.h:120</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a620af42d608dd5d7769b54d8a8a36817"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a620af42d608dd5d7769b54d8a8a36817">AST::AST_CASE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00121">ast.h:121</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-5" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-5-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-5-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-5-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator_aeca6e53492177dbf9a05261496acc91f_cgraph.png" border="0" usemap="#d3/de3/structAST__INTERNAL_1_1ProcessGenerator_aeca6e53492177dbf9a05261496acc91f_cgraph" alt=""/></div>
<map name="d3/de3/structAST__INTERNAL_1_1ProcessGenerator_aeca6e53492177dbf9a05261496acc91f_cgraph" id="d3/de3/structAST__INTERNAL_1_1ProcessGenerator_aeca6e53492177dbf9a05261496acc91f_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1063,5,1131,32"/><area shape="rect" id="node3" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="496,319,568,345"/><area shape="rect" id="node12" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd" title="RTLIL::SigSpec::replace" alt="" coords="285,436,448,463"/><area shape="rect" id="node20" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="626,715,769,741"/><area shape="rect" id="node24" href="../../db/d68/structAST_1_1AstNode.html#a44b757c82f0ec0398eaaf45f64c9f74f" title="AST::AstNode::get_bool\l_attribute" alt="" coords="287,370,447,411"/><area shape="rect" id="node25" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737" title="RTLIL::SigSpec::to\l_sigbit_set" alt="" coords="301,538,432,579"/><area shape="rect" id="node4" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="658,132,737,159"/><area shape="rect" id="node5" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="845,56,883,83"/><area shape="rect" id="node6" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="950,56,997,83"/><area shape="rect" id="node11" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="827,157,901,184"/><area shape="rect" id="node7" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1198,107,1263,133"/><area shape="rect" id="node9" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1046,107,1149,133"/><area shape="rect" id="node10" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1068,157,1127,184"/><area shape="rect" id="node8" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1313,107,1357,133"/><area shape="rect" id="node13" href="../../de/d45/extract_8cc.html#a666706867bca9d4aa5ae683251070a33" title="replace" alt="" coords="500,436,564,463"/><area shape="rect" id="node14" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="619,259,775,285"/><area shape="rect" id="node15" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="625,309,770,336"/><area shape="rect" id="node16" href="../../d2/de4/structSigSet.html#a37742bc83f86e1e529e02e1552d353e1" title="SigSet::insert" alt="" coords="648,360,747,387"/><area shape="rect" id="node17" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="630,411,765,437"/><area shape="rect" id="node18" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873" title="RTLIL::Cell::connections" alt="" coords="616,461,779,488"/><area shape="rect" id="node19" href="../../d2/de4/structSigSet.html#adb50a29124e6edb3f54e0e3b0fec2a4b" title="SigSet::has" alt="" coords="653,512,741,539"/><area shape="rect" id="node21" href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a" title="SigSet::find" alt="" coords="654,563,741,589"/><area shape="rect" id="node22" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="630,613,765,640"/><area shape="rect" id="node23" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="619,664,775,691"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a496b23e758ac5ec7cd8db0d7d6ebf7f6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AST_INTERNAL::ProcessGenerator::remove_unwanted_lvalue_bits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>lhs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>rhs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/de7/genrtlil_8cc_source.html#l00288">288</a> of file <a class="el" href="../../d4/de7/genrtlil_8cc_source.html">genrtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    {</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> new_lhs, new_rhs;</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(lhs) == <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(rhs));</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(lhs); i++) {</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;            <span class="keywordflow">if</span> (lhs[i].wire == <span class="keyword">nullptr</span>)</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;            new_lhs.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(lhs[i]);</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;            new_rhs.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(rhs[i]);</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        }</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        lhs = new_lhs;</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        rhs = new_rhs;</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    }</div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a4c904f5a77c28dc3340b4ecb4b275e9b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">RTLIL::SigSpec::append</a></div><div class="ttdeci">void append(const RTLIL::SigSpec &amp;signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02523">rtlil.cc:2523</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-6" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-6-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-6-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-6-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator_a496b23e758ac5ec7cd8db0d7d6ebf7f6_cgraph.png" border="0" usemap="#d3/de3/structAST__INTERNAL_1_1ProcessGenerator_a496b23e758ac5ec7cd8db0d7d6ebf7f6_cgraph" alt=""/></div>
<map name="d3/de3/structAST__INTERNAL_1_1ProcessGenerator_a496b23e758ac5ec7cd8db0d7d6ebf7f6_cgraph" id="d3/de3/structAST__INTERNAL_1_1ProcessGenerator_a496b23e758ac5ec7cd8db0d7d6ebf7f6_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="333,5,401,32"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b" title="RTLIL::SigSpec::append" alt="" coords="285,56,448,83"/><area shape="rect" id="node4" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec" title="RTLIL::SigSpec::packed" alt="" coords="496,5,659,32"/><area shape="rect" id="node5" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="503,56,651,83"/><area shape="rect" id="node6" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="707,81,765,108"/><area shape="rect" id="node7" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="818,31,1001,57"/><area shape="rect" id="node8" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="833,81,986,108"/><area shape="rect" id="node9" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="813,132,1005,159"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a2b05cc00d46d93733ab5858a576ee7bc"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AST_INTERNAL::ProcessGenerator::removeSignalFromCaseTree </td>
          <td>(</td>
          <td class="paramtype">const std::set&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>pattern</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a> *&#160;</td>
          <td class="paramname"><em>cs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/de7/genrtlil_8cc_source.html#l00382">382</a> of file <a class="el" href="../../d4/de7/genrtlil_8cc_source.html">genrtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    {</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a56d3ce1e78fc2ab0c36f8ec3ff919de7">actions</a>.begin(); it != cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a56d3ce1e78fc2ab0c36f8ec3ff919de7">actions</a>.end(); it++)</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;            it-&gt;first.remove2(pattern, &amp;it-&gt;second);</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">switches</a>.begin(); it != cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">switches</a>.end(); it++)</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> it2 = (*it)-&gt;cases.begin(); it2 != (*it)-&gt;cases.end(); it2++)</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;                <a class="code" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a2b05cc00d46d93733ab5858a576ee7bc">removeSignalFromCaseTree</a>(pattern, *it2);</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    }</div>
<div class="ttc" id="structAST__INTERNAL_1_1ProcessGenerator_html_a2b05cc00d46d93733ab5858a576ee7bc"><div class="ttname"><a href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html#a2b05cc00d46d93733ab5858a576ee7bc">AST_INTERNAL::ProcessGenerator::removeSignalFromCaseTree</a></div><div class="ttdeci">void removeSignalFromCaseTree(const std::set&lt; RTLIL::SigBit &gt; &amp;pattern, RTLIL::CaseRule *cs)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/de7/genrtlil_8cc_source.html#l00382">genrtlil.cc:382</a></div></div>
<div class="ttc" id="structRTLIL_1_1CaseRule_html_a56d3ce1e78fc2ab0c36f8ec3ff919de7"><div class="ttname"><a href="../../db/d5b/structRTLIL_1_1CaseRule.html#a56d3ce1e78fc2ab0c36f8ec3ff919de7">RTLIL::CaseRule::actions</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigSig &gt; actions</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01120">rtlil.h:1120</a></div></div>
<div class="ttc" id="structRTLIL_1_1CaseRule_html_a8dab499a1f68902dce2b6f019bde88c2"><div class="ttname"><a href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">RTLIL::CaseRule::switches</a></div><div class="ttdeci">std::vector&lt; RTLIL::SwitchRule * &gt; switches</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01121">rtlil.h:1121</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a4edffb8852d96792e682bd847bc6d341"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d68/structAST_1_1AstNode.html">AstNode</a>* AST_INTERNAL::ProcessGenerator::always</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/de7/genrtlil_8cc_source.html#l00174">174</a> of file <a class="el" href="../../d4/de7/genrtlil_8cc_source.html">genrtlil.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a13e84775b8361a39fd9a926dfc2630de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a>* AST_INTERNAL::ProcessGenerator::current_case</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/de7/genrtlil_8cc_source.html#l00180">180</a> of file <a class="el" href="../../d4/de7/genrtlil_8cc_source.html">genrtlil.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a9031f91d3527ae67a65a82fd94e036b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> AST_INTERNAL::ProcessGenerator::init_lvalue</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/de7/genrtlil_8cc_source.html#l00200">200</a> of file <a class="el" href="../../d4/de7/genrtlil_8cc_source.html">genrtlil.cc</a>.</p>

</div>
</div>
<a class="anchor" id="aa3054c1e1828e79ba50bdb0a918e5798"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> AST_INTERNAL::ProcessGenerator::init_rvalue</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/de7/genrtlil_8cc_source.html#l00200">200</a> of file <a class="el" href="../../d4/de7/genrtlil_8cc_source.html">genrtlil.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a8728cf3f4abce7ceb84181b007f86d49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> AST_INTERNAL::ProcessGenerator::initSyncSignals</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/de7/genrtlil_8cc_source.html#l00175">175</a> of file <a class="el" href="../../d4/de7/genrtlil_8cc_source.html">genrtlil.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ae16eb23ff70ffe72a0c4c2067e333f5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;<a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a>*, int&gt; AST_INTERNAL::ProcessGenerator::new_temp_count</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/de7/genrtlil_8cc_source.html#l00197">197</a> of file <a class="el" href="../../d4/de7/genrtlil_8cc_source.html">genrtlil.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a88f18a6982a737c7c26760686dfe6005"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> AST_INTERNAL::ProcessGenerator::outputSignals</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/de7/genrtlil_8cc_source.html#l00177">177</a> of file <a class="el" href="../../d4/de7/genrtlil_8cc_source.html">genrtlil.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a31dcf07391691120a48af62ea48e772c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/d7b/structRTLIL_1_1Process.html">RTLIL::Process</a>* AST_INTERNAL::ProcessGenerator::proc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/de7/genrtlil_8cc_source.html#l00176">176</a> of file <a class="el" href="../../d4/de7/genrtlil_8cc_source.html">genrtlil.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a918255d43e13b6471cfa07f42073a5db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dc/dac/structstackmap.html">stackmap</a>&lt;<a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&gt; AST_INTERNAL::ProcessGenerator::subst_lvalue_map</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/de7/genrtlil_8cc_source.html#l00193">193</a> of file <a class="el" href="../../d4/de7/genrtlil_8cc_source.html">genrtlil.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a4ce012f6c9be7e942b061e964e279c8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dc/dac/structstackmap.html">stackmap</a>&lt;<a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&gt; AST_INTERNAL::ProcessGenerator::subst_rvalue_map</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/de7/genrtlil_8cc_source.html#l00187">187</a> of file <a class="el" href="../../d4/de7/genrtlil_8cc_source.html">genrtlil.cc</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="../../d4/de7/genrtlil_8cc_source.html">genrtlil.cc</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d3/dc5/namespaceAST__INTERNAL.html">AST_INTERNAL</a></li><li class="navelem"><a class="el" href="../../d3/de3/structAST__INTERNAL_1_1ProcessGenerator.html">ProcessGenerator</a></li>
    <li class="footer">Generated on Tue Dec 16 2014 13:37:21 for yosys-master by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
