

================================================================
== Vitis HLS Report for 'aes256_encrypt_ecb_Pipeline_ecb3'
================================================================
* Date:           Thu Apr  3 13:14:07 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.627 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      371|      371|  1.855 us|  1.855 us|  371|  371|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- ecb3    |      369|      369|        40|         27|          1|    13|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 27, depth = 40


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 1
  Pipeline-0 : II = 27, D = 40, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 43 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%ctx10 = alloca i32 1"   --->   Operation 44 'alloca' 'ctx10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%rcon = alloca i32 1"   --->   Operation 45 'alloca' 'rcon' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %buf_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%or_ln74_1_reload_read = read i768 @_ssdm_op_Read.ap_auto.i768, i768 %or_ln74_1_reload"   --->   Operation 47 'read' 'or_ln74_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 1, i8 %rcon"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln0 = store i768 %or_ln74_1_reload_read, i768 %ctx10"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 1, i4 %i"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body15"   --->   Operation 51 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i"   --->   Operation 52 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.65ns)   --->   "%icmp_ln143 = icmp_eq  i4 %i_2, i4 14" [aes_table.c:143]   --->   Operation 53 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %for.body15.split, void %while.body.i56.preheader.exitStub" [aes_table.c:143]   --->   Operation 54 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%empty_14 = trunc i4 %i_2"   --->   Operation 55 'trunc' 'empty_14' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %empty_14, void %if.else, void %while.body.i36.0" [aes_table.c:148]   --->   Operation 56 'br' 'br_ln148' <Predicate = (!icmp_ln143)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.79>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ctx10_load_1 = load i768 %ctx10" [aes_table.c:66]   --->   Operation 57 'load' 'ctx10_load_1' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%rcon_load_1 = load i8 %rcon" [aes_table.c:149]   --->   Operation 58 'load' 'rcon_load_1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.00>
ST_2 : Operation 59 [28/28] (2.79ns)   --->   "%call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox" [aes_table.c:149]   --->   Operation 59 'call' 'call_ret1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 2.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln66_s = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx10_load_1, i32 248, i32 255" [aes_table.c:66]   --->   Operation 60 'partselect' 'trunc_ln66_s' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln66_16 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx10_load_1, i32 240, i32 247" [aes_table.c:66]   --->   Operation 61 'partselect' 'trunc_ln66_16' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln66_17 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx10_load_1, i32 232, i32 239" [aes_table.c:66]   --->   Operation 62 'partselect' 'trunc_ln66_17' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln66_18 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx10_load_1, i32 224, i32 231" [aes_table.c:66]   --->   Operation 63 'partselect' 'trunc_ln66_18' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln66_19 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx10_load_1, i32 216, i32 223" [aes_table.c:66]   --->   Operation 64 'partselect' 'trunc_ln66_19' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln66_20 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx10_load_1, i32 208, i32 215" [aes_table.c:66]   --->   Operation 65 'partselect' 'trunc_ln66_20' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln66_21 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx10_load_1, i32 200, i32 207" [aes_table.c:66]   --->   Operation 66 'partselect' 'trunc_ln66_21' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln66_22 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx10_load_1, i32 192, i32 199" [aes_table.c:66]   --->   Operation 67 'partselect' 'trunc_ln66_22' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln66_23 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx10_load_1, i32 184, i32 191" [aes_table.c:66]   --->   Operation 68 'partselect' 'trunc_ln66_23' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln66_24 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx10_load_1, i32 176, i32 183" [aes_table.c:66]   --->   Operation 69 'partselect' 'trunc_ln66_24' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln66_25 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx10_load_1, i32 168, i32 175" [aes_table.c:66]   --->   Operation 70 'partselect' 'trunc_ln66_25' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln66_26 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx10_load_1, i32 160, i32 167" [aes_table.c:66]   --->   Operation 71 'partselect' 'trunc_ln66_26' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln66_27 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx10_load_1, i32 152, i32 159" [aes_table.c:66]   --->   Operation 72 'partselect' 'trunc_ln66_27' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln66_28 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx10_load_1, i32 144, i32 151" [aes_table.c:66]   --->   Operation 73 'partselect' 'trunc_ln66_28' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln66_29 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx10_load_1, i32 136, i32 143" [aes_table.c:66]   --->   Operation 74 'partselect' 'trunc_ln66_29' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%lshr_ln66_31_cast = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx10_load_1, i32 128, i32 135" [aes_table.c:66]   --->   Operation 75 'partselect' 'lshr_ln66_31_cast' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc24"   --->   Operation 76 'br' 'br_ln0' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 3.62>
ST_3 : Operation 77 [27/28] (3.62ns)   --->   "%call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox" [aes_table.c:149]   --->   Operation 77 'call' 'call_ret1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.62>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%buf_r_addr = getelementptr i8 %buf_r, i64 0, i64 1" [aes_table.c:83]   --->   Operation 78 'getelementptr' 'buf_r_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [2/2] (0.66ns)   --->   "%buf_r_load_14 = load i4 %buf_r_addr" [aes_table.c:58]   --->   Operation 79 'load' 'buf_r_load_14' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 80 [26/28] (3.62ns)   --->   "%call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox" [aes_table.c:149]   --->   Operation 80 'call' 'call_ret1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.62>
ST_5 : Operation 81 [1/2] (0.66ns)   --->   "%buf_r_load_14 = load i4 %buf_r_addr" [aes_table.c:58]   --->   Operation 81 'load' 'buf_r_load_14' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln58_14 = zext i8 %buf_r_load_14" [aes_table.c:58]   --->   Operation 82 'zext' 'zext_ln58_14' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%sbox_addr_21 = getelementptr i8 %sbox, i64 0, i64 %zext_ln58_14" [aes_table.c:58]   --->   Operation 83 'getelementptr' 'sbox_addr_21' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 84 [2/2] (0.62ns)   --->   "%i_3 = load i8 %sbox_addr_21" [aes_table.c:58]   --->   Operation 84 'load' 'i_3' <Predicate = (!icmp_ln143)> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 85 [25/28] (3.62ns)   --->   "%call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox" [aes_table.c:149]   --->   Operation 85 'call' 'call_ret1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.62>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%buf_r_addr_11 = getelementptr i8 %buf_r, i64 0, i64 12" [aes_table.c:58]   --->   Operation 86 'getelementptr' 'buf_r_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [2/2] (0.66ns)   --->   "%buf_r_load_3 = load i4 %buf_r_addr_11" [aes_table.c:58]   --->   Operation 87 'load' 'buf_r_load_3' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 88 [1/2] (0.62ns)   --->   "%i_3 = load i8 %sbox_addr_21" [aes_table.c:58]   --->   Operation 88 'load' 'i_3' <Predicate = (!icmp_ln143)> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 89 [24/28] (3.62ns)   --->   "%call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox" [aes_table.c:149]   --->   Operation 89 'call' 'call_ret1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.62>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%buf_r_addr_10 = getelementptr i8 %buf_r, i64 0, i64 11" [aes_table.c:85]   --->   Operation 90 'getelementptr' 'buf_r_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/2] (0.66ns)   --->   "%buf_r_load_3 = load i4 %buf_r_addr_11" [aes_table.c:58]   --->   Operation 91 'load' 'buf_r_load_3' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln58_3 = zext i8 %buf_r_load_3" [aes_table.c:58]   --->   Operation 92 'zext' 'zext_ln58_3' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%sbox_addr_10 = getelementptr i8 %sbox, i64 0, i64 %zext_ln58_3" [aes_table.c:58]   --->   Operation 93 'getelementptr' 'sbox_addr_10' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_7 : Operation 94 [2/2] (0.62ns)   --->   "%sbox_load_10 = load i8 %sbox_addr_10" [aes_table.c:58]   --->   Operation 94 'load' 'sbox_load_10' <Predicate = (!icmp_ln143)> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 95 [2/2] (0.66ns)   --->   "%buf_r_load_4 = load i4 %buf_r_addr_10" [aes_table.c:58]   --->   Operation 95 'load' 'buf_r_load_4' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 96 [23/28] (3.62ns)   --->   "%call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox" [aes_table.c:149]   --->   Operation 96 'call' 'call_ret1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.62>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%buf_r_addr_5 = getelementptr i8 %buf_r, i64 0, i64 6" [aes_table.c:86]   --->   Operation 97 'getelementptr' 'buf_r_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/2] (0.62ns)   --->   "%sbox_load_10 = load i8 %sbox_addr_10" [aes_table.c:58]   --->   Operation 98 'load' 'sbox_load_10' <Predicate = (!icmp_ln143)> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 99 [1/2] (0.66ns)   --->   "%buf_r_load_4 = load i4 %buf_r_addr_10" [aes_table.c:58]   --->   Operation 99 'load' 'buf_r_load_4' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln58_4 = zext i8 %buf_r_load_4" [aes_table.c:58]   --->   Operation 100 'zext' 'zext_ln58_4' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%sbox_addr_11 = getelementptr i8 %sbox, i64 0, i64 %zext_ln58_4" [aes_table.c:58]   --->   Operation 101 'getelementptr' 'sbox_addr_11' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_8 : Operation 102 [2/2] (0.62ns)   --->   "%sbox_load_11 = load i8 %sbox_addr_11" [aes_table.c:58]   --->   Operation 102 'load' 'sbox_load_11' <Predicate = (!icmp_ln143)> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 103 [2/2] (0.66ns)   --->   "%buf_r_load_9 = load i4 %buf_r_addr_5" [aes_table.c:58]   --->   Operation 103 'load' 'buf_r_load_9' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 104 [22/28] (3.62ns)   --->   "%call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox" [aes_table.c:149]   --->   Operation 104 'call' 'call_ret1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.62>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%buf_r_addr_14 = getelementptr i8 %buf_r, i64 0, i64 15" [aes_table.c:85]   --->   Operation 105 'getelementptr' 'buf_r_addr_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [2/2] (0.66ns)   --->   "%buf_r_load = load i4 %buf_r_addr_14" [aes_table.c:58]   --->   Operation 106 'load' 'buf_r_load' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 107 [1/2] (0.62ns)   --->   "%sbox_load_11 = load i8 %sbox_addr_11" [aes_table.c:58]   --->   Operation 107 'load' 'sbox_load_11' <Predicate = (!icmp_ln143)> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 108 [1/2] (0.66ns)   --->   "%buf_r_load_9 = load i4 %buf_r_addr_5" [aes_table.c:58]   --->   Operation 108 'load' 'buf_r_load_9' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln58_9 = zext i8 %buf_r_load_9" [aes_table.c:58]   --->   Operation 109 'zext' 'zext_ln58_9' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%sbox_addr_16 = getelementptr i8 %sbox, i64 0, i64 %zext_ln58_9" [aes_table.c:58]   --->   Operation 110 'getelementptr' 'sbox_addr_16' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_9 : Operation 111 [2/2] (0.62ns)   --->   "%sbox_load_16 = load i8 %sbox_addr_16" [aes_table.c:58]   --->   Operation 111 'load' 'sbox_load_16' <Predicate = (!icmp_ln143)> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 112 [21/28] (3.62ns)   --->   "%call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox" [aes_table.c:149]   --->   Operation 112 'call' 'call_ret1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.62>
ST_10 : Operation 113 [1/2] (0.66ns)   --->   "%buf_r_load = load i4 %buf_r_addr_14" [aes_table.c:58]   --->   Operation 113 'load' 'buf_r_load' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i8 %buf_r_load" [aes_table.c:58]   --->   Operation 114 'zext' 'zext_ln58' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%sbox_addr = getelementptr i8 %sbox, i64 0, i64 %zext_ln58" [aes_table.c:58]   --->   Operation 115 'getelementptr' 'sbox_addr' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_10 : Operation 116 [2/2] (0.62ns)   --->   "%sbox_load = load i8 %sbox_addr" [aes_table.c:58]   --->   Operation 116 'load' 'sbox_load' <Predicate = (!icmp_ln143)> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 117 [1/2] (0.62ns)   --->   "%sbox_load_16 = load i8 %sbox_addr_16" [aes_table.c:58]   --->   Operation 117 'load' 'sbox_load_16' <Predicate = (!icmp_ln143)> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 118 [1/1] (0.22ns)   --->   "%xor_ln98_9 = xor i8 %i_3, i8 %sbox_load_10" [aes_table.c:98]   --->   Operation 118 'xor' 'xor_ln98_9' <Predicate = (!icmp_ln143)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.22ns)   --->   "%xor_ln98_10 = xor i8 %sbox_load_16, i8 %xor_ln98_9" [aes_table.c:98]   --->   Operation 119 'xor' 'xor_ln98_10' <Predicate = (!icmp_ln143)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.22ns)   --->   "%xor_ln98_11 = xor i8 %sbox_load_11, i8 %xor_ln98_10" [aes_table.c:98]   --->   Operation 120 'xor' 'xor_ln98_11' <Predicate = (!icmp_ln143)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_14)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln98_9, i32 7" [aes_table.c:50]   --->   Operation 121 'bitselect' 'tmp_22' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln50_12 = shl i8 %xor_ln98_9, i8 1" [aes_table.c:50]   --->   Operation 122 'shl' 'shl_ln50_12' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_14)   --->   "%xor_ln50_12 = xor i8 %shl_ln50_12, i8 27" [aes_table.c:50]   --->   Operation 123 'xor' 'xor_ln50_12' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_14)   --->   "%select_ln50_12 = select i1 %tmp_22, i8 %xor_ln50_12, i8 %shl_ln50_12" [aes_table.c:50]   --->   Operation 124 'select' 'select_ln50_12' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_14)   --->   "%xor_ln99_13 = xor i8 %select_ln50_12, i8 %xor_ln98_11" [aes_table.c:99]   --->   Operation 125 'xor' 'xor_ln99_13' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.30ns) (out node of the LUT)   --->   "%xor_ln99_14 = xor i8 %xor_ln99_13, i8 %sbox_load_10" [aes_table.c:99]   --->   Operation 126 'xor' 'xor_ln99_14' <Predicate = (!icmp_ln143)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.22ns)   --->   "%xor_ln99_15 = xor i8 %sbox_load_16, i8 %i_3" [aes_table.c:99]   --->   Operation 127 'xor' 'xor_ln99_15' <Predicate = (!icmp_ln143)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_17)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln99_15, i32 7" [aes_table.c:50]   --->   Operation 128 'bitselect' 'tmp_23' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln50_13 = shl i8 %xor_ln99_15, i8 1" [aes_table.c:50]   --->   Operation 129 'shl' 'shl_ln50_13' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_17)   --->   "%xor_ln50_13 = xor i8 %shl_ln50_13, i8 27" [aes_table.c:50]   --->   Operation 130 'xor' 'xor_ln50_13' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_17)   --->   "%select_ln50_13 = select i1 %tmp_23, i8 %xor_ln50_13, i8 %shl_ln50_13" [aes_table.c:50]   --->   Operation 131 'select' 'select_ln50_13' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_17)   --->   "%xor_ln99_16 = xor i8 %i_3, i8 %xor_ln98_11" [aes_table.c:99]   --->   Operation 132 'xor' 'xor_ln99_16' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.30ns) (out node of the LUT)   --->   "%xor_ln99_17 = xor i8 %xor_ln99_16, i8 %select_ln50_13" [aes_table.c:99]   --->   Operation 133 'xor' 'xor_ln99_17' <Predicate = (!icmp_ln143)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.22ns)   --->   "%xor_ln100_15 = xor i8 %sbox_load_11, i8 %sbox_load_16" [aes_table.c:100]   --->   Operation 134 'xor' 'xor_ln100_15' <Predicate = (!icmp_ln143)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_17)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln100_15, i32 7" [aes_table.c:50]   --->   Operation 135 'bitselect' 'tmp_24' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln50_14 = shl i8 %xor_ln100_15, i8 1" [aes_table.c:50]   --->   Operation 136 'shl' 'shl_ln50_14' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_17)   --->   "%xor_ln50_14 = xor i8 %shl_ln50_14, i8 27" [aes_table.c:50]   --->   Operation 137 'xor' 'xor_ln50_14' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_17)   --->   "%select_ln50_14 = select i1 %tmp_24, i8 %xor_ln50_14, i8 %shl_ln50_14" [aes_table.c:50]   --->   Operation 138 'select' 'select_ln50_14' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_17)   --->   "%xor_ln100_16 = xor i8 %select_ln50_14, i8 %xor_ln98_9" [aes_table.c:100]   --->   Operation 139 'xor' 'xor_ln100_16' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (0.30ns) (out node of the LUT)   --->   "%xor_ln100_17 = xor i8 %xor_ln100_16, i8 %sbox_load_11" [aes_table.c:100]   --->   Operation 140 'xor' 'xor_ln100_17' <Predicate = (!icmp_ln143)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.22ns)   --->   "%xor_ln100_18 = xor i8 %sbox_load_11, i8 %sbox_load_10" [aes_table.c:100]   --->   Operation 141 'xor' 'xor_ln100_18' <Predicate = (!icmp_ln143)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_19)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln100_18, i32 7" [aes_table.c:50]   --->   Operation 142 'bitselect' 'tmp_25' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln50_15 = shl i8 %xor_ln100_18, i8 1" [aes_table.c:50]   --->   Operation 143 'shl' 'shl_ln50_15' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_19)   --->   "%xor_ln50_15 = xor i8 %shl_ln50_15, i8 27" [aes_table.c:50]   --->   Operation 144 'xor' 'xor_ln50_15' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_19)   --->   "%select_ln50_15 = select i1 %tmp_25, i8 %xor_ln50_15, i8 %shl_ln50_15" [aes_table.c:50]   --->   Operation 145 'select' 'select_ln50_15' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.30ns) (out node of the LUT)   --->   "%xor_ln100_19 = xor i8 %select_ln50_15, i8 %xor_ln98_10" [aes_table.c:100]   --->   Operation 146 'xor' 'xor_ln100_19' <Predicate = (!icmp_ln143)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (0.66ns)   --->   "%store_ln100 = store i8 %xor_ln100_19, i4 %buf_r_addr_14" [aes_table.c:100]   --->   Operation 147 'store' 'store_ln100' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 148 [20/28] (3.62ns)   --->   "%call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox" [aes_table.c:149]   --->   Operation 148 'call' 'call_ret1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.62>
ST_11 : Operation 149 [1/2] (0.62ns)   --->   "%sbox_load = load i8 %sbox_addr" [aes_table.c:58]   --->   Operation 149 'load' 'sbox_load' <Predicate = (!icmp_ln143)> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 150 [19/28] (3.62ns)   --->   "%call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox" [aes_table.c:149]   --->   Operation 150 'call' 'call_ret1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.62>
ST_12 : Operation 151 [18/28] (3.62ns)   --->   "%call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox" [aes_table.c:149]   --->   Operation 151 'call' 'call_ret1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 3.62>
ST_13 : Operation 152 [17/28] (3.62ns)   --->   "%call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox" [aes_table.c:149]   --->   Operation 152 'call' 'call_ret1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.62>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%buf_r_addr_12 = getelementptr i8 %buf_r, i64 0, i64 13" [aes_table.c:83]   --->   Operation 153 'getelementptr' 'buf_r_addr_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%buf_r_addr_13 = getelementptr i8 %buf_r, i64 0, i64 14" [aes_table.c:86]   --->   Operation 154 'getelementptr' 'buf_r_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [2/2] (0.66ns)   --->   "%buf_r_load_1 = load i4 %buf_r_addr_13" [aes_table.c:58]   --->   Operation 155 'load' 'buf_r_load_1' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 156 [2/2] (0.66ns)   --->   "%buf_r_load_2 = load i4 %buf_r_addr_12" [aes_table.c:58]   --->   Operation 156 'load' 'buf_r_load_2' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 157 [16/28] (3.62ns)   --->   "%call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox" [aes_table.c:149]   --->   Operation 157 'call' 'call_ret1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 3.62>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%buf_r_addr_8 = getelementptr i8 %buf_r, i64 0, i64 9" [aes_table.c:83]   --->   Operation 158 'getelementptr' 'buf_r_addr_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%buf_r_addr_9 = getelementptr i8 %buf_r, i64 0, i64 10" [aes_table.c:84]   --->   Operation 159 'getelementptr' 'buf_r_addr_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 160 [1/2] (0.66ns)   --->   "%buf_r_load_1 = load i4 %buf_r_addr_13" [aes_table.c:58]   --->   Operation 160 'load' 'buf_r_load_1' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i8 %buf_r_load_1" [aes_table.c:58]   --->   Operation 161 'zext' 'zext_ln58_1' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%sbox_addr_8 = getelementptr i8 %sbox, i64 0, i64 %zext_ln58_1" [aes_table.c:58]   --->   Operation 162 'getelementptr' 'sbox_addr_8' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_15 : Operation 163 [2/2] (0.62ns)   --->   "%j_1 = load i8 %sbox_addr_8" [aes_table.c:58]   --->   Operation 163 'load' 'j_1' <Predicate = (!icmp_ln143)> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 164 [1/2] (0.66ns)   --->   "%buf_r_load_2 = load i4 %buf_r_addr_12" [aes_table.c:58]   --->   Operation 164 'load' 'buf_r_load_2' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 165 [2/2] (0.66ns)   --->   "%buf_r_load_5 = load i4 %buf_r_addr_9" [aes_table.c:58]   --->   Operation 165 'load' 'buf_r_load_5' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 166 [2/2] (0.66ns)   --->   "%buf_r_load_6 = load i4 %buf_r_addr_8" [aes_table.c:58]   --->   Operation 166 'load' 'buf_r_load_6' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 167 [15/28] (3.62ns)   --->   "%call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox" [aes_table.c:149]   --->   Operation 167 'call' 'call_ret1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 3.62>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "%buf_r_addr_6 = getelementptr i8 %buf_r, i64 0, i64 7" [aes_table.c:85]   --->   Operation 168 'getelementptr' 'buf_r_addr_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "%buf_r_addr_7 = getelementptr i8 %buf_r, i64 0, i64 8" [aes_table.c:58]   --->   Operation 169 'getelementptr' 'buf_r_addr_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 170 [1/2] (0.62ns)   --->   "%j_1 = load i8 %sbox_addr_8" [aes_table.c:58]   --->   Operation 170 'load' 'j_1' <Predicate = (!icmp_ln143)> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln58_2 = zext i8 %buf_r_load_2" [aes_table.c:58]   --->   Operation 171 'zext' 'zext_ln58_2' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%sbox_addr_9 = getelementptr i8 %sbox, i64 0, i64 %zext_ln58_2" [aes_table.c:58]   --->   Operation 172 'getelementptr' 'sbox_addr_9' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_16 : Operation 173 [2/2] (0.62ns)   --->   "%sbox_load_9 = load i8 %sbox_addr_9" [aes_table.c:58]   --->   Operation 173 'load' 'sbox_load_9' <Predicate = (!icmp_ln143)> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 174 [1/2] (0.66ns)   --->   "%buf_r_load_5 = load i4 %buf_r_addr_9" [aes_table.c:58]   --->   Operation 174 'load' 'buf_r_load_5' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 175 [1/2] (0.66ns)   --->   "%buf_r_load_6 = load i4 %buf_r_addr_8" [aes_table.c:58]   --->   Operation 175 'load' 'buf_r_load_6' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 176 [2/2] (0.66ns)   --->   "%buf_r_load_7 = load i4 %buf_r_addr_7" [aes_table.c:58]   --->   Operation 176 'load' 'buf_r_load_7' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 177 [2/2] (0.66ns)   --->   "%buf_r_load_8 = load i4 %buf_r_addr_6" [aes_table.c:58]   --->   Operation 177 'load' 'buf_r_load_8' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 178 [14/28] (3.62ns)   --->   "%call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox" [aes_table.c:149]   --->   Operation 178 'call' 'call_ret1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 3.62>
ST_17 : Operation 179 [1/1] (0.00ns)   --->   "%buf_r_addr_3 = getelementptr i8 %buf_r, i64 0, i64 4" [aes_table.c:58]   --->   Operation 179 'getelementptr' 'buf_r_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 180 [1/1] (0.00ns)   --->   "%buf_r_addr_4 = getelementptr i8 %buf_r, i64 0, i64 5" [aes_table.c:83]   --->   Operation 180 'getelementptr' 'buf_r_addr_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 181 [1/2] (0.62ns)   --->   "%sbox_load_9 = load i8 %sbox_addr_9" [aes_table.c:58]   --->   Operation 181 'load' 'sbox_load_9' <Predicate = (!icmp_ln143)> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln58_5 = zext i8 %buf_r_load_5" [aes_table.c:58]   --->   Operation 182 'zext' 'zext_ln58_5' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "%sbox_addr_12 = getelementptr i8 %sbox, i64 0, i64 %zext_ln58_5" [aes_table.c:58]   --->   Operation 183 'getelementptr' 'sbox_addr_12' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_17 : Operation 184 [2/2] (0.62ns)   --->   "%i_4 = load i8 %sbox_addr_12" [aes_table.c:58]   --->   Operation 184 'load' 'i_4' <Predicate = (!icmp_ln143)> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 185 [1/2] (0.66ns)   --->   "%buf_r_load_7 = load i4 %buf_r_addr_7" [aes_table.c:58]   --->   Operation 185 'load' 'buf_r_load_7' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 186 [1/2] (0.66ns)   --->   "%buf_r_load_8 = load i4 %buf_r_addr_6" [aes_table.c:58]   --->   Operation 186 'load' 'buf_r_load_8' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 187 [2/2] (0.66ns)   --->   "%buf_r_load_10 = load i4 %buf_r_addr_4" [aes_table.c:58]   --->   Operation 187 'load' 'buf_r_load_10' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 188 [2/2] (0.66ns)   --->   "%buf_r_load_11 = load i4 %buf_r_addr_3" [aes_table.c:58]   --->   Operation 188 'load' 'buf_r_load_11' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 189 [13/28] (3.62ns)   --->   "%call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox" [aes_table.c:149]   --->   Operation 189 'call' 'call_ret1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 3.62>
ST_18 : Operation 190 [1/1] (0.00ns)   --->   "%buf_r_addr_1 = getelementptr i8 %buf_r, i64 0, i64 2" [aes_table.c:84]   --->   Operation 190 'getelementptr' 'buf_r_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 191 [1/1] (0.00ns)   --->   "%buf_r_addr_2 = getelementptr i8 %buf_r, i64 0, i64 3" [aes_table.c:85]   --->   Operation 191 'getelementptr' 'buf_r_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 192 [1/2] (0.62ns)   --->   "%i_4 = load i8 %sbox_addr_12" [aes_table.c:58]   --->   Operation 192 'load' 'i_4' <Predicate = (!icmp_ln143)> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln58_6 = zext i8 %buf_r_load_6" [aes_table.c:58]   --->   Operation 193 'zext' 'zext_ln58_6' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "%sbox_addr_13 = getelementptr i8 %sbox, i64 0, i64 %zext_ln58_6" [aes_table.c:58]   --->   Operation 194 'getelementptr' 'sbox_addr_13' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_18 : Operation 195 [2/2] (0.62ns)   --->   "%sbox_load_13 = load i8 %sbox_addr_13" [aes_table.c:58]   --->   Operation 195 'load' 'sbox_load_13' <Predicate = (!icmp_ln143)> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 196 [1/2] (0.66ns)   --->   "%buf_r_load_10 = load i4 %buf_r_addr_4" [aes_table.c:58]   --->   Operation 196 'load' 'buf_r_load_10' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 197 [1/2] (0.66ns)   --->   "%buf_r_load_11 = load i4 %buf_r_addr_3" [aes_table.c:58]   --->   Operation 197 'load' 'buf_r_load_11' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 198 [2/2] (0.66ns)   --->   "%buf_r_load_12 = load i4 %buf_r_addr_2" [aes_table.c:58]   --->   Operation 198 'load' 'buf_r_load_12' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 199 [2/2] (0.66ns)   --->   "%buf_r_load_13 = load i4 %buf_r_addr_1" [aes_table.c:58]   --->   Operation 199 'load' 'buf_r_load_13' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 200 [12/28] (3.62ns)   --->   "%call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox" [aes_table.c:149]   --->   Operation 200 'call' 'call_ret1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 3.62>
ST_19 : Operation 201 [1/1] (0.00ns)   --->   "%buf_r_addr_15 = getelementptr i8 %buf_r, i64 0, i64 0" [aes_table.c:58]   --->   Operation 201 'getelementptr' 'buf_r_addr_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 202 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 202 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 203 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13"   --->   Operation 203 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 204 [1/2] (0.62ns)   --->   "%sbox_load_13 = load i8 %sbox_addr_13" [aes_table.c:58]   --->   Operation 204 'load' 'sbox_load_13' <Predicate = (!icmp_ln143)> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln58_7 = zext i8 %buf_r_load_7" [aes_table.c:58]   --->   Operation 205 'zext' 'zext_ln58_7' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_19 : Operation 206 [1/1] (0.00ns)   --->   "%sbox_addr_14 = getelementptr i8 %sbox, i64 0, i64 %zext_ln58_7" [aes_table.c:58]   --->   Operation 206 'getelementptr' 'sbox_addr_14' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_19 : Operation 207 [2/2] (0.62ns)   --->   "%sbox_load_14 = load i8 %sbox_addr_14" [aes_table.c:58]   --->   Operation 207 'load' 'sbox_load_14' <Predicate = (!icmp_ln143)> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 208 [1/2] (0.66ns)   --->   "%buf_r_load_12 = load i4 %buf_r_addr_2" [aes_table.c:58]   --->   Operation 208 'load' 'buf_r_load_12' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_19 : Operation 209 [1/2] (0.66ns)   --->   "%buf_r_load_13 = load i4 %buf_r_addr_1" [aes_table.c:58]   --->   Operation 209 'load' 'buf_r_load_13' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_19 : Operation 210 [2/2] (0.66ns)   --->   "%buf_r_load_15 = load i4 %buf_r_addr_15" [aes_table.c:58]   --->   Operation 210 'load' 'buf_r_load_15' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_19 : Operation 211 [1/1] (0.66ns)   --->   "%store_ln99 = store i8 %xor_ln99_14, i4 %buf_r_addr_11" [aes_table.c:99]   --->   Operation 211 'store' 'store_ln99' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_19 : Operation 212 [11/28] (3.62ns)   --->   "%call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox" [aes_table.c:149]   --->   Operation 212 'call' 'call_ret1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 437 [1/1] (0.00ns)   --->   "%ctx10_load = load i768 %ctx10"   --->   Operation 437 'load' 'ctx10_load' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_19 : Operation 438 [1/1] (0.00ns)   --->   "%rcon_load = load i8 %rcon"   --->   Operation 438 'load' 'rcon_load' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_19 : Operation 439 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %rcon_1_out, i8 %rcon_load"   --->   Operation 439 'write' 'write_ln0' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_19 : Operation 440 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i768P0A, i768 %ctx10_out, i768 %ctx10_load"   --->   Operation 440 'write' 'write_ln0' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_19 : Operation 441 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 441 'ret' 'ret_ln0' <Predicate = (icmp_ln143)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 3.62>
ST_20 : Operation 213 [1/2] (0.62ns)   --->   "%sbox_load_14 = load i8 %sbox_addr_14" [aes_table.c:58]   --->   Operation 213 'load' 'sbox_load_14' <Predicate = (!icmp_ln143)> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln58_8 = zext i8 %buf_r_load_8" [aes_table.c:58]   --->   Operation 214 'zext' 'zext_ln58_8' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_20 : Operation 215 [1/1] (0.00ns)   --->   "%sbox_addr_15 = getelementptr i8 %sbox, i64 0, i64 %zext_ln58_8" [aes_table.c:58]   --->   Operation 215 'getelementptr' 'sbox_addr_15' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_20 : Operation 216 [2/2] (0.62ns)   --->   "%sbox_load_15 = load i8 %sbox_addr_15" [aes_table.c:58]   --->   Operation 216 'load' 'sbox_load_15' <Predicate = (!icmp_ln143)> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 217 [1/2] (0.66ns)   --->   "%buf_r_load_15 = load i4 %buf_r_addr_15" [aes_table.c:58]   --->   Operation 217 'load' 'buf_r_load_15' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_20 : Operation 218 [1/1] (0.66ns)   --->   "%store_ln99 = store i8 %xor_ln99_17, i4 %buf_r_addr_12" [aes_table.c:99]   --->   Operation 218 'store' 'store_ln99' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_20 : Operation 219 [1/1] (0.66ns)   --->   "%store_ln100 = store i8 %xor_ln100_17, i4 %buf_r_addr_13" [aes_table.c:100]   --->   Operation 219 'store' 'store_ln100' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_20 : Operation 220 [10/28] (3.62ns)   --->   "%call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox" [aes_table.c:149]   --->   Operation 220 'call' 'call_ret1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 3.62>
ST_21 : Operation 221 [1/2] (0.62ns)   --->   "%sbox_load_15 = load i8 %sbox_addr_15" [aes_table.c:58]   --->   Operation 221 'load' 'sbox_load_15' <Predicate = (!icmp_ln143)> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln58_10 = zext i8 %buf_r_load_10" [aes_table.c:58]   --->   Operation 222 'zext' 'zext_ln58_10' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_21 : Operation 223 [1/1] (0.00ns)   --->   "%sbox_addr_17 = getelementptr i8 %sbox, i64 0, i64 %zext_ln58_10" [aes_table.c:58]   --->   Operation 223 'getelementptr' 'sbox_addr_17' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_21 : Operation 224 [2/2] (0.62ns)   --->   "%sbox_load_17 = load i8 %sbox_addr_17" [aes_table.c:58]   --->   Operation 224 'load' 'sbox_load_17' <Predicate = (!icmp_ln143)> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 225 [9/28] (3.62ns)   --->   "%call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox" [aes_table.c:149]   --->   Operation 225 'call' 'call_ret1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 3.62>
ST_22 : Operation 226 [1/2] (0.62ns)   --->   "%sbox_load_17 = load i8 %sbox_addr_17" [aes_table.c:58]   --->   Operation 226 'load' 'sbox_load_17' <Predicate = (!icmp_ln143)> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_22 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln58_11 = zext i8 %buf_r_load_11" [aes_table.c:58]   --->   Operation 227 'zext' 'zext_ln58_11' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_22 : Operation 228 [1/1] (0.00ns)   --->   "%sbox_addr_18 = getelementptr i8 %sbox, i64 0, i64 %zext_ln58_11" [aes_table.c:58]   --->   Operation 228 'getelementptr' 'sbox_addr_18' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_22 : Operation 229 [2/2] (0.62ns)   --->   "%sbox_load_18 = load i8 %sbox_addr_18" [aes_table.c:58]   --->   Operation 229 'load' 'sbox_load_18' <Predicate = (!icmp_ln143)> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_22 : Operation 230 [8/28] (3.62ns)   --->   "%call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox" [aes_table.c:149]   --->   Operation 230 'call' 'call_ret1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 3.62>
ST_23 : Operation 231 [1/2] (0.62ns)   --->   "%sbox_load_18 = load i8 %sbox_addr_18" [aes_table.c:58]   --->   Operation 231 'load' 'sbox_load_18' <Predicate = (!icmp_ln143)> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_23 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln58_12 = zext i8 %buf_r_load_12" [aes_table.c:58]   --->   Operation 232 'zext' 'zext_ln58_12' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_23 : Operation 233 [1/1] (0.00ns)   --->   "%sbox_addr_19 = getelementptr i8 %sbox, i64 0, i64 %zext_ln58_12" [aes_table.c:58]   --->   Operation 233 'getelementptr' 'sbox_addr_19' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_23 : Operation 234 [2/2] (0.62ns)   --->   "%j = load i8 %sbox_addr_19" [aes_table.c:58]   --->   Operation 234 'load' 'j' <Predicate = (!icmp_ln143)> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_23 : Operation 235 [7/28] (3.62ns)   --->   "%call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox" [aes_table.c:149]   --->   Operation 235 'call' 'call_ret1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 3.62>
ST_24 : Operation 236 [1/2] (0.62ns)   --->   "%j = load i8 %sbox_addr_19" [aes_table.c:58]   --->   Operation 236 'load' 'j' <Predicate = (!icmp_ln143)> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_24 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln58_13 = zext i8 %buf_r_load_13" [aes_table.c:58]   --->   Operation 237 'zext' 'zext_ln58_13' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_24 : Operation 238 [1/1] (0.00ns)   --->   "%sbox_addr_20 = getelementptr i8 %sbox, i64 0, i64 %zext_ln58_13" [aes_table.c:58]   --->   Operation 238 'getelementptr' 'sbox_addr_20' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_24 : Operation 239 [2/2] (0.62ns)   --->   "%sbox_load_20 = load i8 %sbox_addr_20" [aes_table.c:58]   --->   Operation 239 'load' 'sbox_load_20' <Predicate = (!icmp_ln143)> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_24 : Operation 240 [1/1] (0.22ns)   --->   "%xor_ln98_3 = xor i8 %sbox_load_13, i8 %sbox_load_18" [aes_table.c:98]   --->   Operation 240 'xor' 'xor_ln98_3' <Predicate = (!icmp_ln143)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 241 [1/1] (0.22ns)   --->   "%xor_ln98_4 = xor i8 %j_1, i8 %xor_ln98_3" [aes_table.c:98]   --->   Operation 241 'xor' 'xor_ln98_4' <Predicate = (!icmp_ln143)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 242 [1/1] (0.22ns)   --->   "%xor_ln98_5 = xor i8 %j, i8 %xor_ln98_4" [aes_table.c:98]   --->   Operation 242 'xor' 'xor_ln98_5' <Predicate = (!icmp_ln143)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_4)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln98_3, i32 7" [aes_table.c:50]   --->   Operation 243 'bitselect' 'tmp_14' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_24 : Operation 244 [1/1] (0.00ns)   --->   "%shl_ln50_4 = shl i8 %xor_ln98_3, i8 1" [aes_table.c:50]   --->   Operation 244 'shl' 'shl_ln50_4' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_24 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_4)   --->   "%xor_ln50_4 = xor i8 %shl_ln50_4, i8 27" [aes_table.c:50]   --->   Operation 245 'xor' 'xor_ln50_4' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_4)   --->   "%select_ln50_4 = select i1 %tmp_14, i8 %xor_ln50_4, i8 %shl_ln50_4" [aes_table.c:50]   --->   Operation 246 'select' 'select_ln50_4' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_4)   --->   "%xor_ln99_3 = xor i8 %select_ln50_4, i8 %xor_ln98_5" [aes_table.c:99]   --->   Operation 247 'xor' 'xor_ln99_3' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 248 [1/1] (0.30ns) (out node of the LUT)   --->   "%xor_ln99_4 = xor i8 %xor_ln99_3, i8 %sbox_load_18" [aes_table.c:99]   --->   Operation 248 'xor' 'xor_ln99_4' <Predicate = (!icmp_ln143)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 249 [1/1] (0.66ns)   --->   "%store_ln99 = store i8 %xor_ln99_4, i4 %buf_r_addr_3" [aes_table.c:99]   --->   Operation 249 'store' 'store_ln99' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 250 [1/1] (0.22ns)   --->   "%xor_ln99_5 = xor i8 %j_1, i8 %sbox_load_13" [aes_table.c:99]   --->   Operation 250 'xor' 'xor_ln99_5' <Predicate = (!icmp_ln143)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_7)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln99_5, i32 7" [aes_table.c:50]   --->   Operation 251 'bitselect' 'tmp_15' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_24 : Operation 252 [1/1] (0.00ns)   --->   "%shl_ln50_5 = shl i8 %xor_ln99_5, i8 1" [aes_table.c:50]   --->   Operation 252 'shl' 'shl_ln50_5' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_24 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_7)   --->   "%xor_ln50_5 = xor i8 %shl_ln50_5, i8 27" [aes_table.c:50]   --->   Operation 253 'xor' 'xor_ln50_5' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_7)   --->   "%select_ln50_5 = select i1 %tmp_15, i8 %xor_ln50_5, i8 %shl_ln50_5" [aes_table.c:50]   --->   Operation 254 'select' 'select_ln50_5' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_7)   --->   "%xor_ln99_6 = xor i8 %select_ln50_5, i8 %xor_ln98_5" [aes_table.c:99]   --->   Operation 255 'xor' 'xor_ln99_6' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 256 [1/1] (0.30ns) (out node of the LUT)   --->   "%xor_ln99_7 = xor i8 %xor_ln99_6, i8 %sbox_load_13" [aes_table.c:99]   --->   Operation 256 'xor' 'xor_ln99_7' <Predicate = (!icmp_ln143)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 257 [1/1] (0.66ns)   --->   "%store_ln99 = store i8 %xor_ln99_7, i4 %buf_r_addr_4" [aes_table.c:99]   --->   Operation 257 'store' 'store_ln99' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 258 [1/1] (0.22ns)   --->   "%xor_ln100_5 = xor i8 %j, i8 %j_1" [aes_table.c:100]   --->   Operation 258 'xor' 'xor_ln100_5' <Predicate = (!icmp_ln143)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_7)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln100_5, i32 7" [aes_table.c:50]   --->   Operation 259 'bitselect' 'tmp_16' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_24 : Operation 260 [1/1] (0.00ns)   --->   "%shl_ln50_6 = shl i8 %xor_ln100_5, i8 1" [aes_table.c:50]   --->   Operation 260 'shl' 'shl_ln50_6' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_24 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_7)   --->   "%xor_ln50_6 = xor i8 %shl_ln50_6, i8 27" [aes_table.c:50]   --->   Operation 261 'xor' 'xor_ln50_6' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_7)   --->   "%select_ln50_6 = select i1 %tmp_16, i8 %xor_ln50_6, i8 %shl_ln50_6" [aes_table.c:50]   --->   Operation 262 'select' 'select_ln50_6' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_7)   --->   "%xor_ln100_6 = xor i8 %j, i8 %xor_ln98_3" [aes_table.c:100]   --->   Operation 263 'xor' 'xor_ln100_6' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 264 [1/1] (0.30ns) (out node of the LUT)   --->   "%xor_ln100_7 = xor i8 %xor_ln100_6, i8 %select_ln50_6" [aes_table.c:100]   --->   Operation 264 'xor' 'xor_ln100_7' <Predicate = (!icmp_ln143)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 265 [1/1] (0.22ns)   --->   "%xor_ln100_8 = xor i8 %j, i8 %sbox_load_18" [aes_table.c:100]   --->   Operation 265 'xor' 'xor_ln100_8' <Predicate = (!icmp_ln143)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_9)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln100_8, i32 7" [aes_table.c:50]   --->   Operation 266 'bitselect' 'tmp_17' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_24 : Operation 267 [1/1] (0.00ns)   --->   "%shl_ln50_7 = shl i8 %xor_ln100_8, i8 1" [aes_table.c:50]   --->   Operation 267 'shl' 'shl_ln50_7' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_24 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_9)   --->   "%xor_ln50_7 = xor i8 %shl_ln50_7, i8 27" [aes_table.c:50]   --->   Operation 268 'xor' 'xor_ln50_7' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_9)   --->   "%select_ln50_7 = select i1 %tmp_17, i8 %xor_ln50_7, i8 %shl_ln50_7" [aes_table.c:50]   --->   Operation 269 'select' 'select_ln50_7' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 270 [1/1] (0.30ns) (out node of the LUT)   --->   "%xor_ln100_9 = xor i8 %select_ln50_7, i8 %xor_ln98_4" [aes_table.c:100]   --->   Operation 270 'xor' 'xor_ln100_9' <Predicate = (!icmp_ln143)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 271 [6/28] (3.62ns)   --->   "%call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox" [aes_table.c:149]   --->   Operation 271 'call' 'call_ret1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 3.62>
ST_25 : Operation 272 [1/2] (0.62ns)   --->   "%sbox_load_20 = load i8 %sbox_addr_20" [aes_table.c:58]   --->   Operation 272 'load' 'sbox_load_20' <Predicate = (!icmp_ln143)> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_25 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln58_15 = zext i8 %buf_r_load_15" [aes_table.c:58]   --->   Operation 273 'zext' 'zext_ln58_15' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_25 : Operation 274 [1/1] (0.00ns)   --->   "%sbox_addr_22 = getelementptr i8 %sbox, i64 0, i64 %zext_ln58_15" [aes_table.c:58]   --->   Operation 274 'getelementptr' 'sbox_addr_22' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_25 : Operation 275 [2/2] (0.62ns)   --->   "%sbox_load_22 = load i8 %sbox_addr_22" [aes_table.c:58]   --->   Operation 275 'load' 'sbox_load_22' <Predicate = (!icmp_ln143)> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_25 : Operation 276 [1/1] (0.66ns)   --->   "%store_ln100 = store i8 %xor_ln100_7, i4 %buf_r_addr_5" [aes_table.c:100]   --->   Operation 276 'store' 'store_ln100' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 277 [1/1] (0.66ns)   --->   "%store_ln100 = store i8 %xor_ln100_9, i4 %buf_r_addr_6" [aes_table.c:100]   --->   Operation 277 'store' 'store_ln100' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 278 [5/28] (3.62ns)   --->   "%call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox" [aes_table.c:149]   --->   Operation 278 'call' 'call_ret1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 3.62>
ST_26 : Operation 279 [1/2] (0.62ns)   --->   "%sbox_load_22 = load i8 %sbox_addr_22" [aes_table.c:58]   --->   Operation 279 'load' 'sbox_load_22' <Predicate = (!icmp_ln143)> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_26 : Operation 280 [1/1] (0.22ns)   --->   "%xor_ln98 = xor i8 %sbox_load_17, i8 %sbox_load_22" [aes_table.c:98]   --->   Operation 280 'xor' 'xor_ln98' <Predicate = (!icmp_ln143)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 281 [1/1] (0.22ns)   --->   "%xor_ln98_1 = xor i8 %i_4, i8 %xor_ln98" [aes_table.c:98]   --->   Operation 281 'xor' 'xor_ln98_1' <Predicate = (!icmp_ln143)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 282 [1/1] (0.22ns)   --->   "%xor_ln98_2 = xor i8 %sbox_load, i8 %xor_ln98_1" [aes_table.c:98]   --->   Operation 282 'xor' 'xor_ln98_2' <Predicate = (!icmp_ln143)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node select_ln50)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln98, i32 7" [aes_table.c:50]   --->   Operation 283 'bitselect' 'tmp' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_26 : Operation 284 [1/1] (0.00ns)   --->   "%shl_ln50 = shl i8 %xor_ln98, i8 1" [aes_table.c:50]   --->   Operation 284 'shl' 'shl_ln50' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_26 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node select_ln50)   --->   "%xor_ln50 = xor i8 %shl_ln50, i8 27" [aes_table.c:50]   --->   Operation 285 'xor' 'xor_ln50' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 286 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln50 = select i1 %tmp, i8 %xor_ln50, i8 %shl_ln50" [aes_table.c:50]   --->   Operation 286 'select' 'select_ln50' <Predicate = (!icmp_ln143)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 287 [1/1] (0.22ns)   --->   "%xor_ln99 = xor i8 %i_4, i8 %sbox_load_17" [aes_table.c:99]   --->   Operation 287 'xor' 'xor_ln99' <Predicate = (!icmp_ln143)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_2)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln99, i32 7" [aes_table.c:50]   --->   Operation 288 'bitselect' 'tmp_11' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_26 : Operation 289 [1/1] (0.00ns)   --->   "%shl_ln50_1 = shl i8 %xor_ln99, i8 1" [aes_table.c:50]   --->   Operation 289 'shl' 'shl_ln50_1' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_26 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_2)   --->   "%xor_ln50_1 = xor i8 %shl_ln50_1, i8 27" [aes_table.c:50]   --->   Operation 290 'xor' 'xor_ln50_1' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_2)   --->   "%select_ln50_1 = select i1 %tmp_11, i8 %xor_ln50_1, i8 %shl_ln50_1" [aes_table.c:50]   --->   Operation 291 'select' 'select_ln50_1' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_2)   --->   "%xor_ln99_1 = xor i8 %select_ln50_1, i8 %xor_ln98_2" [aes_table.c:99]   --->   Operation 292 'xor' 'xor_ln99_1' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 293 [1/1] (0.30ns) (out node of the LUT)   --->   "%xor_ln99_2 = xor i8 %xor_ln99_1, i8 %sbox_load_17" [aes_table.c:99]   --->   Operation 293 'xor' 'xor_ln99_2' <Predicate = (!icmp_ln143)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 294 [1/1] (0.66ns)   --->   "%store_ln99 = store i8 %xor_ln99_2, i4 %buf_r_addr" [aes_table.c:99]   --->   Operation 294 'store' 'store_ln99' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_26 : Operation 295 [1/1] (0.22ns)   --->   "%xor_ln100 = xor i8 %sbox_load, i8 %i_4" [aes_table.c:100]   --->   Operation 295 'xor' 'xor_ln100' <Predicate = (!icmp_ln143)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_2)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln100, i32 7" [aes_table.c:50]   --->   Operation 296 'bitselect' 'tmp_12' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_26 : Operation 297 [1/1] (0.00ns)   --->   "%shl_ln50_2 = shl i8 %xor_ln100, i8 1" [aes_table.c:50]   --->   Operation 297 'shl' 'shl_ln50_2' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_26 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_2)   --->   "%xor_ln50_2 = xor i8 %shl_ln50_2, i8 27" [aes_table.c:50]   --->   Operation 298 'xor' 'xor_ln50_2' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_2)   --->   "%select_ln50_2 = select i1 %tmp_12, i8 %xor_ln50_2, i8 %shl_ln50_2" [aes_table.c:50]   --->   Operation 299 'select' 'select_ln50_2' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_2)   --->   "%xor_ln100_1 = xor i8 %select_ln50_2, i8 %xor_ln98" [aes_table.c:100]   --->   Operation 300 'xor' 'xor_ln100_1' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 301 [1/1] (0.30ns) (out node of the LUT)   --->   "%xor_ln100_2 = xor i8 %xor_ln100_1, i8 %sbox_load" [aes_table.c:100]   --->   Operation 301 'xor' 'xor_ln100_2' <Predicate = (!icmp_ln143)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 302 [1/1] (0.66ns)   --->   "%store_ln100 = store i8 %xor_ln100_2, i4 %buf_r_addr_1" [aes_table.c:100]   --->   Operation 302 'store' 'store_ln100' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_26 : Operation 303 [1/1] (0.22ns)   --->   "%xor_ln100_3 = xor i8 %sbox_load, i8 %sbox_load_22" [aes_table.c:100]   --->   Operation 303 'xor' 'xor_ln100_3' <Predicate = (!icmp_ln143)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_4)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln100_3, i32 7" [aes_table.c:50]   --->   Operation 304 'bitselect' 'tmp_13' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_26 : Operation 305 [1/1] (0.00ns)   --->   "%shl_ln50_3 = shl i8 %xor_ln100_3, i8 1" [aes_table.c:50]   --->   Operation 305 'shl' 'shl_ln50_3' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_26 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_4)   --->   "%xor_ln50_3 = xor i8 %shl_ln50_3, i8 27" [aes_table.c:50]   --->   Operation 306 'xor' 'xor_ln50_3' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_4)   --->   "%select_ln50_3 = select i1 %tmp_13, i8 %xor_ln50_3, i8 %shl_ln50_3" [aes_table.c:50]   --->   Operation 307 'select' 'select_ln50_3' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 308 [1/1] (0.30ns) (out node of the LUT)   --->   "%xor_ln100_4 = xor i8 %select_ln50_3, i8 %xor_ln98_1" [aes_table.c:100]   --->   Operation 308 'xor' 'xor_ln100_4' <Predicate = (!icmp_ln143)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 309 [4/28] (3.62ns)   --->   "%call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox" [aes_table.c:149]   --->   Operation 309 'call' 'call_ret1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 3.62>
ST_27 : Operation 310 [1/1] (0.66ns)   --->   "%store_ln100 = store i8 %xor_ln100_4, i4 %buf_r_addr_2" [aes_table.c:100]   --->   Operation 310 'store' 'store_ln100' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_27 : Operation 311 [1/1] (0.22ns)   --->   "%xor_ln98_6 = xor i8 %sbox_load_9, i8 %sbox_load_14" [aes_table.c:98]   --->   Operation 311 'xor' 'xor_ln98_6' <Predicate = (!icmp_ln143)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 312 [1/1] (0.22ns)   --->   "%xor_ln98_7 = xor i8 %sbox_load_20, i8 %xor_ln98_6" [aes_table.c:98]   --->   Operation 312 'xor' 'xor_ln98_7' <Predicate = (!icmp_ln143)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 313 [1/1] (0.22ns)   --->   "%xor_ln98_8 = xor i8 %sbox_load_15, i8 %xor_ln98_7" [aes_table.c:98]   --->   Operation 313 'xor' 'xor_ln98_8' <Predicate = (!icmp_ln143)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_9)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln98_6, i32 7" [aes_table.c:50]   --->   Operation 314 'bitselect' 'tmp_18' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_27 : Operation 315 [1/1] (0.00ns)   --->   "%shl_ln50_8 = shl i8 %xor_ln98_6, i8 1" [aes_table.c:50]   --->   Operation 315 'shl' 'shl_ln50_8' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_27 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_9)   --->   "%xor_ln50_8 = xor i8 %shl_ln50_8, i8 27" [aes_table.c:50]   --->   Operation 316 'xor' 'xor_ln50_8' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_9)   --->   "%select_ln50_8 = select i1 %tmp_18, i8 %xor_ln50_8, i8 %shl_ln50_8" [aes_table.c:50]   --->   Operation 317 'select' 'select_ln50_8' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_9)   --->   "%xor_ln99_8 = xor i8 %select_ln50_8, i8 %xor_ln98_8" [aes_table.c:99]   --->   Operation 318 'xor' 'xor_ln99_8' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 319 [1/1] (0.30ns) (out node of the LUT)   --->   "%xor_ln99_9 = xor i8 %xor_ln99_8, i8 %sbox_load_14" [aes_table.c:99]   --->   Operation 319 'xor' 'xor_ln99_9' <Predicate = (!icmp_ln143)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 320 [1/1] (0.66ns)   --->   "%store_ln99 = store i8 %xor_ln99_9, i4 %buf_r_addr_7" [aes_table.c:99]   --->   Operation 320 'store' 'store_ln99' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_27 : Operation 321 [1/1] (0.22ns)   --->   "%xor_ln99_10 = xor i8 %sbox_load_20, i8 %sbox_load_9" [aes_table.c:99]   --->   Operation 321 'xor' 'xor_ln99_10' <Predicate = (!icmp_ln143)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_12)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln99_10, i32 7" [aes_table.c:50]   --->   Operation 322 'bitselect' 'tmp_19' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_27 : Operation 323 [1/1] (0.00ns)   --->   "%shl_ln50_9 = shl i8 %xor_ln99_10, i8 1" [aes_table.c:50]   --->   Operation 323 'shl' 'shl_ln50_9' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_27 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_12)   --->   "%xor_ln50_9 = xor i8 %shl_ln50_9, i8 27" [aes_table.c:50]   --->   Operation 324 'xor' 'xor_ln50_9' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_12)   --->   "%select_ln50_9 = select i1 %tmp_19, i8 %xor_ln50_9, i8 %shl_ln50_9" [aes_table.c:50]   --->   Operation 325 'select' 'select_ln50_9' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node xor_ln99_12)   --->   "%xor_ln99_11 = xor i8 %select_ln50_9, i8 %xor_ln98_8" [aes_table.c:99]   --->   Operation 326 'xor' 'xor_ln99_11' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 327 [1/1] (0.30ns) (out node of the LUT)   --->   "%xor_ln99_12 = xor i8 %xor_ln99_11, i8 %sbox_load_9" [aes_table.c:99]   --->   Operation 327 'xor' 'xor_ln99_12' <Predicate = (!icmp_ln143)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 328 [1/1] (0.22ns)   --->   "%xor_ln100_10 = xor i8 %sbox_load_15, i8 %sbox_load_20" [aes_table.c:100]   --->   Operation 328 'xor' 'xor_ln100_10' <Predicate = (!icmp_ln143)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_12)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln100_10, i32 7" [aes_table.c:50]   --->   Operation 329 'bitselect' 'tmp_20' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_27 : Operation 330 [1/1] (0.00ns)   --->   "%shl_ln50_10 = shl i8 %xor_ln100_10, i8 1" [aes_table.c:50]   --->   Operation 330 'shl' 'shl_ln50_10' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_27 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_12)   --->   "%xor_ln50_10 = xor i8 %shl_ln50_10, i8 27" [aes_table.c:50]   --->   Operation 331 'xor' 'xor_ln50_10' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_12)   --->   "%select_ln50_10 = select i1 %tmp_20, i8 %xor_ln50_10, i8 %shl_ln50_10" [aes_table.c:50]   --->   Operation 332 'select' 'select_ln50_10' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_12)   --->   "%xor_ln100_11 = xor i8 %select_ln50_10, i8 %xor_ln98_6" [aes_table.c:100]   --->   Operation 333 'xor' 'xor_ln100_11' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 334 [1/1] (0.30ns) (out node of the LUT)   --->   "%xor_ln100_12 = xor i8 %xor_ln100_11, i8 %sbox_load_15" [aes_table.c:100]   --->   Operation 334 'xor' 'xor_ln100_12' <Predicate = (!icmp_ln143)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 335 [1/1] (0.22ns)   --->   "%xor_ln100_13 = xor i8 %sbox_load_15, i8 %sbox_load_14" [aes_table.c:100]   --->   Operation 335 'xor' 'xor_ln100_13' <Predicate = (!icmp_ln143)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_14)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln100_13, i32 7" [aes_table.c:50]   --->   Operation 336 'bitselect' 'tmp_21' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_27 : Operation 337 [1/1] (0.00ns)   --->   "%shl_ln50_11 = shl i8 %xor_ln100_13, i8 1" [aes_table.c:50]   --->   Operation 337 'shl' 'shl_ln50_11' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_27 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_14)   --->   "%xor_ln50_11 = xor i8 %shl_ln50_11, i8 27" [aes_table.c:50]   --->   Operation 338 'xor' 'xor_ln50_11' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_14)   --->   "%select_ln50_11 = select i1 %tmp_21, i8 %xor_ln50_11, i8 %shl_ln50_11" [aes_table.c:50]   --->   Operation 339 'select' 'select_ln50_11' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 340 [1/1] (0.30ns) (out node of the LUT)   --->   "%xor_ln100_14 = xor i8 %select_ln50_11, i8 %xor_ln98_7" [aes_table.c:100]   --->   Operation 340 'xor' 'xor_ln100_14' <Predicate = (!icmp_ln143)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 341 [3/28] (3.62ns)   --->   "%call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox" [aes_table.c:149]   --->   Operation 341 'call' 'call_ret1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 342 [1/1] (0.70ns)   --->   "%i_5 = add i4 %i_2, i4 1" [aes_table.c:143]   --->   Operation 342 'add' 'i_5' <Predicate = (!icmp_ln143)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 343 [1/1] (0.38ns)   --->   "%store_ln143 = store i4 %i_5, i4 %i" [aes_table.c:143]   --->   Operation 343 'store' 'store_ln143' <Predicate = (!icmp_ln143)> <Delay = 0.38>

State 28 <SV = 27> <Delay = 3.62>
ST_28 : Operation 344 [1/1] (0.66ns)   --->   "%store_ln99 = store i8 %xor_ln99_12, i4 %buf_r_addr_8" [aes_table.c:99]   --->   Operation 344 'store' 'store_ln99' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_28 : Operation 345 [1/1] (0.66ns)   --->   "%store_ln100 = store i8 %xor_ln100_12, i4 %buf_r_addr_9" [aes_table.c:100]   --->   Operation 345 'store' 'store_ln100' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_28 : Operation 346 [2/28] (3.62ns)   --->   "%call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox" [aes_table.c:149]   --->   Operation 346 'call' 'call_ret1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 3.60>
ST_29 : Operation 347 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [aes_table.c:132]   --->   Operation 347 'specloopname' 'specloopname_ln132' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_29 : Operation 348 [1/1] (0.66ns)   --->   "%store_ln100 = store i8 %xor_ln100_14, i4 %buf_r_addr_10" [aes_table.c:100]   --->   Operation 348 'store' 'store_ln100' <Predicate = (!icmp_ln143)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_29 : Operation 349 [1/28] (3.21ns)   --->   "%call_ret1 = call i776 @aes_expandEncKey, i768 %ctx10_load_1, i10 0, i8 %rcon_load_1, i8 %sbox" [aes_table.c:149]   --->   Operation 349 'call' 'call_ret1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 3.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 350 [1/1] (0.00ns)   --->   "%ctx_ret1 = extractvalue i776 %call_ret1" [aes_table.c:149]   --->   Operation 350 'extractvalue' 'ctx_ret1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.00>
ST_29 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln149 = trunc i768 %ctx_ret1" [aes_table.c:149]   --->   Operation 351 'trunc' 'trunc_ln149' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.00>
ST_29 : Operation 352 [1/1] (0.00ns)   --->   "%rcon_1 = extractvalue i776 %call_ret1" [aes_table.c:149]   --->   Operation 352 'extractvalue' 'rcon_1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.00>
ST_29 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln66_1 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx_ret1, i32 120, i32 127" [aes_table.c:66]   --->   Operation 353 'partselect' 'trunc_ln66_1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.00>
ST_29 : Operation 354 [1/1] (0.22ns)   --->   "%xor_ln66_1 = xor i8 %trunc_ln66_1, i8 %xor_ln100_19" [aes_table.c:66]   --->   Operation 354 'xor' 'xor_ln66_1' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln66_2 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx_ret1, i32 112, i32 119" [aes_table.c:66]   --->   Operation 355 'partselect' 'trunc_ln66_2' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.00>
ST_29 : Operation 356 [1/1] (0.22ns)   --->   "%xor_ln66_2 = xor i8 %trunc_ln66_2, i8 %xor_ln100_17" [aes_table.c:66]   --->   Operation 356 'xor' 'xor_ln66_2' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln66_3 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx_ret1, i32 104, i32 111" [aes_table.c:66]   --->   Operation 357 'partselect' 'trunc_ln66_3' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.00>
ST_29 : Operation 358 [1/1] (0.22ns)   --->   "%xor_ln66_3 = xor i8 %trunc_ln66_3, i8 %xor_ln99_17" [aes_table.c:66]   --->   Operation 358 'xor' 'xor_ln66_3' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln66_4 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx_ret1, i32 96, i32 103" [aes_table.c:66]   --->   Operation 359 'partselect' 'trunc_ln66_4' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.00>
ST_29 : Operation 360 [1/1] (0.22ns)   --->   "%xor_ln66_4 = xor i8 %trunc_ln66_4, i8 %xor_ln99_14" [aes_table.c:66]   --->   Operation 360 'xor' 'xor_ln66_4' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln66_5 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx_ret1, i32 88, i32 95" [aes_table.c:66]   --->   Operation 361 'partselect' 'trunc_ln66_5' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.00>
ST_29 : Operation 362 [1/1] (0.22ns)   --->   "%xor_ln66_5 = xor i8 %trunc_ln66_5, i8 %xor_ln100_14" [aes_table.c:66]   --->   Operation 362 'xor' 'xor_ln66_5' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln66_6 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx_ret1, i32 80, i32 87" [aes_table.c:66]   --->   Operation 363 'partselect' 'trunc_ln66_6' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.00>
ST_29 : Operation 364 [1/1] (0.22ns)   --->   "%xor_ln66_6 = xor i8 %trunc_ln66_6, i8 %xor_ln100_12" [aes_table.c:66]   --->   Operation 364 'xor' 'xor_ln66_6' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln66_7 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx_ret1, i32 72, i32 79" [aes_table.c:66]   --->   Operation 365 'partselect' 'trunc_ln66_7' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.00>
ST_29 : Operation 366 [1/1] (0.22ns)   --->   "%xor_ln66_7 = xor i8 %trunc_ln66_7, i8 %xor_ln99_12" [aes_table.c:66]   --->   Operation 366 'xor' 'xor_ln66_7' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 367 [1/1] (0.00ns)   --->   "%trunc_ln66_8 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx_ret1, i32 64, i32 71" [aes_table.c:66]   --->   Operation 367 'partselect' 'trunc_ln66_8' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.00>
ST_29 : Operation 368 [1/1] (0.22ns)   --->   "%xor_ln66_8 = xor i8 %trunc_ln66_8, i8 %xor_ln99_9" [aes_table.c:66]   --->   Operation 368 'xor' 'xor_ln66_8' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 369 [1/1] (0.00ns)   --->   "%trunc_ln66_9 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx_ret1, i32 56, i32 63" [aes_table.c:66]   --->   Operation 369 'partselect' 'trunc_ln66_9' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.00>
ST_29 : Operation 370 [1/1] (0.22ns)   --->   "%xor_ln66_9 = xor i8 %trunc_ln66_9, i8 %xor_ln100_9" [aes_table.c:66]   --->   Operation 370 'xor' 'xor_ln66_9' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln66_10 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx_ret1, i32 48, i32 55" [aes_table.c:66]   --->   Operation 371 'partselect' 'trunc_ln66_10' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.00>
ST_29 : Operation 372 [1/1] (0.22ns)   --->   "%xor_ln66_10 = xor i8 %trunc_ln66_10, i8 %xor_ln100_7" [aes_table.c:66]   --->   Operation 372 'xor' 'xor_ln66_10' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln66_11 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx_ret1, i32 40, i32 47" [aes_table.c:66]   --->   Operation 373 'partselect' 'trunc_ln66_11' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.00>
ST_29 : Operation 374 [1/1] (0.22ns)   --->   "%xor_ln66_11 = xor i8 %trunc_ln66_11, i8 %xor_ln99_7" [aes_table.c:66]   --->   Operation 374 'xor' 'xor_ln66_11' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln66_12 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx_ret1, i32 32, i32 39" [aes_table.c:66]   --->   Operation 375 'partselect' 'trunc_ln66_12' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.00>
ST_29 : Operation 376 [1/1] (0.22ns)   --->   "%xor_ln66_12 = xor i8 %trunc_ln66_12, i8 %xor_ln99_4" [aes_table.c:66]   --->   Operation 376 'xor' 'xor_ln66_12' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln66_13 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx_ret1, i32 24, i32 31" [aes_table.c:66]   --->   Operation 377 'partselect' 'trunc_ln66_13' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.00>
ST_29 : Operation 378 [1/1] (0.22ns)   --->   "%xor_ln66_13 = xor i8 %trunc_ln66_13, i8 %xor_ln100_4" [aes_table.c:66]   --->   Operation 378 'xor' 'xor_ln66_13' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln66_14 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx_ret1, i32 16, i32 23" [aes_table.c:66]   --->   Operation 379 'partselect' 'trunc_ln66_14' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.00>
ST_29 : Operation 380 [1/1] (0.22ns)   --->   "%xor_ln66_14 = xor i8 %trunc_ln66_14, i8 %xor_ln100_2" [aes_table.c:66]   --->   Operation 380 'xor' 'xor_ln66_14' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln66_15 = partselect i8 @_ssdm_op_PartSelect.i8.i768.i32.i32, i768 %ctx_ret1, i32 8, i32 15" [aes_table.c:66]   --->   Operation 381 'partselect' 'trunc_ln66_15' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.00>
ST_29 : Operation 382 [1/1] (0.22ns)   --->   "%xor_ln66_15 = xor i8 %trunc_ln66_15, i8 %xor_ln99_2" [aes_table.c:66]   --->   Operation 382 'xor' 'xor_ln66_15' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 383 [1/1] (0.38ns)   --->   "%store_ln149 = store i8 %rcon_1, i8 %rcon" [aes_table.c:149]   --->   Operation 383 'store' 'store_ln149' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.38>
ST_29 : Operation 384 [1/1] (0.38ns)   --->   "%store_ln149 = store i768 %ctx_ret1, i768 %ctx10" [aes_table.c:149]   --->   Operation 384 'store' 'store_ln149' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.38>
ST_29 : Operation 385 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc24"   --->   Operation 385 'br' 'br_ln0' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.38>
ST_29 : Operation 386 [1/1] (0.22ns)   --->   "%xor_ln66 = xor i8 %trunc_ln66_s, i8 %xor_ln100_19" [aes_table.c:66]   --->   Operation 386 'xor' 'xor_ln66' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 387 [1/1] (0.22ns)   --->   "%xor_ln66_16 = xor i8 %trunc_ln66_16, i8 %xor_ln100_17" [aes_table.c:66]   --->   Operation 387 'xor' 'xor_ln66_16' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 388 [1/1] (0.22ns)   --->   "%xor_ln66_17 = xor i8 %trunc_ln66_17, i8 %xor_ln99_17" [aes_table.c:66]   --->   Operation 388 'xor' 'xor_ln66_17' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 389 [1/1] (0.22ns)   --->   "%xor_ln66_18 = xor i8 %trunc_ln66_18, i8 %xor_ln99_14" [aes_table.c:66]   --->   Operation 389 'xor' 'xor_ln66_18' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 390 [1/1] (0.22ns)   --->   "%xor_ln66_19 = xor i8 %trunc_ln66_19, i8 %xor_ln100_14" [aes_table.c:66]   --->   Operation 390 'xor' 'xor_ln66_19' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 391 [1/1] (0.22ns)   --->   "%xor_ln66_20 = xor i8 %trunc_ln66_20, i8 %xor_ln100_12" [aes_table.c:66]   --->   Operation 391 'xor' 'xor_ln66_20' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 392 [1/1] (0.22ns)   --->   "%xor_ln66_21 = xor i8 %trunc_ln66_21, i8 %xor_ln99_12" [aes_table.c:66]   --->   Operation 392 'xor' 'xor_ln66_21' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 393 [1/1] (0.22ns)   --->   "%xor_ln66_22 = xor i8 %trunc_ln66_22, i8 %xor_ln99_9" [aes_table.c:66]   --->   Operation 393 'xor' 'xor_ln66_22' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 394 [1/1] (0.22ns)   --->   "%xor_ln66_23 = xor i8 %trunc_ln66_23, i8 %xor_ln100_9" [aes_table.c:66]   --->   Operation 394 'xor' 'xor_ln66_23' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 395 [1/1] (0.22ns)   --->   "%xor_ln66_24 = xor i8 %trunc_ln66_24, i8 %xor_ln100_7" [aes_table.c:66]   --->   Operation 395 'xor' 'xor_ln66_24' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 396 [1/1] (0.22ns)   --->   "%xor_ln66_25 = xor i8 %trunc_ln66_25, i8 %xor_ln99_7" [aes_table.c:66]   --->   Operation 396 'xor' 'xor_ln66_25' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 397 [1/1] (0.22ns)   --->   "%xor_ln66_26 = xor i8 %trunc_ln66_26, i8 %xor_ln99_4" [aes_table.c:66]   --->   Operation 397 'xor' 'xor_ln66_26' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 398 [1/1] (0.22ns)   --->   "%xor_ln66_27 = xor i8 %trunc_ln66_27, i8 %xor_ln100_4" [aes_table.c:66]   --->   Operation 398 'xor' 'xor_ln66_27' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 399 [1/1] (0.22ns)   --->   "%xor_ln66_28 = xor i8 %trunc_ln66_28, i8 %xor_ln100_2" [aes_table.c:66]   --->   Operation 399 'xor' 'xor_ln66_28' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 400 [1/1] (0.22ns)   --->   "%xor_ln66_29 = xor i8 %trunc_ln66_29, i8 %xor_ln99_2" [aes_table.c:66]   --->   Operation 400 'xor' 'xor_ln66_29' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 0.89>
ST_30 : Operation 401 [1/1] (0.66ns)   --->   "%store_ln66 = store i8 %xor_ln66_15, i4 %buf_r_addr" [aes_table.c:66]   --->   Operation 401 'store' 'store_ln66' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_30 : Operation 402 [1/1] (0.66ns)   --->   "%store_ln66 = store i8 %xor_ln66_29, i4 %buf_r_addr" [aes_table.c:66]   --->   Operation 402 'store' 'store_ln66' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_30 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node xor_ln66_31)   --->   "%phi_ln66 = phi i8 %lshr_ln66_31_cast, void %while.body.i36.0, i8 %trunc_ln149, void %if.else" [aes_table.c:66]   --->   Operation 403 'phi' 'phi_ln66' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node xor_ln66_31)   --->   "%xor_ln66_30 = xor i8 %sbox_load_22, i8 %xor_ln98_2" [aes_table.c:66]   --->   Operation 404 'xor' 'xor_ln66_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node xor_ln66_31)   --->   "%xor_ln66_32 = xor i8 %select_ln50, i8 %phi_ln66" [aes_table.c:66]   --->   Operation 405 'xor' 'xor_ln66_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 406 [1/1] (0.22ns) (out node of the LUT)   --->   "%xor_ln66_31 = xor i8 %xor_ln66_32, i8 %xor_ln66_30" [aes_table.c:66]   --->   Operation 406 'xor' 'xor_ln66_31' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 407 [1/1] (0.66ns)   --->   "%store_ln66 = store i8 %xor_ln66_31, i4 %buf_r_addr_15" [aes_table.c:66]   --->   Operation 407 'store' 'store_ln66' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_30 : Operation 408 [1/1] (0.00ns)   --->   "%br_ln143 = br void %for.body15" [aes_table.c:143]   --->   Operation 408 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>

State 31 <SV = 30> <Delay = 0.66>
ST_31 : Operation 409 [1/1] (0.66ns)   --->   "%store_ln66 = store i8 %xor_ln66_14, i4 %buf_r_addr_1" [aes_table.c:66]   --->   Operation 409 'store' 'store_ln66' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_31 : Operation 410 [1/1] (0.66ns)   --->   "%store_ln66 = store i8 %xor_ln66_28, i4 %buf_r_addr_1" [aes_table.c:66]   --->   Operation 410 'store' 'store_ln66' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 32 <SV = 31> <Delay = 0.66>
ST_32 : Operation 411 [1/1] (0.66ns)   --->   "%store_ln66 = store i8 %xor_ln66_4, i4 %buf_r_addr_11" [aes_table.c:66]   --->   Operation 411 'store' 'store_ln66' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_32 : Operation 412 [1/1] (0.66ns)   --->   "%store_ln66 = store i8 %xor_ln66_13, i4 %buf_r_addr_2" [aes_table.c:66]   --->   Operation 412 'store' 'store_ln66' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_32 : Operation 413 [1/1] (0.66ns)   --->   "%store_ln66 = store i8 %xor_ln66_18, i4 %buf_r_addr_11" [aes_table.c:66]   --->   Operation 413 'store' 'store_ln66' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_32 : Operation 414 [1/1] (0.66ns)   --->   "%store_ln66 = store i8 %xor_ln66_27, i4 %buf_r_addr_2" [aes_table.c:66]   --->   Operation 414 'store' 'store_ln66' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 33 <SV = 32> <Delay = 0.66>
ST_33 : Operation 415 [1/1] (0.66ns)   --->   "%store_ln66 = store i8 %xor_ln66_5, i4 %buf_r_addr_10" [aes_table.c:66]   --->   Operation 415 'store' 'store_ln66' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_33 : Operation 416 [1/1] (0.66ns)   --->   "%store_ln66 = store i8 %xor_ln66_19, i4 %buf_r_addr_10" [aes_table.c:66]   --->   Operation 416 'store' 'store_ln66' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 34 <SV = 33> <Delay = 0.66>
ST_34 : Operation 417 [1/1] (0.66ns)   --->   "%store_ln66 = store i8 %xor_ln66_10, i4 %buf_r_addr_5" [aes_table.c:66]   --->   Operation 417 'store' 'store_ln66' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_34 : Operation 418 [1/1] (0.66ns)   --->   "%store_ln66 = store i8 %xor_ln66_24, i4 %buf_r_addr_5" [aes_table.c:66]   --->   Operation 418 'store' 'store_ln66' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 35 <SV = 34> <Delay = 0.66>
ST_35 : Operation 419 [1/1] (0.66ns)   --->   "%store_ln66 = store i8 %xor_ln66_1, i4 %buf_r_addr_14" [aes_table.c:66]   --->   Operation 419 'store' 'store_ln66' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_35 : Operation 420 [1/1] (0.66ns)   --->   "%store_ln66 = store i8 %xor_ln66, i4 %buf_r_addr_14" [aes_table.c:66]   --->   Operation 420 'store' 'store_ln66' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 36 <SV = 35> <Delay = 0.66>
ST_36 : Operation 421 [1/1] (0.66ns)   --->   "%store_ln66 = store i8 %xor_ln66_12, i4 %buf_r_addr_3" [aes_table.c:66]   --->   Operation 421 'store' 'store_ln66' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_36 : Operation 422 [1/1] (0.66ns)   --->   "%store_ln66 = store i8 %xor_ln66_26, i4 %buf_r_addr_3" [aes_table.c:66]   --->   Operation 422 'store' 'store_ln66' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 37 <SV = 36> <Delay = 0.66>
ST_37 : Operation 423 [1/1] (0.66ns)   --->   "%store_ln66 = store i8 %xor_ln66_11, i4 %buf_r_addr_4" [aes_table.c:66]   --->   Operation 423 'store' 'store_ln66' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_37 : Operation 424 [1/1] (0.66ns)   --->   "%store_ln66 = store i8 %xor_ln66_25, i4 %buf_r_addr_4" [aes_table.c:66]   --->   Operation 424 'store' 'store_ln66' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 38 <SV = 37> <Delay = 0.66>
ST_38 : Operation 425 [1/1] (0.66ns)   --->   "%store_ln66 = store i8 %xor_ln66_8, i4 %buf_r_addr_7" [aes_table.c:66]   --->   Operation 425 'store' 'store_ln66' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_38 : Operation 426 [1/1] (0.66ns)   --->   "%store_ln66 = store i8 %xor_ln66_9, i4 %buf_r_addr_6" [aes_table.c:66]   --->   Operation 426 'store' 'store_ln66' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_38 : Operation 427 [1/1] (0.66ns)   --->   "%store_ln66 = store i8 %xor_ln66_22, i4 %buf_r_addr_7" [aes_table.c:66]   --->   Operation 427 'store' 'store_ln66' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_38 : Operation 428 [1/1] (0.66ns)   --->   "%store_ln66 = store i8 %xor_ln66_23, i4 %buf_r_addr_6" [aes_table.c:66]   --->   Operation 428 'store' 'store_ln66' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 39 <SV = 38> <Delay = 0.66>
ST_39 : Operation 429 [1/1] (0.66ns)   --->   "%store_ln66 = store i8 %xor_ln66_6, i4 %buf_r_addr_9" [aes_table.c:66]   --->   Operation 429 'store' 'store_ln66' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_39 : Operation 430 [1/1] (0.66ns)   --->   "%store_ln66 = store i8 %xor_ln66_7, i4 %buf_r_addr_8" [aes_table.c:66]   --->   Operation 430 'store' 'store_ln66' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_39 : Operation 431 [1/1] (0.66ns)   --->   "%store_ln66 = store i8 %xor_ln66_20, i4 %buf_r_addr_9" [aes_table.c:66]   --->   Operation 431 'store' 'store_ln66' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_39 : Operation 432 [1/1] (0.66ns)   --->   "%store_ln66 = store i8 %xor_ln66_21, i4 %buf_r_addr_8" [aes_table.c:66]   --->   Operation 432 'store' 'store_ln66' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 40 <SV = 39> <Delay = 0.66>
ST_40 : Operation 433 [1/1] (0.66ns)   --->   "%store_ln66 = store i8 %xor_ln66_2, i4 %buf_r_addr_13" [aes_table.c:66]   --->   Operation 433 'store' 'store_ln66' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_40 : Operation 434 [1/1] (0.66ns)   --->   "%store_ln66 = store i8 %xor_ln66_3, i4 %buf_r_addr_12" [aes_table.c:66]   --->   Operation 434 'store' 'store_ln66' <Predicate = (!icmp_ln143 & !empty_14)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_40 : Operation 435 [1/1] (0.66ns)   --->   "%store_ln66 = store i8 %xor_ln66_16, i4 %buf_r_addr_13" [aes_table.c:66]   --->   Operation 435 'store' 'store_ln66' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_40 : Operation 436 [1/1] (0.66ns)   --->   "%store_ln66 = store i8 %xor_ln66_17, i4 %buf_r_addr_12" [aes_table.c:66]   --->   Operation 436 'store' 'store_ln66' <Predicate = (!icmp_ln143 & empty_14)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i') on local variable 'i' [16]  (0 ns)
	'icmp' operation ('icmp_ln143', aes_table.c:143) [34]  (0.656 ns)

 <State 2>: 2.79ns
The critical path consists of the following:
	'load' operation ('ctx10_load_1', aes_table.c:66) on local variable 'ctx10' [233]  (0 ns)
	'call' operation ('call_ret1', aes_table.c:149) to 'aes_expandEncKey' [237]  (2.79 ns)

 <State 3>: 3.63ns
The critical path consists of the following:
	'call' operation ('call_ret1', aes_table.c:149) to 'aes_expandEncKey' [237]  (3.63 ns)

 <State 4>: 3.63ns
The critical path consists of the following:
	'call' operation ('call_ret1', aes_table.c:149) to 'aes_expandEncKey' [237]  (3.63 ns)

 <State 5>: 3.63ns
The critical path consists of the following:
	'call' operation ('call_ret1', aes_table.c:149) to 'aes_expandEncKey' [237]  (3.63 ns)

 <State 6>: 3.63ns
The critical path consists of the following:
	'call' operation ('call_ret1', aes_table.c:149) to 'aes_expandEncKey' [237]  (3.63 ns)

 <State 7>: 3.63ns
The critical path consists of the following:
	'call' operation ('call_ret1', aes_table.c:149) to 'aes_expandEncKey' [237]  (3.63 ns)

 <State 8>: 3.63ns
The critical path consists of the following:
	'call' operation ('call_ret1', aes_table.c:149) to 'aes_expandEncKey' [237]  (3.63 ns)

 <State 9>: 3.63ns
The critical path consists of the following:
	'call' operation ('call_ret1', aes_table.c:149) to 'aes_expandEncKey' [237]  (3.63 ns)

 <State 10>: 3.63ns
The critical path consists of the following:
	'call' operation ('call_ret1', aes_table.c:149) to 'aes_expandEncKey' [237]  (3.63 ns)

 <State 11>: 3.63ns
The critical path consists of the following:
	'call' operation ('call_ret1', aes_table.c:149) to 'aes_expandEncKey' [237]  (3.63 ns)

 <State 12>: 3.63ns
The critical path consists of the following:
	'call' operation ('call_ret1', aes_table.c:149) to 'aes_expandEncKey' [237]  (3.63 ns)

 <State 13>: 3.63ns
The critical path consists of the following:
	'call' operation ('call_ret1', aes_table.c:149) to 'aes_expandEncKey' [237]  (3.63 ns)

 <State 14>: 3.63ns
The critical path consists of the following:
	'call' operation ('call_ret1', aes_table.c:149) to 'aes_expandEncKey' [237]  (3.63 ns)

 <State 15>: 3.63ns
The critical path consists of the following:
	'call' operation ('call_ret1', aes_table.c:149) to 'aes_expandEncKey' [237]  (3.63 ns)

 <State 16>: 3.63ns
The critical path consists of the following:
	'call' operation ('call_ret1', aes_table.c:149) to 'aes_expandEncKey' [237]  (3.63 ns)

 <State 17>: 3.63ns
The critical path consists of the following:
	'call' operation ('call_ret1', aes_table.c:149) to 'aes_expandEncKey' [237]  (3.63 ns)

 <State 18>: 3.63ns
The critical path consists of the following:
	'call' operation ('call_ret1', aes_table.c:149) to 'aes_expandEncKey' [237]  (3.63 ns)

 <State 19>: 3.63ns
The critical path consists of the following:
	'call' operation ('call_ret1', aes_table.c:149) to 'aes_expandEncKey' [237]  (3.63 ns)

 <State 20>: 3.63ns
The critical path consists of the following:
	'call' operation ('call_ret1', aes_table.c:149) to 'aes_expandEncKey' [237]  (3.63 ns)

 <State 21>: 3.63ns
The critical path consists of the following:
	'call' operation ('call_ret1', aes_table.c:149) to 'aes_expandEncKey' [237]  (3.63 ns)

 <State 22>: 3.63ns
The critical path consists of the following:
	'call' operation ('call_ret1', aes_table.c:149) to 'aes_expandEncKey' [237]  (3.63 ns)

 <State 23>: 3.63ns
The critical path consists of the following:
	'call' operation ('call_ret1', aes_table.c:149) to 'aes_expandEncKey' [237]  (3.63 ns)

 <State 24>: 3.63ns
The critical path consists of the following:
	'call' operation ('call_ret1', aes_table.c:149) to 'aes_expandEncKey' [237]  (3.63 ns)

 <State 25>: 3.63ns
The critical path consists of the following:
	'call' operation ('call_ret1', aes_table.c:149) to 'aes_expandEncKey' [237]  (3.63 ns)

 <State 26>: 3.63ns
The critical path consists of the following:
	'call' operation ('call_ret1', aes_table.c:149) to 'aes_expandEncKey' [237]  (3.63 ns)

 <State 27>: 3.63ns
The critical path consists of the following:
	'call' operation ('call_ret1', aes_table.c:149) to 'aes_expandEncKey' [237]  (3.63 ns)

 <State 28>: 3.63ns
The critical path consists of the following:
	'call' operation ('call_ret1', aes_table.c:149) to 'aes_expandEncKey' [237]  (3.63 ns)

 <State 29>: 3.6ns
The critical path consists of the following:
	'call' operation ('call_ret1', aes_table.c:149) to 'aes_expandEncKey' [237]  (3.22 ns)
	'store' operation ('store_ln149', aes_table.c:149) of variable 'rcon', aes_table.c:149 on local variable 'rcon' [286]  (0.387 ns)

 <State 30>: 0.895ns
The critical path consists of the following:
	'phi' operation ('phi_ln66', aes_table.c:66) with incoming values : ('trunc_ln149', aes_table.c:149) ('lshr_ln66_31_cast', aes_table.c:66) [338]  (0 ns)
	'xor' operation ('xor_ln66_32', aes_table.c:66) [340]  (0 ns)
	'xor' operation ('xor_ln66_31', aes_table.c:66) [341]  (0.228 ns)
	'store' operation ('store_ln66', aes_table.c:66) of variable 'xor_ln66_31', aes_table.c:66 on array 'buf_r' [342]  (0.667 ns)

 <State 31>: 0.667ns
The critical path consists of the following:
	'store' operation ('store_ln66', aes_table.c:66) of variable 'xor_ln66_28', aes_table.c:66 on array 'buf_r' [331]  (0.667 ns)

 <State 32>: 0.667ns
The critical path consists of the following:
	'store' operation ('store_ln66', aes_table.c:66) of variable 'xor_ln66_18', aes_table.c:66 on array 'buf_r' [301]  (0.667 ns)

 <State 33>: 0.667ns
The critical path consists of the following:
	'store' operation ('store_ln66', aes_table.c:66) of variable 'xor_ln66_19', aes_table.c:66 on array 'buf_r' [304]  (0.667 ns)

 <State 34>: 0.667ns
The critical path consists of the following:
	'store' operation ('store_ln66', aes_table.c:66) of variable 'xor_ln66_24', aes_table.c:66 on array 'buf_r' [319]  (0.667 ns)

 <State 35>: 0.667ns
The critical path consists of the following:
	'store' operation ('store_ln66', aes_table.c:66) of variable 'xor_ln66', aes_table.c:66 on array 'buf_r' [292]  (0.667 ns)

 <State 36>: 0.667ns
The critical path consists of the following:
	'store' operation ('store_ln66', aes_table.c:66) of variable 'xor_ln66_26', aes_table.c:66 on array 'buf_r' [325]  (0.667 ns)

 <State 37>: 0.667ns
The critical path consists of the following:
	'store' operation ('store_ln66', aes_table.c:66) of variable 'xor_ln66_25', aes_table.c:66 on array 'buf_r' [322]  (0.667 ns)

 <State 38>: 0.667ns
The critical path consists of the following:
	'store' operation ('store_ln66', aes_table.c:66) of variable 'xor_ln66_22', aes_table.c:66 on array 'buf_r' [313]  (0.667 ns)

 <State 39>: 0.667ns
The critical path consists of the following:
	'store' operation ('store_ln66', aes_table.c:66) of variable 'xor_ln66_20', aes_table.c:66 on array 'buf_r' [307]  (0.667 ns)

 <State 40>: 0.667ns
The critical path consists of the following:
	'store' operation ('store_ln66', aes_table.c:66) of variable 'xor_ln66_16', aes_table.c:66 on array 'buf_r' [295]  (0.667 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
