<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>ChibiOS/HAL: hal_lld.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ChibiOS/HAL
   &#160;<span id="projectnumber">6.0.0</span>
<script type="text/javascript"><!--
google_ad_client = "pub-3840594581853944";
/* Documentation, bottom, 728x90, created 9/19/10 */
google_ad_slot = "1902290615";
google_ad_width = 728;
google_ad_height = 90;
//-->
</script>
<script type="text/javascript"
src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('hal__lld_8c_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">hal_lld.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hal__lld_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">    ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">    Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">    you may not use this file except in compliance with the License.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">    You may obtain a copy of the License at</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">        http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">    Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">    distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">    See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">    limitations under the License.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * @file    STM32F1xx/hal_lld.c</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * @brief   STM32F1xx HAL subsystem low level driver source.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * @addtogroup HAL</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="hal_8h.html">hal.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/* Driver local definitions.                                                 */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/* Driver exported variables.                                                */</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * @brief   CMSIS system core clock variable.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * @note    It is declared in system_stm32f10x.h.</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gaa3cd3e43291e81e795d642b79b6088e6">   39</a></span>&#160;uint32_t <a class="code" href="group___h_a_l.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a>;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/* Driver local variables and types.                                         */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Driver local functions.                                                   */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> * @brief   Initializes the backup domain.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> * @note    WARNING! Changing clock source impossible without resetting</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> *          of the whole BKP domain.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga7c20e7cc2204e118a5c21c5fa04a510a">   54</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="group___h_a_l.html#ga7c20e7cc2204e118a5c21c5fa04a510a">hal_lld_backup_domain_init</a>(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="comment">/* Backup domain access enabled and left open.*/</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  PWR-&gt;CR |= PWR_CR_DBP;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#if HAL_USE_RTC</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="comment">/* Reset BKP domain if different clock source selected.*/</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keywordflow">if</span> ((RCC-&gt;BDCR &amp; <a class="code" href="group___s_t_m32_f100___h_a_l.html#gafd2e1233f00f5b0b087ae661e7bc60c0">STM32_RTCSEL_MASK</a>) != <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga945eb1f70822303bd0191ef633e5eaca">STM32_RTCSEL</a>){</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="comment">/* Backup domain reset.*/</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    RCC-&gt;BDCR = RCC_BDCR_BDRST;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    RCC-&gt;BDCR = 0;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  }</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="comment">/* If enabled then the LSE is started.*/</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#if STM32_LSE_ENABLED</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#if defined(STM32_LSE_BYPASS)</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="comment">/* LSE Bypass.*/</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  RCC-&gt;BDCR |= RCC_BDCR_LSEON | RCC_BDCR_LSEBYP;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="comment">/* No LSE Bypass.*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  RCC-&gt;BDCR |= RCC_BDCR_LSEON;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keywordflow">while</span> ((RCC-&gt;BDCR &amp; RCC_BDCR_LSERDY) == 0)</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    ;                                     <span class="comment">/* Waits until LSE is stable.   */</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32_LSE_ENABLED */</span><span class="preprocessor"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#if STM32_RTCSEL != STM32_RTCSEL_NOCLOCK</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="comment">/* If the backup domain hasn&#39;t been initialized yet then proceed with</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">     initialization.*/</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="keywordflow">if</span> ((RCC-&gt;BDCR &amp; RCC_BDCR_RTCEN) == 0) {</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="comment">/* Selects clock source.*/</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    RCC-&gt;BDCR |= <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga945eb1f70822303bd0191ef633e5eaca">STM32_RTCSEL</a>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="comment">/* Prescaler value loaded in registers.*/</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <a class="code" href="group___r_t_c.html#ga07aab8bc3101f153430a4868166b0b25">rtc_lld_set_prescaler</a>();</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="comment">/* RTC clock enabled.*/</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    RCC-&gt;BDCR |= RCC_BDCR_RTCEN;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  }</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32_RTCSEL != STM32_RTCSEL_NOCLOCK */</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HAL_USE_RTC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;}</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/* Driver interrupt handlers.                                                */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#if defined(STM32_DMA_REQUIRED) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#if defined(STM32_DMA2_CH45_HANDLER) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> * @brief   DMA2 streams 4 and 5 shared ISR.</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> * @isr</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga42a2a97a1663329ec78b8b9a629f7344">  108</a></span>&#160;<a class="code" href="group___h_a_l.html#ga42a2a97a1663329ec78b8b9a629f7344">OSAL_IRQ_HANDLER</a>(STM32_DMA2_CH45_HANDLER) {</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>();</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="comment">/* Check on channel 4 of DMA2.*/</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a>(STM32_DMA2_STREAM4);</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="comment">/* Check on channel 5 of DMA2.*/</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a>(STM32_DMA2_STREAM5);</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <a class="code" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>();</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;}</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined(STM32_DMA2_CH45_HANDLER) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined(STM32_DMA_REQUIRED) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/* Driver exported functions.                                                */</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"> * @brief   Low level HAL driver initialization.</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"> * @notapi</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___h_a_l.html#ga07d5821e5a06754e2ce920c97890d06f">  132</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___h_a_l.html#ga07d5821e5a06754e2ce920c97890d06f">hal_lld_init</a>(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="comment">/* Reset of all peripherals.*/</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <a class="code" href="group___s_t_m32_f1xx___r_c_c.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(0xFFFFFFFF);</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <a class="code" href="group___s_t_m32_f1xx___r_c_c.html#ga7cd2fdf2327264051656ade6037427ed">rccResetAPB2</a>(0xFFFFFFFF);</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="comment">/* PWR and BD clocks enabled.*/</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <a class="code" href="group___s_t_m32_f1xx___r_c_c.html#gaf04440822c1098fc73a0a656b21436f2">rccEnablePWRInterface</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <a class="code" href="group___s_t_m32_f1xx___r_c_c.html#ga123042e474ff460d2b7979512425fc7d">rccEnableBKPInterface</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="comment">/* Initializes the backup domain.*/</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <a class="code" href="group___h_a_l.html#ga7c20e7cc2204e118a5c21c5fa04a510a">hal_lld_backup_domain_init</a>();</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="comment">/* DMA subsystems initialization.*/</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#if defined(STM32_DMA_REQUIRED)</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <a class="code" href="group___s_t_m32___d_m_a.html#ga2efa21dedda1992b5cb10ca9335d17f2">dmaInit</a>();</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="comment">/* IRQ subsystem initialization.*/</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <a class="code" href="group___s_r_m32_f1xx___i_s_r.html#gab20f4701aefb86484839006e804e3323">irqInit</a>();</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="comment">/* Programmable voltage detector enable.*/</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#if STM32_PVD_ENABLE</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  PWR-&gt;CR |= PWR_CR_PVDE | (<a class="code" href="group___h_a_l.html#ga6f4f9c19c6b1a1c3694278a542e3c60d">STM32_PLS</a> &amp; <a class="code" href="group___h_a_l.html#ga8a3fb7f63420c5a83de6149a13d6abff">STM32_PLS_MASK</a>);</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32_PVD_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;}</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"> * @brief   STM32 clocks and PLL initialization.</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"> * @note    All the involved constants come from the file @p board.h.</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> * @note    This function should be invoked just after the system reset.</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"> * @special</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#if defined(STM32F10X_LD) || defined(STM32F10X_LD_VL) ||                    \</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">    defined(STM32F10X_MD) || defined(STM32F10X_MD_VL) ||                    \</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">    defined(STM32F10X_HD) || defined(STM32F10X_XL) ||                       \</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">    defined(__DOXYGEN__)</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"> * Clocks initialization for all sub-families except CL.</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5">  173</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5">stm32_clock_init</a>(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#if !STM32_NO_INIT</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="comment">/* HSI setup, it enforces the reset situation in order to handle possible</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">     problems with JTAG probes and re-initializations.*/</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  RCC-&gt;CR |= RCC_CR_HSION;                  <span class="comment">/* Make sure HSI is ON.         */</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="keywordflow">while</span> (!(RCC-&gt;CR &amp; RCC_CR_HSIRDY))</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    ;                                       <span class="comment">/* Wait until HSI is stable.    */</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  RCC-&gt;CR &amp;= RCC_CR_HSITRIM | RCC_CR_HSION; <span class="comment">/* CR Reset value.              */</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  RCC-&gt;CFGR = 0;                            <span class="comment">/* CFGR reset value.            */</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keywordflow">while</span> ((RCC-&gt;CFGR &amp; RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    ;                                       <span class="comment">/* Waits until HSI is selected. */</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#if STM32_HSE_ENABLED</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#if defined(STM32_HSE_BYPASS)</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="comment">/* HSE Bypass.*/</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  RCC-&gt;CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="comment">/* HSE activation.*/</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  RCC-&gt;CR |= RCC_CR_HSEON;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="keywordflow">while</span> (!(RCC-&gt;CR &amp; RCC_CR_HSERDY))</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    ;                                       <span class="comment">/* Waits until HSE is stable.   */</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#if STM32_LSI_ENABLED</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="comment">/* LSI activation.*/</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  RCC-&gt;CSR |= RCC_CSR_LSION;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="keywordflow">while</span> ((RCC-&gt;CSR &amp; RCC_CSR_LSIRDY) == 0)</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    ;                                       <span class="comment">/* Waits until LSI is stable.   */</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#if STM32_ACTIVATE_PLL</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="comment">/* PLL activation.*/</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  RCC-&gt;CFGR |= <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga9889ca83d58a738f5758b4c300433f2a">STM32_PLLMUL</a> | <a class="code" href="group___s_t_m32_f100___h_a_l.html#gad7443fb89c1569f264a218209fbe8ddd">STM32_PLLXTPRE</a> | <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a>;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  RCC-&gt;CR   |= RCC_CR_PLLON;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="keywordflow">while</span> (!(RCC-&gt;CR &amp; RCC_CR_PLLRDY))</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    ;                                       <span class="comment">/* Waits until PLL is stable.   */</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <span class="comment">/* Clock settings.*/</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#if STM32_HAS_USB</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  RCC-&gt;CFGR = <a class="code" href="group___s_t_m32_f100___h_a_l.html#gab395c2abfb2e6fd501ce4529bf09a05f">STM32_MCOSEL</a> | <a class="code" href="group___s_t_m32_f103___h_a_l.html#ga09841e6566ed7d5a9a925b4dbacc80a1">STM32_USBPRE</a> | <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga9889ca83d58a738f5758b4c300433f2a">STM32_PLLMUL</a> | <a class="code" href="group___s_t_m32_f100___h_a_l.html#gad7443fb89c1569f264a218209fbe8ddd">STM32_PLLXTPRE</a> |</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;              <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a> | <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga671b452f988ee9b64e128fad72f656e6">STM32_ADCPRE</a> | <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga3670f3886d02bb3010016bbf0db0db83">STM32_PPRE2</a>  | <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga5f9c3734d5d06c9ccd5214af5c78c4f8">STM32_PPRE1</a>    |</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;              <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga035ea0d8259c0f89306c6a7d344705f2">STM32_HPRE</a>;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  RCC-&gt;CFGR = <a class="code" href="group___s_t_m32_f100___h_a_l.html#gab395c2abfb2e6fd501ce4529bf09a05f">STM32_MCOSEL</a> |                <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga9889ca83d58a738f5758b4c300433f2a">STM32_PLLMUL</a> | <a class="code" href="group___s_t_m32_f100___h_a_l.html#gad7443fb89c1569f264a218209fbe8ddd">STM32_PLLXTPRE</a> |</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;              <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a> | <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga671b452f988ee9b64e128fad72f656e6">STM32_ADCPRE</a> | <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga3670f3886d02bb3010016bbf0db0db83">STM32_PPRE2</a>  | <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga5f9c3734d5d06c9ccd5214af5c78c4f8">STM32_PPRE1</a>    |</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;              <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga035ea0d8259c0f89306c6a7d344705f2">STM32_HPRE</a>;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="comment">/* Flash setup and final clock selection.   */</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  FLASH-&gt;ACR = <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga59b3885d4e2a3f63cfeb9ae58b6da563">STM32_FLASHBITS</a>;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="comment">/* Switching to the configured clock source if it is different from HSI.*/</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#if (STM32_SW != STM32_SW_HSI)</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="comment">/* Switches clock source.*/</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  RCC-&gt;CFGR |= <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga29204b81c265dd6e124fbcf12a2c8d6f">STM32_SW</a>;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keywordflow">while</span> ((RCC-&gt;CFGR &amp; RCC_CFGR_SWS) != (<a class="code" href="group___s_t_m32_f100___h_a_l.html#ga29204b81c265dd6e124fbcf12a2c8d6f">STM32_SW</a> &lt;&lt; 2))</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    ;                                       <span class="comment">/* Waits selection complete.    */</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#if !STM32_HSI_ENABLED</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  RCC-&gt;CR &amp;= ~RCC_CR_HSION;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !STM32_NO_INIT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;}</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#elif defined(STM32F10X_CL)</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment"> * Clocks initialization for the CL sub-family.</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5">stm32_clock_init</a>(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#if !STM32_NO_INIT</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="comment">/* HSI setup, it enforces the reset situation in order to handle possible</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">     problems with JTAG probes and re-initializations.*/</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  RCC-&gt;CR |= RCC_CR_HSION;                  <span class="comment">/* Make sure HSI is ON.         */</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="keywordflow">while</span> (!(RCC-&gt;CR &amp; RCC_CR_HSIRDY))</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    ;                                       <span class="comment">/* Wait until HSI is stable.    */</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="comment">/* HSI is selected as new source without touching the other fields in</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">     CFGR. Clearing the register has to be postponed after HSI is the</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">     new source.*/</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  RCC-&gt;CFGR &amp;= ~RCC_CFGR_SW;                <span class="comment">/* Reset SW */</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  RCC-&gt;CFGR |= RCC_CFGR_SWS_HSI;            <span class="comment">/* Select HSI as internal*/</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="keywordflow">while</span> ((RCC-&gt;CFGR &amp; RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    ;                                       <span class="comment">/* Wait until HSI is selected.  */</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <span class="comment">/* Registers finally cleared to reset values.*/</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  RCC-&gt;CR &amp;= RCC_CR_HSITRIM | RCC_CR_HSION; <span class="comment">/* CR Reset value.              */</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  RCC-&gt;CFGR = 0;                            <span class="comment">/* CFGR reset value.            */</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#if STM32_HSE_ENABLED</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#if defined(STM32_HSE_BYPASS)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="comment">/* HSE Bypass.*/</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  RCC-&gt;CR |= RCC_CR_HSEBYP;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="comment">/* HSE activation.*/</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  RCC-&gt;CR |= RCC_CR_HSEON;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="keywordflow">while</span> (!(RCC-&gt;CR &amp; RCC_CR_HSERDY))</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    ;                                       <span class="comment">/* Waits until HSE is stable.   */</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#if STM32_LSI_ENABLED</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="comment">/* LSI activation.*/</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  RCC-&gt;CSR |= RCC_CSR_LSION;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="keywordflow">while</span> ((RCC-&gt;CSR &amp; RCC_CSR_LSIRDY) == 0)</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    ;                                       <span class="comment">/* Waits until LSI is stable.   */</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="comment">/* Settings of various dividers and multipliers in CFGR2.*/</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  RCC-&gt;CFGR2 = <a class="code" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga426a0ac61de9c955d6f1c6f74d01e821">STM32_PLL3MUL</a> | <a class="code" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga10d77f6e8d390a8a80ce68bfba91bf18">STM32_PLL2MUL</a> | <a class="code" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gadeffe5c986a74375f482ec77d2492865">STM32_PREDIV2</a> |</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;               <a class="code" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga3cd0a9d4caf6456edd91d03068d2c1a6">STM32_PREDIV1</a> | <a class="code" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gad5d0895fa37888c0446d8caf0121e172">STM32_PREDIV1SRC</a>;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="comment">/* PLL2 setup, if activated.*/</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#if STM32_ACTIVATE_PLL2</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  RCC-&gt;CR |= RCC_CR_PLL2ON;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordflow">while</span> (!(RCC-&gt;CR &amp; RCC_CR_PLL2RDY))</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    ;                                        <span class="comment">/* Waits until PLL2 is stable. */</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="comment">/* PLL3 setup, if activated.*/</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#if STM32_ACTIVATE_PLL3</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  RCC-&gt;CR |= RCC_CR_PLL3ON;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="keywordflow">while</span> (!(RCC-&gt;CR &amp; RCC_CR_PLL3RDY))</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    ;                                        <span class="comment">/* Waits until PLL3 is stable. */</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <span class="comment">/* PLL1 setup, if activated.*/</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#if STM32_ACTIVATE_PLL1</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  RCC-&gt;CFGR |= <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga9889ca83d58a738f5758b4c300433f2a">STM32_PLLMUL</a> | <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a>;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  RCC-&gt;CR   |= RCC_CR_PLLON;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <span class="keywordflow">while</span> (!(RCC-&gt;CR &amp; RCC_CR_PLLRDY))</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    ;                           <span class="comment">/* Waits until PLL1 is stable.              */</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="comment">/* Clock settings.*/</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#if STM32_HAS_OTG1</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  RCC-&gt;CFGR = <a class="code" href="group___s_t_m32_f100___h_a_l.html#gab395c2abfb2e6fd501ce4529bf09a05f">STM32_MCOSEL</a> | <a class="code" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga24e873b386b47317db4468cb733f7460">STM32_OTGFSPRE</a> | <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga9889ca83d58a738f5758b4c300433f2a">STM32_PLLMUL</a> | <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a> |</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;              <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga671b452f988ee9b64e128fad72f656e6">STM32_ADCPRE</a> | <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga3670f3886d02bb3010016bbf0db0db83">STM32_PPRE2</a>    | <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga5f9c3734d5d06c9ccd5214af5c78c4f8">STM32_PPRE1</a>  | <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga035ea0d8259c0f89306c6a7d344705f2">STM32_HPRE</a>;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  RCC-&gt;CFGR = STM32_MCO    |                  <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga9889ca83d58a738f5758b4c300433f2a">STM32_PLLMUL</a> | <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a> |</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;              <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga671b452f988ee9b64e128fad72f656e6">STM32_ADCPRE</a> | <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga3670f3886d02bb3010016bbf0db0db83">STM32_PPRE2</a>    | <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga5f9c3734d5d06c9ccd5214af5c78c4f8">STM32_PPRE1</a>  | <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga035ea0d8259c0f89306c6a7d344705f2">STM32_HPRE</a>;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="comment">/* Flash setup and final clock selection.   */</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  FLASH-&gt;ACR = <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga59b3885d4e2a3f63cfeb9ae58b6da563">STM32_FLASHBITS</a>; <span class="comment">/* Flash wait states depending on clock.    */</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <span class="comment">/* Switching to the configured clock source if it is different from HSI.*/</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#if (STM32_SW != STM32_SW_HSI)</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  RCC-&gt;CFGR |= <a class="code" href="group___s_t_m32_f100___h_a_l.html#ga29204b81c265dd6e124fbcf12a2c8d6f">STM32_SW</a>;        <span class="comment">/* Switches on the selected clock source.   */</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <span class="keywordflow">while</span> ((RCC-&gt;CFGR &amp; RCC_CFGR_SWS) != (<a class="code" href="group___s_t_m32_f100___h_a_l.html#ga29204b81c265dd6e124fbcf12a2c8d6f">STM32_SW</a> &lt;&lt; 2))</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    ;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#if !STM32_HSI_ENABLED</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  RCC-&gt;CR &amp;= ~RCC_CR_HSION;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !STM32_NO_INIT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;}</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5">stm32_clock_init</a>(<span class="keywordtype">void</span>) {}</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">/** @} */</span></div><div class="ttc" id="group___s_t_m32_f100___h_a_l_html_ga671b452f988ee9b64e128fad72f656e6"><div class="ttname"><a href="group___s_t_m32_f100___h_a_l.html#ga671b452f988ee9b64e128fad72f656e6">STM32_ADCPRE</a></div><div class="ttdeci">#define STM32_ADCPRE</div><div class="ttdoc">ADC prescaler value. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld__f100_8h_source.html#l00243">hal_lld_f100.h:243</a></div></div>
<div class="ttc" id="group___s_t_m32_f100___h_a_l_html_ga945eb1f70822303bd0191ef633e5eaca"><div class="ttname"><a href="group___s_t_m32_f100___h_a_l.html#ga945eb1f70822303bd0191ef633e5eaca">STM32_RTCSEL</a></div><div class="ttdeci">#define STM32_RTCSEL</div><div class="ttdoc">RTC clock source. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld__f100_8h_source.html#l00257">hal_lld_f100.h:257</a></div></div>
<div class="ttc" id="group___s_t_m32_f100___h_a_l_html_ga5f9c3734d5d06c9ccd5214af5c78c4f8"><div class="ttname"><a href="group___s_t_m32_f100___h_a_l.html#ga5f9c3734d5d06c9ccd5214af5c78c4f8">STM32_PPRE1</a></div><div class="ttdeci">#define STM32_PPRE1</div><div class="ttdoc">APB1 prescaler value. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld__f100_8h_source.html#l00229">hal_lld_f100.h:229</a></div></div>
<div class="ttc" id="group___s_t_m32_f10_x___c_l___h_a_l_html_ga426a0ac61de9c955d6f1c6f74d01e821"><div class="ttname"><a href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga426a0ac61de9c955d6f1c6f74d01e821">STM32_PLL3MUL</a></div><div class="ttdeci">#define STM32_PLL3MUL</div><div class="ttdoc">PLL3MUL field. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld__f105__f107_8h_source.html#l00542">hal_lld_f105_f107.h:542</a></div></div>
<div class="ttc" id="group___s_t_m32_f10_x___c_l___h_a_l_html_ga10d77f6e8d390a8a80ce68bfba91bf18"><div class="ttname"><a href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga10d77f6e8d390a8a80ce68bfba91bf18">STM32_PLL2MUL</a></div><div class="ttdeci">#define STM32_PLL2MUL</div><div class="ttdoc">PLL2MUL field. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld__f105__f107_8h_source.html#l00528">hal_lld_f105_f107.h:528</a></div></div>
<div class="ttc" id="group___h_a_l_html_ga07d5821e5a06754e2ce920c97890d06f"><div class="ttname"><a href="group___h_a_l.html#ga07d5821e5a06754e2ce920c97890d06f">hal_lld_init</a></div><div class="ttdeci">void hal_lld_init(void)</div><div class="ttdoc">Low level HAL driver initialization. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8c_source.html#l00132">hal_lld.c:132</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga2d5b3cd06e8d4fd7df57f2563428d857"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a></div><div class="ttdeci">#define dmaServeInterrupt(dmastp)</div><div class="ttdoc">Serves a DMA IRQ. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00442">stm32_dma.h:442</a></div></div>
<div class="ttc" id="group___s_t_m32_f100___h_a_l_html_ga035ea0d8259c0f89306c6a7d344705f2"><div class="ttname"><a href="group___s_t_m32_f100___h_a_l.html#ga035ea0d8259c0f89306c6a7d344705f2">STM32_HPRE</a></div><div class="ttdeci">#define STM32_HPRE</div><div class="ttdoc">AHB prescaler value. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld__f100_8h_source.html#l00222">hal_lld_f100.h:222</a></div></div>
<div class="ttc" id="group___s_t_m32_f1xx___r_c_c_html_ga123042e474ff460d2b7979512425fc7d"><div class="ttname"><a href="group___s_t_m32_f1xx___r_c_c.html#ga123042e474ff460d2b7979512425fc7d">rccEnableBKPInterface</a></div><div class="ttdeci">#define rccEnableBKPInterface(lp)</div><div class="ttdoc">Enables the BKP interface clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00235">stm32_rcc.h:235</a></div></div>
<div class="ttc" id="group___s_t_m32_f100___h_a_l_html_ga29204b81c265dd6e124fbcf12a2c8d6f"><div class="ttname"><a href="group___s_t_m32_f100___h_a_l.html#ga29204b81c265dd6e124fbcf12a2c8d6f">STM32_SW</a></div><div class="ttdeci">#define STM32_SW</div><div class="ttdoc">Main clock source selection. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld__f100_8h_source.html#l00181">hal_lld_f100.h:181</a></div></div>
<div class="ttc" id="group___h_a_l_html_ga42a2a97a1663329ec78b8b9a629f7344"><div class="ttname"><a href="group___h_a_l.html#ga42a2a97a1663329ec78b8b9a629f7344">OSAL_IRQ_HANDLER</a></div><div class="ttdeci">OSAL_IRQ_HANDLER(STM32_DMA2_CH45_HANDLER)</div><div class="ttdoc">DMA2 streams 4 and 5 shared ISR. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8c_source.html#l00108">hal_lld.c:108</a></div></div>
<div class="ttc" id="group___s_t_m32_f100___h_a_l_html_ga9889ca83d58a738f5758b4c300433f2a"><div class="ttname"><a href="group___s_t_m32_f100___h_a_l.html#ga9889ca83d58a738f5758b4c300433f2a">STM32_PLLMUL</a></div><div class="ttdeci">#define STM32_PLLMUL</div><div class="ttdoc">PLLMUL field. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld__f100_8h_source.html#l00383">hal_lld_f100.h:383</a></div></div>
<div class="ttc" id="group___o_s_a_l_html_gaa2e747522ae34aeb4fffd35ce5aae88e"><div class="ttname"><a href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a></div><div class="ttdeci">#define OSAL_IRQ_PROLOGUE()</div><div class="ttdoc">IRQ prologue code. </div><div class="ttdef"><b>Definition:</b> <a href="osal_8h_source.html#l00315">osal.h:315</a></div></div>
<div class="ttc" id="hal_8h_html"><div class="ttname"><a href="hal_8h.html">hal.h</a></div><div class="ttdoc">HAL subsystem header. </div></div>
<div class="ttc" id="group___s_t_m32_f10_x___c_l___h_a_l_html_ga24e873b386b47317db4468cb733f7460"><div class="ttname"><a href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga24e873b386b47317db4468cb733f7460">STM32_OTGFSPRE</a></div><div class="ttdeci">#define STM32_OTGFSPRE</div><div class="ttdoc">OTG prescaler initialization. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld__f105__f107_8h_source.html#l00328">hal_lld_f105_f107.h:328</a></div></div>
<div class="ttc" id="group___s_t_m32_f10_x___c_l___h_a_l_html_gadeffe5c986a74375f482ec77d2492865"><div class="ttname"><a href="group___s_t_m32_f10_x___c_l___h_a_l.html#gadeffe5c986a74375f482ec77d2492865">STM32_PREDIV2</a></div><div class="ttdeci">#define STM32_PREDIV2</div><div class="ttdoc">PREDIV2 field. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld__f105__f107_8h_source.html#l00508">hal_lld_f105_f107.h:508</a></div></div>
<div class="ttc" id="group___s_t_m32_f100___h_a_l_html_ga59b3885d4e2a3f63cfeb9ae58b6da563"><div class="ttname"><a href="group___s_t_m32_f100___h_a_l.html#ga59b3885d4e2a3f63cfeb9ae58b6da563">STM32_FLASHBITS</a></div><div class="ttdeci">#define STM32_FLASHBITS</div><div class="ttdoc">Flash settings. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld__f100_8h_source.html#l00567">hal_lld_f100.h:567</a></div></div>
<div class="ttc" id="group___h_a_l_html_ga7c20e7cc2204e118a5c21c5fa04a510a"><div class="ttname"><a href="group___h_a_l.html#ga7c20e7cc2204e118a5c21c5fa04a510a">hal_lld_backup_domain_init</a></div><div class="ttdeci">static void hal_lld_backup_domain_init(void)</div><div class="ttdoc">Initializes the backup domain. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8c_source.html#l00054">hal_lld.c:54</a></div></div>
<div class="ttc" id="group___s_r_m32_f1xx___i_s_r_html_gab20f4701aefb86484839006e804e3323"><div class="ttname"><a href="group___s_r_m32_f1xx___i_s_r.html#gab20f4701aefb86484839006e804e3323">irqInit</a></div><div class="ttdeci">void irqInit(void)</div><div class="ttdoc">Enables IRQ sources. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__isr_8c_source.html#l00224">stm32_isr.c:224</a></div></div>
<div class="ttc" id="group___r_t_c_html_ga07aab8bc3101f153430a4868166b0b25"><div class="ttname"><a href="group___r_t_c.html#ga07aab8bc3101f153430a4868166b0b25">rtc_lld_set_prescaler</a></div><div class="ttdeci">void rtc_lld_set_prescaler(void)</div><div class="ttdoc">Load value of RTCCLK to prescaler registers. </div><div class="ttdef"><b>Definition:</b> <a href="hal__rtc__lld_8c_source.html#l00195">hal_rtc_lld.c:195</a></div></div>
<div class="ttc" id="group___h_a_l_html_ga8a3fb7f63420c5a83de6149a13d6abff"><div class="ttname"><a href="group___h_a_l.html#ga8a3fb7f63420c5a83de6149a13d6abff">STM32_PLS_MASK</a></div><div class="ttdeci">#define STM32_PLS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8h_source.html#l00104">hal_lld.h:104</a></div></div>
<div class="ttc" id="group___s_t_m32_f1xx___r_c_c_html_ga7cd2fdf2327264051656ade6037427ed"><div class="ttname"><a href="group___s_t_m32_f1xx___r_c_c.html#ga7cd2fdf2327264051656ade6037427ed">rccResetAPB2</a></div><div class="ttdeci">#define rccResetAPB2(mask)</div><div class="ttdoc">Resets one or more peripheral on the APB2 bus. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00123">stm32_rcc.h:123</a></div></div>
<div class="ttc" id="group___s_t_m32_f1xx___r_c_c_html_gaf04440822c1098fc73a0a656b21436f2"><div class="ttname"><a href="group___s_t_m32_f1xx___r_c_c.html#gaf04440822c1098fc73a0a656b21436f2">rccEnablePWRInterface</a></div><div class="ttdeci">#define rccEnablePWRInterface(lp)</div><div class="ttdoc">Enables the PWR interface clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00271">stm32_rcc.h:271</a></div></div>
<div class="ttc" id="group___h_a_l_html_gacdc37c6e05255d6485d9dfe06cdf82f5"><div class="ttname"><a href="group___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5">stm32_clock_init</a></div><div class="ttdeci">void stm32_clock_init(void)</div><div class="ttdoc">STM32 clocks and PLL initialization. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8c_source.html#l00173">hal_lld.c:173</a></div></div>
<div class="ttc" id="group___s_t_m32_f100___h_a_l_html_gad7443fb89c1569f264a218209fbe8ddd"><div class="ttname"><a href="group___s_t_m32_f100___h_a_l.html#gad7443fb89c1569f264a218209fbe8ddd">STM32_PLLXTPRE</a></div><div class="ttdeci">#define STM32_PLLXTPRE</div><div class="ttdoc">Crystal PLL pre-divider. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld__f100_8h_source.html#l00203">hal_lld_f100.h:203</a></div></div>
<div class="ttc" id="group___s_t_m32_f100___h_a_l_html_gab395c2abfb2e6fd501ce4529bf09a05f"><div class="ttname"><a href="group___s_t_m32_f100___h_a_l.html#gab395c2abfb2e6fd501ce4529bf09a05f">STM32_MCOSEL</a></div><div class="ttdeci">#define STM32_MCOSEL</div><div class="ttdoc">MCO pin setting. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld__f100_8h_source.html#l00250">hal_lld_f100.h:250</a></div></div>
<div class="ttc" id="group___s_t_m32_f1xx___r_c_c_html_ga9952955eccb552dd5d2bb86383345296"><div class="ttname"><a href="group___s_t_m32_f1xx___r_c_c.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a></div><div class="ttdeci">#define rccResetAPB1(mask)</div><div class="ttdoc">Resets one or more peripheral on the APB1 bus. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00086">stm32_rcc.h:86</a></div></div>
<div class="ttc" id="group___s_t_m32_f100___h_a_l_html_ga918128f20df10ac68bd73605007bccf1"><div class="ttname"><a href="group___s_t_m32_f100___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a></div><div class="ttdeci">#define STM32_HCLK</div><div class="ttdoc">AHB frequency. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld__f100_8h_source.html#l00440">hal_lld_f100.h:440</a></div></div>
<div class="ttc" id="group___s_t_m32_f100___h_a_l_html_ga811cfbd049f0ab00976def9593849d32"><div class="ttname"><a href="group___s_t_m32_f100___h_a_l.html#ga811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a></div><div class="ttdeci">#define STM32_PLLSRC</div><div class="ttdoc">Clock source for the PLL. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld__f100_8h_source.html#l00192">hal_lld_f100.h:192</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga2efa21dedda1992b5cb10ca9335d17f2"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga2efa21dedda1992b5cb10ca9335d17f2">dmaInit</a></div><div class="ttdeci">void dmaInit(void)</div><div class="ttdoc">STM32 DMA helper initialization. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8c_source.html#l00440">stm32_dma.c:440</a></div></div>
<div class="ttc" id="group___s_t_m32_f10_x___c_l___h_a_l_html_ga3cd0a9d4caf6456edd91d03068d2c1a6"><div class="ttname"><a href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga3cd0a9d4caf6456edd91d03068d2c1a6">STM32_PREDIV1</a></div><div class="ttdeci">#define STM32_PREDIV1</div><div class="ttdoc">PREDIV1 field. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld__f105__f107_8h_source.html#l00498">hal_lld_f105_f107.h:498</a></div></div>
<div class="ttc" id="group___h_a_l_html_gaa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="group___h_a_l.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div><div class="ttdoc">CMSIS system core clock variable. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8c_source.html#l00039">hal_lld.c:39</a></div></div>
<div class="ttc" id="group___h_a_l_html_ga6f4f9c19c6b1a1c3694278a542e3c60d"><div class="ttname"><a href="group___h_a_l.html#ga6f4f9c19c6b1a1c3694278a542e3c60d">STM32_PLS</a></div><div class="ttdeci">#define STM32_PLS</div><div class="ttdoc">Sets voltage level for programmable voltage detector. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld_8h_source.html#l00145">hal_lld.h:145</a></div></div>
<div class="ttc" id="group___o_s_a_l_html_gaf70587090fd563e3c69a296d0742f0e6"><div class="ttname"><a href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a></div><div class="ttdeci">#define OSAL_IRQ_EPILOGUE()</div><div class="ttdoc">IRQ epilogue code. </div><div class="ttdef"><b>Definition:</b> <a href="osal_8h_source.html#l00321">osal.h:321</a></div></div>
<div class="ttc" id="group___s_t_m32_f10_x___c_l___h_a_l_html_gad5d0895fa37888c0446d8caf0121e172"><div class="ttname"><a href="group___s_t_m32_f10_x___c_l___h_a_l.html#gad5d0895fa37888c0446d8caf0121e172">STM32_PREDIV1SRC</a></div><div class="ttdeci">#define STM32_PREDIV1SRC</div><div class="ttdoc">PREDIV1 clock source. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld__f105__f107_8h_source.html#l00236">hal_lld_f105_f107.h:236</a></div></div>
<div class="ttc" id="group___s_t_m32_f103___h_a_l_html_ga09841e6566ed7d5a9a925b4dbacc80a1"><div class="ttname"><a href="group___s_t_m32_f103___h_a_l.html#ga09841e6566ed7d5a9a925b4dbacc80a1">STM32_USBPRE</a></div><div class="ttdeci">#define STM32_USBPRE</div><div class="ttdoc">USB prescaler initialization. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld__f103_8h_source.html#l00260">hal_lld_f103.h:260</a></div></div>
<div class="ttc" id="group___s_t_m32_f100___h_a_l_html_ga3670f3886d02bb3010016bbf0db0db83"><div class="ttname"><a href="group___s_t_m32_f100___h_a_l.html#ga3670f3886d02bb3010016bbf0db0db83">STM32_PPRE2</a></div><div class="ttdeci">#define STM32_PPRE2</div><div class="ttdoc">APB2 prescaler value. </div><div class="ttdef"><b>Definition:</b> <a href="hal__lld__f100_8h_source.html#l00236">hal_lld_f100.h:236</a></div></div>
<div class="ttc" id="group___s_t_m32_f100___h_a_l_html_gafd2e1233f00f5b0b087ae661e7bc60c0"><div class="ttname"><a href="group___s_t_m32_f100___h_a_l.html#gafd2e1233f00f5b0b087ae661e7bc60c0">STM32_RTCSEL_MASK</a></div><div class="ttdeci">#define STM32_RTCSEL_MASK</div><div class="ttdef"><b>Definition:</b> <a href="hal__lld__f100_8h_source.html#l00156">hal_lld_f100.h:156</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_ee25811a80f3df4596c0c063d26ab926.html">acw</a></li><li class="navelem"><a class="el" href="dir_f0cf4720dbf09e66e541bd1634883892.html">Desktop</a></li><li class="navelem"><a class="el" href="dir_1b866f7f8b91552d65f790ee4eda4ae2.html">ChibiOS_18.2.0</a></li><li class="navelem"><a class="el" href="dir_83f82ff3dedc9d2a86c66065100ebdfe.html">os</a></li><li class="navelem"><a class="el" href="dir_94598eb9a62b15169f3f1ce54d3caeb4.html">hal</a></li><li class="navelem"><a class="el" href="dir_6eb18b0b63dc12c1d948690b95cda1ae.html">ports</a></li><li class="navelem"><a class="el" href="dir_cc07318dd0672f6c5dd786bd58cc294d.html">STM32</a></li><li class="navelem"><a class="el" href="dir_5243cd676ee503ab4d277163897d9bf6.html">STM32F1xx</a></li><li class="navelem"><a class="el" href="hal__lld_8c.html">hal_lld.c</a></li>
    <li class="footer">Generated on Sun May 13 2018 00:51:41 for ChibiOS/HAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
