`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec 21 2020 13:30:54 KST (Dec 21 2020 04:30:54 UTC)

module avg_pool_LtnLLs33_1(in1, out1);
  input [32:0] in1;
  output out1;
  wire [32:0] in1;
  wire out1;
  wire gt_19_107_n_1, gt_19_107_n_2, gt_19_107_n_3, gt_19_107_n_4,
       gt_19_107_n_5, gt_19_107_n_6, gt_19_107_n_7, gt_19_107_n_8;
  wire gt_19_107_n_9, gt_19_107_n_13, gt_19_107_n_14, gt_19_107_n_15,
       gt_19_107_n_86;
  NAND2X1 gt_19_107_g663(.A (gt_19_107_n_13), .B (gt_19_107_n_14), .Y
       (gt_19_107_n_15));
  OAI21X1 gt_19_107_g664(.A0 (gt_19_107_n_9), .A1 (gt_19_107_n_7), .B0
       (in1[31]), .Y (gt_19_107_n_14));
  AOI21X1 gt_19_107_g665(.A0 (in1[31]), .A1 (gt_19_107_n_8), .B0
       (gt_19_107_n_86), .Y (gt_19_107_n_13));
  NAND2X1 gt_19_107_g669(.A (gt_19_107_n_5), .B (gt_19_107_n_3), .Y
       (gt_19_107_n_9));
  NAND2X1 gt_19_107_g670(.A (gt_19_107_n_2), .B (gt_19_107_n_1), .Y
       (gt_19_107_n_8));
  NAND2X1 gt_19_107_g671(.A (gt_19_107_n_6), .B (gt_19_107_n_4), .Y
       (gt_19_107_n_7));
  NOR2X2 gt_19_107_g672(.A (in1[19]), .B (in1[18]), .Y (gt_19_107_n_6));
  NOR2X6 gt_19_107_g673(.A (in1[23]), .B (in1[22]), .Y (gt_19_107_n_5));
  NOR2X2 gt_19_107_g674(.A (in1[17]), .B (in1[16]), .Y (gt_19_107_n_4));
  NOR2X2 gt_19_107_g675(.A (in1[21]), .B (in1[20]), .Y (gt_19_107_n_3));
  NOR2X4 gt_19_107_g676(.A (in1[27]), .B (in1[26]), .Y (gt_19_107_n_2));
  NOR2X2 gt_19_107_g677(.A (in1[25]), .B (in1[24]), .Y (gt_19_107_n_1));
  NOR2BX1 gt_19_107_g2(.AN (in1[32]), .B (gt_19_107_n_15), .Y (out1));
  BUFX2 gt_19_107_g680(.A (in1[31]), .Y (gt_19_107_n_86));
endmodule

