Synopsys Microsemi Technology Mapper, Version mapact, Build 904R, Built Feb 15 2013 10:53:22
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version G-2012.09M-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)

@W: MO111 :"n:\eecs373\controller\controller\component\work\controller_mss\mss_ccc_0\controller_mss_tmp_mss_ccc_0_mss_ccc.v":64:7:64:18|Tristate driver LPXIN_CLKOUT on net LPXIN_CLKOUT has its enable tied to GND (module controller_MSS_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"n:\eecs373\controller\controller\component\work\controller_mss\mss_ccc_0\controller_mss_tmp_mss_ccc_0_mss_ccc.v":63:7:63:20|Tristate driver MAINXIN_CLKOUT on net MAINXIN_CLKOUT has its enable tied to GND (module controller_MSS_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"n:\eecs373\controller\controller\component\work\controller_mss\mss_ccc_0\controller_mss_tmp_mss_ccc_0_mss_ccc.v":62:7:62:18|Tristate driver RCOSC_CLKOUT on net RCOSC_CLKOUT has its enable tied to GND (module controller_MSS_tmp_MSS_CCC_0_MSS_CCC) 

Available hyper_sources - for debug and ip models
	None Found

@W: BN522 |Property syn_clock_priority is not supported for this target technology

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)

@N:"n:\eecs373\controller\controller\hdl\controller.v":47:1:47:6|Found counter in view:work.controller_interface(verilog) inst numPollEdges[7:0]
@N: MF238 :"n:\eecs373\controller\controller\hdl\controller.v":71:12:71:21|Found 20-bit incrementor, 'count_2[19:0]'

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 107MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 107MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 107MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 107MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 107MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 107MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 107MB)

@N: FP130 |Promoting Net contWRITE_c on CLKINT  controller_interface_0.contWrite_inferred_clock 

Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 110MB peak: 111MB)


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 111MB peak: 112MB)


Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 111MB peak: 112MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
0 instances converted, 8 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance                
--------------------------------------------------------------------------------------------------------
@K:CKID0002       controller_MSS_0     hierarchy              22         controller_interface_0.count[9]
========================================================================================================
========================================================================================== Gated/Generated Clocks ==========================================================================================
Clock Tree ID     Driving Element                      Drive Element Type     Fanout     Sample Instance                            Explanation                                                             
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       controller_interface_0.contWrite     DFN1E0                 8          controller_interface_0.numPollEdges[7]     No generated or derived clock directive on output of sequential instance
============================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base N:\eecs373\controller\controller\synthesis\controller.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 110MB peak: 112MB)

Writing EDIF Netlist and constraint files
G-2012.09M-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 111MB peak: 112MB)

Found clock FAB_CLK with period 10.00ns 
@W: MT420 |Found inferred clock controller_interface|contWrite_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:controller_interface_0.contWrite"



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Nov 11 18:18:20 2013
#


Top view:               controller
Library name:           smartfusion
Operating conditions:   COMWC-1 ( T = 70.0, V = 1.42, P = 1.48, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        smartfusion
Paths requested:        5
Constraint File(s):    N:\eecs373\controller\controller\component\work\controller_MSS\mss_tshell_syn.sdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -0.987

                                                  Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                    Frequency     Frequency     Period        Period        Slack      Type         Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------
FAB_CLK                                           100.0 MHz     91.0 MHz      10.000        10.987        -0.987     declared     clk_group_0        
FCLK                                              100.0 MHz     NA            10.000        NA            NA         declared     clk_group_0        
controller_interface|contWrite_inferred_clock     100.0 MHz     165.2 MHz     10.000        6.053         3.947      inferred     Inferred_clkgroup_0
=====================================================================================================================================================
@W: MT511 :"n:/eecs373/controller/controller/component/work/controller_mss/mss_tshell_syn.sdc":2:0:2:0|Clock source n:controller_MSS_0.MSS_CCC_0.GLA0 not found in netlist: define_clock {n:controller_MSS_0.MSS_CCC_0.GLA0} -name {FCLK} -freq {100} -clockgroup {clk_group_0} 





Clock Relationships
*******************

Clocks                                                                                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                       Ending                                         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FAB_CLK                                        FAB_CLK                                        |  10.000      -0.987  |  No paths    -      |  No paths    -      |  No paths    -    
controller_interface|contWrite_inferred_clock  FAB_CLK                                        |  No paths    -       |  No paths    -      |  No paths    -      |  Diff grp    -    
controller_interface|contWrite_inferred_clock  controller_interface|contWrite_inferred_clock  |  No paths    -       |  10.000      3.947  |  No paths    -      |  No paths    -    
=====================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FAB_CLK
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                     Arrival           
Instance                             Reference     Type     Pin     Net           Time        Slack 
                                     Clock                                                          
----------------------------------------------------------------------------------------------------
controller_interface_0.count[7]      FAB_CLK       DFN1     Q       count[7]      0.627       -0.987
controller_interface_0.count[9]      FAB_CLK       DFN1     Q       count[9]      0.627       -0.814
controller_interface_0.count[10]     FAB_CLK       DFN1     Q       count[10]     0.627       -0.657
controller_interface_0.count[3]      FAB_CLK       DFN1     Q       count[3]      0.627       -0.589
controller_interface_0.count[6]      FAB_CLK       DFN1     Q       count[6]      0.627       -0.501
controller_interface_0.count[8]      FAB_CLK       DFN1     Q       count[8]      0.627       -0.437
controller_interface_0.count[4]      FAB_CLK       DFN1     Q       count[4]      0.627       -0.391
controller_interface_0.count[12]     FAB_CLK       DFN1     Q       count[12]     0.494       -0.339
controller_interface_0.count[2]      FAB_CLK       DFN1     Q       count[2]      0.627       -0.283
controller_interface_0.count[13]     FAB_CLK       DFN1     Q       count[13]     0.494       -0.172
====================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                           Required           
Instance                             Reference     Type       Pin     Net               Time         Slack 
                                     Clock                                                                 
-----------------------------------------------------------------------------------------------------------
controller_interface_0.contWrite     FAB_CLK       DFN1E0     D       N_21              9.512        -0.987
controller_interface_0.count[0]      FAB_CLK       DFN1       D       N_4               9.542        0.198 
controller_interface_0.count[6]      FAB_CLK       DFN1       D       count_RNO[6]      9.542        0.402 
controller_interface_0.count[7]      FAB_CLK       DFN1       D       N_16              9.542        0.402 
controller_interface_0.count[8]      FAB_CLK       DFN1       D       N_18              9.542        0.402 
controller_interface_0.count[9]      FAB_CLK       DFN1       D       N_20              9.542        0.402 
controller_interface_0.count[10]     FAB_CLK       DFN1       D       N_22              9.542        0.402 
controller_interface_0.count[13]     FAB_CLK       DFN1       D       N_8               9.542        0.402 
controller_interface_0.count[16]     FAB_CLK       DFN1       D       N_10              9.542        0.402 
controller_interface_0.count[19]     FAB_CLK       DFN1       D       count_RNO[19]     9.542        0.402 
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.488
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.512

    - Propagation time:                      10.499
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.987

    Number of logic level(s):                8
    Starting point:                          controller_interface_0.count[7] / Q
    Ending point:                            controller_interface_0.contWrite / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                         Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
controller_interface_0.count[7]              DFN1       Q        Out     0.627     0.627       -         
count[7]                                     Net        -        -       1.964     -           19        
controller_interface_0.count_RNIKKUS[9]      NOR2B      B        In      -         2.591       -         
controller_interface_0.count_RNIKKUS[9]      NOR2B      Y        Out     0.534     3.125       -         
count_RNIKKUS[9]                             Net        -        -       1.211     -           6         
controller_interface_0.count_RNIUUDB1[8]     NOR2A      A        In      -         4.336       -         
controller_interface_0.count_RNIUUDB1[8]     NOR2A      Y        Out     0.534     4.870       -         
count_RNIUUDB1[8]                            Net        -        -       0.686     -           3         
controller_interface_0.contWrite_RNO_80      NOR2B      B        In      -         5.556       -         
controller_interface_0.contWrite_RNO_80      NOR2B      Y        Out     0.534     6.090       -         
N_262                                        Net        -        -       0.274     -           1         
controller_interface_0.contWrite_RNO_47      AO1        C        In      -         6.364       -         
controller_interface_0.contWrite_RNO_47      AO1        Y        Out     0.538     6.902       -         
contWrite_0_i_0_i_12                         Net        -        -       0.274     -           1         
controller_interface_0.contWrite_RNO_22      OR3        C        In      -         7.176       -         
controller_interface_0.contWrite_RNO_22      OR3        Y        Out     0.639     7.815       -         
contWrite_0_i_0_i_21                         Net        -        -       0.274     -           1         
controller_interface_0.contWrite_RNO_7       OR2        A        In      -         8.088       -         
controller_interface_0.contWrite_RNO_7       OR2        Y        Out     0.432     8.520       -         
contWrite_0_i_0_i_29                         Net        -        -       0.274     -           1         
controller_interface_0.contWrite_RNO_1       OR2        B        In      -         8.794       -         
controller_interface_0.contWrite_RNO_1       OR2        Y        Out     0.550     9.344       -         
contWrite_0_i_0_i_36                         Net        -        -       0.274     -           1         
controller_interface_0.contWrite_RNO         OR3        B        In      -         9.617       -         
controller_interface_0.contWrite_RNO         OR3        Y        Out     0.608     10.225      -         
N_21                                         Net        -        -       0.274     -           1         
controller_interface_0.contWrite             DFN1E0     D        In      -         10.499      -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.987 is 5.484(49.9%) logic and 5.503(50.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.488
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.512

    - Propagation time:                      10.326
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.814

    Number of logic level(s):                8
    Starting point:                          controller_interface_0.count[9] / Q
    Ending point:                            controller_interface_0.contWrite / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                         Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
controller_interface_0.count[9]              DFN1       Q        Out     0.627     0.627       -         
count[9]                                     Net        -        -       1.887     -           17        
controller_interface_0.count_RNIKKUS[9]      NOR2B      A        In      -         2.514       -         
controller_interface_0.count_RNIKKUS[9]      NOR2B      Y        Out     0.438     2.952       -         
count_RNIKKUS[9]                             Net        -        -       1.211     -           6         
controller_interface_0.count_RNIUUDB1[8]     NOR2A      A        In      -         4.163       -         
controller_interface_0.count_RNIUUDB1[8]     NOR2A      Y        Out     0.534     4.697       -         
count_RNIUUDB1[8]                            Net        -        -       0.686     -           3         
controller_interface_0.contWrite_RNO_80      NOR2B      B        In      -         5.383       -         
controller_interface_0.contWrite_RNO_80      NOR2B      Y        Out     0.534     5.917       -         
N_262                                        Net        -        -       0.274     -           1         
controller_interface_0.contWrite_RNO_47      AO1        C        In      -         6.191       -         
controller_interface_0.contWrite_RNO_47      AO1        Y        Out     0.538     6.729       -         
contWrite_0_i_0_i_12                         Net        -        -       0.274     -           1         
controller_interface_0.contWrite_RNO_22      OR3        C        In      -         7.003       -         
controller_interface_0.contWrite_RNO_22      OR3        Y        Out     0.639     7.642       -         
contWrite_0_i_0_i_21                         Net        -        -       0.274     -           1         
controller_interface_0.contWrite_RNO_7       OR2        A        In      -         7.915       -         
controller_interface_0.contWrite_RNO_7       OR2        Y        Out     0.432     8.347       -         
contWrite_0_i_0_i_29                         Net        -        -       0.274     -           1         
controller_interface_0.contWrite_RNO_1       OR2        B        In      -         8.621       -         
controller_interface_0.contWrite_RNO_1       OR2        Y        Out     0.550     9.171       -         
contWrite_0_i_0_i_36                         Net        -        -       0.274     -           1         
controller_interface_0.contWrite_RNO         OR3        B        In      -         9.444       -         
controller_interface_0.contWrite_RNO         OR3        Y        Out     0.608     10.052      -         
N_21                                         Net        -        -       0.274     -           1         
controller_interface_0.contWrite             DFN1E0     D        In      -         10.326      -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.814 is 5.387(49.8%) logic and 5.426(50.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.488
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.512

    - Propagation time:                      10.169
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.657

    Number of logic level(s):                7
    Starting point:                          controller_interface_0.count[10] / Q
    Ending point:                            controller_interface_0.contWrite / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                         Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
controller_interface_0.count[10]             DFN1       Q        Out     0.627     0.627       -         
count[10]                                    Net        -        -       2.050     -           22        
controller_interface_0.count_RNIT40S[8]      NOR2B      B        In      -         2.677       -         
controller_interface_0.count_RNIT40S[8]      NOR2B      Y        Out     0.534     3.211       -         
count_RNIT40S[8]                             Net        -        -       1.395     -           8         
controller_interface_0.count_RNI8GFA1[9]     NOR2A      A        In      -         4.606       -         
controller_interface_0.count_RNI8GFA1[9]     NOR2A      Y        Out     0.534     5.139       -         
N_293                                        Net        -        -       0.686     -           3         
controller_interface_0.count_RNIHPUO1[7]     NOR2B      A        In      -         5.826       -         
controller_interface_0.count_RNIHPUO1[7]     NOR2B      Y        Out     0.438     6.263       -         
N_301                                        Net        -        -       0.328     -           2         
controller_interface_0.contWrite_RNO_32      OA1        C        In      -         6.592       -         
controller_interface_0.contWrite_RNO_32      OA1        Y        Out     0.566     7.158       -         
contWrite_0_i_0_i_32_0                       Net        -        -       0.274     -           1         
controller_interface_0.contWrite_RNO_10      OR3        C        In      -         7.432       -         
controller_interface_0.contWrite_RNO_10      OR3        Y        Out     0.639     8.071       -         
contWrite_0_i_0_i_38                         Net        -        -       0.274     -           1         
controller_interface_0.contWrite_RNO_2       OR3        C        In      -         8.344       -         
controller_interface_0.contWrite_RNO_2       OR3        Y        Out     0.639     8.983       -         
contWrite_0_i_0_i_41                         Net        -        -       0.274     -           1         
controller_interface_0.contWrite_RNO         OR3        C        In      -         9.257       -         
controller_interface_0.contWrite_RNO         OR3        Y        Out     0.639     9.896       -         
N_21                                         Net        -        -       0.274     -           1         
controller_interface_0.contWrite             DFN1E0     D        In      -         10.169      -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.657 is 5.104(47.9%) logic and 5.554(52.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.488
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.512

    - Propagation time:                      10.150
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.638

    Number of logic level(s):                7
    Starting point:                          controller_interface_0.count[10] / Q
    Ending point:                            controller_interface_0.contWrite / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                         Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
controller_interface_0.count[10]             DFN1       Q        Out     0.627     0.627       -         
count[10]                                    Net        -        -       2.050     -           22        
controller_interface_0.count_RNIT40S[8]      NOR2B      B        In      -         2.677       -         
controller_interface_0.count_RNIT40S[8]      NOR2B      Y        Out     0.534     3.211       -         
count_RNIT40S[8]                             Net        -        -       1.395     -           8         
controller_interface_0.count_RNI8GFA1[9]     NOR2A      A        In      -         4.606       -         
controller_interface_0.count_RNI8GFA1[9]     NOR2A      Y        Out     0.534     5.139       -         
N_293                                        Net        -        -       0.686     -           3         
controller_interface_0.contWrite_RNO_64      NOR3B      B        In      -         5.826       -         
controller_interface_0.contWrite_RNO_64      NOR3B      Y        Out     0.516     6.342       -         
contWrite_0_i_0_i_a48_39_1                   Net        -        -       0.274     -           1         
controller_interface_0.contWrite_RNO_29      OA1        B        In      -         6.615       -         
controller_interface_0.contWrite_RNO_29      OA1        Y        Out     0.555     7.170       -         
contWrite_0_i_0_i_32                         Net        -        -       0.274     -           1         
controller_interface_0.contWrite_RNO_9       OR3        C        In      -         7.444       -         
controller_interface_0.contWrite_RNO_9       OR3        Y        Out     0.639     8.082       -         
contWrite_0_i_0_i_34                         Net        -        -       0.274     -           1         
controller_interface_0.contWrite_RNO_2       OR3        B        In      -         8.356       -         
controller_interface_0.contWrite_RNO_2       OR3        Y        Out     0.608     8.964       -         
contWrite_0_i_0_i_41                         Net        -        -       0.274     -           1         
controller_interface_0.contWrite_RNO         OR3        C        In      -         9.238       -         
controller_interface_0.contWrite_RNO         OR3        Y        Out     0.639     9.876       -         
N_21                                         Net        -        -       0.274     -           1         
controller_interface_0.contWrite             DFN1E0     D        In      -         10.150      -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.638 is 5.139(48.3%) logic and 5.499(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.488
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.512

    - Propagation time:                      10.117
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.605

    Number of logic level(s):                7
    Starting point:                          controller_interface_0.count[10] / Q
    Ending point:                            controller_interface_0.contWrite / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                         Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
controller_interface_0.count[10]             DFN1       Q        Out     0.627     0.627       -         
count[10]                                    Net        -        -       2.050     -           22        
controller_interface_0.count_RNIT40S[8]      NOR2B      B        In      -         2.677       -         
controller_interface_0.count_RNIT40S[8]      NOR2B      Y        Out     0.534     3.211       -         
count_RNIT40S[8]                             Net        -        -       1.395     -           8         
controller_interface_0.count_RNI8GFA1[9]     NOR2A      A        In      -         4.606       -         
controller_interface_0.count_RNI8GFA1[9]     NOR2A      Y        Out     0.534     5.139       -         
N_293                                        Net        -        -       0.686     -           3         
controller_interface_0.count_RNIHPUO1[7]     NOR2B      A        In      -         5.826       -         
controller_interface_0.count_RNIHPUO1[7]     NOR2B      Y        Out     0.438     6.263       -         
N_301                                        Net        -        -       0.328     -           2         
controller_interface_0.contWrite_RNO_31      NOR3C      C        In      -         6.592       -         
controller_interface_0.contWrite_RNO_31      NOR3C      Y        Out     0.546     7.137       -         
N_200                                        Net        -        -       0.274     -           1         
controller_interface_0.contWrite_RNO_10      OR3        B        In      -         7.411       -         
controller_interface_0.contWrite_RNO_10      OR3        Y        Out     0.608     8.019       -         
contWrite_0_i_0_i_38                         Net        -        -       0.274     -           1         
controller_interface_0.contWrite_RNO_2       OR3        C        In      -         8.292       -         
controller_interface_0.contWrite_RNO_2       OR3        Y        Out     0.639     8.931       -         
contWrite_0_i_0_i_41                         Net        -        -       0.274     -           1         
controller_interface_0.contWrite_RNO         OR3        C        In      -         9.205       -         
controller_interface_0.contWrite_RNO         OR3        Y        Out     0.639     9.844       -         
N_21                                         Net        -        -       0.274     -           1         
controller_interface_0.contWrite             DFN1E0     D        In      -         10.117      -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.605 is 5.052(47.6%) logic and 5.554(52.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: controller_interface|contWrite_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                                               Arrival          
Instance                                   Reference                                         Type     Pin     Net                 Time        Slack
                                           Clock                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------
controller_interface_0.numPollEdges[0]     controller_interface|contWrite_inferred_clock     DFN0     Q       un3_readlto0        0.556       3.947
controller_interface_0.numPollEdges[1]     controller_interface|contWrite_inferred_clock     DFN0     Q       numPollEdges[1]     0.556       4.068
controller_interface_0.numPollEdges[2]     controller_interface|contWrite_inferred_clock     DFN0     Q       numPollEdges[2]     0.556       4.238
controller_interface_0.numPollEdges[3]     controller_interface|contWrite_inferred_clock     DFN0     Q       numPollEdges[3]     0.556       5.271
controller_interface_0.numPollEdges[4]     controller_interface|contWrite_inferred_clock     DFN0     Q       numPollEdges[4]     0.556       5.441
controller_interface_0.numPollEdges[5]     controller_interface|contWrite_inferred_clock     DFN0     Q       numPollEdges[5]     0.556       6.473
controller_interface_0.numPollEdges[6]     controller_interface|contWrite_inferred_clock     DFN0     Q       numPollEdges[6]     0.556       6.643
controller_interface_0.numPollEdges[7]     controller_interface|contWrite_inferred_clock     DFN0     Q       numPollEdges[7]     0.556       7.439
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                                                               Required          
Instance                                   Reference                                         Type     Pin     Net                 Time         Slack
                                           Clock                                                                                                    
----------------------------------------------------------------------------------------------------------------------------------------------------
controller_interface_0.numPollEdges[7]     controller_interface|contWrite_inferred_clock     DFN0     D       numPollEdges_n7     9.394        3.947
controller_interface_0.numPollEdges[6]     controller_interface|contWrite_inferred_clock     DFN0     D       numPollEdges_n6     9.394        4.327
controller_interface_0.numPollEdges[5]     controller_interface|contWrite_inferred_clock     DFN0     D       numPollEdges_n5     9.394        4.737
controller_interface_0.numPollEdges[4]     controller_interface|contWrite_inferred_clock     DFN0     D       numPollEdges_n4     9.394        5.529
controller_interface_0.numPollEdges[3]     controller_interface|contWrite_inferred_clock     DFN0     D       numPollEdges_n3     9.394        5.939
controller_interface_0.numPollEdges[2]     controller_interface|contWrite_inferred_clock     DFN0     D       numPollEdges_n2     9.394        6.732
controller_interface_0.numPollEdges[1]     controller_interface|contWrite_inferred_clock     DFN0     D       numPollEdges_n1     9.394        6.760
controller_interface_0.numPollEdges[0]     controller_interface|contWrite_inferred_clock     DFN0     D       un3_readlto0_i      9.394        7.125
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.606
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.394

    - Propagation time:                      5.447
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.947

    Number of logic level(s):                4
    Starting point:                          controller_interface_0.numPollEdges[0] / Q
    Ending point:                            controller_interface_0.numPollEdges[7] / D
    The start point is clocked by            controller_interface|contWrite_inferred_clock [falling] on pin CLK
    The end   point is clocked by            controller_interface|contWrite_inferred_clock [falling] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                                Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
controller_interface_0.numPollEdges[0]              DFN0      Q        Out     0.556     0.556       -         
un3_readlto0                                        Net       -        -       1.007     -           4         
controller_interface_0.numPollEdges_RNIRJFQ[2]      NOR3C     B        In      -         1.563       -         
controller_interface_0.numPollEdges_RNIRJFQ[2]      NOR3C     Y        Out     0.516     2.079       -         
numPollEdges_c2                                     Net       -        -       0.686     -           3         
controller_interface_0.numPollEdges_RNIIR4C1[4]     NOR3C     B        In      -         2.766       -         
controller_interface_0.numPollEdges_RNIIR4C1[4]     NOR3C     Y        Out     0.516     3.282       -         
numPollEdges_c4                                     Net       -        -       0.686     -           3         
controller_interface_0.numPollEdges_RNO_0[7]        NOR3C     B        In      -         3.968       -         
controller_interface_0.numPollEdges_RNO_0[7]        NOR3C     Y        Out     0.516     4.484       -         
numPollEdges_c6                                     Net       -        -       0.274     -           1         
controller_interface_0.numPollEdges_RNO[7]          XOR2      A        In      -         4.758       -         
controller_interface_0.numPollEdges_RNO[7]          XOR2      Y        Out     0.415     5.173       -         
numPollEdges_n7                                     Net       -        -       0.274     -           1         
controller_interface_0.numPollEdges[7]              DFN0      D        In      -         5.447       -         
===============================================================================================================
Total path delay (propagation time + setup) of 6.053 is 3.126(51.6%) logic and 2.927(48.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

--------------------------------------------------------------------------------
Target Part: A2F200M3F_FBGA484_-1
Report for cell controller.verilog
  Core Cell usage:
              cell count     area count*area
              AND2     5      1.0        5.0
              AND3    24      1.0       24.0
               AO1    12      1.0       12.0
              AO1A     1      1.0        1.0
              AO1B     2      1.0        2.0
              AO1C     1      1.0        1.0
              AX1C     3      1.0        3.0
            CLKINT     1      0.0        0.0
               GND     4      0.0        0.0
               INV     1      1.0        1.0
           MSS_CCC     1      0.0        0.0
               MX2     1      1.0        1.0
              MX2A     1      1.0        1.0
              NOR2     6      1.0        6.0
             NOR2A    25      1.0       25.0
             NOR2B    36      1.0       36.0
              NOR3     4      1.0        4.0
             NOR3A     7      1.0        7.0
             NOR3B    11      1.0       11.0
             NOR3C    22      1.0       22.0
               OA1     8      1.0        8.0
              OA1A     4      1.0        4.0
               OR2    13      1.0       13.0
              OR2A     2      1.0        2.0
              OR2B     2      1.0        2.0
               OR3    16      1.0       16.0
             RCOSC     1      0.0        0.0
               VCC     4      0.0        0.0
              XOR2    23      1.0       23.0


              DFN0     8      1.0        8.0
              DFN1    21      1.0       21.0
            DFN1E0     1      1.0        1.0
                   -----          ----------
             TOTAL   271               260.0


  IO Cell usage:
              cell count
            OUTBUF     2
                   -----
             TOTAL     2


Core Cells         : 260 of 4608 (6%)
IO Cells           : 2

  RAM/ROM Usage Summary
Block Rams : 0 of 8 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 40MB peak: 112MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Mon Nov 11 18:18:20 2013

###########################################################]
