Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Mon Mar 31 15:38:55 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/Gsm_LPC_Analysis_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.418ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 2.709ns (59.761%)  route 1.824ns (40.239%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/CLK
    DSP48E2_X7Y13        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y13        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X7Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X7Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[22])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER_INST/V[22]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER.V<22>
    DSP48E2_X7Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[22]_V_DATA[22])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA_INST/V_DATA[22]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA.V_DATA<22>
    DSP48E2_X7Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[22]_ALU_OUT[22])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=5, routed)           0.670     2.350    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/C[22]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.105     2.455 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     2.455    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[32])
                                                      0.585     3.040 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.040    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.149 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          1.107     4.256    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg_n_84
    SLICE_X61Y52         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     4.344 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[56]_i_7/O
                         net (fo=1, routed)           0.021     4.365    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[56]_i_7_n_11
    SLICE_X61Y52         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[7])
                                                      0.202     4.567 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1/O[7]
                         net (fo=1, routed)           0.026     4.593    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1_n_19
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[63]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X61Y52         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[63]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.593    
  -------------------------------------------------------------------
                         slack                                  3.418    

Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 2.707ns (59.756%)  route 1.823ns (40.244%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/CLK
    DSP48E2_X7Y13        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y13        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X7Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X7Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[22])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER_INST/V[22]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER.V<22>
    DSP48E2_X7Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[22]_V_DATA[22])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA_INST/V_DATA[22]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA.V_DATA<22>
    DSP48E2_X7Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[22]_ALU_OUT[22])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=5, routed)           0.670     2.350    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/C[22]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.105     2.455 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     2.455    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[32])
                                                      0.585     3.040 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.040    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.149 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          1.107     4.256    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg_n_84
    SLICE_X61Y52         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     4.344 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[56]_i_7/O
                         net (fo=1, routed)           0.021     4.365    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[56]_i_7_n_11
    SLICE_X61Y52         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.200     4.565 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1/O[5]
                         net (fo=1, routed)           0.025     4.590    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1_n_21
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[61]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X61Y52         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[61]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.590    
  -------------------------------------------------------------------
                         slack                                  3.421    

Slack (MET) :             3.431ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 2.587ns (57.240%)  route 1.933ns (42.760%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/CLK
    DSP48E2_X7Y13        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y13        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X7Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X7Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[22])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER_INST/V[22]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER.V<22>
    DSP48E2_X7Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[22]_V_DATA[22])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA_INST/V_DATA[22]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA.V_DATA<22>
    DSP48E2_X7Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[22]_ALU_OUT[22])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=5, routed)           0.670     2.350    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/C[22]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.105     2.455 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     2.455    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[32])
                                                      0.585     3.040 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.040    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.149 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          1.214     4.364    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg_n_84
    SLICE_X61Y52         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     4.401 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[56]_i_4/O
                         net (fo=1, routed)           0.022     4.423    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[56]_i_4_n_11
    SLICE_X61Y52         CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.131     4.554 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1/O[6]
                         net (fo=1, routed)           0.026     4.580    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1_n_20
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[62]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X61Y52         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[62]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.580    
  -------------------------------------------------------------------
                         slack                                  3.431    

Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 2.674ns (59.461%)  route 1.823ns (40.539%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/CLK
    DSP48E2_X7Y13        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y13        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X7Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X7Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[22])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER_INST/V[22]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER.V<22>
    DSP48E2_X7Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[22]_V_DATA[22])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA_INST/V_DATA[22]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA.V_DATA<22>
    DSP48E2_X7Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[22]_ALU_OUT[22])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=5, routed)           0.670     2.350    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/C[22]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.105     2.455 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     2.455    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[32])
                                                      0.585     3.040 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.040    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.149 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          1.107     4.256    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg_n_84
    SLICE_X61Y52         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     4.344 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[56]_i_7/O
                         net (fo=1, routed)           0.021     4.365    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[56]_i_7_n_11
    SLICE_X61Y52         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.167     4.532 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1/O[4]
                         net (fo=1, routed)           0.025     4.557    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1_n_22
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[60]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X61Y52         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[60]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.557    
  -------------------------------------------------------------------
                         slack                                  3.454    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 2.593ns (58.704%)  route 1.824ns (41.296%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/CLK
    DSP48E2_X7Y13        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y13        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X7Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X7Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[22])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER_INST/V[22]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER.V<22>
    DSP48E2_X7Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[22]_V_DATA[22])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA_INST/V_DATA[22]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA.V_DATA<22>
    DSP48E2_X7Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[22]_ALU_OUT[22])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=5, routed)           0.670     2.350    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/C[22]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.105     2.455 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     2.455    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[32])
                                                      0.585     3.040 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.040    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.149 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          1.107     4.256    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg_n_84
    SLICE_X61Y52         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     4.344 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[56]_i_7/O
                         net (fo=1, routed)           0.021     4.365    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[56]_i_7_n_11
    SLICE_X61Y52         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[3])
                                                      0.086     4.451 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.026     4.477    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1_n_23
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[59]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X61Y52         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[59]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.477    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 2.802ns (63.688%)  route 1.598ns (36.312%))
  Logic Levels:           11  (CARRY8=2 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/CLK
    DSP48E2_X7Y13        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y13        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X7Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X7Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[22])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER_INST/V[22]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER.V<22>
    DSP48E2_X7Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[22]_V_DATA[22])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA_INST/V_DATA[22]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA.V_DATA<22>
    DSP48E2_X7Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[22]_ALU_OUT[22])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=5, routed)           0.670     2.350    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/C[22]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.105     2.455 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     2.455    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[32])
                                                      0.585     3.040 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.040    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.149 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.854     4.004    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg_n_84
    SLICE_X61Y51         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.152 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[48]_i_4/O
                         net (fo=1, routed)           0.022     4.174    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[48]_i_4_n_11
    SLICE_X61Y51         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.333 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.359    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[48]_i_1_n_11
    SLICE_X61Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.435 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.025     4.460    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1_n_25
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[57]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X61Y52         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[57]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.559ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 2.793ns (63.599%)  route 1.599ns (36.401%))
  Logic Levels:           11  (CARRY8=2 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/CLK
    DSP48E2_X7Y13        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y13        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X7Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X7Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[22])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER_INST/V[22]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER.V<22>
    DSP48E2_X7Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[22]_V_DATA[22])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA_INST/V_DATA[22]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA.V_DATA<22>
    DSP48E2_X7Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[22]_ALU_OUT[22])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=5, routed)           0.670     2.350    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/C[22]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.105     2.455 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     2.455    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[32])
                                                      0.585     3.040 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.040    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.149 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.854     4.004    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg_n_84
    SLICE_X61Y51         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.152 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[48]_i_4/O
                         net (fo=1, routed)           0.022     4.174    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[48]_i_4_n_11
    SLICE_X61Y51         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.333 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.359    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[48]_i_1_n_11
    SLICE_X61Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     4.426 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.026     4.452    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1_n_24
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[58]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X61Y52         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[58]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.452    
  -------------------------------------------------------------------
                         slack                                  3.559    

Slack (MET) :             3.571ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 2.782ns (63.523%)  route 1.598ns (36.477%))
  Logic Levels:           11  (CARRY8=2 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/CLK
    DSP48E2_X7Y13        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y13        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X7Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X7Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[22])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER_INST/V[22]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER.V<22>
    DSP48E2_X7Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[22]_V_DATA[22])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA_INST/V_DATA[22]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA.V_DATA<22>
    DSP48E2_X7Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[22]_ALU_OUT[22])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=5, routed)           0.670     2.350    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/C[22]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.105     2.455 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     2.455    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[32])
                                                      0.585     3.040 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.040    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.149 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.854     4.004    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg_n_84
    SLICE_X61Y51         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.152 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[48]_i_4/O
                         net (fo=1, routed)           0.022     4.174    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[48]_i_4_n_11
    SLICE_X61Y51         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.333 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.359    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[48]_i_1_n_11
    SLICE_X61Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.415 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1/O[0]
                         net (fo=1, routed)           0.025     4.440    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]_i_1_n_26
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X61Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X61Y52         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[56]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.440    
  -------------------------------------------------------------------
                         slack                                  3.571    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 2.760ns (64.044%)  route 1.550ns (35.956%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/CLK
    DSP48E2_X7Y13        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y13        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X7Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X7Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[22])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER_INST/V[22]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER.V<22>
    DSP48E2_X7Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[22]_V_DATA[22])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA_INST/V_DATA[22]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA.V_DATA<22>
    DSP48E2_X7Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[22]_ALU_OUT[22])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=5, routed)           0.670     2.350    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/C[22]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.105     2.455 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     2.455    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[32])
                                                      0.585     3.040 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.040    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.149 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.840     3.990    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg_n_84
    SLICE_X61Y51         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.090 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[48]_i_9/O
                         net (fo=1, routed)           0.013     4.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[48]_i_9_n_11
    SLICE_X61Y51         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.241     4.344 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[48]_i_1/O[7]
                         net (fo=1, routed)           0.026     4.370    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[48]_i_1_n_19
    SLICE_X61Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X61Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[55]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X61Y51         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[55]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 2.759ns (64.050%)  route 1.549ns (35.950%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/CLK
    DSP48E2_X7Y13        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y13        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X7Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X7Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[22])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER_INST/V[22]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_MULTIPLIER.V<22>
    DSP48E2_X7Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[22]_V_DATA[22])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA_INST/V_DATA[22]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_M_DATA.V_DATA<22>
    DSP48E2_X7Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[22]_ALU_OUT[22])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X7Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=5, routed)           0.670     2.350    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/C[22]
    DSP48E2_X8Y12        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[22]_C_DATA[22])
                                                      0.105     2.455 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA_INST/C_DATA[22]
                         net (fo=2, routed)           0.000     2.455    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_C_DATA.C_DATA<22>
    DSP48E2_X8Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[22]_ALU_OUT[32])
                                                      0.585     3.040 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.040    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.149 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.840     3.990    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/mul_ln126_reg_2439_reg_n_84
    SLICE_X61Y51         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.090 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[48]_i_9/O
                         net (fo=1, routed)           0.013     4.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204[48]_i_9_n_11
    SLICE_X61Y51         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     4.343 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[48]_i_1/O[5]
                         net (fo=1, routed)           0.025     4.368    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[48]_i_1_n_21
    SLICE_X61Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1917, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/ap_clk
    SLICE_X61Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[53]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X61Y51         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_40/empty_88_fu_204_reg[53]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.368    
  -------------------------------------------------------------------
                         slack                                  3.643    




