#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Oct 29 19:38:39 2023
# Process ID: 5664
# Current directory: C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/computer-composition-structure/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3128 C:\Users\24121\Desktop\minimip32-lite-master\minimip32-lite-master\computer-composition-structure\CPU\project_1.xpr
# Log file: C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/computer-composition-structure/CPU/vivado.log
# Journal file: C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/computer-composition-structure/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/computer-composition-structure/CPU/project_1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/computer-composition-structure/CPU'
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/computer-composition-structure/test1_inst.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/computer-composition-structure/test1_data.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'clkdiv' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clkdiv' (customized with software release 2019.2) has a different revision in the IP Catalog.
* Current project part 'xc7k70tfbv676-1' and the part 'xc7k325tffg900-2' used to customize the IP 'clkdiv' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 750.590 ; gain = 119.332
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/computer-composition-structure/CPU/project_1.srcs/sources_1/ip/data_ram/data_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_ram'...
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Unable to open the file 
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'e:/Xilinx/Vivado/2018.3/data/ip/xilinx/blk_mem_gen_v8_4/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'data_ram'. Failed to generate 'Vivado Verilog Simulation' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'data_ram'. Failed to generate 'Vivado Verilog Simulation' outputs: 
generate_target all [get_files C:/Users/24121/Desktop/minimip32-lite-master/minimip32-lite-master/computer-composition-structure/CPU/project_1.srcs/sources_1/ip/data_ram/data_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_ram'...
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Unable to open the file 
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'e:/Xilinx/Vivado/2018.3/data/ip/xilinx/blk_mem_gen_v8_4/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'data_ram'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'data_ram'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
