module sixteenbit_data_MUX(y_out,in_y,in_y_,in_selec);
output reg [15:0]y_out;
input [15:0] in_y, in_y_;
input [2:0] in_selec;
always@(in_y or in_y_ or in_selec)
begin
 y_out=~(~(in_y&~(in_selec&in_selec))&~(in_y_&in_selec));
end
endmodule
