# do lab2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying /apps/Altera/15.0/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /apps/Altera/15.0/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+/home/julam5/Desktop/lab2 {/home/julam5/Desktop/lab2/findNext.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:40 on Jan 25,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/julam5/Desktop/lab2" /home/julam5/Desktop/lab2/findNext.v 
# -- Compiling module findNext
# 
# Top level modules:
# 	findNext
# End time: 16:40:40 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/julam5/Desktop/lab2 {/home/julam5/Desktop/lab2/hw_scroll_fsm.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:41 on Jan 25,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/julam5/Desktop/lab2" /home/julam5/Desktop/lab2/hw_scroll_fsm.v 
# -- Compiling module hw_scroll_fsm
# 
# Top level modules:
# 	hw_scroll_fsm
# End time: 16:40:41 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/julam5/Desktop/lab2 {/home/julam5/Desktop/lab2/lab2_2b.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:41 on Jan 25,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/julam5/Desktop/lab2" /home/julam5/Desktop/lab2/lab2_2b.v 
# -- Compiling module lab2_2b
# 
# Top level modules:
# 	lab2_2b
# End time: 16:40:41 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib mysystem_lab2_part3
# ** Warning: (vlib-34) Library already exists at "mysystem_lab2_part3".
# vmap mysystem_lab2_part3 mysystem_lab2_part3
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet mysystem_lab2_part3 mysystem_lab2_part3 
# Modifying modelsim.ini
# vlog -vlog01compat -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/mysystem_lab2_part3.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:41 on Jan 25,2016
# vlog -reportprogress 300 -vlog01compat -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/mysystem_lab2_part3.v 
# -- Compiling module mysystem_lab2_part3
# 
# Top level modules:
# 	mysystem_lab2_part3
# End time: 16:40:41 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:41 on Jan 25,2016
# vlog -reportprogress 300 -vlog01compat -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 16:40:41 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:41 on Jan 25,2016
# vlog -reportprogress 300 -vlog01compat -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 16:40:41 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:41 on Jan 25,2016
# vlog -reportprogress 300 -vlog01compat -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1.v 
# -- Compiling module mysystem_lab2_part3_mm_interconnect_1
# 
# Top level modules:
# 	mysystem_lab2_part3_mm_interconnect_1
# End time: 16:40:43 on Jan 25,2016, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:43 on Jan 25,2016
# vlog -reportprogress 300 -vlog01compat -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter
# End time: 16:40:43 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:43 on Jan 25,2016
# vlog -reportprogress 300 -vlog01compat -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0.v 
# -- Compiling module mysystem_lab2_part3_mm_interconnect_0
# 
# Top level modules:
# 	mysystem_lab2_part3_mm_interconnect_0
# End time: 16:40:43 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter_001.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:43 on Jan 25,2016
# vlog -reportprogress 300 -vlog01compat -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter_001.v 
# -- Compiling module mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter_001
# 
# Top level modules:
# 	mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter_001
# End time: 16:40:43 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_sys_clk.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:43 on Jan 25,2016
# vlog -reportprogress 300 -vlog01compat -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_sys_clk.v 
# -- Compiling module mysystem_lab2_part3_sys_clk
# 
# Top level modules:
# 	mysystem_lab2_part3_sys_clk
# End time: 16:40:43 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:43 on Jan 25,2016
# vlog -reportprogress 300 -vlog01compat -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 
# -- Compiling module altera_up_avalon_reset_from_locked_signal
# 
# Top level modules:
# 	altera_up_avalon_reset_from_locked_signal
# End time: 16:40:43 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_sys_clk_sys_pll.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:43 on Jan 25,2016
# vlog -reportprogress 300 -vlog01compat -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_sys_clk_sys_pll.v 
# -- Compiling module mysystem_lab2_part3_sys_clk_sys_pll
# 
# Top level modules:
# 	mysystem_lab2_part3_sys_clk_sys_pll
# End time: 16:40:43 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/reg32.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:43 on Jan 25,2016
# vlog -reportprogress 300 -vlog01compat -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/reg32.v 
# -- Compiling module reg32
# 
# Top level modules:
# 	reg32
# End time: 16:40:44 on Jan 25,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/reg32_avalon_interface.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:44 on Jan 25,2016
# vlog -reportprogress 300 -vlog01compat -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/reg32_avalon_interface.v 
# -- Compiling module reg32_avalon_interface
# 
# Top level modules:
# 	reg32_avalon_interface
# End time: 16:40:44 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_pushbutton.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:44 on Jan 25,2016
# vlog -reportprogress 300 -vlog01compat -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_pushbutton.v 
# -- Compiling module mysystem_lab2_part3_pushbutton
# 
# Top level modules:
# 	mysystem_lab2_part3_pushbutton
# End time: 16:40:44 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_onchip_memory2_0.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:44 on Jan 25,2016
# vlog -reportprogress 300 -vlog01compat -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_onchip_memory2_0.v 
# -- Compiling module mysystem_lab2_part3_onchip_memory2_0
# 
# Top level modules:
# 	mysystem_lab2_part3_onchip_memory2_0
# End time: 16:40:44 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_jtag_uart_0.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:44 on Jan 25,2016
# vlog -reportprogress 300 -vlog01compat -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_jtag_uart_0.v 
# -- Compiling module mysystem_lab2_part3_jtag_uart_0_sim_scfifo_w
# -- Compiling module mysystem_lab2_part3_jtag_uart_0_scfifo_w
# -- Compiling module mysystem_lab2_part3_jtag_uart_0_sim_scfifo_r
# -- Compiling module mysystem_lab2_part3_jtag_uart_0_scfifo_r
# -- Compiling module mysystem_lab2_part3_jtag_uart_0
# 
# Top level modules:
# 	mysystem_lab2_part3_jtag_uart_0
# End time: 16:40:44 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_hps_0.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:44 on Jan 25,2016
# vlog -reportprogress 300 -vlog01compat -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_hps_0.v 
# -- Compiling module mysystem_lab2_part3_hps_0
# 
# Top level modules:
# 	mysystem_lab2_part3_hps_0
# End time: 16:40:44 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_hps_0_hps_io.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:44 on Jan 25,2016
# vlog -reportprogress 300 -vlog01compat -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_hps_0_hps_io.v 
# -- Compiling module mysystem_lab2_part3_hps_0_hps_io
# 
# Top level modules:
# 	mysystem_lab2_part3_hps_0_hps_io
# End time: 16:40:45 on Jan 25,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:45 on Jan 25,2016
# vlog -reportprogress 300 -vlog01compat -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram.v 
# -- Compiling module hps_sdram
# 
# Top level modules:
# 	hps_sdram
# End time: 16:40:45 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:45 on Jan 25,2016
# vlog -reportprogress 300 -vlog01compat -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 
# -- Compiling module hps_sdram_p0_acv_hard_io_pads
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_io_pads
# End time: 16:40:45 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:45 on Jan 25,2016
# vlog -reportprogress 300 -vlog01compat -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 
# -- Compiling module altera_mem_if_hhp_qseq_synth_top
# 
# Top level modules:
# 	altera_mem_if_hhp_qseq_synth_top
# End time: 16:40:45 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:45 on Jan 25,2016
# vlog -reportprogress 300 -vlog01compat -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 
# -- Compiling module hps_sdram_p0_clock_pair_generator
# 
# Top level modules:
# 	hps_sdram_p0_clock_pair_generator
# End time: 16:40:45 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:45 on Jan 25,2016
# vlog -reportprogress 300 -vlog01compat -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 
# -- Compiling module hps_sdram_p0_acv_hard_addr_cmd_pads
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_addr_cmd_pads
# End time: 16:40:46 on Jan 25,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_generic_ddio.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:46 on Jan 25,2016
# vlog -reportprogress 300 -vlog01compat -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_generic_ddio.v 
# -- Compiling module hps_sdram_p0_generic_ddio
# 
# Top level modules:
# 	hps_sdram_p0_generic_ddio
# End time: 16:40:46 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_acv_ldc.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:46 on Jan 25,2016
# vlog -reportprogress 300 -vlog01compat -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_acv_ldc.v 
# -- Compiling module hps_sdram_p0_acv_ldc
# 
# Top level modules:
# 	hps_sdram_p0_acv_ldc
# End time: 16:40:46 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_altdqdqs.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:46 on Jan 25,2016
# vlog -reportprogress 300 -vlog01compat -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_altdqdqs.v 
# -- Compiling module hps_sdram_p0_altdqdqs
# 
# Top level modules:
# 	hps_sdram_p0_altdqdqs
# End time: 16:40:46 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:46 on Jan 25,2016
# vlog -reportprogress 300 -vlog01compat -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 
# -- Compiling module hps_sdram_p0_acv_hard_memphy
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_memphy
# End time: 16:40:46 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_SDRAM.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:46 on Jan 25,2016
# vlog -reportprogress 300 -vlog01compat -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_SDRAM.v 
# -- Compiling module mysystem_lab2_part3_SDRAM_input_efifo_module
# -- Compiling module mysystem_lab2_part3_SDRAM
# 
# Top level modules:
# 	mysystem_lab2_part3_SDRAM
# End time: 16:40:46 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_irq_mapper_001.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:46 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_irq_mapper_001.sv 
# -- Compiling module mysystem_lab2_part3_irq_mapper_001
# 
# Top level modules:
# 	mysystem_lab2_part3_irq_mapper_001
# End time: 16:40:46 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_irq_mapper.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:46 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_irq_mapper.sv 
# -- Compiling module mysystem_lab2_part3_irq_mapper
# 
# Top level modules:
# 	mysystem_lab2_part3_irq_mapper
# End time: 16:40:47 on Jan 25,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:47 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 16:40:47 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:47 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 16:40:47 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_rsp_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:47 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_rsp_mux.sv 
# -- Compiling module mysystem_lab2_part3_mm_interconnect_1_rsp_mux
# 
# Top level modules:
# 	mysystem_lab2_part3_mm_interconnect_1_rsp_mux
# End time: 16:40:47 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_rsp_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:47 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_rsp_demux.sv 
# -- Compiling module mysystem_lab2_part3_mm_interconnect_1_rsp_demux
# 
# Top level modules:
# 	mysystem_lab2_part3_mm_interconnect_1_rsp_demux
# End time: 16:40:47 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_cmd_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:47 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_cmd_mux.sv 
# -- Compiling module mysystem_lab2_part3_mm_interconnect_1_cmd_mux
# 
# Top level modules:
# 	mysystem_lab2_part3_mm_interconnect_1_cmd_mux
# End time: 16:40:47 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_cmd_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:47 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_cmd_demux.sv 
# -- Compiling module mysystem_lab2_part3_mm_interconnect_1_cmd_demux
# 
# Top level modules:
# 	mysystem_lab2_part3_mm_interconnect_1_cmd_demux
# End time: 16:40:48 on Jan 25,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:48 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 16:40:48 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:48 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 16:40:48 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_address_alignment.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:48 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_address_alignment.sv 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 16:40:49 on Jan 25,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:49 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 16:40:50 on Jan 25,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 21
# vlog -vlog01compat -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:50 on Jan 25,2016
# vlog -reportprogress 300 -vlog01compat -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 16:40:50 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_router_002.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:50 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_router_002.sv 
# -- Compiling module mysystem_lab2_part3_mm_interconnect_1_router_002_default_decode
# -- Compiling module mysystem_lab2_part3_mm_interconnect_1_router_002
# 
# Top level modules:
# 	mysystem_lab2_part3_mm_interconnect_1_router_002
# End time: 16:40:50 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_router.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:50 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_router.sv 
# -- Compiling module mysystem_lab2_part3_mm_interconnect_1_router_default_decode
# -- Compiling module mysystem_lab2_part3_mm_interconnect_1_router
# 
# Top level modules:
# 	mysystem_lab2_part3_mm_interconnect_1_router
# End time: 16:40:50 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:50 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 16:40:50 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:50 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 16:40:51 on Jan 25,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_axi_master_ni.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:51 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_axi_master_ni.sv 
# -- Compiling module altera_merlin_axi_master_ni
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_axi_master_ni.sv(763): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_axi_master_ni.sv(767): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_axi_master_ni.sv(701): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_axi_master_ni.sv(703): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_axi_master_ni.sv(705): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_axi_master_ni.sv(707): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_axi_master_ni.sv(722): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_axi_master_ni.sv(738): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_axi_master_ni.sv(740): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_axi_master_ni.sv(742): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_axi_master_ni.sv(744): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_axi_master_ni
# End time: 16:40:51 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 11
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:51 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 16:40:51 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:51 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 
# -- Compiling module mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# 
# Top level modules:
# 	mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# End time: 16:40:51 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:51 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 16:40:51 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:51 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module mysystem_lab2_part3_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	mysystem_lab2_part3_mm_interconnect_0_rsp_mux
# End time: 16:40:52 on Jan 25,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:52 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module mysystem_lab2_part3_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	mysystem_lab2_part3_mm_interconnect_0_rsp_demux
# End time: 16:40:52 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:52 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module mysystem_lab2_part3_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	mysystem_lab2_part3_mm_interconnect_0_cmd_mux
# End time: 16:40:52 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:52 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module mysystem_lab2_part3_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	mysystem_lab2_part3_mm_interconnect_0_cmd_demux
# End time: 16:40:52 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:52 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router_003.sv 
# -- Compiling module mysystem_lab2_part3_mm_interconnect_0_router_003_default_decode
# -- Compiling module mysystem_lab2_part3_mm_interconnect_0_router_003
# 
# Top level modules:
# 	mysystem_lab2_part3_mm_interconnect_0_router_003
# End time: 16:40:52 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:52 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router_002.sv 
# -- Compiling module mysystem_lab2_part3_mm_interconnect_0_router_002_default_decode
# -- Compiling module mysystem_lab2_part3_mm_interconnect_0_router_002
# 
# Top level modules:
# 	mysystem_lab2_part3_mm_interconnect_0_router_002
# End time: 16:40:52 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:52 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router.sv 
# -- Compiling module mysystem_lab2_part3_mm_interconnect_0_router_default_decode
# -- Compiling module mysystem_lab2_part3_mm_interconnect_0_router
# 
# Top level modules:
# 	mysystem_lab2_part3_mm_interconnect_0_router
# End time: 16:40:53 on Jan 25,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:53 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 
# -- Compiling module altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(199): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2258): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2262): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2242): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# End time: 16:40:53 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:53 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 
# -- Compiling module altera_mem_if_hard_memory_controller_top_cyclonev
# 
# Top level modules:
# 	altera_mem_if_hard_memory_controller_top_cyclonev
# End time: 16:40:54 on Jan 25,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_mem_if_oct_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:54 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 
# -- Compiling module altera_mem_if_oct_cyclonev
# 
# Top level modules:
# 	altera_mem_if_oct_cyclonev
# End time: 16:40:54 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram_pll.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:54 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram_pll.sv 
# -- Compiling module hps_sdram_pll
# 
# Top level modules:
# 	hps_sdram_pll
# End time: 16:40:54 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:54 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0.sv 
# -- Compiling module hps_sdram_p0
# 
# Top level modules:
# 	hps_sdram_p0
# End time: 16:40:55 on Jan 25,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_mem_if_dll_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:55 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 
# -- Compiling module altera_mem_if_dll_cyclonev
# 
# Top level modules:
# 	altera_mem_if_dll_cyclonev
# End time: 16:40:55 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_hps_0_hps_io_border.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:55 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_hps_0_hps_io_border.sv 
# -- Compiling module mysystem_lab2_part3_hps_0_hps_io_border
# 
# Top level modules:
# 	mysystem_lab2_part3_hps_0_hps_io_border
# End time: 16:40:55 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work mysystem_lab2_part3 +incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules {/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_hps_0_fpga_interfaces.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:55 on Jan 25,2016
# vlog -reportprogress 300 -sv -work mysystem_lab2_part3 "+incdir+/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules" /home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_hps_0_fpga_interfaces.sv 
# -- Compiling module mysystem_lab2_part3_hps_0_fpga_interfaces
# 
# Top level modules:
# 	mysystem_lab2_part3_hps_0_fpga_interfaces
# End time: 16:40:55 on Jan 25,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.hw_scroll_fsm
# vsim -i -l msim_transcript -do "lab2_run_msim_rtl_verilog.do" 
# Start time: 16:41:43 on Jan 25,2016
# //  ModelSim ALTERA 10.3d Oct  7 2014 Linux 2.6.32-573.12.1.el6.x86_64
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.hw_scroll_fsm
# Loading work.findNext
add wave -position insertpoint  \
sim:/hw_scroll_fsm/S0 \
sim:/hw_scroll_fsm/S1 \
sim:/hw_scroll_fsm/S2 \
sim:/hw_scroll_fsm/S3 \
sim:/hw_scroll_fsm/reset \
sim:/hw_scroll_fsm/clock \
sim:/hw_scroll_fsm/hexs \
sim:/hw_scroll_fsm/nextHexs \
sim:/hw_scroll_fsm/index \
sim:/hw_scroll_fsm/nextIndex \
sim:/hw_scroll_fsm/state \
sim:/hw_scroll_fsm/nextState \
sim:/hw_scroll_fsm/Done \
sim:/hw_scroll_fsm/Count \
sim:/hw_scroll_fsm/Max_Count \
sim:/hw_scroll_fsm/nextLetter \
sim:/hw_scroll_fsm/indexW
add wave  \
sim:/hw_scroll_fsm/S0 \
sim:/hw_scroll_fsm/S1 \
sim:/hw_scroll_fsm/S2 \
sim:/hw_scroll_fsm/S3 \
sim:/hw_scroll_fsm/reset \
sim:/hw_scroll_fsm/clock \
sim:/hw_scroll_fsm/hexs \
sim:/hw_scroll_fsm/nextHexs \
sim:/hw_scroll_fsm/index \
sim:/hw_scroll_fsm/nextIndex \
sim:/hw_scroll_fsm/state \
sim:/hw_scroll_fsm/nextState \
sim:/hw_scroll_fsm/Done \
sim:/hw_scroll_fsm/Count \
sim:/hw_scroll_fsm/Max_Count \
sim:/hw_scroll_fsm/nextLetter \
sim:/hw_scroll_fsm/indexW
force -freeze sim:/hw_scroll_fsm/clock 1 0, 0 {10 ps} -r 20
force -drive sim:/hw_scroll_fsm/reset 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -drive sim:/hw_scroll_fsm/reset 1 0
run
force -drive sim:/hw_scroll_fsm/reset 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit
# End time: 17:10:41 on Jan 25,2016, Elapsed time: 0:28:58
# Errors: 0, Warnings: 0
