#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Jan  4 11:58:20 2024
# Process ID: 6976
# Current directory: C:/Xilinx/SST/semester_project2/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20152 C:\Xilinx\SST\semester_project2\project_1\project_1.xpr
# Log file: C:/Xilinx/SST/semester_project2/project_1/vivado.log
# Journal file: C:/Xilinx/SST/semester_project2/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/SST/semester_project2/project_1/project_1.xpr
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse {{C:/Xilinx/SST/semester_project2/Nexys-A7-100T-Master .xdc}}
launch_simulation
source FSM1_tb.tcl
close_sim
launch_simulation
source FSM1_tb.tcl
relaunch_sim
close_sim
launch_simulation
source FSM1_tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source FSM1_tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
add_bp {C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v} 7
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
close_design
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_design
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_design
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
report_utilization -name utilization_1
report_power -name {power_1}
close_design
synth_design -rtl -name rtl_1
launch_simulation -mode post-implementation -type timing
close_design
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_design
open_run impl_1
launch_simulation -mode post-implementation -type timing
source detect_machine_tb.tcl
report_power -name {power_1}
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_sim
close_sim
