<table class="sphinxhide" width="100%">
 <tr width="100%">
    <td align="center"><img src="https://raw.githubusercontent.com/Xilinx/Image-Collateral/main/xilinx-logo.png" width="30%"/><h1> AIE-ML Development </h1>
    <a href="https://www.xilinx.com/products/design-tools/vitis.html">See Vitis™ Development Environment on xilinx.com</br></a>
    </td>
 </tr>
</table>

## Feature Tutorials

The AIE-ML Development Feature Tutorials highlight specific features and flows that help develop AIE-ML applications.

 <table style="width:100%">
 <tr>
 <td width="35%" align="center"><b>Tutorial</b>
 <td width="65%" align="center"><b>Description</b>
 </tr>
 <tr>
 <td align="center"><a href="./01-aie_a_to_z/">A to Z Bare-metal Flow</a></td>
 <td>This tutorial walks through the steps to create a custom Baremetal platform, and also integrate Baremetal host application along with  an AI Engines graph and PL kernels.</td>
 </tr>
 <tr>
 <td align="center"><a href="./02-using-gmio/">Using GMIO with AIE-ML</a></td>
 <td>This tutorial introduces the usage of global memory I/O (GMIO) for sharing data between the AI Engine-ML (AIE-ML) and external DDR.</td>
 </tr>
 <tr>
 <td align="center"><a href="./03-rtp-reconfiguration/">Runtime Parameter Reconfiguration</a></td>
 <td>Learn how to dynamically update AI Engine-ML (AIE-ML) runtime parameters.</td>
 </tr>
 <tr>
 <td align="center"><a href="./04-packet-switching/">Packet Switching</a></td>
 <td>This tutorial illustrates how to use data packet switching with AI Engine-ML (AIE-ML) designs to optimize efficiency.</td>
 </tr>
 <tr>
 <td align="center"><a href="./05-AI-engine-versal-integration/">AI Engine Versal Integration for Hardware Emulation and Hardware</a></td>
 <td>This tutorial demonstrates creating a system design running on the AI Engine-ML (AIE-ML), PS, and PL and validating the design running on these heterogeneous domains by running Hardware Emulation.</td>
 </tr>
 <tr>
 <td align="center"><a href="./13-aie-ml-performance-analysis/">AI Engine-ML Performance Analysis Tutorial</a></td>
 <td> This tutorial introduces you to performance analysis and optimization methods, and shows you how synchronization works in graph execution. It also demonstrates the analysis of a hang issue using an example. </td>
 </tr>
 <tr>
 <td align="center"><a href="./20-aiecompiler-features/">AIE Compiler Features</a></td>
 <td>This tutorial shares a variety of features that are useful for AI Engine / AI Engine-ML (AIE-ML) programming to create more visible and efficient code compared to early versions of the compiler.</td>
 </tr>
 </table>



<p class="sphinxhide" align="center"><sub>Copyright © 2020–2023 Advanced Micro Devices, Inc</sub></p>

<p class="sphinxhide" align="center"><sup><a href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a></sup></p>
