<reference anchor="IEEE.62142-2005" target="https://ieeexplore.ieee.org/document/4140792">
  <front>
    <title>Verilog Register Transfer Level Synthesis</title>
    <seriesInfo name="DOI" value="10.1109/IEEESTD.2005.339572"/>
    <author>
      <organization abbrev="IEEE">Institute of Electrical and Electronics Engineers</organization>
      <address>
        <postal>
          <city>New York</city>
          <country>USA</country>
        </postal>
      </address>
    </author>
    <keyword>IEC Standards</keyword>
    <keyword>Verilog</keyword>
    <keyword>Registers</keyword>
  </front>
</reference>