<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>soc_cpu_wrap_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>ddr_m</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="ddr_m"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_awlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_awcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_wid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_arlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_arcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr_m_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DDR_M.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DDR_M.PROTOCOL">AXI4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DDR_M.FREQ_HZ">45454544</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DDR_M.ID_WIDTH">6</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DDR_M.ADDR_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DDR_M.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DDR_M.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DDR_M.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DDR_M.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DDR_M.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DDR_M.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DDR_M.HAS_BURST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DDR_M.HAS_LOCK">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DDR_M.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DDR_M.HAS_CACHE">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DDR_M.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DDR_M.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DDR_M.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DDR_M.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DDR_M.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DDR_M.SUPPORTS_NARROW_BURST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DDR_M.NUM_READ_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DDR_M.NUM_WRITE_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DDR_M.MAX_BURST_LENGTH">256</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DDR_M.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DDR_M.CLK_DOMAIN">soc_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DDR_M.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DDR_M.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DDR_M.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DDR_M.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.DDR_M.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ext_s</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="ext_s"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_awlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_awcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_wid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_arlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_arcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_s_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.EXT_S.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.EXT_S.PROTOCOL">AXI4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.EXT_S.FREQ_HZ">45454544</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.EXT_S.ID_WIDTH">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.EXT_S.ADDR_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.EXT_S.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.EXT_S.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.EXT_S.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.EXT_S.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.EXT_S.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.EXT_S.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.EXT_S.HAS_BURST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.EXT_S.HAS_LOCK">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.EXT_S.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.EXT_S.HAS_CACHE">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.EXT_S.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.EXT_S.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.EXT_S.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.EXT_S.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.EXT_S.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.EXT_S.SUPPORTS_NARROW_BURST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.EXT_S.NUM_READ_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.EXT_S.NUM_WRITE_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.EXT_S.MAX_BURST_LENGTH">256</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.EXT_S.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.EXT_S.CLK_DOMAIN">soc_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.EXT_S.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.EXT_S.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.EXT_S.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.EXT_S.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.EXT_S.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rstn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rstn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RSTN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RSTN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">ddr_m:ext_s</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rstn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">45454544</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">soc_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dbg_apb_s</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="apb" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="apb_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PSLVERR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dbg_pslverr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dbg_paddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dbg_pready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PENABLE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dbg_penable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dbg_pprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PWRITE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dbg_pwrite</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PRDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dbg_prdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PWDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dbg_pwdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PSEL</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dbg_psel</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dbg_pstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>uart</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="uart" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="uart_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TxD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>uart_tx</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RxD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>uart_rx</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>jtag</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="jtag" spirit:version="2.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="jtag_rtl" spirit:version="2.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDI</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>tdi</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TMS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>tms</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>tck</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDO</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>tdo</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rmii</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="rmii" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="rmii_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rmii_txd</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CRS_DV</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rmii_crsdv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TX_EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rmii_txen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rmii_rxd</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>ddr_m</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="user" spirit:minimum="4096" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="user">32</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>ext_s</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="user" spirit:minimum="4096" spirit:rangeType="long">4294967296</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="user">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>cpu_wrap</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed May 31 18:05:44 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5b7ee1c0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>soc_cpu_wrap_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed May 31 18:05:44 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5b7ee1c0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>cpu_wrap</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed May 31 18:05:44 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f14d82cb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>soc_cpu_wrap_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed May 31 18:05:44 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f14d82cb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed May 31 18:20:19 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5b7ee1c0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_32k</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rstn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_awlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_awcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_wid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_arlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_arcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_m_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_awlock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_awcache</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">3</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_wid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_arlock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_arcache</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">3</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_s_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dbg_psel</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dbg_penable</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dbg_paddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dbg_pwrite</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dbg_pstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dbg_pprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dbg_pwdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dbg_prdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dbg_pslverr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dbg_pready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>uart_tx</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>uart_rx</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sclk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>nss</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mosi</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>miso</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rmii_refclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rmii_crsdv</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rmii_rxd</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rmii_txen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rmii_txd</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tck</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tms</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tdi</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tdo</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/5781/src/cpu_wrap_nodef.all.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/soc_cpu_wrap_0_0.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/5781/src/cpu_wrap_nodef.all.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/soc_cpu_wrap_0_0.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>soc_cpu_wrap_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>soc_cpu_wrap_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>soc_cpu_wrap_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>soc_cpu_wrap_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>soc_cpu_wrap_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>cpu_wrap_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">soc_cpu_wrap_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>cpu_wrap_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>29</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@628d822f_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72fdf8ec_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@213ffa3f_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@edca30_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eff97be_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d335b8c_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cc28c51_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e2482dc_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5be29bae_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8405cdd_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5257d7fe_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ed8f269_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7084987f_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@629b776a_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63d26ab3_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a58e02f_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6359f252_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6671831f_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b181d6_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@353d0842_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50a5573f_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37cec75e_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c67619f_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7138082b_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48dcbb96_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f38daf_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5db9cf99_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72accfaa_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@329fb9d0_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38e45461_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1427e16a_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ddc4bdc_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36d38489_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77752349_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ba8e32d_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3020e82b_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d20d92d_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45f2b677_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59c802e9_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f7b91cb_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10f16bd_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@380046a0_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba5d1a9_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@90b6d74_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55d49e16_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e49ec6b_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18581fdc_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45f744e2_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f1e1d46_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fea3b6d_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cdf7e18_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6be1111e_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@393d7e6d_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3934d771_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1075465_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d0ba6e9_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70020189_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f7a531a_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31383f69_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75773108_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25833163_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a451cea_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18de4dcb_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@478830dc_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@754dcca3_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@335bdd7e_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77e90fed_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f8fe159_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a0fce91_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1392f9ac_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2799c2bc_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@771a5ca3_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27fd9c42_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@366efb11_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e30a28c_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4727494a_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1777f57c_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d2bb42a_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@391acc20_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6076d431_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ab3ae5d_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49b52787_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@212d22a5_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bfa0525_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2352062d_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20fc8396_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a91fa32_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aeb9e24_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cc6cdf4_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69d68265_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5955e142_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55df4e74_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fe65596_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cbe83c5_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@720620af_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3187753e_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@688ce5ed_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40dfbca_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50021c91_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f63d803_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53787d6b_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bf03a56_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65243b92_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56926efe_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12cdbd37_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bbace12_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@648d9e23_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13bfa8a9_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f896eb4_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e83e792_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2272d1fa_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e2b54e0_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e87bea_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fbece2_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1905288c_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21fed18c_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dc8aac9_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2550beef_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24488b67_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@289700bc_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f42289b_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b8c7230_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@260842d4_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@171069bb_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@485d3ea_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1853f3db_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@93a0f3a_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ad98f1f_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@797bb06c_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d28f25_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c193419_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72a1cfac_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52be3bb9_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3412ba63_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33c30eeb_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60dfaf10_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bddacf5_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5df41c8e_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1248529b_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56636482_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6200586f_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@276b3e6a_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cc4497a_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49310fb4_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@583c5452_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3484fa8d_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e6eff2a_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cc0df09_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d223291_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e318322_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5315a8a6_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d4e3c6d_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bfc3059_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@331f8b28_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5acecf51_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24dc3cfc_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2de9a811_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c0131a2_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e981b1d_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@307ddfaf_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e7d433a_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e3a6b13_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@704e6c9f_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a21c479_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d242bc5_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d9ebd67_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@516387a8_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@622bf98a_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a7fe4c7_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c329286_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5794367c_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d0ca3e8_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b6f1587_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56369ea1_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53c40525_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44f8d0de_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7db34be5_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67fcebff_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a9bf1c7_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dd0d6e1_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3844f4ef_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75a64d_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69d5ffee_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@234d8ea8_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce8076e_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3df193a3_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@483ed4a8_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68f36a89_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e8941f9_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@614fcf99_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f7bad_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20011d83_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4799b70_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@138a000a_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd3f606_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ee1dbd6_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ce877b3_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b29df20_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31ea5705_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eb5c10_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73dced8b_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@966837a_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@366de6aa_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@435f2124_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@286919e9_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ab2fbe0_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@102bdb90_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2498f6c3_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19546d7b_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71cfa8c6_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f183e2d_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a368c04_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a1fdc85_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cfc1fe7_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46d08e1f_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12e724a2_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@178b1559_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2288d3a3_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3db906cc_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e8a7fd4_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@82a18ae_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2372d2fc_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b2a980e_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582cab52_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@457b93f3_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@470847e5_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f753726_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41f78f72_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f75132d_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36c6d94_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@361bc113_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37f2a5b9_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6456b644_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b5749a6_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5647decb_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5308b624_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3df90bda_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ece8570_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d4ecea0_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d2f0cfb_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@403f96e5_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@254bc276_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@403ac816_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68d9d6a0_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec97bfb_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c0a4494_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18fb880_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4de7f4e2_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a4e8f2_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@572ddc0a_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@107d02a_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@779ec81e_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e5707c5_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@754e323_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63b5b119_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41f9a108_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19387fdb_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f7a6ba_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@91b24db_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fb86b24_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@195e8310_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c8a91eb_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@506aa789_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@757dde74_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@188350ba_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71016d85_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7661aa54_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cbc34e5_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e2d5d66_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fa76958_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@271676b7_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f63a738_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30e60862_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c9b53ba_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38e6ce15_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b2f6bf8_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c460e89_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b1281ba_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50cb846a_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@740321cb_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6132a0e9_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d3b81a_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a2bfa2d_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@438e1698_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5363559_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@441d203b_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c7862eb_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c5e1294_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e80ebe2_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@409a1430_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3975a38_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72bb9716_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66b8e36c_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@423f51d0_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76c56a52_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2459697c_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58396d09_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c543340_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7544e3b_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28e091d_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@231f885_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@359d2325_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4387794_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51263de7_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a47d502_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fcba905_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c52ffb0_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aeabdcd_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5391cf36_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@538e7ccd_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12d8a7ae_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@751b093_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d6c047b_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55e5569c_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62725baa_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f6a2d8f_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20d970a_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@537d1f0f_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3228e877_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@372e7604_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7016985b_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79fd1e54_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c6c62b0_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c633dec_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@da38171_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@779a755f_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c02526c_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9e7ebf_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8f76e5e_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56cb3728_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2afe8b64_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cde4ccb_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf33c10_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b2241b9_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@620ef41e_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25638024_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3148d8a0_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a75b44c_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20d68cf0_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4579dead_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e1e09f5_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@938e939_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12fa06a9_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@649058a_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@713a7699_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70495d94_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6def979e_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b57cdb7_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@602c18f0_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a8b0a69_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db1cd0f_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c041041_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40c3fae5_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1733b977_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@122bc1cd_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2940b3e5_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b69d91b_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ff7a4d0_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a2395ec_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@529f8223_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2af21a7f_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32254a8e_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@348c59e4_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41e9da87_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ddb78cb_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f890437_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@501fbc6a_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4350d703_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c20a710_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3141f9c1_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2113fffc_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bbb7f38_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@574f4e80_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a1397e0_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c1bfec_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c5edfe7_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@155f6a06_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@520ad332_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bad8c80_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7648825e_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22afbc5b_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74809974_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56a02ff1_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3101ba15_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a22831c_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@289168f6_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53b44c0c_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f80b965_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e989632_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dd3fa34_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7738595d_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@262cad56_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5efd92b1_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1396bb6e_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a745498_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eee0ebf_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ff89891_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45d09965_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21732b5_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c8861df_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@209c2c0e_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29e520ec_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c58641_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c29d52e_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e45b5fe_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eca3b60_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cc3c82b_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4342a79f_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47b2f5d0_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf52e27_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19dc287d_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65bdb75b_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@282242b_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4de7b214_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fcf7867_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@133e6191_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@185cbe73_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51d976b2_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62156e56_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@377c030d_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56294dea_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@555d7528_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cb81041_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c41cc32_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41e81bbf_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5db5fe39_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6479835_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b17eff6_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76ea5283_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28b2541_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78b36b59_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a8ff7cc_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@350ddfa0_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ffc324a_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@261480eb_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@faa17ab_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@652c6623_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40711132_ARCHIVE_LOCATION">/home/yutong/RISC-V_SoC</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DDR_M.ADDR_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DDR_M.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DDR_M.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DDR_M.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DDR_M.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DDR_M.DATA_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DDR_M.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DDR_M.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DDR_M.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DDR_M.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DDR_M.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DDR_M.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DDR_M.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DDR_M.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DDR_M.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DDR_M.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DDR_M.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DDR_M.MAX_BURST_LENGTH" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DDR_M.NUM_READ_OUTSTANDING" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DDR_M.NUM_WRITE_OUTSTANDING" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DDR_M.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DDR_M.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DDR_M.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DDR_M.SUPPORTS_NARROW_BURST" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DDR_M.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.EXT_S.ADDR_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.EXT_S.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.EXT_S.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.EXT_S.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.EXT_S.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.EXT_S.DATA_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.EXT_S.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.EXT_S.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.EXT_S.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.EXT_S.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.EXT_S.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.EXT_S.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.EXT_S.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.EXT_S.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.EXT_S.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.EXT_S.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.EXT_S.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.EXT_S.MAX_BURST_LENGTH" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.EXT_S.NUM_READ_OUTSTANDING" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.EXT_S.NUM_WRITE_OUTSTANDING" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.EXT_S.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.EXT_S.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.EXT_S.RUSER_BITS_PER_BYTE" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.EXT_S.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.EXT_S.SUPPORTS_NARROW_BURST" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.EXT_S.WUSER_BITS_PER_BYTE" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.EXT_S.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="b48e8e6d"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="01dc443f"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="33dc7b2b"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="1d850d9f"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="9e35114c"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="81bd386f"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
