
pushbutton_gpio_input_bsrr_working.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000006d8  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000870  08000878  00010878  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000870  08000870  00010878  2**0
                  CONTENTS
  4 .ARM          00000000  08000870  08000870  00010878  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000870  08000878  00010878  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000870  08000870  00010870  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000874  08000874  00010874  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010878  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000878  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000878  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010878  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000108a8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000408  00000000  00000000  000108eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000138  00000000  00000000  00010cf3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000098  00000000  00000000  00010e30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000006d  00000000  00000000  00010ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000dbb0  00000000  00000000  00010f35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000008d0  00000000  00000000  0001eae5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0004f6db  00000000  00000000  0001f3b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000194  00000000  00000000  0006ea90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  0006ec24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000858 	.word	0x08000858

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	08000858 	.word	0x08000858

080001d8 <main>:
void inc_rev_a1(void);

void loop_test_porta_clear(void);

int main(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	af00      	add	r7, sp, #0

	RCC->AHB1ENR |= GPIOAEN;
 80001dc:	4b82      	ldr	r3, [pc, #520]	; (80003e8 <main+0x210>)
 80001de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001e0:	4a81      	ldr	r2, [pc, #516]	; (80003e8 <main+0x210>)
 80001e2:	f043 0301 	orr.w	r3, r3, #1
 80001e6:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= GPIOCEN;
 80001e8:	4b7f      	ldr	r3, [pc, #508]	; (80003e8 <main+0x210>)
 80001ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001ec:	4a7e      	ldr	r2, [pc, #504]	; (80003e8 <main+0x210>)
 80001ee:	f043 0304 	orr.w	r3, r3, #4
 80001f2:	6313      	str	r3, [r2, #48]	; 0x30

	/*set pin A0 as an output pin*/
	GPIOA->MODER |= (1U<<0);
 80001f4:	4b7d      	ldr	r3, [pc, #500]	; (80003ec <main+0x214>)
 80001f6:	681b      	ldr	r3, [r3, #0]
 80001f8:	4a7c      	ldr	r2, [pc, #496]	; (80003ec <main+0x214>)
 80001fa:	f043 0301 	orr.w	r3, r3, #1
 80001fe:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~(1U<<1);
 8000200:	4b7a      	ldr	r3, [pc, #488]	; (80003ec <main+0x214>)
 8000202:	681b      	ldr	r3, [r3, #0]
 8000204:	4a79      	ldr	r2, [pc, #484]	; (80003ec <main+0x214>)
 8000206:	f023 0302 	bic.w	r3, r3, #2
 800020a:	6013      	str	r3, [r2, #0]

	/*set pin A1 as an output pin*/
	GPIOA->MODER |= (1U<<2);
 800020c:	4b77      	ldr	r3, [pc, #476]	; (80003ec <main+0x214>)
 800020e:	681b      	ldr	r3, [r3, #0]
 8000210:	4a76      	ldr	r2, [pc, #472]	; (80003ec <main+0x214>)
 8000212:	f043 0304 	orr.w	r3, r3, #4
 8000216:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~(1U<<3);
 8000218:	4b74      	ldr	r3, [pc, #464]	; (80003ec <main+0x214>)
 800021a:	681b      	ldr	r3, [r3, #0]
 800021c:	4a73      	ldr	r2, [pc, #460]	; (80003ec <main+0x214>)
 800021e:	f023 0308 	bic.w	r3, r3, #8
 8000222:	6013      	str	r3, [r2, #0]

	/*set pin A2 as an output pin*/
	GPIOA->MODER |= (1U<<4);
 8000224:	4b71      	ldr	r3, [pc, #452]	; (80003ec <main+0x214>)
 8000226:	681b      	ldr	r3, [r3, #0]
 8000228:	4a70      	ldr	r2, [pc, #448]	; (80003ec <main+0x214>)
 800022a:	f043 0310 	orr.w	r3, r3, #16
 800022e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~(1U<<5);
 8000230:	4b6e      	ldr	r3, [pc, #440]	; (80003ec <main+0x214>)
 8000232:	681b      	ldr	r3, [r3, #0]
 8000234:	4a6d      	ldr	r2, [pc, #436]	; (80003ec <main+0x214>)
 8000236:	f023 0320 	bic.w	r3, r3, #32
 800023a:	6013      	str	r3, [r2, #0]

	/*set pin A3 as an output pin*/
	GPIOA->MODER |= (1U<<6);
 800023c:	4b6b      	ldr	r3, [pc, #428]	; (80003ec <main+0x214>)
 800023e:	681b      	ldr	r3, [r3, #0]
 8000240:	4a6a      	ldr	r2, [pc, #424]	; (80003ec <main+0x214>)
 8000242:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000246:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~(1U<<7);
 8000248:	4b68      	ldr	r3, [pc, #416]	; (80003ec <main+0x214>)
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	4a67      	ldr	r2, [pc, #412]	; (80003ec <main+0x214>)
 800024e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000252:	6013      	str	r3, [r2, #0]

	/*set pin A4 as an output pin*/
	GPIOA->MODER |= (1U<<8);
 8000254:	4b65      	ldr	r3, [pc, #404]	; (80003ec <main+0x214>)
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	4a64      	ldr	r2, [pc, #400]	; (80003ec <main+0x214>)
 800025a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800025e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~(1U<<9);
 8000260:	4b62      	ldr	r3, [pc, #392]	; (80003ec <main+0x214>)
 8000262:	681b      	ldr	r3, [r3, #0]
 8000264:	4a61      	ldr	r2, [pc, #388]	; (80003ec <main+0x214>)
 8000266:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800026a:	6013      	str	r3, [r2, #0]

	//set pin A5 as an output pin
	GPIOA->MODER |= (1U<<10);
 800026c:	4b5f      	ldr	r3, [pc, #380]	; (80003ec <main+0x214>)
 800026e:	681b      	ldr	r3, [r3, #0]
 8000270:	4a5e      	ldr	r2, [pc, #376]	; (80003ec <main+0x214>)
 8000272:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000276:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~(1U<<11);
 8000278:	4b5c      	ldr	r3, [pc, #368]	; (80003ec <main+0x214>)
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	4a5b      	ldr	r2, [pc, #364]	; (80003ec <main+0x214>)
 800027e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000282:	6013      	str	r3, [r2, #0]

	//set pin A6 as an output pin
	GPIOA->MODER |= (1U<<12);
 8000284:	4b59      	ldr	r3, [pc, #356]	; (80003ec <main+0x214>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	4a58      	ldr	r2, [pc, #352]	; (80003ec <main+0x214>)
 800028a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800028e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~(1U<<13);
 8000290:	4b56      	ldr	r3, [pc, #344]	; (80003ec <main+0x214>)
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	4a55      	ldr	r2, [pc, #340]	; (80003ec <main+0x214>)
 8000296:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800029a:	6013      	str	r3, [r2, #0]

	//set pin A7 as an output pin
	GPIOA->MODER |= (1U<<14);
 800029c:	4b53      	ldr	r3, [pc, #332]	; (80003ec <main+0x214>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	4a52      	ldr	r2, [pc, #328]	; (80003ec <main+0x214>)
 80002a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80002a6:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~(1U<<15);
 80002a8:	4b50      	ldr	r3, [pc, #320]	; (80003ec <main+0x214>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	4a4f      	ldr	r2, [pc, #316]	; (80003ec <main+0x214>)
 80002ae:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80002b2:	6013      	str	r3, [r2, #0]

	//set pin A8 as an output pin
	GPIOA->MODER |= (1U<<16);
 80002b4:	4b4d      	ldr	r3, [pc, #308]	; (80003ec <main+0x214>)
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	4a4c      	ldr	r2, [pc, #304]	; (80003ec <main+0x214>)
 80002ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80002be:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~(1U<<17);
 80002c0:	4b4a      	ldr	r3, [pc, #296]	; (80003ec <main+0x214>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	4a49      	ldr	r2, [pc, #292]	; (80003ec <main+0x214>)
 80002c6:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80002ca:	6013      	str	r3, [r2, #0]

	//set pin A9 as an output pin
	GPIOA->MODER |= (1U<<18);
 80002cc:	4b47      	ldr	r3, [pc, #284]	; (80003ec <main+0x214>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	4a46      	ldr	r2, [pc, #280]	; (80003ec <main+0x214>)
 80002d2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80002d6:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~(1U<<19);
 80002d8:	4b44      	ldr	r3, [pc, #272]	; (80003ec <main+0x214>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	4a43      	ldr	r2, [pc, #268]	; (80003ec <main+0x214>)
 80002de:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80002e2:	6013      	str	r3, [r2, #0]

	//set pin A10 as an output pin
	GPIOA->MODER |= (1U<<20);
 80002e4:	4b41      	ldr	r3, [pc, #260]	; (80003ec <main+0x214>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	4a40      	ldr	r2, [pc, #256]	; (80003ec <main+0x214>)
 80002ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002ee:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~(1U<<21);
 80002f0:	4b3e      	ldr	r3, [pc, #248]	; (80003ec <main+0x214>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	4a3d      	ldr	r2, [pc, #244]	; (80003ec <main+0x214>)
 80002f6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80002fa:	6013      	str	r3, [r2, #0]

	//set pin A11 as an output pin
	GPIOA->MODER |= (1U<<22);
 80002fc:	4b3b      	ldr	r3, [pc, #236]	; (80003ec <main+0x214>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	4a3a      	ldr	r2, [pc, #232]	; (80003ec <main+0x214>)
 8000302:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000306:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~(1U<<23);
 8000308:	4b38      	ldr	r3, [pc, #224]	; (80003ec <main+0x214>)
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	4a37      	ldr	r2, [pc, #220]	; (80003ec <main+0x214>)
 800030e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8000312:	6013      	str	r3, [r2, #0]

	//set pin A12 as an output pin
	GPIOA->MODER |= (1U<<24);
 8000314:	4b35      	ldr	r3, [pc, #212]	; (80003ec <main+0x214>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	4a34      	ldr	r2, [pc, #208]	; (80003ec <main+0x214>)
 800031a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800031e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~(1U<<25);
 8000320:	4b32      	ldr	r3, [pc, #200]	; (80003ec <main+0x214>)
 8000322:	681b      	ldr	r3, [r3, #0]
 8000324:	4a31      	ldr	r2, [pc, #196]	; (80003ec <main+0x214>)
 8000326:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800032a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<30);
	GPIOA->MODER &=~(1U<<31);
*/

	/*Set PINC13 as input pin*/
	GPIOC->MODER &=~(1U<<26);
 800032c:	4b30      	ldr	r3, [pc, #192]	; (80003f0 <main+0x218>)
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	4a2f      	ldr	r2, [pc, #188]	; (80003f0 <main+0x218>)
 8000332:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8000336:	6013      	str	r3, [r2, #0]
	GPIOC->MODER &=~(1U<<27);
 8000338:	4b2d      	ldr	r3, [pc, #180]	; (80003f0 <main+0x218>)
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	4a2c      	ldr	r2, [pc, #176]	; (80003f0 <main+0x218>)
 800033e:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8000342:	6013      	str	r3, [r2, #0]

	/*Set PINC12 as input pin*/
	GPIOC->MODER &=~(1U<<24);
 8000344:	4b2a      	ldr	r3, [pc, #168]	; (80003f0 <main+0x218>)
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	4a29      	ldr	r2, [pc, #164]	; (80003f0 <main+0x218>)
 800034a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800034e:	6013      	str	r3, [r2, #0]
	GPIOC->MODER &=~(1U<<25);
 8000350:	4b27      	ldr	r3, [pc, #156]	; (80003f0 <main+0x218>)
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	4a26      	ldr	r2, [pc, #152]	; (80003f0 <main+0x218>)
 8000356:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800035a:	6013      	str	r3, [r2, #0]

	/*Set PINC11 as input pin*/
	GPIOC->MODER &=~(1U<<22);
 800035c:	4b24      	ldr	r3, [pc, #144]	; (80003f0 <main+0x218>)
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	4a23      	ldr	r2, [pc, #140]	; (80003f0 <main+0x218>)
 8000362:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8000366:	6013      	str	r3, [r2, #0]
	GPIOC->MODER &=~(1U<<23);
 8000368:	4b21      	ldr	r3, [pc, #132]	; (80003f0 <main+0x218>)
 800036a:	681b      	ldr	r3, [r3, #0]
 800036c:	4a20      	ldr	r2, [pc, #128]	; (80003f0 <main+0x218>)
 800036e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8000372:	6013      	str	r3, [r2, #0]

	/*Set PINC10 as input pin*/
	GPIOC->MODER &=~(1U<<20);
 8000374:	4b1e      	ldr	r3, [pc, #120]	; (80003f0 <main+0x218>)
 8000376:	681b      	ldr	r3, [r3, #0]
 8000378:	4a1d      	ldr	r2, [pc, #116]	; (80003f0 <main+0x218>)
 800037a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800037e:	6013      	str	r3, [r2, #0]
	GPIOC->MODER &=~(1U<<21);
 8000380:	4b1b      	ldr	r3, [pc, #108]	; (80003f0 <main+0x218>)
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	4a1a      	ldr	r2, [pc, #104]	; (80003f0 <main+0x218>)
 8000386:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800038a:	6013      	str	r3, [r2, #0]
	//GPIOC->MODER &=~(1U<<17);


    while(1) {

        if (GPIOC->IDR &  0b0010000000000000) { //0x 2 0 0 0 -> 0x 0010 0000 00000 0000
 800038c:	4b18      	ldr	r3, [pc, #96]	; (80003f0 <main+0x218>)
 800038e:	691b      	ldr	r3, [r3, #16]
 8000390:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000394:	2b00      	cmp	r3, #0
 8000396:	d002      	beq.n	800039e <main+0x1c6>
            loop_test_porta_clear();
 8000398:	f000 f9c0 	bl	800071c <loop_test_porta_clear>
 800039c:	e001      	b.n	80003a2 <main+0x1ca>
        } else {
        	loop_test_one_porta();
 800039e:	f000 f829 	bl	80003f4 <loop_test_one_porta>
        }

        if (GPIOC->IDR &  0b0001000000000000) {
 80003a2:	4b13      	ldr	r3, [pc, #76]	; (80003f0 <main+0x218>)
 80003a4:	691b      	ldr	r3, [r3, #16]
 80003a6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	d002      	beq.n	80003b4 <main+0x1dc>
            loop_test_porta_clear();
 80003ae:	f000 f9b5 	bl	800071c <loop_test_porta_clear>
 80003b2:	e001      	b.n	80003b8 <main+0x1e0>
        } else {
        	loop_test_two_porta();
 80003b4:	f000 f884 	bl	80004c0 <loop_test_two_porta>
        }

        if (GPIOC->IDR &  0b0000100000000000) {
 80003b8:	4b0d      	ldr	r3, [pc, #52]	; (80003f0 <main+0x218>)
 80003ba:	691b      	ldr	r3, [r3, #16]
 80003bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80003c0:	2b00      	cmp	r3, #0
 80003c2:	d002      	beq.n	80003ca <main+0x1f2>
            loop_test_porta_clear();
 80003c4:	f000 f9aa 	bl	800071c <loop_test_porta_clear>
 80003c8:	e001      	b.n	80003ce <main+0x1f6>
        } else {
        	loop_test_three_porta();
 80003ca:	f000 f8db 	bl	8000584 <loop_test_three_porta>
        }

        if (GPIOC->IDR &  0b0000010000000000) {
 80003ce:	4b08      	ldr	r3, [pc, #32]	; (80003f0 <main+0x218>)
 80003d0:	691b      	ldr	r3, [r3, #16]
 80003d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d002      	beq.n	80003e0 <main+0x208>
            loop_test_porta_clear();
 80003da:	f000 f99f 	bl	800071c <loop_test_porta_clear>
 80003de:	e7d5      	b.n	800038c <main+0x1b4>
        } else {
        	loop_test_four_porta();
 80003e0:	f000 f936 	bl	8000650 <loop_test_four_porta>
        if (GPIOC->IDR &  0b0010000000000000) { //0x 2 0 0 0 -> 0x 0010 0000 00000 0000
 80003e4:	e7d2      	b.n	800038c <main+0x1b4>
 80003e6:	bf00      	nop
 80003e8:	40023800 	.word	0x40023800
 80003ec:	40020000 	.word	0x40020000
 80003f0:	40020800 	.word	0x40020800

080003f4 <loop_test_one_porta>:
    }

}


void loop_test_one_porta(void) {
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
    GPIOA->BSRR = 0b00000000000000000010000000000000;
    my_delay_long();
    loop_test_porta_clear();
*/
	//A12
    GPIOA->BSRR = 0b00000000000000000001000000000000;
 80003f8:	4b30      	ldr	r3, [pc, #192]	; (80004bc <loop_test_one_porta+0xc8>)
 80003fa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80003fe:	619a      	str	r2, [r3, #24]
    my_delay_long();
 8000400:	f000 f9b0 	bl	8000764 <my_delay_long>
    loop_test_porta_clear();
 8000404:	f000 f98a 	bl	800071c <loop_test_porta_clear>

	//A11
    GPIOA->BSRR = 0b00000000000000000000100000000000;
 8000408:	4b2c      	ldr	r3, [pc, #176]	; (80004bc <loop_test_one_porta+0xc8>)
 800040a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800040e:	619a      	str	r2, [r3, #24]
    my_delay_long();
 8000410:	f000 f9a8 	bl	8000764 <my_delay_long>
    loop_test_porta_clear();
 8000414:	f000 f982 	bl	800071c <loop_test_porta_clear>

	//A10
    GPIOA->BSRR = 0b00000000000000000000010000000000;
 8000418:	4b28      	ldr	r3, [pc, #160]	; (80004bc <loop_test_one_porta+0xc8>)
 800041a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800041e:	619a      	str	r2, [r3, #24]
    my_delay_long();
 8000420:	f000 f9a0 	bl	8000764 <my_delay_long>
    loop_test_porta_clear();
 8000424:	f000 f97a 	bl	800071c <loop_test_porta_clear>

	//A9
    GPIOA->BSRR = 0b00000000000000000000001000000000;
 8000428:	4b24      	ldr	r3, [pc, #144]	; (80004bc <loop_test_one_porta+0xc8>)
 800042a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800042e:	619a      	str	r2, [r3, #24]
    my_delay_long();
 8000430:	f000 f998 	bl	8000764 <my_delay_long>
    loop_test_porta_clear();
 8000434:	f000 f972 	bl	800071c <loop_test_porta_clear>

	//A8
    GPIOA->BSRR = 0b00000000000000000000000100000000;
 8000438:	4b20      	ldr	r3, [pc, #128]	; (80004bc <loop_test_one_porta+0xc8>)
 800043a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800043e:	619a      	str	r2, [r3, #24]
    my_delay_long();
 8000440:	f000 f990 	bl	8000764 <my_delay_long>
    loop_test_porta_clear();
 8000444:	f000 f96a 	bl	800071c <loop_test_porta_clear>

	//A7
    GPIOA->BSRR = 0b00000000000000000000000010000000;
 8000448:	4b1c      	ldr	r3, [pc, #112]	; (80004bc <loop_test_one_porta+0xc8>)
 800044a:	2280      	movs	r2, #128	; 0x80
 800044c:	619a      	str	r2, [r3, #24]
    my_delay_long();
 800044e:	f000 f989 	bl	8000764 <my_delay_long>
    loop_test_porta_clear();
 8000452:	f000 f963 	bl	800071c <loop_test_porta_clear>

    //A6
    GPIOA->BSRR = 0b00000000000000000000000001000000;
 8000456:	4b19      	ldr	r3, [pc, #100]	; (80004bc <loop_test_one_porta+0xc8>)
 8000458:	2240      	movs	r2, #64	; 0x40
 800045a:	619a      	str	r2, [r3, #24]
    my_delay_long();
 800045c:	f000 f982 	bl	8000764 <my_delay_long>
    loop_test_porta_clear();
 8000460:	f000 f95c 	bl	800071c <loop_test_porta_clear>

    //A5
    GPIOA->BSRR = 0b00000000000000000000000000100000;
 8000464:	4b15      	ldr	r3, [pc, #84]	; (80004bc <loop_test_one_porta+0xc8>)
 8000466:	2220      	movs	r2, #32
 8000468:	619a      	str	r2, [r3, #24]
    my_delay_long();
 800046a:	f000 f97b 	bl	8000764 <my_delay_long>
    loop_test_porta_clear();
 800046e:	f000 f955 	bl	800071c <loop_test_porta_clear>

    //A4
    GPIOA->BSRR = 0b00000000000000000000000000010000;
 8000472:	4b12      	ldr	r3, [pc, #72]	; (80004bc <loop_test_one_porta+0xc8>)
 8000474:	2210      	movs	r2, #16
 8000476:	619a      	str	r2, [r3, #24]
    my_delay_long();
 8000478:	f000 f974 	bl	8000764 <my_delay_long>
    loop_test_porta_clear();
 800047c:	f000 f94e 	bl	800071c <loop_test_porta_clear>

    //A3
    GPIOA->BSRR = 0b00000000000000000000000000001000;
 8000480:	4b0e      	ldr	r3, [pc, #56]	; (80004bc <loop_test_one_porta+0xc8>)
 8000482:	2208      	movs	r2, #8
 8000484:	619a      	str	r2, [r3, #24]
    my_delay_long();
 8000486:	f000 f96d 	bl	8000764 <my_delay_long>
    loop_test_porta_clear();
 800048a:	f000 f947 	bl	800071c <loop_test_porta_clear>

    //A2
    GPIOA->BSRR = 0b00000000000000000000000000000100;
 800048e:	4b0b      	ldr	r3, [pc, #44]	; (80004bc <loop_test_one_porta+0xc8>)
 8000490:	2204      	movs	r2, #4
 8000492:	619a      	str	r2, [r3, #24]
    my_delay_long();
 8000494:	f000 f966 	bl	8000764 <my_delay_long>
    loop_test_porta_clear();
 8000498:	f000 f940 	bl	800071c <loop_test_porta_clear>

    //A1
    GPIOA->BSRR = 0b00000000000000000000000000000010;
 800049c:	4b07      	ldr	r3, [pc, #28]	; (80004bc <loop_test_one_porta+0xc8>)
 800049e:	2202      	movs	r2, #2
 80004a0:	619a      	str	r2, [r3, #24]
    my_delay_long();
 80004a2:	f000 f95f 	bl	8000764 <my_delay_long>
    loop_test_porta_clear();
 80004a6:	f000 f939 	bl	800071c <loop_test_porta_clear>

    //A0
    GPIOA->BSRR = 0b00000000000000000000000000000001;
 80004aa:	4b04      	ldr	r3, [pc, #16]	; (80004bc <loop_test_one_porta+0xc8>)
 80004ac:	2201      	movs	r2, #1
 80004ae:	619a      	str	r2, [r3, #24]
    my_delay_long();
 80004b0:	f000 f958 	bl	8000764 <my_delay_long>
    loop_test_porta_clear();
 80004b4:	f000 f932 	bl	800071c <loop_test_porta_clear>

}
 80004b8:	bf00      	nop
 80004ba:	bd80      	pop	{r7, pc}
 80004bc:	40020000 	.word	0x40020000

080004c0 <loop_test_two_porta>:

void loop_test_two_porta(void) {
 80004c0:	b580      	push	{r7, lr}
 80004c2:	af00      	add	r7, sp, #0

	//A10
    GPIOA->BSRR = 0b00000000000000000000010000000000;
 80004c4:	4b2e      	ldr	r3, [pc, #184]	; (8000580 <loop_test_two_porta+0xc0>)
 80004c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80004ca:	619a      	str	r2, [r3, #24]
    my_delay_long();
 80004cc:	f000 f94a 	bl	8000764 <my_delay_long>
    loop_test_porta_clear();
 80004d0:	f000 f924 	bl	800071c <loop_test_porta_clear>

	//A9
    GPIOA->BSRR = 0b00000000000000000000001000000000;
 80004d4:	4b2a      	ldr	r3, [pc, #168]	; (8000580 <loop_test_two_porta+0xc0>)
 80004d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80004da:	619a      	str	r2, [r3, #24]
    my_delay_long();
 80004dc:	f000 f942 	bl	8000764 <my_delay_long>
    loop_test_porta_clear();
 80004e0:	f000 f91c 	bl	800071c <loop_test_porta_clear>

	//A7
    GPIOA->BSRR = 0b00000000000000000000000010000000;
 80004e4:	4b26      	ldr	r3, [pc, #152]	; (8000580 <loop_test_two_porta+0xc0>)
 80004e6:	2280      	movs	r2, #128	; 0x80
 80004e8:	619a      	str	r2, [r3, #24]
    my_delay_long();
 80004ea:	f000 f93b 	bl	8000764 <my_delay_long>
    loop_test_porta_clear();
 80004ee:	f000 f915 	bl	800071c <loop_test_porta_clear>


	//A11
    GPIOA->BSRR = 0b00000000000000000000100000000000;
 80004f2:	4b23      	ldr	r3, [pc, #140]	; (8000580 <loop_test_two_porta+0xc0>)
 80004f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80004f8:	619a      	str	r2, [r3, #24]
    my_delay_long();
 80004fa:	f000 f933 	bl	8000764 <my_delay_long>
    loop_test_porta_clear();
 80004fe:	f000 f90d 	bl	800071c <loop_test_porta_clear>

   //A5
    GPIOA->BSRR = 0b00000000000000000000000000100000;
 8000502:	4b1f      	ldr	r3, [pc, #124]	; (8000580 <loop_test_two_porta+0xc0>)
 8000504:	2220      	movs	r2, #32
 8000506:	619a      	str	r2, [r3, #24]
    my_delay_long();
 8000508:	f000 f92c 	bl	8000764 <my_delay_long>
    loop_test_porta_clear();
 800050c:	f000 f906 	bl	800071c <loop_test_porta_clear>

    //A3
    GPIOA->BSRR = 0b00000000000000000000000000001000;
 8000510:	4b1b      	ldr	r3, [pc, #108]	; (8000580 <loop_test_two_porta+0xc0>)
 8000512:	2208      	movs	r2, #8
 8000514:	619a      	str	r2, [r3, #24]
    my_delay_long();
 8000516:	f000 f925 	bl	8000764 <my_delay_long>
    loop_test_porta_clear();
 800051a:	f000 f8ff 	bl	800071c <loop_test_porta_clear>

	//A12
    GPIOA->BSRR = 0b00000000000000000001000000000000;
 800051e:	4b18      	ldr	r3, [pc, #96]	; (8000580 <loop_test_two_porta+0xc0>)
 8000520:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000524:	619a      	str	r2, [r3, #24]
    my_delay_long();
 8000526:	f000 f91d 	bl	8000764 <my_delay_long>
    loop_test_porta_clear();
 800052a:	f000 f8f7 	bl	800071c <loop_test_porta_clear>

    //A2
    GPIOA->BSRR = 0b00000000000000000000000000000100;
 800052e:	4b14      	ldr	r3, [pc, #80]	; (8000580 <loop_test_two_porta+0xc0>)
 8000530:	2204      	movs	r2, #4
 8000532:	619a      	str	r2, [r3, #24]
    my_delay_long();
 8000534:	f000 f916 	bl	8000764 <my_delay_long>
    loop_test_porta_clear();
 8000538:	f000 f8f0 	bl	800071c <loop_test_porta_clear>

    //A4
    GPIOA->BSRR = 0b00000000000000000000000000010000;
 800053c:	4b10      	ldr	r3, [pc, #64]	; (8000580 <loop_test_two_porta+0xc0>)
 800053e:	2210      	movs	r2, #16
 8000540:	619a      	str	r2, [r3, #24]
    my_delay_long();
 8000542:	f000 f90f 	bl	8000764 <my_delay_long>
    loop_test_porta_clear();
 8000546:	f000 f8e9 	bl	800071c <loop_test_porta_clear>

    //A0
    GPIOA->BSRR = 0b00000000000000000000000000000001;
 800054a:	4b0d      	ldr	r3, [pc, #52]	; (8000580 <loop_test_two_porta+0xc0>)
 800054c:	2201      	movs	r2, #1
 800054e:	619a      	str	r2, [r3, #24]
    my_delay_long();
 8000550:	f000 f908 	bl	8000764 <my_delay_long>
    loop_test_porta_clear();
 8000554:	f000 f8e2 	bl	800071c <loop_test_porta_clear>

    //A1
    GPIOA->BSRR = 0b00000000000000000000000000000010;
 8000558:	4b09      	ldr	r3, [pc, #36]	; (8000580 <loop_test_two_porta+0xc0>)
 800055a:	2202      	movs	r2, #2
 800055c:	619a      	str	r2, [r3, #24]
    my_delay_long();
 800055e:	f000 f901 	bl	8000764 <my_delay_long>
    loop_test_porta_clear();
 8000562:	f000 f8db 	bl	800071c <loop_test_porta_clear>


    //Drive the stepper motor which needs both relays driven from independent power sources.
    //A6
    GPIOA->BSRR = 0b00000000000000000000000001000000;
 8000566:	4b06      	ldr	r3, [pc, #24]	; (8000580 <loop_test_two_porta+0xc0>)
 8000568:	2240      	movs	r2, #64	; 0x40
 800056a:	619a      	str	r2, [r3, #24]
    //A8
    GPIOA->BSRR = 0b00000000000000000000000100000000;
 800056c:	4b04      	ldr	r3, [pc, #16]	; (8000580 <loop_test_two_porta+0xc0>)
 800056e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000572:	619a      	str	r2, [r3, #24]
    my_delay_longer();
 8000574:	f000 f8e0 	bl	8000738 <my_delay_longer>
    loop_test_porta_clear();
 8000578:	f000 f8d0 	bl	800071c <loop_test_porta_clear>


}
 800057c:	bf00      	nop
 800057e:	bd80      	pop	{r7, pc}
 8000580:	40020000 	.word	0x40020000

08000584 <loop_test_three_porta>:


void loop_test_three_porta(void) {
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0

	//A10
    GPIOA->BSRR = 0b00000000000000000000010000000000;
 8000588:	4b30      	ldr	r3, [pc, #192]	; (800064c <loop_test_three_porta+0xc8>)
 800058a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800058e:	619a      	str	r2, [r3, #24]
    my_delay_short();
 8000590:	f000 f8fe 	bl	8000790 <my_delay_short>
    loop_test_porta_clear();
 8000594:	f000 f8c2 	bl	800071c <loop_test_porta_clear>

	//A9
    GPIOA->BSRR = 0b00000000000000000000001000000000;
 8000598:	4b2c      	ldr	r3, [pc, #176]	; (800064c <loop_test_three_porta+0xc8>)
 800059a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800059e:	619a      	str	r2, [r3, #24]
    my_delay_short();
 80005a0:	f000 f8f6 	bl	8000790 <my_delay_short>
    loop_test_porta_clear();
 80005a4:	f000 f8ba 	bl	800071c <loop_test_porta_clear>

	//A7
    GPIOA->BSRR = 0b00000000000000000000000010000000;
 80005a8:	4b28      	ldr	r3, [pc, #160]	; (800064c <loop_test_three_porta+0xc8>)
 80005aa:	2280      	movs	r2, #128	; 0x80
 80005ac:	619a      	str	r2, [r3, #24]
    my_delay_short();
 80005ae:	f000 f8ef 	bl	8000790 <my_delay_short>
    loop_test_porta_clear();
 80005b2:	f000 f8b3 	bl	800071c <loop_test_porta_clear>

    //A6
    GPIOA->BSRR = 0b00000000000000000000000001000000;
 80005b6:	4b25      	ldr	r3, [pc, #148]	; (800064c <loop_test_three_porta+0xc8>)
 80005b8:	2240      	movs	r2, #64	; 0x40
 80005ba:	619a      	str	r2, [r3, #24]
    my_delay_short();
 80005bc:	f000 f8e8 	bl	8000790 <my_delay_short>
    loop_test_porta_clear();
 80005c0:	f000 f8ac 	bl	800071c <loop_test_porta_clear>

	//A8
    GPIOA->BSRR = 0b00000000000000000000000100000000;
 80005c4:	4b21      	ldr	r3, [pc, #132]	; (800064c <loop_test_three_porta+0xc8>)
 80005c6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80005ca:	619a      	str	r2, [r3, #24]
    my_delay_short();
 80005cc:	f000 f8e0 	bl	8000790 <my_delay_short>
    loop_test_porta_clear();
 80005d0:	f000 f8a4 	bl	800071c <loop_test_porta_clear>

	//A11
    GPIOA->BSRR = 0b00000000000000000000100000000000;
 80005d4:	4b1d      	ldr	r3, [pc, #116]	; (800064c <loop_test_three_porta+0xc8>)
 80005d6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80005da:	619a      	str	r2, [r3, #24]
    my_delay_short();
 80005dc:	f000 f8d8 	bl	8000790 <my_delay_short>
    loop_test_porta_clear();
 80005e0:	f000 f89c 	bl	800071c <loop_test_porta_clear>

   //A5
    GPIOA->BSRR = 0b00000000000000000000000000100000;
 80005e4:	4b19      	ldr	r3, [pc, #100]	; (800064c <loop_test_three_porta+0xc8>)
 80005e6:	2220      	movs	r2, #32
 80005e8:	619a      	str	r2, [r3, #24]
    my_delay_short();
 80005ea:	f000 f8d1 	bl	8000790 <my_delay_short>
    loop_test_porta_clear();
 80005ee:	f000 f895 	bl	800071c <loop_test_porta_clear>

    //A3
    GPIOA->BSRR = 0b00000000000000000000000000001000;
 80005f2:	4b16      	ldr	r3, [pc, #88]	; (800064c <loop_test_three_porta+0xc8>)
 80005f4:	2208      	movs	r2, #8
 80005f6:	619a      	str	r2, [r3, #24]
    my_delay_short();
 80005f8:	f000 f8ca 	bl	8000790 <my_delay_short>
    loop_test_porta_clear();
 80005fc:	f000 f88e 	bl	800071c <loop_test_porta_clear>

	//A12
    GPIOA->BSRR = 0b00000000000000000001000000000000;
 8000600:	4b12      	ldr	r3, [pc, #72]	; (800064c <loop_test_three_porta+0xc8>)
 8000602:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000606:	619a      	str	r2, [r3, #24]
    my_delay_short();
 8000608:	f000 f8c2 	bl	8000790 <my_delay_short>
    loop_test_porta_clear();
 800060c:	f000 f886 	bl	800071c <loop_test_porta_clear>

    //A2
    GPIOA->BSRR = 0b00000000000000000000000000000100;
 8000610:	4b0e      	ldr	r3, [pc, #56]	; (800064c <loop_test_three_porta+0xc8>)
 8000612:	2204      	movs	r2, #4
 8000614:	619a      	str	r2, [r3, #24]
    my_delay_short();
 8000616:	f000 f8bb 	bl	8000790 <my_delay_short>
    loop_test_porta_clear();
 800061a:	f000 f87f 	bl	800071c <loop_test_porta_clear>

    //A4
    GPIOA->BSRR = 0b00000000000000000000000000010000;
 800061e:	4b0b      	ldr	r3, [pc, #44]	; (800064c <loop_test_three_porta+0xc8>)
 8000620:	2210      	movs	r2, #16
 8000622:	619a      	str	r2, [r3, #24]
    my_delay_short();
 8000624:	f000 f8b4 	bl	8000790 <my_delay_short>
    loop_test_porta_clear();
 8000628:	f000 f878 	bl	800071c <loop_test_porta_clear>

    //A0
    GPIOA->BSRR = 0b00000000000000000000000000000001;
 800062c:	4b07      	ldr	r3, [pc, #28]	; (800064c <loop_test_three_porta+0xc8>)
 800062e:	2201      	movs	r2, #1
 8000630:	619a      	str	r2, [r3, #24]
    my_delay_short();
 8000632:	f000 f8ad 	bl	8000790 <my_delay_short>
    loop_test_porta_clear();
 8000636:	f000 f871 	bl	800071c <loop_test_porta_clear>

    //A1
    GPIOA->BSRR = 0b00000000000000000000000000000010;
 800063a:	4b04      	ldr	r3, [pc, #16]	; (800064c <loop_test_three_porta+0xc8>)
 800063c:	2202      	movs	r2, #2
 800063e:	619a      	str	r2, [r3, #24]
    my_delay_short();
 8000640:	f000 f8a6 	bl	8000790 <my_delay_short>
    loop_test_porta_clear();
 8000644:	f000 f86a 	bl	800071c <loop_test_porta_clear>

}
 8000648:	bf00      	nop
 800064a:	bd80      	pop	{r7, pc}
 800064c:	40020000 	.word	0x40020000

08000650 <loop_test_four_porta>:


void loop_test_four_porta(void) {
 8000650:	b580      	push	{r7, lr}
 8000652:	af00      	add	r7, sp, #0

    //A3
    GPIOA->BSRR = 0b00000000000000000000000000001000;
 8000654:	4b30      	ldr	r3, [pc, #192]	; (8000718 <loop_test_four_porta+0xc8>)
 8000656:	2208      	movs	r2, #8
 8000658:	619a      	str	r2, [r3, #24]
    my_delay_short();
 800065a:	f000 f899 	bl	8000790 <my_delay_short>
    loop_test_porta_clear();
 800065e:	f000 f85d 	bl	800071c <loop_test_porta_clear>

	//A7
    GPIOA->BSRR = 0b00000000000000000000000010000000;
 8000662:	4b2d      	ldr	r3, [pc, #180]	; (8000718 <loop_test_four_porta+0xc8>)
 8000664:	2280      	movs	r2, #128	; 0x80
 8000666:	619a      	str	r2, [r3, #24]
    my_delay_short();
 8000668:	f000 f892 	bl	8000790 <my_delay_short>
    loop_test_porta_clear();
 800066c:	f000 f856 	bl	800071c <loop_test_porta_clear>

    //A6
    GPIOA->BSRR = 0b00000000000000000000000001000000;
 8000670:	4b29      	ldr	r3, [pc, #164]	; (8000718 <loop_test_four_porta+0xc8>)
 8000672:	2240      	movs	r2, #64	; 0x40
 8000674:	619a      	str	r2, [r3, #24]
    my_delay_short();
 8000676:	f000 f88b 	bl	8000790 <my_delay_short>
    loop_test_porta_clear();
 800067a:	f000 f84f 	bl	800071c <loop_test_porta_clear>

	//A8
    GPIOA->BSRR = 0b00000000000000000000000100000000;
 800067e:	4b26      	ldr	r3, [pc, #152]	; (8000718 <loop_test_four_porta+0xc8>)
 8000680:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000684:	619a      	str	r2, [r3, #24]
    my_delay_short();
 8000686:	f000 f883 	bl	8000790 <my_delay_short>
    loop_test_porta_clear();
 800068a:	f000 f847 	bl	800071c <loop_test_porta_clear>

	//A9
    GPIOA->BSRR = 0b00000000000000000000001000000000;
 800068e:	4b22      	ldr	r3, [pc, #136]	; (8000718 <loop_test_four_porta+0xc8>)
 8000690:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000694:	619a      	str	r2, [r3, #24]
    my_delay_short();
 8000696:	f000 f87b 	bl	8000790 <my_delay_short>
    loop_test_porta_clear();
 800069a:	f000 f83f 	bl	800071c <loop_test_porta_clear>

	//A11
    GPIOA->BSRR = 0b00000000000000000000100000000000;
 800069e:	4b1e      	ldr	r3, [pc, #120]	; (8000718 <loop_test_four_porta+0xc8>)
 80006a0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80006a4:	619a      	str	r2, [r3, #24]
    my_delay_short();
 80006a6:	f000 f873 	bl	8000790 <my_delay_short>
    loop_test_porta_clear();
 80006aa:	f000 f837 	bl	800071c <loop_test_porta_clear>

	//A10
    GPIOA->BSRR = 0b00000000000000000000010000000000;
 80006ae:	4b1a      	ldr	r3, [pc, #104]	; (8000718 <loop_test_four_porta+0xc8>)
 80006b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80006b4:	619a      	str	r2, [r3, #24]
    my_delay_short();
 80006b6:	f000 f86b 	bl	8000790 <my_delay_short>
    loop_test_porta_clear();
 80006ba:	f000 f82f 	bl	800071c <loop_test_porta_clear>

    //A0
    GPIOA->BSRR = 0b00000000000000000000000000000001;
 80006be:	4b16      	ldr	r3, [pc, #88]	; (8000718 <loop_test_four_porta+0xc8>)
 80006c0:	2201      	movs	r2, #1
 80006c2:	619a      	str	r2, [r3, #24]
    my_delay_short();
 80006c4:	f000 f864 	bl	8000790 <my_delay_short>
    loop_test_porta_clear();
 80006c8:	f000 f828 	bl	800071c <loop_test_porta_clear>

	//A12
    GPIOA->BSRR = 0b00000000000000000001000000000000;
 80006cc:	4b12      	ldr	r3, [pc, #72]	; (8000718 <loop_test_four_porta+0xc8>)
 80006ce:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80006d2:	619a      	str	r2, [r3, #24]
    my_delay_short();
 80006d4:	f000 f85c 	bl	8000790 <my_delay_short>
    loop_test_porta_clear();
 80006d8:	f000 f820 	bl	800071c <loop_test_porta_clear>

    //A2
    GPIOA->BSRR = 0b00000000000000000000000000000100;
 80006dc:	4b0e      	ldr	r3, [pc, #56]	; (8000718 <loop_test_four_porta+0xc8>)
 80006de:	2204      	movs	r2, #4
 80006e0:	619a      	str	r2, [r3, #24]
    my_delay_short();
 80006e2:	f000 f855 	bl	8000790 <my_delay_short>
    loop_test_porta_clear();
 80006e6:	f000 f819 	bl	800071c <loop_test_porta_clear>

    //A4
    GPIOA->BSRR = 0b00000000000000000000000000010000;
 80006ea:	4b0b      	ldr	r3, [pc, #44]	; (8000718 <loop_test_four_porta+0xc8>)
 80006ec:	2210      	movs	r2, #16
 80006ee:	619a      	str	r2, [r3, #24]
    my_delay_short();
 80006f0:	f000 f84e 	bl	8000790 <my_delay_short>
    loop_test_porta_clear();
 80006f4:	f000 f812 	bl	800071c <loop_test_porta_clear>

    //A1
    GPIOA->BSRR = 0b00000000000000000000000000000010;
 80006f8:	4b07      	ldr	r3, [pc, #28]	; (8000718 <loop_test_four_porta+0xc8>)
 80006fa:	2202      	movs	r2, #2
 80006fc:	619a      	str	r2, [r3, #24]
    my_delay_short();
 80006fe:	f000 f847 	bl	8000790 <my_delay_short>
    loop_test_porta_clear();
 8000702:	f000 f80b 	bl	800071c <loop_test_porta_clear>

    //A5
    GPIOA->BSRR = 0b00000000000000000000000000100000;
 8000706:	4b04      	ldr	r3, [pc, #16]	; (8000718 <loop_test_four_porta+0xc8>)
 8000708:	2220      	movs	r2, #32
 800070a:	619a      	str	r2, [r3, #24]
    my_delay_short();
 800070c:	f000 f840 	bl	8000790 <my_delay_short>
    loop_test_porta_clear();
 8000710:	f000 f804 	bl	800071c <loop_test_porta_clear>



}
 8000714:	bf00      	nop
 8000716:	bd80      	pop	{r7, pc}
 8000718:	40020000 	.word	0x40020000

0800071c <loop_test_porta_clear>:
    GPIOA->BSRR = 0b00000000000000000000000000000001;
    my_delay_short();
    loop_test_porta_clear();
}

void loop_test_porta_clear(void) {
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
//	GPIOA->BSRR = 0b11111111111111110000000000000000;
	GPIOA->BSRR = 0b00011111111111110000000000000000;
 8000720:	4b03      	ldr	r3, [pc, #12]	; (8000730 <loop_test_porta_clear+0x14>)
 8000722:	4a04      	ldr	r2, [pc, #16]	; (8000734 <loop_test_porta_clear+0x18>)
 8000724:	619a      	str	r2, [r3, #24]
    my_delay_short();
 8000726:	f000 f833 	bl	8000790 <my_delay_short>
}
 800072a:	bf00      	nop
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	40020000 	.word	0x40020000
 8000734:	1fff0000 	.word	0x1fff0000

08000738 <my_delay_longer>:

void my_delay_longer(void) {
 8000738:	b480      	push	{r7}
 800073a:	b083      	sub	sp, #12
 800073c:	af00      	add	r7, sp, #0
    for(int i=0;i<10000000;i++){
 800073e:	2300      	movs	r3, #0
 8000740:	607b      	str	r3, [r7, #4]
 8000742:	e002      	b.n	800074a <my_delay_longer+0x12>
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	3301      	adds	r3, #1
 8000748:	607b      	str	r3, [r7, #4]
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	4a04      	ldr	r2, [pc, #16]	; (8000760 <my_delay_longer+0x28>)
 800074e:	4293      	cmp	r3, r2
 8000750:	dbf8      	blt.n	8000744 <my_delay_longer+0xc>
		//do nothing
	}
}
 8000752:	bf00      	nop
 8000754:	bf00      	nop
 8000756:	370c      	adds	r7, #12
 8000758:	46bd      	mov	sp, r7
 800075a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075e:	4770      	bx	lr
 8000760:	00989680 	.word	0x00989680

08000764 <my_delay_long>:

void my_delay_long(void) {
 8000764:	b480      	push	{r7}
 8000766:	b083      	sub	sp, #12
 8000768:	af00      	add	r7, sp, #0
    for(int i=0;i<1000000;i++){
 800076a:	2300      	movs	r3, #0
 800076c:	607b      	str	r3, [r7, #4]
 800076e:	e002      	b.n	8000776 <my_delay_long+0x12>
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	3301      	adds	r3, #1
 8000774:	607b      	str	r3, [r7, #4]
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	4a04      	ldr	r2, [pc, #16]	; (800078c <my_delay_long+0x28>)
 800077a:	4293      	cmp	r3, r2
 800077c:	ddf8      	ble.n	8000770 <my_delay_long+0xc>
		//do nothing
	}
}
 800077e:	bf00      	nop
 8000780:	bf00      	nop
 8000782:	370c      	adds	r7, #12
 8000784:	46bd      	mov	sp, r7
 8000786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078a:	4770      	bx	lr
 800078c:	000f423f 	.word	0x000f423f

08000790 <my_delay_short>:

void my_delay_short(void) {
 8000790:	b480      	push	{r7}
 8000792:	b083      	sub	sp, #12
 8000794:	af00      	add	r7, sp, #0
    for(int i=0;i<100000;i++){
 8000796:	2300      	movs	r3, #0
 8000798:	607b      	str	r3, [r7, #4]
 800079a:	e002      	b.n	80007a2 <my_delay_short+0x12>
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	3301      	adds	r3, #1
 80007a0:	607b      	str	r3, [r7, #4]
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	4a04      	ldr	r2, [pc, #16]	; (80007b8 <my_delay_short+0x28>)
 80007a6:	4293      	cmp	r3, r2
 80007a8:	ddf8      	ble.n	800079c <my_delay_short+0xc>
		//do nothing
	}
}
 80007aa:	bf00      	nop
 80007ac:	bf00      	nop
 80007ae:	370c      	adds	r7, #12
 80007b0:	46bd      	mov	sp, r7
 80007b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b6:	4770      	bx	lr
 80007b8:	0001869f 	.word	0x0001869f

080007bc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80007bc:	480d      	ldr	r0, [pc, #52]	; (80007f4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80007be:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80007c0:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007c4:	480c      	ldr	r0, [pc, #48]	; (80007f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80007c6:	490d      	ldr	r1, [pc, #52]	; (80007fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80007c8:	4a0d      	ldr	r2, [pc, #52]	; (8000800 <LoopForever+0xe>)
  movs r3, #0
 80007ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007cc:	e002      	b.n	80007d4 <LoopCopyDataInit>

080007ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007d2:	3304      	adds	r3, #4

080007d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007d8:	d3f9      	bcc.n	80007ce <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007da:	4a0a      	ldr	r2, [pc, #40]	; (8000804 <LoopForever+0x12>)
  ldr r4, =_ebss
 80007dc:	4c0a      	ldr	r4, [pc, #40]	; (8000808 <LoopForever+0x16>)
  movs r3, #0
 80007de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007e0:	e001      	b.n	80007e6 <LoopFillZerobss>

080007e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007e4:	3204      	adds	r2, #4

080007e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007e8:	d3fb      	bcc.n	80007e2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80007ea:	f000 f811 	bl	8000810 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007ee:	f7ff fcf3 	bl	80001d8 <main>

080007f2 <LoopForever>:

LoopForever:
  b LoopForever
 80007f2:	e7fe      	b.n	80007f2 <LoopForever>
  ldr   r0, =_estack
 80007f4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80007f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007fc:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000800:	08000878 	.word	0x08000878
  ldr r2, =_sbss
 8000804:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000808:	2000001c 	.word	0x2000001c

0800080c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800080c:	e7fe      	b.n	800080c <ADC_IRQHandler>
	...

08000810 <__libc_init_array>:
 8000810:	b570      	push	{r4, r5, r6, lr}
 8000812:	4d0d      	ldr	r5, [pc, #52]	; (8000848 <__libc_init_array+0x38>)
 8000814:	4c0d      	ldr	r4, [pc, #52]	; (800084c <__libc_init_array+0x3c>)
 8000816:	1b64      	subs	r4, r4, r5
 8000818:	10a4      	asrs	r4, r4, #2
 800081a:	2600      	movs	r6, #0
 800081c:	42a6      	cmp	r6, r4
 800081e:	d109      	bne.n	8000834 <__libc_init_array+0x24>
 8000820:	4d0b      	ldr	r5, [pc, #44]	; (8000850 <__libc_init_array+0x40>)
 8000822:	4c0c      	ldr	r4, [pc, #48]	; (8000854 <__libc_init_array+0x44>)
 8000824:	f000 f818 	bl	8000858 <_init>
 8000828:	1b64      	subs	r4, r4, r5
 800082a:	10a4      	asrs	r4, r4, #2
 800082c:	2600      	movs	r6, #0
 800082e:	42a6      	cmp	r6, r4
 8000830:	d105      	bne.n	800083e <__libc_init_array+0x2e>
 8000832:	bd70      	pop	{r4, r5, r6, pc}
 8000834:	f855 3b04 	ldr.w	r3, [r5], #4
 8000838:	4798      	blx	r3
 800083a:	3601      	adds	r6, #1
 800083c:	e7ee      	b.n	800081c <__libc_init_array+0xc>
 800083e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000842:	4798      	blx	r3
 8000844:	3601      	adds	r6, #1
 8000846:	e7f2      	b.n	800082e <__libc_init_array+0x1e>
 8000848:	08000870 	.word	0x08000870
 800084c:	08000870 	.word	0x08000870
 8000850:	08000870 	.word	0x08000870
 8000854:	08000874 	.word	0x08000874

08000858 <_init>:
 8000858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800085a:	bf00      	nop
 800085c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800085e:	bc08      	pop	{r3}
 8000860:	469e      	mov	lr, r3
 8000862:	4770      	bx	lr

08000864 <_fini>:
 8000864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000866:	bf00      	nop
 8000868:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800086a:	bc08      	pop	{r3}
 800086c:	469e      	mov	lr, r3
 800086e:	4770      	bx	lr
