set ::env(PROJECT_NAME) ch_intrinsics
set ::env(DESIGN_TOP) memory_controller_top
set ::env(DESIGN_DIR) RTL_Benchmark/controller/ch_intrinsics/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/controller/ch_intrinsics/rtl/ch_intrinsics_top.v
set ::env(CLOCK_PORT) clk
