#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May 15 08:17:26 2024
# Process ID: 26748
# Current directory: D:/当代大学牲实录/起尸的大二下/系统结构实验/lab5/LAB05-refer/LAB05-refer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3748 D:\当代大学牲实录\起尸的大二下\系统结构实验\lab5\LAB05-refer\LAB05-refer\LAB05-refer.xpr
# Log file: D:/当代大学牲实录/起尸的大二下/系统结构实验/lab5/LAB05-refer/LAB05-refer/vivado.log
# Journal file: D:/当代大学牲实录/起尸的大二下/系统结构实验/lab5/LAB05-refer/LAB05-refer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/当代大学牲实录/起尸的大二下/系统结构实验/lab5/LAB05-refer/LAB05-refer/LAB05-refer.xpr
INFO: [Project 1-313] Project file moved from 'E:/LAB05-refer' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/Vivado/Vivado/2018.3/data/ip'.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/当代大学牲实录/起尸的大二下/系统结构实验/lab5/LAB05-refer/LAB05-refer/LAB05-refer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/当代大学牲实录/起尸的大二下/系统结构实验/lab5/LAB05-refer/LAB05-refer/LAB05-refer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/当代大学牲实录/起尸的大二下/系统结构实验/lab5/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/当代大学牲实录/起尸的大二下/系统结构实验/lab5/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sources_1/new/ZeroExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/当代大学牲实录/起尸的大二下/系统结构实验/lab5/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sources_1/new/instrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/当代大学牲实录/起尸的大二下/系统结构实验/lab5/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/当代大学牲实录/起尸的大二下/系统结构实验/lab5/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/当代大学牲实录/起尸的大二下/系统结构实验/lab5/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sources_1/imports/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/当代大学牲实录/起尸的大二下/系统结构实验/lab5/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sources_1/imports/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/当代大学牲实录/起尸的大二下/系统结构实验/lab5/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sources_1/imports/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/当代大学牲实录/起尸的大二下/系统结构实验/lab5/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sources_1/imports/new/ALUctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/当代大学牲实录/起尸的大二下/系统结构实验/lab5/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sources_1/imports/new/SignExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/当代大学牲实录/起尸的大二下/系统结构实验/lab5/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/当代大学牲实录/起尸的大二下/系统结构实验/lab5/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sources_1/new/PCupdate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCupdate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/当代大学牲实录/起尸的大二下/系统结构实验/lab5/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sim_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/当代大学牲实录/起尸的大二下/系统结构实验/lab5/LAB05-refer/LAB05-refer/LAB05-refer.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/当代大学牲实录/起尸的大二下/系统结构实验/lab5/LAB05-refer/LAB05-refer/LAB05-refer.sim/sim_1/behav/xsim'
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9361c4a8af844f11953a646a9fac06bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instrMem
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.ZeroExt
Compiling module xil_defaultlib.SignExt
Compiling module xil_defaultlib.Ext
Compiling module xil_defaultlib.ALUctr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PCupdate
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/当代大学牲实录/起尸的大二下/系统结构实验/lab5/LAB05-refer/LAB05-refer/LAB05-refer.sim/sim_1/behav/xsim/xsim.dir/CPU_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 15 10:47:33 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'D:/当代大学牲实录/起尸的大二下/系统结构实验/lab5/LAB05-refer/LAB05-refer/LAB05-refer.sim/sim_1/behav/xsim/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 15 10:49:33 2024...
