Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date         : Thu Apr 10 14:57:21 2025
| Host         : OptiPlex-4440118170 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    51 |
|    Minimum number of control sets                        |    51 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   176 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    51 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |    14 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             324 |          138 |
| No           | No                    | Yes                    |              61 |           34 |
| No           | Yes                   | No                     |             111 |           38 |
| Yes          | No                    | No                     |              36 |           15 |
| Yes          | No                    | Yes                    |              34 |           12 |
| Yes          | Yes                   | No                     |             178 |           48 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                |                                           Enable Signal                                           |                                Set/Reset Signal                               | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_wiz/inst/clk_out1                      |                                                                                                   | dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]              |                1 |              1 |         1.00 |
|  dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/CLK | serdes/rgb_deser/done_i_1_n_0                                                                     |                                                                               |                1 |              1 |         1.00 |
|  clk_wiz/inst/clk_out1                      |                                                                                                   | led_OBUF[1]                                                                   |                1 |              2 |         2.00 |
|  clk_wiz/inst/clk_out1                      |                                                                                                   | dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]             |                1 |              2 |         2.00 |
|  clk_wiz/inst/clk_out1                      |                                                                                                   | dvi2rgb/U0/TMDS_ClockingX/RdyLostReset/aRst_int                               |                1 |              2 |         2.00 |
|  dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                   | rgb2dvi/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |         2.00 |
|  dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                   | dvi2rgb/U0/TMDS_ClockingX/in0                                                 |                1 |              2 |         2.00 |
|  clk_wiz/inst/clk_out1                      | dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0    | dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]           |                1 |              4 |         4.00 |
|  dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                   | rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out1                      | dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0 | dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]           |                1 |              4 |         4.00 |
|  clk_wiz/inst/clk_out1                      | dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState_reg[0]                    |                                                                               |                1 |              4 |         4.00 |
|  clk_wiz/inst/clk_out1                      | dvi2rgb/U0/TMDS_ClockingX/sel                                                                     | dvi2rgb/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]             |                1 |              5 |         5.00 |
|  dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer_0 | dvi2rgb/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                            | dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                |                2 |              5 |         2.50 |
|  dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer_0 | dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                        | dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                   |                1 |              5 |         5.00 |
|  dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer_0 | dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                          |                                                                               |                2 |              5 |         2.50 |
|  dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer_0 | dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                            | dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                |                1 |              5 |         5.00 |
|  dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer_0 | dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                            | dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                |                2 |              5 |         2.50 |
|  dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer_0 | dvi2rgb/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                        | dvi2rgb/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                   |                1 |              5 |         5.00 |
|  dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer_0 | dvi2rgb/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                             |                                                                               |                2 |              5 |         2.50 |
|  dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer_0 | dvi2rgb/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                        | dvi2rgb/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                   |                2 |              5 |         2.50 |
|  dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer_0 | dvi2rgb/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                          |                                                                               |                4 |              5 |         1.25 |
|  dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                   | dvi2rgb/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                    |                3 |              7 |         2.33 |
|  dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                   | dvi2rgb/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                    |                3 |              7 |         2.33 |
|  dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                   | dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                    |                3 |              7 |         2.33 |
|  dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                   | dvi2rgb/U0/DataDecoders[1].DecoderX/ChannelBondX/pMeRdy_int_reg_0[0]          |                2 |              8 |         4.00 |
|  dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                   | dvi2rgb/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                        |                2 |              8 |         4.00 |
|  dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/CLK | serdes/rgb_deser/data_out[7]_i_2_n_0                                                              | serdes/rgb_deser/data_out0                                                    |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out1                      | dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg_0                                |                                                                               |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out1                      | dvi2rgb/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                         |                                                                               |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out1                      |                                                                                                   | dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                            |                6 |              9 |         1.50 |
|  dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                   | rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                4 |             10 |         2.50 |
|  dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/CLK | serdes/rgb_ser/p_y0                                                                               | led_OBUF[1]                                                                   |                3 |             11 |         3.67 |
|  dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer_0 | dvi2rgb/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1_n_0                             | dvi2rgb/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                         |                2 |             11 |         5.50 |
|  dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/CLK | serdes/rgb_deser/state_reg[0]_0                                                                   | serdes/rgb_deser/p_x[11]_i_1__0_n_0                                           |                3 |             11 |         3.67 |
|  dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/CLK | serdes/rgb_ser/y_pos_0                                                                            | led_OBUF[1]                                                                   |                6 |             11 |         1.83 |
|  dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/CLK | serdes/rgb_deser/E[0]                                                                             | serdes/rgb_deser/SR[0]                                                        |                4 |             11 |         2.75 |
|  dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer_0 | dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0_n_0                             | dvi2rgb/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                         |                2 |             11 |         5.50 |
|  dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer_0 | dvi2rgb/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                | dvi2rgb/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                         |                4 |             11 |         2.75 |
|  dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                   | dvi2rgb/U0/DataDecoders[0].DecoderX/ChannelBondX/SR[0]                        |                3 |             11 |         3.67 |
|  dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/CLK | serdes/rgb_ser/p_x0                                                                               | led_OBUF[1]                                                                   |                3 |             12 |         4.00 |
|  dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                   | dvi2rgb/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                            |                9 |             12 |         1.33 |
|  dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                   | dvi2rgb/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                |                5 |             21 |         4.20 |
|  clk_wiz/inst/clk_out1                      | dvi2rgb/U0/DataDecoders[1].DecoderX/sel                                                           | dvi2rgb/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]     |                6 |             24 |         4.00 |
|  clk_wiz/inst/clk_out1                      | dvi2rgb/U0/DataDecoders[2].DecoderX/sel                                                           | dvi2rgb/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]     |                6 |             24 |         4.00 |
|  clk_wiz/inst/clk_out1                      | dvi2rgb/U0/DataDecoders[0].DecoderX/sel                                                           | dvi2rgb/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]     |                6 |             24 |         4.00 |
|  dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                   | led_OBUF[1]                                                                   |               11 |             25 |         2.27 |
|  dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                   | rgb2dvi/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               13 |             32 |         2.46 |
|  clk_wiz/inst/clk_out1                      |                                                                                                   |                                                                               |               24 |             36 |         1.50 |
|  dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer_0 | dvi2rgb/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                           |                                                                               |                6 |             48 |         8.00 |
|  dvi2rgb/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                   |                                                                               |               60 |            142 |         2.37 |
|  dvi2rgb/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                   |                                                                               |               54 |            146 |         2.70 |
+---------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+


