\DefMacro{LCM_ARXIV2024_Ho}{C103}
\DefMacro{ROUTE_DAC2024_Wang}{C102}
\DefMacro{POWER_DAC2024_Du}{C101}
\DefMacro{ANALOG_DAC2024_Zhang}{C100}
\DefMacro{ANALOG_DAC2024_Kong}{C99}
\DefMacro{LOGIC_DAC2024_Pu}{C98}
\DefMacro{PART_DAC2024_Lee}{C97}
\DefMacro{CELL_ISEDA2024_Gao}{C96}
\DefMacro{THERMAL_ISEDA2024_Wang}{C95}
\DefMacro{FPGA_ISEDA2024_Mai}{C94}
\DefMacro{CIRCUITNET_ICLR2024_Jiang}{C93}
\DefMacro{TIMER_DATE2024_Guo}{C92}
\DefMacro{ANALOG_DATE2024_Zhang}{C91}
\DefMacro{PLACE_ISPD2024_Pu}{C90}
\DefMacro{PLACE_ISPD2024_Zhang}{C89}
\DefMacro{ROUTE_ISPD2024_Liu}{C88}
\DefMacro{TASKFLOW_HPCASIA2024_Chiu}{C87}
\DefMacro{FPGA_ASICON2023_Mai}{C86}
\DefMacro{PLACE_ICCAD2023_Chen}{C85}
\DefMacro{PD_ICCAD2023_Jiang}{C84}
\DefMacro{SIM_MICRO2023_Zhou}{C83}
\DefMacro{SIM_DAC2023_Guo}{C82}
\DefMacro{ANALOG_DAC2023_Wang}{C81}
\DefMacro{PLACE_DAC2023_Liao}{C80}
\DefMacro{ROUTE_DAC2023_Liu}{C79}
\DefMacro{PLACE_DAC2023_Zheng}{C78}
\DefMacro{MPL_DAC2023_Zhang}{C77}
\DefMacro{ROUTE_ISEDA2023_Zhao}{C76}
\DefMacro{ROUTE_ISEDA2023_Zhang}{C75}
\DefMacro{ANALOG_DATE2023_Zhang}{C74}
\DefMacro{TIMING_DATE2023_Zhang}{C73}
\DefMacro{PLACE_ASPDAC2023_Chen}{C72}
\DefMacro{ROUTE_ASPDAC2023_Wang}{C71}
\DefMacro{SURVEY_ARXIV2022_Yan}{C70}
\DefMacro{ROUTING_ICCAD2022_Guo}{C69}
\DefMacro{DFM_ICCAD2022_Wang}{C68}
\DefMacro{ANALOG_ICSICT2022_Lin}{C67}
\DefMacro{DFM_MLCAD2022_Zhu}{C66}
\DefMacro{PLACE_DAC2022_Mai}{C65}
\DefMacro{PLACE_DAC2022_Guo}{C64}
\DefMacro{Timing_DAC2022_Guo}{C63}
\DefMacro{Timing_DAC2022_Zhang}{C62}
\DefMacro{ROUTE_DAC2022_Wang}{C61}
\DefMacro{TIMER_DATE2022_Zhang}{C60}
\DefMacro{ROUTE_DATE2022_Liu}{C59}
\DefMacro{PLACE_DATE2022_Liao}{C58}
\DefMacro{PLACE_DATE2022_Yang}{C57}
\DefMacro{ROUTE_ASPDAC2022_Jiang}{C56}
\DefMacro{Timing_ASPDAC2022_Zhou}{C55}
\DefMacro{TIMER_DAC2021_Guo}{C54}
\DefMacro{TIMER_TopK_DAC2021_Guo}{C53}
\DefMacro{PLACE_DAC2021_Guo}{C52}
\DefMacro{ANALOG_DAC2021_Gao}{C51}
\DefMacro{TIMER_ICCAD2021_Guo}{C50}
\DefMacro{TIMER_TopK_ICCAD2021_Guo}{C49}
\DefMacro{ROUTE_SPIE2021_Qu}{C48}
\DefMacro{ROUTE_DATE2021_Qu}{C47}
\DefMacro{PLACE_DATE2021_Liu}{C46}
\DefMacro{QUANTUM_DATE2021_Li}{C45}
\DefMacro{ANALOG_ASPDAC2021_Gao}{C44}
\DefMacro{DFM_ASPDAC2021_Lin}{C43}
\DefMacro{PLACE_ICCAD2020_Gu}{C42}
\DefMacro{STA_ICCAD2020_Guo}{C41}
\DefMacro{GPUCAD_ICCAD2020_Lin}{C40}
\DefMacro{DFM_ISPD2020_Ye}{C39}
\DefMacro{DFM_DAC2020_Li}{C38}
\DefMacro{PLACE_CSTIC2020_Lin}{C37}
\DefMacro{SECURITY_HOST2020_Rajarathnam}{C36}
\DefMacro{ANALOG_ASPDAC2020_Liu}{C35}
\DefMacro{FPGA_ASPDAC2020_Alawieh}{C34}
\DefMacro{PLACE_ICCAD2019_Li}{C33}
\DefMacro{ANALOG_ICCAD2019_Zhu}{C32}
\DefMacro{NAS_ICCAD2019_Gong}{C31}
\DefMacro{ANALOG_ICCAD2019_Xu}{C30}
\DefMacro{DFM_ASICON2019_Li}{C29}
\DefMacro{PLACE_DAC2019_Lin}{C28}
\DefMacro{DFM_DAC2019_Ye}{C27}
\DefMacro{ANALOG_DAC2019_Xu}{C26}
\DefMacro{DFM_DAC2019_Alawieh}{C25}
\DefMacro{ML_AISTATS2019_Lin}{C24}
\DefMacro{ANALOG_ISPD2019_Xu}{C23}
\DefMacro{HSD_DATE2019_Ye}{C22}
\DefMacro{HSD_ASPDAC2019_Chen}{C21}
\DefMacro{DFM_ASPDAC2019_Ye}{C20}
\DefMacro{HSD_ASPDAC2019_Ye}{C19}
\DefMacro{DFM_ITC2018_Lin}{C18}
\DefMacro{ML_ICML2018_Zhang}{C17}
\DefMacro{DFM_ISPD2018_Lin}{C16}
\DefMacro{SPM_ASPDAC2018_Li}{C15}
\DefMacro{DFR_ASPDAC2018_Hsu}{C14}
\DefMacro{DFM_ICCD2017_Lin}{C13}
\DefMacro{MASK_PT2017_Lin}{C12}
\DefMacro{DFMP_ISLPED2017_Ye}{C11}
\DefMacro{DFMR_DAC2017_Xu}{C10}
\DefMacro{DFMR_ISPD2017_Ou}{C9}
\DefMacro{PLACE_ICCAD2016_Lin}{C8}
\DefMacro{CMP_ICCAD2016_Tao}{C7}
\DefMacro{DFMP_ICSICT2016_Lin}{C6}
\DefMacro{MPL_SPIE2016_Lin}{C5}
\DefMacro{DFMP_ASPDAC2016_Lin}{C4}
\DefMacro{DFMP_ICCAD2015_Lin}{C3}
\DefMacro{CMP_DAC2015_Lin}{C2}
\DefMacro{MPL_DAC2015_Pan}{C1}
\DefMacro{PLACE_TCAD2023_Liao}{J51}
\DefMacro{TIMER_TCAD2023_Zhang}{J50}
\DefMacro{DRC_TODAES2023_Zhu}{J49}
\DefMacro{TIMER_PBA_TCAD2023_Guo}{J48}
\DefMacro{TIMER_GBA_TCAD2023_Guo}{J47}
\DefMacro{CIRCUITNET_TCAD2023_Chai}{J46}
\DefMacro{FPGA_TCAD2023_Mai}{J45}
\DefMacro{TIMER_TCAD2023_Chen}{J44}
\DefMacro{FPGA_TCAS2023_Tao}{J43}
\DefMacro{PLACE_TCAD2023_Liao}{J42}
\DefMacro{ANALOG_SCIS2023_Gao}{J41}
\DefMacro{SI_TODAES2023_Lin}{J40}
\DefMacro{CELL_TCASII2022_Zhang}{J39}
\DefMacro{ROUTING_TCAD2023_Liu}{J38}
\DefMacro{CIRCUITNET_SCIS2022_Chai}{J37}
\DefMacro{ANALOG_TCAD2022_Gao}{J36}
\DefMacro{DFM_TCAD2021_Li}{J35}
\DefMacro{ANALOG_CCCF2021_Lin}{J34}
\DefMacro{TIMER_TCAD2021_Guo}{J33}
\DefMacro{MLCAD_TCAD2021_RAPP}{J32}
\DefMacro{PLACE_TCAD2021_Lin}{J31}
\DefMacro{TASKFLOW_TPDS2021_Huang}{J30}
\DefMacro{PD_MIM2021_Lin}{J29}
\DefMacro{SIGNOFF_MIM2021_Zhuo}{J28}
\DefMacro{FPGA_TCAD2021_Meng}{J27}
\DefMacro{MPL_TCAD2020_Li}{J26}
\DefMacro{TASKFLOW_TCAD2020_Huang}{J25}
\DefMacro{ANALOG_MDAT2020_Chen}{J24}
\DefMacro{Power_EDL2020_Chen}{J23}
\DefMacro{DFM_OPEX2020_Chen}{J22}
\DefMacro{PLACE_TCAD2020_Lin}{J21}
\DefMacro{DFM_TCAD2020_Cai}{J20}
\DefMacro{SRAF_TCAD2020_Alawieh}{J19}
\DefMacro{ABCDPLACE_TCAD2020_Lin}{J18}
\DefMacro{POWER_ACCESS2020_Chen}{J17}
\DefMacro{SMO_JM32020_Chen}{J16}
\DefMacro{DFM_TCAD2018_Lin}{J15}
\DefMacro{HSD_TCAD2019_Chen}{J14}
\DefMacro{HSD_JM32019_Chen}{J13}
\DefMacro{QUANTUM_TCAD2017_Lin}{J12}
\DefMacro{SPM_TCAD2018_Li}{J11}
\DefMacro{SRAF_TCAD2017_Xu}{J10}
\DefMacro{PLACE_TCAD2017_Lin}{J9}
\DefMacro{FPGA_TODAES2017_Li}{J8}
\DefMacro{CMP_TCAD2016_Lin}{J7}
\DefMacro{DFMP_TCAD2017_Lin}{J6}
\DefMacro{DFM_TCAD2017_Xu}{J5}
\DefMacro{DFMP_JVLSI2017_Lin}{J4}
\DefMacro{MPL_JM32017_Lin}{J3}
\DefMacro{DFM_SCIS2016_Yu}{J2}
\DefMacro{DFMP_TCAD2015_Yu}{J1}
\DefMacro{BOOK_Springer2023_Lin}{B3}
\DefMacro{BOOK_Springer2023_Yang}{B2}
\DefMacro{BOOK_Springer2018_Lin}{B1}
\DefMacro{DFM_Thesis2018_Lin}{1}
