{
  "Top": "matmul_hls",
  "RtlTop": "matmul_hls",
  "RtlPrefix": "",
  "RtlSubPrefix": "matmul_hls_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "stream_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<32>, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "stream_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "stream_out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<32>, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "stream_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "matmul_hls"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "114719",
    "Latency": "114718"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "matmul_hls",
    "Version": "1.0",
    "DisplayName": "Matmul_hls",
    "Revision": "2114262080",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_matmul_hls_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/matmul_hls.cpp"],
    "Vhdl": [
      "impl\/vhdl\/matmul_hls_A_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/matmul_hls_C_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/matmul_hls_control_s_axi.vhd",
      "impl\/vhdl\/matmul_hls_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2.vhd",
      "impl\/vhdl\/matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4.vhd",
      "impl\/vhdl\/matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.vhd",
      "impl\/vhdl\/matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9.vhd",
      "impl\/vhdl\/matmul_hls_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/matmul_hls_regslice_both.vhd",
      "impl\/vhdl\/matmul_hls_sparsemux_33_4_32_1_1.vhd",
      "impl\/vhdl\/matmul_hls.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/matmul_hls_A_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/matmul_hls_C_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/matmul_hls_control_s_axi.v",
      "impl\/verilog\/matmul_hls_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/matmul_hls_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/matmul_hls_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2.v",
      "impl\/verilog\/matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4.v",
      "impl\/verilog\/matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6.v",
      "impl\/verilog\/matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9.v",
      "impl\/verilog\/matmul_hls_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/matmul_hls_regslice_both.v",
      "impl\/verilog\/matmul_hls_sparsemux_33_4_32_1_1.v",
      "impl\/verilog\/matmul_hls.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/matmul_hls_v1_0\/data\/matmul_hls.mdd",
      "impl\/misc\/drivers\/matmul_hls_v1_0\/data\/matmul_hls.tcl",
      "impl\/misc\/drivers\/matmul_hls_v1_0\/data\/matmul_hls.yaml",
      "impl\/misc\/drivers\/matmul_hls_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/matmul_hls_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/matmul_hls_v1_0\/src\/xmatmul_hls.c",
      "impl\/misc\/drivers\/matmul_hls_v1_0\/src\/xmatmul_hls.h",
      "impl\/misc\/drivers\/matmul_hls_v1_0\/src\/xmatmul_hls_hw.h",
      "impl\/misc\/drivers\/matmul_hls_v1_0\/src\/xmatmul_hls_linux.c",
      "impl\/misc\/drivers\/matmul_hls_v1_0\/src\/xmatmul_hls_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/matmul_hls.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:stream_in:stream_out",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "stream_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "stream_in_",
      "ports": [
        "stream_in_TDATA",
        "stream_in_TKEEP",
        "stream_in_TLAST",
        "stream_in_TREADY",
        "stream_in_TSTRB",
        "stream_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "stream_in"
        }]
    },
    "stream_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "stream_out_",
      "ports": [
        "stream_out_TDATA",
        "stream_out_TKEEP",
        "stream_out_TLAST",
        "stream_out_TREADY",
        "stream_out_TSTRB",
        "stream_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "stream_out"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "stream_in_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "stream_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "stream_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "stream_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "stream_in_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "stream_in_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "stream_out_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "stream_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "stream_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "stream_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stream_out_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "stream_out_TSTRB": {
      "dir": "out",
      "width": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "matmul_hls",
      "BindInstances": "A_U A_1_U A_2_U A_3_U A_4_U A_5_U A_6_U A_7_U A_8_U A_9_U A_10_U A_11_U A_12_U A_13_U A_14_U A_15_U B_U B_1_U B_2_U B_3_U B_4_U B_5_U B_6_U B_7_U B_8_U B_9_U B_10_U B_11_U B_12_U B_13_U B_14_U B_15_U C_U C_1_U C_2_U C_3_U C_4_U C_5_U C_6_U C_7_U C_8_U C_9_U C_10_U C_11_U C_12_U C_13_U C_14_U C_15_U control_s_axi_U",
      "Instances": [
        {
          "ModuleName": "matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2",
          "InstanceName": "grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260",
          "BindInstances": "icmp_ln35_fu_446_p2 add_ln35_1_fu_452_p2 add_ln35_fu_512_p2 icmp_ln36_fu_470_p2 select_ln35_fu_476_p3 select_ln35_1_fu_518_p3 add_ln36_fu_498_p2"
        },
        {
          "ModuleName": "matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4",
          "InstanceName": "grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288",
          "BindInstances": "icmp_ln43_fu_448_p2 add_ln43_1_fu_454_p2 add_ln43_fu_475_p2 icmp_ln44_fu_481_p2 select_ln43_fu_487_p3 select_ln43_1_fu_495_p3 add_ln46_fu_529_p2 add_ln44_fu_535_p2"
        },
        {
          "ModuleName": "matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6",
          "InstanceName": "grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316",
          "BindInstances": "icmp_ln51_fu_3922_p2 add_ln51_1_fu_3928_p2 add_ln51_fu_3980_p2 icmp_ln52_fu_3937_p2 select_ln51_fu_3943_p3 select_ln51_1_fu_3986_p3 add_ln57_126_fu_4118_p2 add_ln57_127_fu_4133_p2 add_ln57_128_fu_4170_p2 xor_ln57_fu_4183_p2 mul_32s_32s_32_2_1_U41 mul_32s_32s_32_2_1_U41 mul_32s_32s_32_2_1_U41 mul_32s_32s_32_2_1_U42 mul_32s_32s_32_2_1_U43 mul_32s_32s_32_2_1_U44 mul_32s_32s_32_2_1_U45 mul_32s_32s_32_2_1_U41 mul_32s_32s_32_2_1_U42 mul_32s_32s_32_2_1_U42 mul_32s_32s_32_2_1_U42 mul_32s_32s_32_2_1_U43 mul_32s_32s_32_2_1_U43 mul_32s_32s_32_2_1_U43 mul_32s_32s_32_2_1_U44 mul_32s_32s_32_2_1_U44 mul_32s_32s_32_2_1_U44 mul_32s_32s_32_2_1_U46 mul_32s_32s_32_2_1_U47 mul_32s_32s_32_2_1_U45 mul_32s_32s_32_2_1_U46 mul_32s_32s_32_2_1_U48 mul_32s_32s_32_2_1_U47 mul_32s_32s_32_2_1_U48 mul_32s_32s_32_2_1_U49 mul_32s_32s_32_2_1_U45 mul_32s_32s_32_2_1_U50 mul_32s_32s_32_2_1_U49 mul_32s_32s_32_2_1_U45 mul_32s_32s_32_2_1_U46 mul_32s_32s_32_2_1_U46 mul_32s_32s_32_2_1_U51 mul_32s_32s_32_2_1_U47 mul_32s_32s_32_2_1_U52 mul_32s_32s_32_2_1_U53 mul_32s_32s_32_2_1_U48 mul_32s_32s_32_2_1_U47 mul_32s_32s_32_2_1_U48 mul_32s_32s_32_2_1_U54 mul_32s_32s_32_2_1_U55 mul_32s_32s_32_2_1_U49 mul_32s_32s_32_2_1_U50 mul_32s_32s_32_2_1_U49 mul_32s_32s_32_2_1_U51 mul_32s_32s_32_2_1_U50 mul_32s_32s_32_2_1_U51 mul_32s_32s_32_2_1_U52 mul_32s_32s_32_2_1_U52 mul_32s_32s_32_2_1_U53 mul_32s_32s_32_2_1_U56 mul_32s_32s_32_2_1_U53 mul_32s_32s_32_2_1_U54 mul_32s_32s_32_2_1_U55 mul_32s_32s_32_2_1_U57 mul_32s_32s_32_2_1_U56 mul_32s_32s_32_2_1_U58 mul_32s_32s_32_2_1_U54 mul_32s_32s_32_2_1_U59 mul_32s_32s_32_2_1_U50 mul_32s_32s_32_2_1_U60 mul_32s_32s_32_2_1_U55 mul_32s_32s_32_2_1_U51 mul_32s_32s_32_2_1_U57 mul_32s_32s_32_2_1_U58 mul_32s_32s_32_2_1_U59 mul_32s_32s_32_2_1_U60 mul_32s_32s_32_2_1_U61 mul_32s_32s_32_2_1_U52 mul_32s_32s_32_2_1_U53 mul_32s_32s_32_2_1_U54 mul_32s_32s_32_2_1_U56 mul_32s_32s_32_2_1_U57 mul_32s_32s_32_2_1_U62 mul_32s_32s_32_2_1_U58 mul_32s_32s_32_2_1_U61 mul_32s_32s_32_2_1_U59 mul_32s_32s_32_2_1_U60 mul_32s_32s_32_2_1_U55 mul_32s_32s_32_2_1_U61 mul_32s_32s_32_2_1_U63 mul_32s_32s_32_2_1_U62 mul_32s_32s_32_2_1_U62 mul_32s_32s_32_2_1_U56 mul_32s_32s_32_2_1_U57 mul_32s_32s_32_2_1_U58 mul_32s_32s_32_2_1_U59 mul_32s_32s_32_2_1_U63 mul_32s_32s_32_2_1_U64 mul_32s_32s_32_2_1_U63 mul_32s_32s_32_2_1_U64 mul_32s_32s_32_2_1_U60 mul_32s_32s_32_2_1_U61 mul_32s_32s_32_2_1_U65 mul_32s_32s_32_2_1_U64 mul_32s_32s_32_2_1_U62 mul_32s_32s_32_2_1_U63 mul_32s_32s_32_2_1_U64 mul_32s_32s_32_2_1_U66 mul_32s_32s_32_2_1_U67 mul_32s_32s_32_2_1_U65 mul_32s_32s_32_2_1_U66 mul_32s_32s_32_2_1_U68 mul_32s_32s_32_2_1_U65 mul_32s_32s_32_2_1_U67 mul_32s_32s_32_2_1_U69 mul_32s_32s_32_2_1_U70 mul_32s_32s_32_2_1_U65 mul_32s_32s_32_2_1_U71 mul_32s_32s_32_2_1_U66 mul_32s_32s_32_2_1_U67 mul_32s_32s_32_2_1_U66 mul_32s_32s_32_2_1_U67 mul_32s_32s_32_2_1_U68 mul_32s_32s_32_2_1_U68 mul_32s_32s_32_2_1_U68 mul_32s_32s_32_2_1_U69 mul_32s_32s_32_2_1_U69 mul_32s_32s_32_2_1_U70 mul_32s_32s_32_2_1_U71 mul_32s_32s_32_2_1_U72 mul_32s_32s_32_2_1_U69 mul_32s_32s_32_2_1_U70 mul_32s_32s_32_2_1_U70 mul_32s_32s_32_2_1_U71 mul_32s_32s_32_2_1_U71 mul_32s_32s_32_2_1_U72 mul_32s_32s_32_2_1_U72 mul_32s_32s_32_2_1_U72 add_ln57_fu_4574_p2 add_ln57_1_fu_4487_p2 add_ln57_4_fu_4314_p2 add_ln57_7_fu_4589_p2 add_ln57_8_fu_4594_p2 add_ln57_11_fu_4325_p2 add_ln57_16_fu_4337_p2 add_ln57_19_fu_4626_p2 add_ln57_22_fu_4638_p2 add_ln57_23_fu_4644_p2 add_ln57_26_fu_4348_p2 add_ln57_31_fu_4661_p2 add_ln57_32_fu_4667_p2 add_ln57_35_fu_4364_p2 add_ln57_38_fu_4684_p2 add_ln57_39_fu_4689_p2 add_ln57_42_fu_4382_p2 add_ln57_47_fu_4394_p2 add_ln57_50_fu_4710_p2 add_ln57_53_fu_4722_p2 add_ln57_54_fu_4728_p2 add_ln57_57_fu_4406_p2 add_ln57_64_fu_4521_p2 add_ln57_67_fu_4533_p2 add_ln57_70_fu_4755_p2 add_ln57_71_fu_4760_p2 add_ln57_74_fu_4296_p2 add_ln57_79_fu_4539_p2 add_ln57_82_fu_4545_p2 add_ln57_85_fu_4796_p2 add_ln57_86_fu_4802_p2 add_ln57_89_fu_4302_p2 add_ln57_94_fu_4819_p2 add_ln57_95_fu_4825_p2 add_ln57_98_fu_4446_p2 add_ln57_101_fu_4841_p2 add_ln57_102_fu_4846_p2 add_ln57_105_fu_4464_p2 add_ln57_110_fu_4557_p2 add_ln57_113_fu_4569_p2 add_ln57_116_fu_4873_p2 add_ln57_117_fu_4878_p2 add_ln57_120_fu_4308_p2 add_ln52_fu_4204_p2"
        },
        {
          "ModuleName": "matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9",
          "InstanceName": "grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368",
          "BindInstances": "icmp_ln64_fu_396_p2 add_ln64_1_fu_402_p2 add_ln64_fu_419_p2 icmp_ln65_fu_425_p2 select_ln64_fu_431_p3 select_ln64_1_fu_439_p3 cmp86_fu_451_p2 sparsemux_33_4_32_1_1_U122 icmp_ln69_fu_499_p2 temp_last_fu_505_p2 add_ln65_fu_511_p2"
        }
      ]
    },
    "Info": {
      "matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_hls": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2": {
        "Latency": {
          "LatencyBest": "16387",
          "LatencyAvg": "16387",
          "LatencyWorst": "16387",
          "PipelineII": "16385",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.666"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_35_1_VITIS_LOOP_36_2",
            "TripCount": "16384",
            "Latency": "16385",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "108",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "172",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4": {
        "Latency": {
          "LatencyBest": "16387",
          "LatencyAvg": "16387",
          "LatencyWorst": "16387",
          "PipelineII": "16385",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.666"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_43_3_VITIS_LOOP_44_4",
            "TripCount": "16384",
            "Latency": "16385",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "114",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "185",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6": {
        "Latency": {
          "LatencyBest": "65547",
          "LatencyAvg": "65547",
          "LatencyWorst": "65547",
          "PipelineII": "65540",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.923"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_51_5_VITIS_LOOP_52_6",
            "TripCount": "16384",
            "Latency": "65545",
            "PipelineII": "4",
            "PipelineDepth": "14"
          }],
        "Area": {
          "DSP": "96",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "43",
          "FF": "13688",
          "AVAIL_FF": "106400",
          "UTIL_FF": "12",
          "LUT": "9554",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "17",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9": {
        "Latency": {
          "LatencyBest": "16387",
          "LatencyAvg": "16387",
          "LatencyWorst": "16387",
          "PipelineII": "16385",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.666"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_64_8_VITIS_LOOP_65_9",
            "TripCount": "16384",
            "Latency": "16385",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "41",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "269",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "matmul_hls": {
        "Latency": {
          "LatencyBest": "114718",
          "LatencyAvg": "114718",
          "LatencyWorst": "114718",
          "PipelineII": "114719",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.923"
        },
        "Area": {
          "BRAM_18K": "96",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "34",
          "DSP": "96",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "43",
          "FF": "14002",
          "AVAIL_FF": "106400",
          "UTIL_FF": "13",
          "LUT": "12205",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "22",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-09-15 23:20:23 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
