Analysis & Elaboration report for top_ADCinterface
Thu May 21 00:42:01 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
  6. Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
  7. Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
  8. Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
  9. Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 10. Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 11. Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer
 12. Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer
 13. Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 14. Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 15. Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 16. Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 17. Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_cmd_demux:cmd_demux
 18. Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_cmd_demux:rsp_demux
 19. Source assignments for ADCinterface_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 20. Source assignments for ADCinterface_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 21. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0
 22. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
 23. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
 24. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
 25. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
 26. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 27. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 28. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 29. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 30. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 31. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 32. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
 33. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer
 34. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer
 35. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
 36. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 37. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
 38. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 39. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo
 40. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p
 41. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b
 42. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto
 43. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
 44. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller
 45. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 46. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 47. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator
 48. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator
 49. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent
 50. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent
 51. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 52. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo
 53. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router:router|ADCinterface_qsys_mm_interconnect_0_router_default_decode:the_default_decode
 54. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router_001:router_001|ADCinterface_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode
 55. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:adcinterface_0_avalon_slave_0_burst_adapter
 56. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:adcinterface_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
 57. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter
 58. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
 59. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter
 60. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|altera_reset_controller:rst_controller
 61. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 62. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 63. Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|altera_reset_controller:rst_controller_001
 64. Analysis & Elaboration Settings
 65. Port Connectivity Checks: "ADCinterface_qsys:inst|altera_reset_controller:rst_controller_001"
 66. Port Connectivity Checks: "ADCinterface_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 67. Port Connectivity Checks: "ADCinterface_qsys:inst|altera_reset_controller:rst_controller"
 68. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter"
 69. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
 70. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter"
 71. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router_001:router_001|ADCinterface_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode"
 72. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router:router|ADCinterface_qsys_mm_interconnect_0_router_default_decode:the_default_decode"
 73. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo"
 74. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent"
 75. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent"
 76. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator"
 77. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator"
 78. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 79. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller"
 80. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo"
 81. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
 82. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
 83. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
 84. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
 85. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
 86. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
 87. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
 88. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
 89. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
 90. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
 91. Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
 92. Analysis & Elaboration Messages
 93. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                             ;
+-------------------------------+--------------------------------------------+
; Analysis & Elaboration Status ; Successful - Thu May 21 00:42:01 2015      ;
; Quartus II 64-Bit Version     ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                 ; top_ADCinterface                           ;
; Top-level Entity Name         ; top_ADCinterface                           ;
; Family                        ; Cyclone V                                  ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                  ;
; Total registers               ; N/A until Partition Merge                  ;
; Total pins                    ; N/A until Partition Merge                  ;
; Total virtual pins            ; N/A until Partition Merge                  ;
; Total block memory bits       ; N/A until Partition Merge                  ;
; Total PLLs                    ; N/A until Partition Merge                  ;
; Total DLLs                    ; N/A until Partition Merge                  ;
+-------------------------------+--------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------+--------------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Vendor ; IP Core Name                      ; Version      ; Release Date ; License Type ; Entity Instance                                                                                                                                                            ; IP Include File        ;
+--------+-----------------------------------+--------------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed     ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                             ;                        ;
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed     ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_presplit:presplit               ;                        ;
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed     ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric             ;                        ;
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed     ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_splitter:splitter               ;                        ;
; N/A    ; Qsys                              ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst                                                                                                                                   ; ADCinterface_qsys.qsys ;
; Altera ; altera_jtag_avalon_master         ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0                                                                                               ; ADCinterface_qsys.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                         ; ADCinterface_qsys.qsys ;
; Altera ; channel_adapter                   ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|ADCinterface_qsys_master_0_b2p_adapter:b2p_adapter                                            ; ADCinterface_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                    ; ADCinterface_qsys.qsys ;
; Altera ; altera_jtag_dc_streaming          ; 100.99.98.97 ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                              ; ADCinterface_qsys.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                         ; ADCinterface_qsys.qsys ;
; Altera ; channel_adapter                   ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|ADCinterface_qsys_master_0_p2b_adapter:p2b_adapter                                            ; ADCinterface_qsys.qsys ;
; Altera ; altera_reset_controller           ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller                                                        ; ADCinterface_qsys.qsys ;
; Altera ; timing_adapter                    ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|ADCinterface_qsys_master_0_timing_adt:timing_adt                                              ; ADCinterface_qsys.qsys ;
; Altera ; altera_avalon_packets_to_master   ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto                                                     ; ADCinterface_qsys.qsys ;
; Altera ; altera_mm_interconnect            ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0                                                                             ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_slave_agent         ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent               ; ADCinterface_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo          ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_burst_adapter       ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:adcinterface_0_avalon_slave_0_burst_adapter     ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_width_adapter       ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_width_adapter       ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_slave_translator    ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator     ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_cmd_demux:cmd_demux                     ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_multiplexer         ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_cmd_mux:cmd_mux                         ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_master_agent        ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                            ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_master_translator   ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator                  ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_router              ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router:router                           ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_router              ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router_001:router_001                   ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_cmd_demux:rsp_demux                     ; ADCinterface_qsys.qsys ;
; Altera ; altera_merlin_multiplexer         ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_rsp_mux:rsp_mux                         ; ADCinterface_qsys.qsys ;
; Altera ; altera_reset_controller           ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|altera_reset_controller:rst_controller                                                                                            ; ADCinterface_qsys.qsys ;
; Altera ; altera_reset_controller           ; 14.1         ; N/A          ; N/A          ; |top_ADCinterface|ADCinterface_qsys:inst|altera_reset_controller:rst_controller_001                                                                                        ; ADCinterface_qsys.qsys ;
+--------+-----------------------------------+--------------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                         ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                                        ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_cmd_demux:rsp_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCinterface_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                                 ;
; PLI_PORT       ; 50000 ; Signed Integer                                                                 ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                            ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                            ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                            ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                            ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                            ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                            ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                              ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                                    ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                                    ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                                    ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                    ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                            ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                                    ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                    ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                            ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                    ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                            ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                            ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                        ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                              ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                              ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                              ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                                   ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                           ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                           ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                           ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                       ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                       ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                       ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                       ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                       ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                       ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                       ;
; ENCODING       ; 0     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                       ;
; ENCODING       ; 0     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                              ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                    ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                                    ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                                    ;
; FAST_VER              ; 0     ; Signed Integer                                                                                                    ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                    ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                          ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                    ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                          ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                          ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                 ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                                           ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 1     ; Signed Integer                                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 1     ; Signed Integer                                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                           ;
; BITS_PER_WORD                  ; 0     ; Signed Integer                                                                                                                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 1     ; Signed Integer                                                                                                                                           ;
; UAV_DATA_W                     ; 8     ; Signed Integer                                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                         ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                         ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                                         ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                                         ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                         ;
; ID                        ; 0     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 58    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_LOCK            ; 45    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_POSTED          ; 42    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_H              ; 60    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_L              ; 60    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_H             ; 61    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_L             ; 61    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 50    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 50    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_H          ; 65    ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_L          ; 63    ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 71    ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 70    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 72    ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 74    ; Signed Integer                                                                                                                                      ;
; ST_DATA_W                 ; 75    ; Signed Integer                                                                                                                                      ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                                      ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                      ;
; AVS_DATA_W                ; 8     ; Signed Integer                                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 1     ; Signed Integer                                                                                                                                      ;
; PKT_SYMBOLS               ; 1     ; Signed Integer                                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                      ;
; AVS_BE_W                  ; 1     ; Signed Integer                                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                      ;
; FIFO_DATA_W               ; 76    ; Signed Integer                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                               ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 76    ; Signed Integer                                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                 ;
; DATA_WIDTH          ; 76    ; Signed Integer                                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router:router|ADCinterface_qsys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router_001:router_001|ADCinterface_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:adcinterface_0_avalon_slave_0_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                        ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                ;
; PKT_BEGIN_BURST           ; 58    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 50    ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 50    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                                ;
; PKT_BURST_TYPE_H          ; 55    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_TYPE_L          ; 54    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                                                                                                                                ;
; ST_DATA_W                 ; 75    ; Signed Integer                                                                                                                                                ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                                                ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                                ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                ;
; OUT_BYTE_CNT_H            ; 47    ; Signed Integer                                                                                                                                                ;
; OUT_BURSTWRAP_H           ; 50    ; Signed Integer                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:adcinterface_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 49    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L ; 47    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; PKT_BYTEEN_H   ; 8     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; PKT_BYTEEN_L   ; 8     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; ST_DATA_W      ; 75    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; ST_CHANNEL_W   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                          ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                                                                ;
; IN_PKT_ADDR_H                 ; 40    ; Signed Integer                                                                                                                                                ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                                                                ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                                                                ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                                                                ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 41    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BYTE_CNT_L             ; 47    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BYTE_CNT_H             ; 49    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURSTWRAP_L            ; 50    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURSTWRAP_H            ; 50    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURST_SIZE_L           ; 51    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURST_SIZE_H           ; 53    ; Signed Integer                                                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_L      ; 70    ; Signed Integer                                                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_H      ; 71    ; Signed Integer                                                                                                                                                ;
; IN_PKT_TRANS_EXCLUSIVE        ; 46    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURST_TYPE_L           ; 54    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURST_TYPE_H           ; 55    ; Signed Integer                                                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_L       ; 72    ; Signed Integer                                                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_H       ; 74    ; Signed Integer                                                                                                                                                ;
; IN_ST_DATA_W                  ; 75    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                                                ;
; OUT_ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                                                ;
; ST_CHANNEL_W                  ; 1     ; Signed Integer                                                                                                                                                ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                                ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                                ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                             ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                          ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                                ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                                ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                                ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURSTWRAP_H            ; 77    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURST_SIZE_L           ; 78    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURST_SIZE_H           ; 80    ; Signed Integer                                                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_L      ; 97    ; Signed Integer                                                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_H      ; 98    ; Signed Integer                                                                                                                                                ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURST_TYPE_L           ; 81    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURST_TYPE_H           ; 82    ; Signed Integer                                                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_L       ; 99    ; Signed Integer                                                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_H       ; 101   ; Signed Integer                                                                                                                                                ;
; IN_ST_DATA_W                  ; 102   ; Signed Integer                                                                                                                                                ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                                ;
; OUT_PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                                ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_L     ; 70    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_H     ; 71    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 46    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BURST_TYPE_L          ; 54    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BURST_TYPE_H          ; 55    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 72    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 74    ; Signed Integer                                                                                                                                                ;
; OUT_ST_DATA_W                 ; 75    ; Signed Integer                                                                                                                                                ;
; ST_CHANNEL_W                  ; 1     ; Signed Integer                                                                                                                                                ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                                ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                ;
+---------------------------+----------+---------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                      ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                      ;
+---------------------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCinterface_qsys:inst|altera_reset_controller:rst_controller_001 ;
+---------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                                     ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                             ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                             ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                             ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA2F23C8        ;                    ;
; Top-level entity name                                                           ; top_ADCinterface   ; top_ADCinterface   ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+----------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                  ;
+----------------+--------+----------+----------------------------------------------------------+
; clk            ; Input  ; Info     ; Explicitly unconnected                                   ;
; reset_req      ; Output ; Info     ; Explicitly unconnected                                   ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                             ;
+----------------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                    ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                              ;
+----------------+--------+----------+------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                               ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                         ;
+----------------+--------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                    ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                               ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                            ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                            ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                            ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                    ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                               ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router_001:router_001|ADCinterface_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                 ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                 ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router:router|ADCinterface_qsys_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                     ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                     ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                       ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                  ;
+----------------+--------+----------+------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                             ;
+----------------+--------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                              ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                              ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                    ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                 ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                            ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                   ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                    ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                              ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                     ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                              ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                         ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND. ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.          ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Elaboration
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Thu May 21 00:41:20 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ADCinterface -c top_ADCinterface --analysis_and_elaboration
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/adcinterface_qsys.v
    Info (12023): Found entity 1: ADCinterface_qsys
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: ADCinterface_qsys_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface_qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: ADCinterface_qsys_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface_qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: ADCinterface_qsys_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface_qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: ADCinterface_qsys_mm_interconnect_0_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only
Info (12021): Found 5 design units, including 5 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface_qsys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: ADCinterface_qsys_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: ADCinterface_qsys_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface_qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: ADCinterface_qsys_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: ADCinterface_qsys_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface_qsys_master_0.v
    Info (12023): Found entity 1: ADCinterface_qsys_master_0
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface_qsys_master_0_p2b_adapter.sv
    Info (12023): Found entity 1: ADCinterface_qsys_master_0_p2b_adapter
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface_qsys_master_0_b2p_adapter.sv
    Info (12023): Found entity 1: ADCinterface_qsys_master_0_b2p_adapter
Info (12021): Found 7 design units, including 7 entities, in source file adcinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master
    Info (12023): Found entity 2: packets_to_fifo
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls
    Info (12023): Found entity 5: fifo_buffer
    Info (12023): Found entity 6: fifo_to_packet
    Info (12023): Found entity 7: packets_to_master
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface_qsys_master_0_timing_adt.sv
    Info (12023): Found entity 1: ADCinterface_qsys_master_0_timing_adt
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface
Info (12021): Found 3 design units, including 3 entities, in source file adcinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser
    Info (12023): Found entity 2: altera_jtag_src_crosser
    Info (12023): Found entity 3: altera_jtag_dc_streaming
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface.v
    Info (12023): Found entity 1: ADCinterface
Info (12021): Found 1 design units, including 1 entities, in source file top_adcinterface.bdf
    Info (12023): Found entity 1: top_ADCinterface
Info (12127): Elaborating entity "top_ADCinterface" for the top level hierarchy
Info (12128): Elaborating entity "ADCinterface_qsys" for hierarchy "ADCinterface_qsys:inst"
Info (12128): Elaborating entity "ADCinterface" for hierarchy "ADCinterface_qsys:inst|ADCinterface:adcinterface_0"
Warning (10230): Verilog HDL assignment warning at ADCinterface.v(70): truncated value with size 32 to match size of target (22)
Warning (10646): Verilog HDL Event Control warning at ADCinterface.v(77): posedge or negedge of vector "clk_divide" depends solely on its least-significant bit
Warning (10230): Verilog HDL assignment warning at ADCinterface.v(121): truncated value with size 8 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ADCinterface.v(196): truncated value with size 8 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ADCinterface.v(197): truncated value with size 8 to match size of target (1)
Warning (10034): Output port "ADC_SDIO" at ADCinterface.v(8) has no driver
Info (12128): Elaborating entity "ADCinterface_qsys_master_0" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0"
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info (12130): Elaborated megafunction instantiation "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info (12133): Instantiated megafunction "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter:
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
Info (12130): Elaborated megafunction instantiation "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
Info (12133): Instantiated megafunction "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
Info (12130): Elaborated megafunction instantiation "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
Info (12133): Instantiated megafunction "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser"
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage"
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser"
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
Info (12128): Elaborating entity "ADCinterface_qsys_master_0_timing_adt" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|ADCinterface_qsys_master_0_timing_adt:timing_adt"
Warning (10036): Verilog HDL or VHDL warning at ADCinterface_qsys_master_0_timing_adt.sv(82): object "in_ready" assigned a value but never read
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo"
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p"
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b"
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto"
Info (12128): Elaborating entity "packets_to_master" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m"
Info (12128): Elaborating entity "ADCinterface_qsys_master_0_b2p_adapter" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|ADCinterface_qsys_master_0_b2p_adapter:b2p_adapter"
Warning (10036): Verilog HDL or VHDL warning at ADCinterface_qsys_master_0_b2p_adapter.sv(78): object "out_channel" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at ADCinterface_qsys_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)
Info (12128): Elaborating entity "ADCinterface_qsys_master_0_p2b_adapter" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|ADCinterface_qsys_master_0_p2b_adapter:p2b_adapter"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "ADCinterface_qsys_mm_interconnect_0" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "ADCinterface_qsys_mm_interconnect_0_router" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router:router"
Info (12128): Elaborating entity "ADCinterface_qsys_mm_interconnect_0_router_default_decode" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router:router|ADCinterface_qsys_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "ADCinterface_qsys_mm_interconnect_0_router_001" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router_001:router_001"
Info (12128): Elaborating entity "ADCinterface_qsys_mm_interconnect_0_router_001_default_decode" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_router_001:router_001|ADCinterface_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:adcinterface_0_avalon_slave_0_burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:adcinterface_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter"
Info (12128): Elaborating entity "ADCinterface_qsys_mm_interconnect_0_cmd_demux" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "ADCinterface_qsys_mm_interconnect_0_cmd_mux" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "ADCinterface_qsys_mm_interconnect_0_rsp_mux" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|ADCinterface_qsys_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter"
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(731): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(732): object "aligned_byte_cnt" assigned a value but never read
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "ADCinterface_qsys:inst|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "ADCinterface_qsys:inst|altera_reset_controller:rst_controller_001"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 5 modules, 5 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc8f641fe/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc8f641fe/submodules/alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc8f641fe/submodules/alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldc8f641fe/submodules/alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc8f641fe/submodules/alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_splitter
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/output_files/top_ADCinterface.map.smsg
Info: Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 731 megabytes
    Info: Processing ended: Thu May 21 00:42:02 2015
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:01:34


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/output_files/top_ADCinterface.map.smsg.


