// Seed: 1405306753
module module_0 (
    input wand id_0,
    output tri0 id_1,
    input wor id_2,
    output wire id_3,
    output uwire id_4,
    output uwire id_5,
    input supply0 id_6,
    input wire id_7,
    input wand id_8,
    input uwire id_9,
    input supply1 id_10,
    input supply0 id_11
);
  assign id_1 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    output supply0 id_2,
    input supply0 id_3,
    input tri id_4,
    input tri1 id_5,
    input tri1 id_6,
    output supply1 id_7,
    input tri0 id_8,
    output wor id_9,
    output wor id_10,
    input supply0 id_11
);
  wire id_13;
  xor (id_10, id_5, id_13, id_4, id_8, id_3, id_6, id_11);
  module_0(
      id_11, id_7, id_8, id_7, id_2, id_9, id_4, id_6, id_6, id_8, id_5, id_0
  );
endmodule
