<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Clock column buffers - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../../css/general-2459343d.css">
        <link rel="stylesheet" href="../../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../../toc-7918e1c1.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="clock-column-buffers"><a class="header" href="#clock-column-buffers">Clock column buffers</a></h1>
<h2 id="tile-hclk"><a class="header" href="#tile-hclk">Tile HCLK</a></h2>
<p>Cells: 2</p>
<h3 id="switchbox-hclk"><a class="header" href="#switchbox-hclk">Switchbox HCLK</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK switchbox HCLK programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="virtex7-HCLK-HCLK-progbuf-N.HCLK_BUF[0]-N.HCLK_ROW[0]"><td>N.HCLK_BUF[0]</td><td>N.HCLK_ROW[0]</td><td><a href="#virtex7-HCLK-bit-MAIN[1][0][14]">MAIN[1][0][14]</a></td></tr>

<tr id="virtex7-HCLK-HCLK-progbuf-N.HCLK_BUF[1]-N.HCLK_ROW[1]"><td>N.HCLK_BUF[1]</td><td>N.HCLK_ROW[1]</td><td><a href="#virtex7-HCLK-bit-MAIN[1][1][19]">MAIN[1][1][19]</a></td></tr>

<tr id="virtex7-HCLK-HCLK-progbuf-N.HCLK_BUF[2]-N.HCLK_ROW[2]"><td>N.HCLK_BUF[2]</td><td>N.HCLK_ROW[2]</td><td><a href="#virtex7-HCLK-bit-MAIN[1][0][22]">MAIN[1][0][22]</a></td></tr>

<tr id="virtex7-HCLK-HCLK-progbuf-N.HCLK_BUF[3]-N.HCLK_ROW[3]"><td>N.HCLK_BUF[3]</td><td>N.HCLK_ROW[3]</td><td><a href="#virtex7-HCLK-bit-MAIN[1][1][22]">MAIN[1][1][22]</a></td></tr>

<tr id="virtex7-HCLK-HCLK-progbuf-N.HCLK_BUF[4]-N.HCLK_ROW[4]"><td>N.HCLK_BUF[4]</td><td>N.HCLK_ROW[4]</td><td><a href="#virtex7-HCLK-bit-MAIN[1][0][23]">MAIN[1][0][23]</a></td></tr>

<tr id="virtex7-HCLK-HCLK-progbuf-N.HCLK_BUF[5]-N.HCLK_ROW[5]"><td>N.HCLK_BUF[5]</td><td>N.HCLK_ROW[5]</td><td><a href="#virtex7-HCLK-bit-MAIN[1][1][23]">MAIN[1][1][23]</a></td></tr>

<tr id="virtex7-HCLK-HCLK-progbuf-N.HCLK_BUF[6]-N.HCLK_ROW[6]"><td>N.HCLK_BUF[6]</td><td>N.HCLK_ROW[6]</td><td><a href="#virtex7-HCLK-bit-MAIN[1][0][31]">MAIN[1][0][31]</a></td></tr>

<tr id="virtex7-HCLK-HCLK-progbuf-N.HCLK_BUF[7]-N.HCLK_ROW[7]"><td>N.HCLK_BUF[7]</td><td>N.HCLK_ROW[7]</td><td><a href="#virtex7-HCLK-bit-MAIN[1][1][31]">MAIN[1][1][31]</a></td></tr>

<tr id="virtex7-HCLK-HCLK-progbuf-N.HCLK_BUF[8]-N.HCLK_ROW[8]"><td>N.HCLK_BUF[8]</td><td>N.HCLK_ROW[8]</td><td><a href="#virtex7-HCLK-bit-MAIN[0][0][14]">MAIN[0][0][14]</a></td></tr>

<tr id="virtex7-HCLK-HCLK-progbuf-N.HCLK_BUF[9]-N.HCLK_ROW[9]"><td>N.HCLK_BUF[9]</td><td>N.HCLK_ROW[9]</td><td><a href="#virtex7-HCLK-bit-MAIN[0][1][19]">MAIN[0][1][19]</a></td></tr>

<tr id="virtex7-HCLK-HCLK-progbuf-N.HCLK_BUF[10]-N.HCLK_ROW[10]"><td>N.HCLK_BUF[10]</td><td>N.HCLK_ROW[10]</td><td><a href="#virtex7-HCLK-bit-MAIN[0][0][22]">MAIN[0][0][22]</a></td></tr>

<tr id="virtex7-HCLK-HCLK-progbuf-N.HCLK_BUF[11]-N.HCLK_ROW[11]"><td>N.HCLK_BUF[11]</td><td>N.HCLK_ROW[11]</td><td><a href="#virtex7-HCLK-bit-MAIN[0][1][22]">MAIN[0][1][22]</a></td></tr>

<tr id="virtex7-HCLK-HCLK-progbuf-N.RCLK_BUF[0]-N.RCLK_ROW[0]"><td>N.RCLK_BUF[0]</td><td>N.RCLK_ROW[0]</td><td><a href="#virtex7-HCLK-bit-MAIN[0][0][23]">MAIN[0][0][23]</a></td></tr>

<tr id="virtex7-HCLK-HCLK-progbuf-N.RCLK_BUF[1]-N.RCLK_ROW[1]"><td>N.RCLK_BUF[1]</td><td>N.RCLK_ROW[1]</td><td><a href="#virtex7-HCLK-bit-MAIN[0][1][23]">MAIN[0][1][23]</a></td></tr>

<tr id="virtex7-HCLK-HCLK-progbuf-N.RCLK_BUF[2]-N.RCLK_ROW[2]"><td>N.RCLK_BUF[2]</td><td>N.RCLK_ROW[2]</td><td><a href="#virtex7-HCLK-bit-MAIN[0][0][31]">MAIN[0][0][31]</a></td></tr>

<tr id="virtex7-HCLK-HCLK-progbuf-N.RCLK_BUF[3]-N.RCLK_ROW[3]"><td>N.RCLK_BUF[3]</td><td>N.RCLK_ROW[3]</td><td><a href="#virtex7-HCLK-bit-MAIN[0][1][31]">MAIN[0][1][31]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK switchbox HCLK muxes LCLK[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK-HCLK-mux-S.LCLK[0]-7"><a href="#virtex7-HCLK-bit-MAIN[1][3][15]">MAIN[1][3][15]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[0]-6"><a href="#virtex7-HCLK-bit-MAIN[1][4][15]">MAIN[1][4][15]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[0]-5"><a href="#virtex7-HCLK-bit-MAIN[1][3][14]">MAIN[1][3][14]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[0]-4"><a href="#virtex7-HCLK-bit-MAIN[1][4][14]">MAIN[1][4][14]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[0]-3"><a href="#virtex7-HCLK-bit-MAIN[1][0][16]">MAIN[1][0][16]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[0]-2"><a href="#virtex7-HCLK-bit-MAIN[1][1][15]">MAIN[1][1][15]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[0]-1"><a href="#virtex7-HCLK-bit-MAIN[1][0][15]">MAIN[1][0][15]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[0]-0"><a href="#virtex7-HCLK-bit-MAIN[1][1][14]">MAIN[1][1][14]</a></td><td>S.LCLK[0]</td></tr>

<tr><td id="virtex7-HCLK-HCLK-mux-N.LCLK[0]-7"><a href="#virtex7-HCLK-bit-MAIN[1][2][30]">MAIN[1][2][30]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[0]-6"><a href="#virtex7-HCLK-bit-MAIN[1][5][30]">MAIN[1][5][30]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[0]-5"><a href="#virtex7-HCLK-bit-MAIN[1][2][31]">MAIN[1][2][31]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[0]-4"><a href="#virtex7-HCLK-bit-MAIN[1][5][31]">MAIN[1][5][31]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[0]-3"><a href="#virtex7-HCLK-bit-MAIN[1][0][29]">MAIN[1][0][29]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[0]-2"><a href="#virtex7-HCLK-bit-MAIN[1][1][29]">MAIN[1][1][29]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[0]-1"><a href="#virtex7-HCLK-bit-MAIN[1][0][30]">MAIN[1][0][30]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[0]-0"><a href="#virtex7-HCLK-bit-MAIN[1][1][30]">MAIN[1][1][30]</a></td><td>N.LCLK[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[10]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[11]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK switchbox HCLK muxes LCLK[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK-HCLK-mux-S.LCLK[1]-7"><a href="#virtex7-HCLK-bit-MAIN[1][5][15]">MAIN[1][5][15]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[1]-6"><a href="#virtex7-HCLK-bit-MAIN[1][2][15]">MAIN[1][2][15]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[1]-5"><a href="#virtex7-HCLK-bit-MAIN[1][5][14]">MAIN[1][5][14]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[1]-4"><a href="#virtex7-HCLK-bit-MAIN[1][2][14]">MAIN[1][2][14]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[1]-3"><a href="#virtex7-HCLK-bit-MAIN[1][2][16]">MAIN[1][2][16]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[1]-2"><a href="#virtex7-HCLK-bit-MAIN[1][4][16]">MAIN[1][4][16]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[1]-1"><a href="#virtex7-HCLK-bit-MAIN[1][5][16]">MAIN[1][5][16]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[1]-0"><a href="#virtex7-HCLK-bit-MAIN[1][3][16]">MAIN[1][3][16]</a></td><td>S.LCLK[1]</td></tr>

<tr><td id="virtex7-HCLK-HCLK-mux-N.LCLK[1]-7"><a href="#virtex7-HCLK-bit-MAIN[1][4][30]">MAIN[1][4][30]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[1]-6"><a href="#virtex7-HCLK-bit-MAIN[1][3][30]">MAIN[1][3][30]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[1]-5"><a href="#virtex7-HCLK-bit-MAIN[1][4][31]">MAIN[1][4][31]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[1]-4"><a href="#virtex7-HCLK-bit-MAIN[1][3][31]">MAIN[1][3][31]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[1]-3"><a href="#virtex7-HCLK-bit-MAIN[1][3][29]">MAIN[1][3][29]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[1]-2"><a href="#virtex7-HCLK-bit-MAIN[1][5][29]">MAIN[1][5][29]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[1]-1"><a href="#virtex7-HCLK-bit-MAIN[1][4][29]">MAIN[1][4][29]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[1]-0"><a href="#virtex7-HCLK-bit-MAIN[1][2][29]">MAIN[1][2][29]</a></td><td>N.LCLK[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[10]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[11]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK switchbox HCLK muxes LCLK[2]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK-HCLK-mux-S.LCLK[2]-7"><a href="#virtex7-HCLK-bit-MAIN[1][2][18]">MAIN[1][2][18]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[2]-6"><a href="#virtex7-HCLK-bit-MAIN[1][5][18]">MAIN[1][5][18]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[2]-5"><a href="#virtex7-HCLK-bit-MAIN[1][2][19]">MAIN[1][2][19]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[2]-4"><a href="#virtex7-HCLK-bit-MAIN[1][5][19]">MAIN[1][5][19]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[2]-3"><a href="#virtex7-HCLK-bit-MAIN[1][1][16]">MAIN[1][1][16]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[2]-2"><a href="#virtex7-HCLK-bit-MAIN[1][0][17]">MAIN[1][0][17]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[2]-1"><a href="#virtex7-HCLK-bit-MAIN[1][1][17]">MAIN[1][1][17]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[2]-0"><a href="#virtex7-HCLK-bit-MAIN[1][0][18]">MAIN[1][0][18]</a></td><td>S.LCLK[2]</td></tr>

<tr><td id="virtex7-HCLK-HCLK-mux-N.LCLK[2]-7"><a href="#virtex7-HCLK-bit-MAIN[1][3][27]">MAIN[1][3][27]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[2]-6"><a href="#virtex7-HCLK-bit-MAIN[1][4][27]">MAIN[1][4][27]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[2]-5"><a href="#virtex7-HCLK-bit-MAIN[1][3][26]">MAIN[1][3][26]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[2]-4"><a href="#virtex7-HCLK-bit-MAIN[1][4][26]">MAIN[1][4][26]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[2]-3"><a href="#virtex7-HCLK-bit-MAIN[1][1][28]">MAIN[1][1][28]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[2]-2"><a href="#virtex7-HCLK-bit-MAIN[1][0][28]">MAIN[1][0][28]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[2]-1"><a href="#virtex7-HCLK-bit-MAIN[1][1][26]">MAIN[1][1][26]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[2]-0"><a href="#virtex7-HCLK-bit-MAIN[1][0][26]">MAIN[1][0][26]</a></td><td>N.LCLK[2]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[10]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[11]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK switchbox HCLK muxes LCLK[3]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK-HCLK-mux-S.LCLK[3]-7"><a href="#virtex7-HCLK-bit-MAIN[1][4][18]">MAIN[1][4][18]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[3]-6"><a href="#virtex7-HCLK-bit-MAIN[1][3][18]">MAIN[1][3][18]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[3]-5"><a href="#virtex7-HCLK-bit-MAIN[1][4][19]">MAIN[1][4][19]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[3]-4"><a href="#virtex7-HCLK-bit-MAIN[1][3][19]">MAIN[1][3][19]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[3]-3"><a href="#virtex7-HCLK-bit-MAIN[1][3][17]">MAIN[1][3][17]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[3]-2"><a href="#virtex7-HCLK-bit-MAIN[1][5][17]">MAIN[1][5][17]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[3]-1"><a href="#virtex7-HCLK-bit-MAIN[1][4][17]">MAIN[1][4][17]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[3]-0"><a href="#virtex7-HCLK-bit-MAIN[1][2][17]">MAIN[1][2][17]</a></td><td>S.LCLK[3]</td></tr>

<tr><td id="virtex7-HCLK-HCLK-mux-N.LCLK[3]-7"><a href="#virtex7-HCLK-bit-MAIN[1][5][27]">MAIN[1][5][27]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[3]-6"><a href="#virtex7-HCLK-bit-MAIN[1][2][27]">MAIN[1][2][27]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[3]-5"><a href="#virtex7-HCLK-bit-MAIN[1][5][26]">MAIN[1][5][26]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[3]-4"><a href="#virtex7-HCLK-bit-MAIN[1][2][26]">MAIN[1][2][26]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[3]-3"><a href="#virtex7-HCLK-bit-MAIN[1][2][28]">MAIN[1][2][28]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[3]-2"><a href="#virtex7-HCLK-bit-MAIN[1][4][28]">MAIN[1][4][28]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[3]-1"><a href="#virtex7-HCLK-bit-MAIN[1][5][28]">MAIN[1][5][28]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[3]-0"><a href="#virtex7-HCLK-bit-MAIN[1][3][28]">MAIN[1][3][28]</a></td><td>N.LCLK[3]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[10]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[11]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK switchbox HCLK muxes LCLK[4]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK-HCLK-mux-S.LCLK[4]-7"><a href="#virtex7-HCLK-bit-MAIN[1][3][21]">MAIN[1][3][21]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[4]-6"><a href="#virtex7-HCLK-bit-MAIN[1][4][21]">MAIN[1][4][21]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[4]-5"><a href="#virtex7-HCLK-bit-MAIN[1][3][20]">MAIN[1][3][20]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[4]-4"><a href="#virtex7-HCLK-bit-MAIN[1][4][20]">MAIN[1][4][20]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[4]-3"><a href="#virtex7-HCLK-bit-MAIN[1][1][21]">MAIN[1][1][21]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[4]-2"><a href="#virtex7-HCLK-bit-MAIN[1][0][21]">MAIN[1][0][21]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[4]-1"><a href="#virtex7-HCLK-bit-MAIN[1][1][20]">MAIN[1][1][20]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[4]-0"><a href="#virtex7-HCLK-bit-MAIN[1][0][20]">MAIN[1][0][20]</a></td><td>S.LCLK[4]</td></tr>

<tr><td id="virtex7-HCLK-HCLK-mux-N.LCLK[4]-7"><a href="#virtex7-HCLK-bit-MAIN[1][2][24]">MAIN[1][2][24]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[4]-6"><a href="#virtex7-HCLK-bit-MAIN[1][5][24]">MAIN[1][5][24]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[4]-5"><a href="#virtex7-HCLK-bit-MAIN[1][2][25]">MAIN[1][2][25]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[4]-4"><a href="#virtex7-HCLK-bit-MAIN[1][5][25]">MAIN[1][5][25]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[4]-3"><a href="#virtex7-HCLK-bit-MAIN[1][0][24]">MAIN[1][0][24]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[4]-2"><a href="#virtex7-HCLK-bit-MAIN[1][1][24]">MAIN[1][1][24]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[4]-1"><a href="#virtex7-HCLK-bit-MAIN[1][0][25]">MAIN[1][0][25]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[4]-0"><a href="#virtex7-HCLK-bit-MAIN[1][1][25]">MAIN[1][1][25]</a></td><td>N.LCLK[4]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[10]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[11]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK switchbox HCLK muxes LCLK[5]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK-HCLK-mux-S.LCLK[5]-7"><a href="#virtex7-HCLK-bit-MAIN[1][5][21]">MAIN[1][5][21]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[5]-6"><a href="#virtex7-HCLK-bit-MAIN[1][2][21]">MAIN[1][2][21]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[5]-5"><a href="#virtex7-HCLK-bit-MAIN[1][5][20]">MAIN[1][5][20]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[5]-4"><a href="#virtex7-HCLK-bit-MAIN[1][2][20]">MAIN[1][2][20]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[5]-3"><a href="#virtex7-HCLK-bit-MAIN[1][2][22]">MAIN[1][2][22]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[5]-2"><a href="#virtex7-HCLK-bit-MAIN[1][4][22]">MAIN[1][4][22]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[5]-1"><a href="#virtex7-HCLK-bit-MAIN[1][5][22]">MAIN[1][5][22]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[5]-0"><a href="#virtex7-HCLK-bit-MAIN[1][3][22]">MAIN[1][3][22]</a></td><td>S.LCLK[5]</td></tr>

<tr><td id="virtex7-HCLK-HCLK-mux-N.LCLK[5]-7"><a href="#virtex7-HCLK-bit-MAIN[1][4][24]">MAIN[1][4][24]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[5]-6"><a href="#virtex7-HCLK-bit-MAIN[1][3][24]">MAIN[1][3][24]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[5]-5"><a href="#virtex7-HCLK-bit-MAIN[1][4][25]">MAIN[1][4][25]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[5]-4"><a href="#virtex7-HCLK-bit-MAIN[1][3][25]">MAIN[1][3][25]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[5]-3"><a href="#virtex7-HCLK-bit-MAIN[1][3][23]">MAIN[1][3][23]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[5]-2"><a href="#virtex7-HCLK-bit-MAIN[1][5][23]">MAIN[1][5][23]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[5]-1"><a href="#virtex7-HCLK-bit-MAIN[1][4][23]">MAIN[1][4][23]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[5]-0"><a href="#virtex7-HCLK-bit-MAIN[1][2][23]">MAIN[1][2][23]</a></td><td>N.LCLK[5]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[10]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[11]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK switchbox HCLK muxes LCLK[6]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK-HCLK-mux-S.LCLK[6]-7"><a href="#virtex7-HCLK-bit-MAIN[0][3][15]">MAIN[0][3][15]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[6]-6"><a href="#virtex7-HCLK-bit-MAIN[0][4][15]">MAIN[0][4][15]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[6]-5"><a href="#virtex7-HCLK-bit-MAIN[0][3][14]">MAIN[0][3][14]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[6]-4"><a href="#virtex7-HCLK-bit-MAIN[0][4][14]">MAIN[0][4][14]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[6]-3"><a href="#virtex7-HCLK-bit-MAIN[0][0][16]">MAIN[0][0][16]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[6]-2"><a href="#virtex7-HCLK-bit-MAIN[0][1][15]">MAIN[0][1][15]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[6]-1"><a href="#virtex7-HCLK-bit-MAIN[0][0][15]">MAIN[0][0][15]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[6]-0"><a href="#virtex7-HCLK-bit-MAIN[0][1][14]">MAIN[0][1][14]</a></td><td>S.LCLK[6]</td></tr>

<tr><td id="virtex7-HCLK-HCLK-mux-N.LCLK[6]-7"><a href="#virtex7-HCLK-bit-MAIN[0][2][30]">MAIN[0][2][30]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[6]-6"><a href="#virtex7-HCLK-bit-MAIN[0][5][30]">MAIN[0][5][30]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[6]-5"><a href="#virtex7-HCLK-bit-MAIN[0][2][31]">MAIN[0][2][31]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[6]-4"><a href="#virtex7-HCLK-bit-MAIN[0][5][31]">MAIN[0][5][31]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[6]-3"><a href="#virtex7-HCLK-bit-MAIN[0][0][29]">MAIN[0][0][29]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[6]-2"><a href="#virtex7-HCLK-bit-MAIN[0][1][29]">MAIN[0][1][29]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[6]-1"><a href="#virtex7-HCLK-bit-MAIN[0][0][30]">MAIN[0][0][30]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[6]-0"><a href="#virtex7-HCLK-bit-MAIN[0][1][30]">MAIN[0][1][30]</a></td><td>N.LCLK[6]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[10]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[11]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK switchbox HCLK muxes LCLK[7]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK-HCLK-mux-S.LCLK[7]-7"><a href="#virtex7-HCLK-bit-MAIN[0][5][15]">MAIN[0][5][15]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[7]-6"><a href="#virtex7-HCLK-bit-MAIN[0][2][15]">MAIN[0][2][15]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[7]-5"><a href="#virtex7-HCLK-bit-MAIN[0][5][14]">MAIN[0][5][14]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[7]-4"><a href="#virtex7-HCLK-bit-MAIN[0][2][14]">MAIN[0][2][14]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[7]-3"><a href="#virtex7-HCLK-bit-MAIN[0][2][16]">MAIN[0][2][16]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[7]-2"><a href="#virtex7-HCLK-bit-MAIN[0][4][16]">MAIN[0][4][16]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[7]-1"><a href="#virtex7-HCLK-bit-MAIN[0][5][16]">MAIN[0][5][16]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[7]-0"><a href="#virtex7-HCLK-bit-MAIN[0][3][16]">MAIN[0][3][16]</a></td><td>S.LCLK[7]</td></tr>

<tr><td id="virtex7-HCLK-HCLK-mux-N.LCLK[7]-7"><a href="#virtex7-HCLK-bit-MAIN[0][4][30]">MAIN[0][4][30]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[7]-6"><a href="#virtex7-HCLK-bit-MAIN[0][3][30]">MAIN[0][3][30]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[7]-5"><a href="#virtex7-HCLK-bit-MAIN[0][4][31]">MAIN[0][4][31]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[7]-4"><a href="#virtex7-HCLK-bit-MAIN[0][3][31]">MAIN[0][3][31]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[7]-3"><a href="#virtex7-HCLK-bit-MAIN[0][3][29]">MAIN[0][3][29]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[7]-2"><a href="#virtex7-HCLK-bit-MAIN[0][5][29]">MAIN[0][5][29]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[7]-1"><a href="#virtex7-HCLK-bit-MAIN[0][4][29]">MAIN[0][4][29]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[7]-0"><a href="#virtex7-HCLK-bit-MAIN[0][2][29]">MAIN[0][2][29]</a></td><td>N.LCLK[7]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[10]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[11]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK switchbox HCLK muxes LCLK[8]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK-HCLK-mux-S.LCLK[8]-7"><a href="#virtex7-HCLK-bit-MAIN[0][2][18]">MAIN[0][2][18]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[8]-6"><a href="#virtex7-HCLK-bit-MAIN[0][5][18]">MAIN[0][5][18]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[8]-5"><a href="#virtex7-HCLK-bit-MAIN[0][2][19]">MAIN[0][2][19]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[8]-4"><a href="#virtex7-HCLK-bit-MAIN[0][5][19]">MAIN[0][5][19]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[8]-3"><a href="#virtex7-HCLK-bit-MAIN[0][1][16]">MAIN[0][1][16]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[8]-2"><a href="#virtex7-HCLK-bit-MAIN[0][0][17]">MAIN[0][0][17]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[8]-1"><a href="#virtex7-HCLK-bit-MAIN[0][1][17]">MAIN[0][1][17]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[8]-0"><a href="#virtex7-HCLK-bit-MAIN[0][0][18]">MAIN[0][0][18]</a></td><td>S.LCLK[8]</td></tr>

<tr><td id="virtex7-HCLK-HCLK-mux-N.LCLK[8]-7"><a href="#virtex7-HCLK-bit-MAIN[0][3][27]">MAIN[0][3][27]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[8]-6"><a href="#virtex7-HCLK-bit-MAIN[0][4][27]">MAIN[0][4][27]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[8]-5"><a href="#virtex7-HCLK-bit-MAIN[0][3][26]">MAIN[0][3][26]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[8]-4"><a href="#virtex7-HCLK-bit-MAIN[0][4][26]">MAIN[0][4][26]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[8]-3"><a href="#virtex7-HCLK-bit-MAIN[0][1][28]">MAIN[0][1][28]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[8]-2"><a href="#virtex7-HCLK-bit-MAIN[0][0][28]">MAIN[0][0][28]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[8]-1"><a href="#virtex7-HCLK-bit-MAIN[0][1][26]">MAIN[0][1][26]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[8]-0"><a href="#virtex7-HCLK-bit-MAIN[0][0][26]">MAIN[0][0][26]</a></td><td>N.LCLK[8]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[10]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[11]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK switchbox HCLK muxes LCLK[9]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK-HCLK-mux-S.LCLK[9]-7"><a href="#virtex7-HCLK-bit-MAIN[0][4][18]">MAIN[0][4][18]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[9]-6"><a href="#virtex7-HCLK-bit-MAIN[0][3][18]">MAIN[0][3][18]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[9]-5"><a href="#virtex7-HCLK-bit-MAIN[0][4][19]">MAIN[0][4][19]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[9]-4"><a href="#virtex7-HCLK-bit-MAIN[0][3][19]">MAIN[0][3][19]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[9]-3"><a href="#virtex7-HCLK-bit-MAIN[0][3][17]">MAIN[0][3][17]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[9]-2"><a href="#virtex7-HCLK-bit-MAIN[0][5][17]">MAIN[0][5][17]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[9]-1"><a href="#virtex7-HCLK-bit-MAIN[0][4][17]">MAIN[0][4][17]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[9]-0"><a href="#virtex7-HCLK-bit-MAIN[0][2][17]">MAIN[0][2][17]</a></td><td>S.LCLK[9]</td></tr>

<tr><td id="virtex7-HCLK-HCLK-mux-N.LCLK[9]-7"><a href="#virtex7-HCLK-bit-MAIN[0][5][27]">MAIN[0][5][27]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[9]-6"><a href="#virtex7-HCLK-bit-MAIN[0][2][27]">MAIN[0][2][27]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[9]-5"><a href="#virtex7-HCLK-bit-MAIN[0][5][26]">MAIN[0][5][26]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[9]-4"><a href="#virtex7-HCLK-bit-MAIN[0][2][26]">MAIN[0][2][26]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[9]-3"><a href="#virtex7-HCLK-bit-MAIN[0][2][28]">MAIN[0][2][28]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[9]-2"><a href="#virtex7-HCLK-bit-MAIN[0][4][28]">MAIN[0][4][28]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[9]-1"><a href="#virtex7-HCLK-bit-MAIN[0][5][28]">MAIN[0][5][28]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[9]-0"><a href="#virtex7-HCLK-bit-MAIN[0][3][28]">MAIN[0][3][28]</a></td><td>N.LCLK[9]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[10]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[11]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK switchbox HCLK muxes LCLK[10]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK-HCLK-mux-S.LCLK[10]-7"><a href="#virtex7-HCLK-bit-MAIN[0][3][21]">MAIN[0][3][21]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[10]-6"><a href="#virtex7-HCLK-bit-MAIN[0][4][21]">MAIN[0][4][21]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[10]-5"><a href="#virtex7-HCLK-bit-MAIN[0][3][20]">MAIN[0][3][20]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[10]-4"><a href="#virtex7-HCLK-bit-MAIN[0][4][20]">MAIN[0][4][20]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[10]-3"><a href="#virtex7-HCLK-bit-MAIN[0][1][21]">MAIN[0][1][21]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[10]-2"><a href="#virtex7-HCLK-bit-MAIN[0][0][21]">MAIN[0][0][21]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[10]-1"><a href="#virtex7-HCLK-bit-MAIN[0][1][20]">MAIN[0][1][20]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[10]-0"><a href="#virtex7-HCLK-bit-MAIN[0][0][20]">MAIN[0][0][20]</a></td><td>S.LCLK[10]</td></tr>

<tr><td id="virtex7-HCLK-HCLK-mux-N.LCLK[10]-7"><a href="#virtex7-HCLK-bit-MAIN[0][2][24]">MAIN[0][2][24]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[10]-6"><a href="#virtex7-HCLK-bit-MAIN[0][5][24]">MAIN[0][5][24]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[10]-5"><a href="#virtex7-HCLK-bit-MAIN[0][2][25]">MAIN[0][2][25]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[10]-4"><a href="#virtex7-HCLK-bit-MAIN[0][5][25]">MAIN[0][5][25]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[10]-3"><a href="#virtex7-HCLK-bit-MAIN[0][0][24]">MAIN[0][0][24]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[10]-2"><a href="#virtex7-HCLK-bit-MAIN[0][1][24]">MAIN[0][1][24]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[10]-1"><a href="#virtex7-HCLK-bit-MAIN[0][0][25]">MAIN[0][0][25]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[10]-0"><a href="#virtex7-HCLK-bit-MAIN[0][1][25]">MAIN[0][1][25]</a></td><td>N.LCLK[10]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[10]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[11]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK switchbox HCLK muxes LCLK[11]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex7-HCLK-HCLK-mux-S.LCLK[11]-7"><a href="#virtex7-HCLK-bit-MAIN[0][5][21]">MAIN[0][5][21]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[11]-6"><a href="#virtex7-HCLK-bit-MAIN[0][2][21]">MAIN[0][2][21]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[11]-5"><a href="#virtex7-HCLK-bit-MAIN[0][5][20]">MAIN[0][5][20]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[11]-4"><a href="#virtex7-HCLK-bit-MAIN[0][2][20]">MAIN[0][2][20]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[11]-3"><a href="#virtex7-HCLK-bit-MAIN[0][2][22]">MAIN[0][2][22]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[11]-2"><a href="#virtex7-HCLK-bit-MAIN[0][4][22]">MAIN[0][4][22]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[11]-1"><a href="#virtex7-HCLK-bit-MAIN[0][5][22]">MAIN[0][5][22]</a></td><td id="virtex7-HCLK-HCLK-mux-S.LCLK[11]-0"><a href="#virtex7-HCLK-bit-MAIN[0][3][22]">MAIN[0][3][22]</a></td><td>S.LCLK[11]</td></tr>

<tr><td id="virtex7-HCLK-HCLK-mux-N.LCLK[11]-7"><a href="#virtex7-HCLK-bit-MAIN[0][4][24]">MAIN[0][4][24]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[11]-6"><a href="#virtex7-HCLK-bit-MAIN[0][3][24]">MAIN[0][3][24]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[11]-5"><a href="#virtex7-HCLK-bit-MAIN[0][4][25]">MAIN[0][4][25]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[11]-4"><a href="#virtex7-HCLK-bit-MAIN[0][3][25]">MAIN[0][3][25]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[11]-3"><a href="#virtex7-HCLK-bit-MAIN[0][3][23]">MAIN[0][3][23]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[11]-2"><a href="#virtex7-HCLK-bit-MAIN[0][5][23]">MAIN[0][5][23]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[11]-1"><a href="#virtex7-HCLK-bit-MAIN[0][4][23]">MAIN[0][4][23]</a></td><td id="virtex7-HCLK-HCLK-mux-N.LCLK[11]-0"><a href="#virtex7-HCLK-bit-MAIN[0][2][23]">MAIN[0][2][23]</a></td><td>N.LCLK[11]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[10]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>N.HCLK_BUF[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>N.HCLK_BUF[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>N.HCLK_BUF[11]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>N.RCLK_BUF[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-hclk_drp"><a class="header" href="#bels-hclk_drp">Bels HCLK_DRP</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK bel HCLK_DRP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>HCLK_DRP[0]</th><th>HCLK_DRP[1]</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK bel HCLK_DRP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>HCLK_DRP[0]</th><th>HCLK_DRP[1]</th></tr>

</thead>

<tbody>
<tr><td>DRP_MASK_S</td><td id="virtex7-HCLK-HCLK_DRP[0]-DRP_MASK_S"><a href="#virtex7-HCLK-bit-MAIN[0][24][13]">MAIN[0][24][13]</a></td><td id="virtex7-HCLK-HCLK_DRP[1]-DRP_MASK_S"><a href="#virtex7-HCLK-bit-MAIN[1][24][13]">MAIN[1][24][13]</a></td></tr>

<tr><td>DRP_MASK_N</td><td id="virtex7-HCLK-HCLK_DRP[0]-DRP_MASK_N"><a href="#virtex7-HCLK-bit-MAIN[0][25][13]">MAIN[0][25][13]</a></td><td id="virtex7-HCLK-HCLK_DRP[1]-DRP_MASK_N"><a href="#virtex7-HCLK-bit-MAIN[1][25][13]">MAIN[1][25][13]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK rect MAIN[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="28">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
</tr>

</thead>

<tbody>
<tr><td>B31</td>
<td id="virtex7-HCLK-bit-MAIN[0][0][31]" title="MAIN[0][0][31]">
<a href="#virtex7-HCLK-HCLK-progbuf-N.RCLK_BUF[2]-N.RCLK_ROW[2]">HCLK: buffer N.RCLK_BUF[2] ← N.RCLK_ROW[2]</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][1][31]" title="MAIN[0][1][31]">
<a href="#virtex7-HCLK-HCLK-progbuf-N.RCLK_BUF[3]-N.RCLK_ROW[3]">HCLK: buffer N.RCLK_BUF[3] ← N.RCLK_ROW[3]</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][2][31]" title="MAIN[0][2][31]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[6]-5">HCLK: mux N.LCLK[6] bit 5</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][3][31]" title="MAIN[0][3][31]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[7]-4">HCLK: mux N.LCLK[7] bit 4</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][4][31]" title="MAIN[0][4][31]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[7]-5">HCLK: mux N.LCLK[7] bit 5</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][5][31]" title="MAIN[0][5][31]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[6]-4">HCLK: mux N.LCLK[6] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td id="virtex7-HCLK-bit-MAIN[0][0][30]" title="MAIN[0][0][30]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[6]-1">HCLK: mux N.LCLK[6] bit 1</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][1][30]" title="MAIN[0][1][30]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[6]-0">HCLK: mux N.LCLK[6] bit 0</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][2][30]" title="MAIN[0][2][30]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[6]-7">HCLK: mux N.LCLK[6] bit 7</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][3][30]" title="MAIN[0][3][30]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[7]-6">HCLK: mux N.LCLK[7] bit 6</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][4][30]" title="MAIN[0][4][30]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[7]-7">HCLK: mux N.LCLK[7] bit 7</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][5][30]" title="MAIN[0][5][30]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[6]-6">HCLK: mux N.LCLK[6] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td id="virtex7-HCLK-bit-MAIN[0][0][29]" title="MAIN[0][0][29]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[6]-3">HCLK: mux N.LCLK[6] bit 3</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][1][29]" title="MAIN[0][1][29]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[6]-2">HCLK: mux N.LCLK[6] bit 2</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][2][29]" title="MAIN[0][2][29]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[7]-0">HCLK: mux N.LCLK[7] bit 0</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][3][29]" title="MAIN[0][3][29]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[7]-3">HCLK: mux N.LCLK[7] bit 3</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][4][29]" title="MAIN[0][4][29]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[7]-1">HCLK: mux N.LCLK[7] bit 1</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][5][29]" title="MAIN[0][5][29]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[7]-2">HCLK: mux N.LCLK[7] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td id="virtex7-HCLK-bit-MAIN[0][0][28]" title="MAIN[0][0][28]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[8]-2">HCLK: mux N.LCLK[8] bit 2</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][1][28]" title="MAIN[0][1][28]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[8]-3">HCLK: mux N.LCLK[8] bit 3</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][2][28]" title="MAIN[0][2][28]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[9]-3">HCLK: mux N.LCLK[9] bit 3</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][3][28]" title="MAIN[0][3][28]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[9]-0">HCLK: mux N.LCLK[9] bit 0</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][4][28]" title="MAIN[0][4][28]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[9]-2">HCLK: mux N.LCLK[9] bit 2</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][5][28]" title="MAIN[0][5][28]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[9]-1">HCLK: mux N.LCLK[9] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK-bit-MAIN[0][2][27]" title="MAIN[0][2][27]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[9]-6">HCLK: mux N.LCLK[9] bit 6</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][3][27]" title="MAIN[0][3][27]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[8]-7">HCLK: mux N.LCLK[8] bit 7</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][4][27]" title="MAIN[0][4][27]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[8]-6">HCLK: mux N.LCLK[8] bit 6</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][5][27]" title="MAIN[0][5][27]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[9]-7">HCLK: mux N.LCLK[9] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td id="virtex7-HCLK-bit-MAIN[0][0][26]" title="MAIN[0][0][26]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[8]-0">HCLK: mux N.LCLK[8] bit 0</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][1][26]" title="MAIN[0][1][26]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[8]-1">HCLK: mux N.LCLK[8] bit 1</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][2][26]" title="MAIN[0][2][26]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[9]-4">HCLK: mux N.LCLK[9] bit 4</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][3][26]" title="MAIN[0][3][26]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[8]-5">HCLK: mux N.LCLK[8] bit 5</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][4][26]" title="MAIN[0][4][26]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[8]-4">HCLK: mux N.LCLK[8] bit 4</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][5][26]" title="MAIN[0][5][26]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[9]-5">HCLK: mux N.LCLK[9] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td id="virtex7-HCLK-bit-MAIN[0][0][25]" title="MAIN[0][0][25]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[10]-1">HCLK: mux N.LCLK[10] bit 1</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][1][25]" title="MAIN[0][1][25]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[10]-0">HCLK: mux N.LCLK[10] bit 0</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][2][25]" title="MAIN[0][2][25]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[10]-5">HCLK: mux N.LCLK[10] bit 5</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][3][25]" title="MAIN[0][3][25]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[11]-4">HCLK: mux N.LCLK[11] bit 4</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][4][25]" title="MAIN[0][4][25]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[11]-5">HCLK: mux N.LCLK[11] bit 5</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][5][25]" title="MAIN[0][5][25]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[10]-4">HCLK: mux N.LCLK[10] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td id="virtex7-HCLK-bit-MAIN[0][0][24]" title="MAIN[0][0][24]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[10]-3">HCLK: mux N.LCLK[10] bit 3</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][1][24]" title="MAIN[0][1][24]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[10]-2">HCLK: mux N.LCLK[10] bit 2</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][2][24]" title="MAIN[0][2][24]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[10]-7">HCLK: mux N.LCLK[10] bit 7</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][3][24]" title="MAIN[0][3][24]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[11]-6">HCLK: mux N.LCLK[11] bit 6</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][4][24]" title="MAIN[0][4][24]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[11]-7">HCLK: mux N.LCLK[11] bit 7</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][5][24]" title="MAIN[0][5][24]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[10]-6">HCLK: mux N.LCLK[10] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td id="virtex7-HCLK-bit-MAIN[0][0][23]" title="MAIN[0][0][23]">
<a href="#virtex7-HCLK-HCLK-progbuf-N.RCLK_BUF[0]-N.RCLK_ROW[0]">HCLK: buffer N.RCLK_BUF[0] ← N.RCLK_ROW[0]</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][1][23]" title="MAIN[0][1][23]">
<a href="#virtex7-HCLK-HCLK-progbuf-N.RCLK_BUF[1]-N.RCLK_ROW[1]">HCLK: buffer N.RCLK_BUF[1] ← N.RCLK_ROW[1]</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][2][23]" title="MAIN[0][2][23]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[11]-0">HCLK: mux N.LCLK[11] bit 0</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][3][23]" title="MAIN[0][3][23]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[11]-3">HCLK: mux N.LCLK[11] bit 3</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][4][23]" title="MAIN[0][4][23]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[11]-1">HCLK: mux N.LCLK[11] bit 1</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][5][23]" title="MAIN[0][5][23]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[11]-2">HCLK: mux N.LCLK[11] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="virtex7-HCLK-bit-MAIN[0][0][22]" title="MAIN[0][0][22]">
<a href="#virtex7-HCLK-HCLK-progbuf-N.HCLK_BUF[10]-N.HCLK_ROW[10]">HCLK: buffer N.HCLK_BUF[10] ← N.HCLK_ROW[10]</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][1][22]" title="MAIN[0][1][22]">
<a href="#virtex7-HCLK-HCLK-progbuf-N.HCLK_BUF[11]-N.HCLK_ROW[11]">HCLK: buffer N.HCLK_BUF[11] ← N.HCLK_ROW[11]</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][2][22]" title="MAIN[0][2][22]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[11]-3">HCLK: mux S.LCLK[11] bit 3</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][3][22]" title="MAIN[0][3][22]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[11]-0">HCLK: mux S.LCLK[11] bit 0</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][4][22]" title="MAIN[0][4][22]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[11]-2">HCLK: mux S.LCLK[11] bit 2</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][5][22]" title="MAIN[0][5][22]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[11]-1">HCLK: mux S.LCLK[11] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td id="virtex7-HCLK-bit-MAIN[0][0][21]" title="MAIN[0][0][21]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[10]-2">HCLK: mux S.LCLK[10] bit 2</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][1][21]" title="MAIN[0][1][21]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[10]-3">HCLK: mux S.LCLK[10] bit 3</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][2][21]" title="MAIN[0][2][21]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[11]-6">HCLK: mux S.LCLK[11] bit 6</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][3][21]" title="MAIN[0][3][21]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[10]-7">HCLK: mux S.LCLK[10] bit 7</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][4][21]" title="MAIN[0][4][21]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[10]-6">HCLK: mux S.LCLK[10] bit 6</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][5][21]" title="MAIN[0][5][21]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[11]-7">HCLK: mux S.LCLK[11] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="virtex7-HCLK-bit-MAIN[0][0][20]" title="MAIN[0][0][20]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[10]-0">HCLK: mux S.LCLK[10] bit 0</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][1][20]" title="MAIN[0][1][20]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[10]-1">HCLK: mux S.LCLK[10] bit 1</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][2][20]" title="MAIN[0][2][20]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[11]-4">HCLK: mux S.LCLK[11] bit 4</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][3][20]" title="MAIN[0][3][20]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[10]-5">HCLK: mux S.LCLK[10] bit 5</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][4][20]" title="MAIN[0][4][20]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[10]-4">HCLK: mux S.LCLK[10] bit 4</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][5][20]" title="MAIN[0][5][20]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[11]-5">HCLK: mux S.LCLK[11] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td id="virtex7-HCLK-bit-MAIN[0][1][19]" title="MAIN[0][1][19]">
<a href="#virtex7-HCLK-HCLK-progbuf-N.HCLK_BUF[9]-N.HCLK_ROW[9]">HCLK: buffer N.HCLK_BUF[9] ← N.HCLK_ROW[9]</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][2][19]" title="MAIN[0][2][19]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[8]-5">HCLK: mux S.LCLK[8] bit 5</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][3][19]" title="MAIN[0][3][19]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[9]-4">HCLK: mux S.LCLK[9] bit 4</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][4][19]" title="MAIN[0][4][19]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[9]-5">HCLK: mux S.LCLK[9] bit 5</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][5][19]" title="MAIN[0][5][19]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[8]-4">HCLK: mux S.LCLK[8] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td id="virtex7-HCLK-bit-MAIN[0][0][18]" title="MAIN[0][0][18]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[8]-0">HCLK: mux S.LCLK[8] bit 0</a>
</td>
<td>-</td>
<td id="virtex7-HCLK-bit-MAIN[0][2][18]" title="MAIN[0][2][18]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[8]-7">HCLK: mux S.LCLK[8] bit 7</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][3][18]" title="MAIN[0][3][18]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[9]-6">HCLK: mux S.LCLK[9] bit 6</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][4][18]" title="MAIN[0][4][18]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[9]-7">HCLK: mux S.LCLK[9] bit 7</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][5][18]" title="MAIN[0][5][18]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[8]-6">HCLK: mux S.LCLK[8] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td id="virtex7-HCLK-bit-MAIN[0][0][17]" title="MAIN[0][0][17]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[8]-2">HCLK: mux S.LCLK[8] bit 2</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][1][17]" title="MAIN[0][1][17]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[8]-1">HCLK: mux S.LCLK[8] bit 1</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][2][17]" title="MAIN[0][2][17]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[9]-0">HCLK: mux S.LCLK[9] bit 0</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][3][17]" title="MAIN[0][3][17]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[9]-3">HCLK: mux S.LCLK[9] bit 3</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][4][17]" title="MAIN[0][4][17]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[9]-1">HCLK: mux S.LCLK[9] bit 1</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][5][17]" title="MAIN[0][5][17]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[9]-2">HCLK: mux S.LCLK[9] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td id="virtex7-HCLK-bit-MAIN[0][0][16]" title="MAIN[0][0][16]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[6]-3">HCLK: mux S.LCLK[6] bit 3</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][1][16]" title="MAIN[0][1][16]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[8]-3">HCLK: mux S.LCLK[8] bit 3</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][2][16]" title="MAIN[0][2][16]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[7]-3">HCLK: mux S.LCLK[7] bit 3</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][3][16]" title="MAIN[0][3][16]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[7]-0">HCLK: mux S.LCLK[7] bit 0</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][4][16]" title="MAIN[0][4][16]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[7]-2">HCLK: mux S.LCLK[7] bit 2</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][5][16]" title="MAIN[0][5][16]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[7]-1">HCLK: mux S.LCLK[7] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="virtex7-HCLK-bit-MAIN[0][0][15]" title="MAIN[0][0][15]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[6]-1">HCLK: mux S.LCLK[6] bit 1</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][1][15]" title="MAIN[0][1][15]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[6]-2">HCLK: mux S.LCLK[6] bit 2</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][2][15]" title="MAIN[0][2][15]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[7]-6">HCLK: mux S.LCLK[7] bit 6</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][3][15]" title="MAIN[0][3][15]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[6]-7">HCLK: mux S.LCLK[6] bit 7</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][4][15]" title="MAIN[0][4][15]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[6]-6">HCLK: mux S.LCLK[6] bit 6</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][5][15]" title="MAIN[0][5][15]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[7]-7">HCLK: mux S.LCLK[7] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td id="virtex7-HCLK-bit-MAIN[0][0][14]" title="MAIN[0][0][14]">
<a href="#virtex7-HCLK-HCLK-progbuf-N.HCLK_BUF[8]-N.HCLK_ROW[8]">HCLK: buffer N.HCLK_BUF[8] ← N.HCLK_ROW[8]</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][1][14]" title="MAIN[0][1][14]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[6]-0">HCLK: mux S.LCLK[6] bit 0</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][2][14]" title="MAIN[0][2][14]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[7]-4">HCLK: mux S.LCLK[7] bit 4</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][3][14]" title="MAIN[0][3][14]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[6]-5">HCLK: mux S.LCLK[6] bit 5</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][4][14]" title="MAIN[0][4][14]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[6]-4">HCLK: mux S.LCLK[6] bit 4</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][5][14]" title="MAIN[0][5][14]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[7]-5">HCLK: mux S.LCLK[7] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK-bit-MAIN[0][24][13]" title="MAIN[0][24][13]">
<a href="#virtex7-HCLK-HCLK_DRP[0]-DRP_MASK_S">HCLK_DRP[0]:  DRP_MASK_S</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[0][25][13]" title="MAIN[0][25][13]">
<a href="#virtex7-HCLK-HCLK_DRP[0]-DRP_MASK_N">HCLK_DRP[0]:  DRP_MASK_N</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 HCLK rect MAIN[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="28">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
</tr>

</thead>

<tbody>
<tr><td>B31</td>
<td id="virtex7-HCLK-bit-MAIN[1][0][31]" title="MAIN[1][0][31]">
<a href="#virtex7-HCLK-HCLK-progbuf-N.HCLK_BUF[6]-N.HCLK_ROW[6]">HCLK: buffer N.HCLK_BUF[6] ← N.HCLK_ROW[6]</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][1][31]" title="MAIN[1][1][31]">
<a href="#virtex7-HCLK-HCLK-progbuf-N.HCLK_BUF[7]-N.HCLK_ROW[7]">HCLK: buffer N.HCLK_BUF[7] ← N.HCLK_ROW[7]</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][2][31]" title="MAIN[1][2][31]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[0]-5">HCLK: mux N.LCLK[0] bit 5</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][3][31]" title="MAIN[1][3][31]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[1]-4">HCLK: mux N.LCLK[1] bit 4</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][4][31]" title="MAIN[1][4][31]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[1]-5">HCLK: mux N.LCLK[1] bit 5</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][5][31]" title="MAIN[1][5][31]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[0]-4">HCLK: mux N.LCLK[0] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td id="virtex7-HCLK-bit-MAIN[1][0][30]" title="MAIN[1][0][30]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[0]-1">HCLK: mux N.LCLK[0] bit 1</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][1][30]" title="MAIN[1][1][30]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[0]-0">HCLK: mux N.LCLK[0] bit 0</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][2][30]" title="MAIN[1][2][30]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[0]-7">HCLK: mux N.LCLK[0] bit 7</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][3][30]" title="MAIN[1][3][30]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[1]-6">HCLK: mux N.LCLK[1] bit 6</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][4][30]" title="MAIN[1][4][30]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[1]-7">HCLK: mux N.LCLK[1] bit 7</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][5][30]" title="MAIN[1][5][30]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[0]-6">HCLK: mux N.LCLK[0] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td id="virtex7-HCLK-bit-MAIN[1][0][29]" title="MAIN[1][0][29]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[0]-3">HCLK: mux N.LCLK[0] bit 3</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][1][29]" title="MAIN[1][1][29]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[0]-2">HCLK: mux N.LCLK[0] bit 2</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][2][29]" title="MAIN[1][2][29]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[1]-0">HCLK: mux N.LCLK[1] bit 0</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][3][29]" title="MAIN[1][3][29]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[1]-3">HCLK: mux N.LCLK[1] bit 3</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][4][29]" title="MAIN[1][4][29]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[1]-1">HCLK: mux N.LCLK[1] bit 1</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][5][29]" title="MAIN[1][5][29]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[1]-2">HCLK: mux N.LCLK[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td id="virtex7-HCLK-bit-MAIN[1][0][28]" title="MAIN[1][0][28]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[2]-2">HCLK: mux N.LCLK[2] bit 2</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][1][28]" title="MAIN[1][1][28]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[2]-3">HCLK: mux N.LCLK[2] bit 3</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][2][28]" title="MAIN[1][2][28]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[3]-3">HCLK: mux N.LCLK[3] bit 3</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][3][28]" title="MAIN[1][3][28]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[3]-0">HCLK: mux N.LCLK[3] bit 0</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][4][28]" title="MAIN[1][4][28]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[3]-2">HCLK: mux N.LCLK[3] bit 2</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][5][28]" title="MAIN[1][5][28]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[3]-1">HCLK: mux N.LCLK[3] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK-bit-MAIN[1][2][27]" title="MAIN[1][2][27]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[3]-6">HCLK: mux N.LCLK[3] bit 6</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][3][27]" title="MAIN[1][3][27]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[2]-7">HCLK: mux N.LCLK[2] bit 7</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][4][27]" title="MAIN[1][4][27]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[2]-6">HCLK: mux N.LCLK[2] bit 6</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][5][27]" title="MAIN[1][5][27]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[3]-7">HCLK: mux N.LCLK[3] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td id="virtex7-HCLK-bit-MAIN[1][0][26]" title="MAIN[1][0][26]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[2]-0">HCLK: mux N.LCLK[2] bit 0</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][1][26]" title="MAIN[1][1][26]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[2]-1">HCLK: mux N.LCLK[2] bit 1</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][2][26]" title="MAIN[1][2][26]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[3]-4">HCLK: mux N.LCLK[3] bit 4</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][3][26]" title="MAIN[1][3][26]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[2]-5">HCLK: mux N.LCLK[2] bit 5</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][4][26]" title="MAIN[1][4][26]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[2]-4">HCLK: mux N.LCLK[2] bit 4</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][5][26]" title="MAIN[1][5][26]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[3]-5">HCLK: mux N.LCLK[3] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td id="virtex7-HCLK-bit-MAIN[1][0][25]" title="MAIN[1][0][25]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[4]-1">HCLK: mux N.LCLK[4] bit 1</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][1][25]" title="MAIN[1][1][25]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[4]-0">HCLK: mux N.LCLK[4] bit 0</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][2][25]" title="MAIN[1][2][25]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[4]-5">HCLK: mux N.LCLK[4] bit 5</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][3][25]" title="MAIN[1][3][25]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[5]-4">HCLK: mux N.LCLK[5] bit 4</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][4][25]" title="MAIN[1][4][25]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[5]-5">HCLK: mux N.LCLK[5] bit 5</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][5][25]" title="MAIN[1][5][25]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[4]-4">HCLK: mux N.LCLK[4] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td id="virtex7-HCLK-bit-MAIN[1][0][24]" title="MAIN[1][0][24]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[4]-3">HCLK: mux N.LCLK[4] bit 3</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][1][24]" title="MAIN[1][1][24]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[4]-2">HCLK: mux N.LCLK[4] bit 2</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][2][24]" title="MAIN[1][2][24]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[4]-7">HCLK: mux N.LCLK[4] bit 7</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][3][24]" title="MAIN[1][3][24]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[5]-6">HCLK: mux N.LCLK[5] bit 6</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][4][24]" title="MAIN[1][4][24]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[5]-7">HCLK: mux N.LCLK[5] bit 7</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][5][24]" title="MAIN[1][5][24]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[4]-6">HCLK: mux N.LCLK[4] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td id="virtex7-HCLK-bit-MAIN[1][0][23]" title="MAIN[1][0][23]">
<a href="#virtex7-HCLK-HCLK-progbuf-N.HCLK_BUF[4]-N.HCLK_ROW[4]">HCLK: buffer N.HCLK_BUF[4] ← N.HCLK_ROW[4]</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][1][23]" title="MAIN[1][1][23]">
<a href="#virtex7-HCLK-HCLK-progbuf-N.HCLK_BUF[5]-N.HCLK_ROW[5]">HCLK: buffer N.HCLK_BUF[5] ← N.HCLK_ROW[5]</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][2][23]" title="MAIN[1][2][23]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[5]-0">HCLK: mux N.LCLK[5] bit 0</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][3][23]" title="MAIN[1][3][23]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[5]-3">HCLK: mux N.LCLK[5] bit 3</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][4][23]" title="MAIN[1][4][23]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[5]-1">HCLK: mux N.LCLK[5] bit 1</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][5][23]" title="MAIN[1][5][23]">
<a href="#virtex7-HCLK-HCLK-mux-N.LCLK[5]-2">HCLK: mux N.LCLK[5] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="virtex7-HCLK-bit-MAIN[1][0][22]" title="MAIN[1][0][22]">
<a href="#virtex7-HCLK-HCLK-progbuf-N.HCLK_BUF[2]-N.HCLK_ROW[2]">HCLK: buffer N.HCLK_BUF[2] ← N.HCLK_ROW[2]</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][1][22]" title="MAIN[1][1][22]">
<a href="#virtex7-HCLK-HCLK-progbuf-N.HCLK_BUF[3]-N.HCLK_ROW[3]">HCLK: buffer N.HCLK_BUF[3] ← N.HCLK_ROW[3]</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][2][22]" title="MAIN[1][2][22]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[5]-3">HCLK: mux S.LCLK[5] bit 3</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][3][22]" title="MAIN[1][3][22]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[5]-0">HCLK: mux S.LCLK[5] bit 0</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][4][22]" title="MAIN[1][4][22]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[5]-2">HCLK: mux S.LCLK[5] bit 2</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][5][22]" title="MAIN[1][5][22]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[5]-1">HCLK: mux S.LCLK[5] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td id="virtex7-HCLK-bit-MAIN[1][0][21]" title="MAIN[1][0][21]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[4]-2">HCLK: mux S.LCLK[4] bit 2</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][1][21]" title="MAIN[1][1][21]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[4]-3">HCLK: mux S.LCLK[4] bit 3</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][2][21]" title="MAIN[1][2][21]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[5]-6">HCLK: mux S.LCLK[5] bit 6</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][3][21]" title="MAIN[1][3][21]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[4]-7">HCLK: mux S.LCLK[4] bit 7</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][4][21]" title="MAIN[1][4][21]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[4]-6">HCLK: mux S.LCLK[4] bit 6</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][5][21]" title="MAIN[1][5][21]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[5]-7">HCLK: mux S.LCLK[5] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="virtex7-HCLK-bit-MAIN[1][0][20]" title="MAIN[1][0][20]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[4]-0">HCLK: mux S.LCLK[4] bit 0</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][1][20]" title="MAIN[1][1][20]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[4]-1">HCLK: mux S.LCLK[4] bit 1</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][2][20]" title="MAIN[1][2][20]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[5]-4">HCLK: mux S.LCLK[5] bit 4</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][3][20]" title="MAIN[1][3][20]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[4]-5">HCLK: mux S.LCLK[4] bit 5</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][4][20]" title="MAIN[1][4][20]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[4]-4">HCLK: mux S.LCLK[4] bit 4</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][5][20]" title="MAIN[1][5][20]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[5]-5">HCLK: mux S.LCLK[5] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td id="virtex7-HCLK-bit-MAIN[1][1][19]" title="MAIN[1][1][19]">
<a href="#virtex7-HCLK-HCLK-progbuf-N.HCLK_BUF[1]-N.HCLK_ROW[1]">HCLK: buffer N.HCLK_BUF[1] ← N.HCLK_ROW[1]</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][2][19]" title="MAIN[1][2][19]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[2]-5">HCLK: mux S.LCLK[2] bit 5</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][3][19]" title="MAIN[1][3][19]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[3]-4">HCLK: mux S.LCLK[3] bit 4</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][4][19]" title="MAIN[1][4][19]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[3]-5">HCLK: mux S.LCLK[3] bit 5</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][5][19]" title="MAIN[1][5][19]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[2]-4">HCLK: mux S.LCLK[2] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td id="virtex7-HCLK-bit-MAIN[1][0][18]" title="MAIN[1][0][18]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[2]-0">HCLK: mux S.LCLK[2] bit 0</a>
</td>
<td>-</td>
<td id="virtex7-HCLK-bit-MAIN[1][2][18]" title="MAIN[1][2][18]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[2]-7">HCLK: mux S.LCLK[2] bit 7</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][3][18]" title="MAIN[1][3][18]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[3]-6">HCLK: mux S.LCLK[3] bit 6</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][4][18]" title="MAIN[1][4][18]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[3]-7">HCLK: mux S.LCLK[3] bit 7</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][5][18]" title="MAIN[1][5][18]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[2]-6">HCLK: mux S.LCLK[2] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td id="virtex7-HCLK-bit-MAIN[1][0][17]" title="MAIN[1][0][17]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[2]-2">HCLK: mux S.LCLK[2] bit 2</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][1][17]" title="MAIN[1][1][17]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[2]-1">HCLK: mux S.LCLK[2] bit 1</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][2][17]" title="MAIN[1][2][17]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[3]-0">HCLK: mux S.LCLK[3] bit 0</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][3][17]" title="MAIN[1][3][17]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[3]-3">HCLK: mux S.LCLK[3] bit 3</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][4][17]" title="MAIN[1][4][17]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[3]-1">HCLK: mux S.LCLK[3] bit 1</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][5][17]" title="MAIN[1][5][17]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[3]-2">HCLK: mux S.LCLK[3] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td id="virtex7-HCLK-bit-MAIN[1][0][16]" title="MAIN[1][0][16]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[0]-3">HCLK: mux S.LCLK[0] bit 3</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][1][16]" title="MAIN[1][1][16]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[2]-3">HCLK: mux S.LCLK[2] bit 3</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][2][16]" title="MAIN[1][2][16]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[1]-3">HCLK: mux S.LCLK[1] bit 3</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][3][16]" title="MAIN[1][3][16]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[1]-0">HCLK: mux S.LCLK[1] bit 0</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][4][16]" title="MAIN[1][4][16]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[1]-2">HCLK: mux S.LCLK[1] bit 2</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][5][16]" title="MAIN[1][5][16]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[1]-1">HCLK: mux S.LCLK[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="virtex7-HCLK-bit-MAIN[1][0][15]" title="MAIN[1][0][15]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[0]-1">HCLK: mux S.LCLK[0] bit 1</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][1][15]" title="MAIN[1][1][15]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[0]-2">HCLK: mux S.LCLK[0] bit 2</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][2][15]" title="MAIN[1][2][15]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[1]-6">HCLK: mux S.LCLK[1] bit 6</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][3][15]" title="MAIN[1][3][15]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[0]-7">HCLK: mux S.LCLK[0] bit 7</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][4][15]" title="MAIN[1][4][15]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[0]-6">HCLK: mux S.LCLK[0] bit 6</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][5][15]" title="MAIN[1][5][15]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[1]-7">HCLK: mux S.LCLK[1] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td id="virtex7-HCLK-bit-MAIN[1][0][14]" title="MAIN[1][0][14]">
<a href="#virtex7-HCLK-HCLK-progbuf-N.HCLK_BUF[0]-N.HCLK_ROW[0]">HCLK: buffer N.HCLK_BUF[0] ← N.HCLK_ROW[0]</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][1][14]" title="MAIN[1][1][14]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[0]-0">HCLK: mux S.LCLK[0] bit 0</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][2][14]" title="MAIN[1][2][14]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[1]-4">HCLK: mux S.LCLK[1] bit 4</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][3][14]" title="MAIN[1][3][14]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[0]-5">HCLK: mux S.LCLK[0] bit 5</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][4][14]" title="MAIN[1][4][14]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[0]-4">HCLK: mux S.LCLK[0] bit 4</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][5][14]" title="MAIN[1][5][14]">
<a href="#virtex7-HCLK-HCLK-mux-S.LCLK[1]-5">HCLK: mux S.LCLK[1] bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex7-HCLK-bit-MAIN[1][24][13]" title="MAIN[1][24][13]">
<a href="#virtex7-HCLK-HCLK_DRP[1]-DRP_MASK_S">HCLK_DRP[1]:  DRP_MASK_S</a>
</td>
<td id="virtex7-HCLK-bit-MAIN[1][25][13]" title="MAIN[1][25][13]">
<a href="#virtex7-HCLK-HCLK_DRP[1]-DRP_MASK_N">HCLK_DRP[1]:  DRP_MASK_N</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../../virtex7/clock/hrow.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../../virtex7/clock/spine.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../../virtex7/clock/hrow.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../../virtex7/clock/spine.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../../clipboard-1626706a.min.js"></script>
        <script src="../../highlight-abc7f01d.js"></script>
        <script src="../../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
