Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Sun Nov 27 10:52:24 2022
| Host              : amd running 64-bit Ubuntu 20.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file reset_example_top_timing_summary_routed.rpt -pb reset_example_top_timing_summary_routed.pb -rpx reset_example_top_timing_summary_routed.rpx -warn_on_violation
| Design            : reset_example_top
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                           129         
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (65)
6. checking no_output_delay (64)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (65)
-------------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (64)
--------------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.702        0.000                      0                12416        0.028        0.000                      0                12416        2.000        0.000                       0                  8327  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
SysClk                  {0.000 5.000}      10.000          100.000         
  clk_out1_mmcm_clocks  {0.000 5.000}      10.000          100.000         
  clkfbout_mmcm_clocks  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SysClk                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_mmcm_clocks        5.702        0.000                      0                12416        0.028        0.000                      0                12416        4.725        0.000                       0                  8323  
  clkfbout_mmcm_clocks                                                                                                                                                    8.621        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_mmcm_clocks                        
(none)                                      clk_out1_mmcm_clocks  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SysClk
  To Clock:  SysClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SysClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y0  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_clocks
  To Clock:  clk_out1_mmcm_clocks

Setup :            0  Failing Endpoints,  Worst Slack        5.702ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 sload_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[5].PISO_inst/tmp_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_clocks rise@10.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 0.274ns (6.487%)  route 3.950ns (93.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.662ns = ( 9.338 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 0.649ns, distribution 1.413ns)
  Clock Net Delay (Destination): 1.948ns (routing 0.597ns, distribution 1.351ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.062    -0.496    clk100
    SLICE_X49Y59         FDRE                                         r  sload_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.382 r  sload_in_reg/Q
                         net (fo=4096, routed)        3.905     3.523    cntr_inst[5].PISO_inst/sload_in
    SLICE_X70Y173        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.160     3.683 r  cntr_inst[5].PISO_inst/tmp[16]_i_1/O
                         net (fo=1, routed)           0.045     3.728    cntr_inst[5].PISO_inst/p_0_in[16]
    SLICE_X70Y173        FDRE                                         r  cntr_inst[5].PISO_inst/tmp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513    10.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    10.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439     6.943 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.315    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.390 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.948     9.338    cntr_inst[5].PISO_inst/clk_out1
    SLICE_X70Y173        FDRE                                         r  cntr_inst[5].PISO_inst/tmp_reg[16]/C
                         clock pessimism              0.104     9.442    
                         clock uncertainty           -0.074     9.367    
    SLICE_X70Y173        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     9.429    cntr_inst[5].PISO_inst/tmp_reg[16]
  -------------------------------------------------------------------
                         required time                          9.429    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 sload_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[59].PISO_inst/tmp_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_clocks rise@10.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 0.279ns (6.646%)  route 3.919ns (93.354%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 0.649ns, distribution 1.413ns)
  Clock Net Delay (Destination): 1.926ns (routing 0.597ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.062    -0.496    clk100
    SLICE_X49Y59         FDRE                                         r  sload_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.382 r  sload_in_reg/Q
                         net (fo=4096, routed)        3.874     3.492    cntr_inst[59].PISO_inst/sload_in
    SLICE_X66Y188        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.165     3.657 r  cntr_inst[59].PISO_inst/tmp[52]_i_1/O
                         net (fo=1, routed)           0.045     3.702    cntr_inst[59].PISO_inst/p_0_in[52]
    SLICE_X66Y188        FDRE                                         r  cntr_inst[59].PISO_inst/tmp_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513    10.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    10.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439     6.943 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.315    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.390 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.926     9.316    cntr_inst[59].PISO_inst/clk_out1
    SLICE_X66Y188        FDRE                                         r  cntr_inst[59].PISO_inst/tmp_reg[52]/C
                         clock pessimism              0.104     9.420    
                         clock uncertainty           -0.074     9.345    
    SLICE_X66Y188        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.062     9.407    cntr_inst[59].PISO_inst/tmp_reg[52]
  -------------------------------------------------------------------
                         required time                          9.407    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 sload_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[63].PISO_inst/tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_clocks rise@10.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.266ns (6.315%)  route 3.946ns (93.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.662ns = ( 9.338 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 0.649ns, distribution 1.413ns)
  Clock Net Delay (Destination): 1.948ns (routing 0.597ns, distribution 1.351ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.062    -0.496    clk100
    SLICE_X49Y59         FDRE                                         r  sload_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.382 r  sload_in_reg/Q
                         net (fo=4096, routed)        3.904     3.522    cntr_inst[63].PISO_inst/sload_in
    SLICE_X70Y173        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.152     3.674 r  cntr_inst[63].PISO_inst/tmp[6]_i_1/O
                         net (fo=1, routed)           0.042     3.716    cntr_inst[63].PISO_inst/p_0_in[6]
    SLICE_X70Y173        FDRE                                         r  cntr_inst[63].PISO_inst/tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513    10.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    10.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439     6.943 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.315    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.390 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.948     9.338    cntr_inst[63].PISO_inst/clk_out1
    SLICE_X70Y173        FDRE                                         r  cntr_inst[63].PISO_inst/tmp_reg[6]/C
                         clock pessimism              0.104     9.442    
                         clock uncertainty           -0.074     9.367    
    SLICE_X70Y173        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     9.428    cntr_inst[63].PISO_inst/tmp_reg[6]
  -------------------------------------------------------------------
                         required time                          9.428    
                         arrival time                          -3.716    
  -------------------------------------------------------------------
                         slack                                  5.713    

Slack (MET) :             5.733ns  (required time - arrival time)
  Source:                 sload_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[4].PISO_inst/tmp_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_clocks rise@10.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.337ns (8.070%)  route 3.839ns (91.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.677ns = ( 9.323 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 0.649ns, distribution 1.413ns)
  Clock Net Delay (Destination): 1.933ns (routing 0.597ns, distribution 1.336ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.062    -0.496    clk100
    SLICE_X49Y59         FDRE                                         r  sload_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.382 r  sload_in_reg/Q
                         net (fo=4096, routed)        3.788     3.406    cntr_inst[4].PISO_inst/sload_in
    SLICE_X62Y181        LUT3 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.223     3.629 r  cntr_inst[4].PISO_inst/tmp[54]_i_1/O
                         net (fo=1, routed)           0.051     3.680    cntr_inst[4].PISO_inst/p_0_in[54]
    SLICE_X62Y181        FDRE                                         r  cntr_inst[4].PISO_inst/tmp_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513    10.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    10.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439     6.943 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.315    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.390 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.933     9.323    cntr_inst[4].PISO_inst/clk_out1
    SLICE_X62Y181        FDRE                                         r  cntr_inst[4].PISO_inst/tmp_reg[54]/C
                         clock pessimism              0.104     9.427    
                         clock uncertainty           -0.074     9.352    
    SLICE_X62Y181        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.060     9.412    cntr_inst[4].PISO_inst/tmp_reg[54]
  -------------------------------------------------------------------
                         required time                          9.412    
                         arrival time                          -3.680    
  -------------------------------------------------------------------
                         slack                                  5.733    

Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 sload_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[5].PISO_inst/tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_clocks rise@10.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 0.246ns (5.889%)  route 3.931ns (94.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.662ns = ( 9.338 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 0.649ns, distribution 1.413ns)
  Clock Net Delay (Destination): 1.948ns (routing 0.597ns, distribution 1.351ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.062    -0.496    clk100
    SLICE_X49Y59         FDRE                                         r  sload_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.382 r  sload_in_reg/Q
                         net (fo=4096, routed)        3.905     3.523    cntr_inst[5].PISO_inst/sload_in
    SLICE_X70Y173        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.132     3.655 r  cntr_inst[5].PISO_inst/tmp[15]_i_1/O
                         net (fo=1, routed)           0.026     3.681    cntr_inst[5].PISO_inst/p_0_in[15]
    SLICE_X70Y173        FDRE                                         r  cntr_inst[5].PISO_inst/tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513    10.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    10.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439     6.943 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.315    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.390 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.948     9.338    cntr_inst[5].PISO_inst/clk_out1
    SLICE_X70Y173        FDRE                                         r  cntr_inst[5].PISO_inst/tmp_reg[15]/C
                         clock pessimism              0.104     9.442    
                         clock uncertainty           -0.074     9.367    
    SLICE_X70Y173        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     9.425    cntr_inst[5].PISO_inst/tmp_reg[15]
  -------------------------------------------------------------------
                         required time                          9.425    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.747ns  (required time - arrival time)
  Source:                 sload_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[58].PISO_inst/tmp_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_clocks rise@10.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.114ns (2.835%)  route 3.907ns (97.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.675ns = ( 9.325 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 0.649ns, distribution 1.413ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.597ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.062    -0.496    clk100
    SLICE_X49Y59         FDRE                                         r  sload_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.382 f  sload_in_reg/Q
                         net (fo=4096, routed)        3.907     3.525    cntr_inst[58].PISO_inst/tmp_reg[0]_0
    SLICE_X65Y181        FDSE                                         r  cntr_inst[58].PISO_inst/tmp_reg[0]/S  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513    10.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    10.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439     6.943 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.315    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.390 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.935     9.325    cntr_inst[58].PISO_inst/clk_out1
    SLICE_X65Y181        FDSE                                         r  cntr_inst[58].PISO_inst/tmp_reg[0]/C
                         clock pessimism              0.104     9.429    
                         clock uncertainty           -0.074     9.354    
    SLICE_X65Y181        FDSE (Setup_EFF_SLICEL_C_S)
                                                     -0.083     9.271    cntr_inst[58].PISO_inst/tmp_reg[0]
  -------------------------------------------------------------------
                         required time                          9.271    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                  5.747    

Slack (MET) :             5.747ns  (required time - arrival time)
  Source:                 sload_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[59].PISO_inst/tmp_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_clocks rise@10.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.114ns (2.835%)  route 3.907ns (97.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.675ns = ( 9.325 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 0.649ns, distribution 1.413ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.597ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.062    -0.496    clk100
    SLICE_X49Y59         FDRE                                         r  sload_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.382 f  sload_in_reg/Q
                         net (fo=4096, routed)        3.907     3.525    cntr_inst[59].PISO_inst/tmp_reg[0]_0
    SLICE_X65Y181        FDSE                                         r  cntr_inst[59].PISO_inst/tmp_reg[0]/S  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513    10.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    10.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439     6.943 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.315    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.390 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.935     9.325    cntr_inst[59].PISO_inst/clk_out1
    SLICE_X65Y181        FDSE                                         r  cntr_inst[59].PISO_inst/tmp_reg[0]/C
                         clock pessimism              0.104     9.429    
                         clock uncertainty           -0.074     9.354    
    SLICE_X65Y181        FDSE (Setup_EFF2_SLICEL_C_S)
                                                     -0.083     9.271    cntr_inst[59].PISO_inst/tmp_reg[0]
  -------------------------------------------------------------------
                         required time                          9.271    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                  5.747    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 sload_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[59].PISO_inst/tmp_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_clocks rise@10.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 0.250ns (6.024%)  route 3.900ns (93.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 0.649ns, distribution 1.413ns)
  Clock Net Delay (Destination): 1.926ns (routing 0.597ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.062    -0.496    clk100
    SLICE_X49Y59         FDRE                                         r  sload_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.382 r  sload_in_reg/Q
                         net (fo=4096, routed)        3.874     3.492    cntr_inst[59].PISO_inst/sload_in
    SLICE_X66Y188        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.136     3.628 r  cntr_inst[59].PISO_inst/tmp[51]_i_1/O
                         net (fo=1, routed)           0.026     3.654    cntr_inst[59].PISO_inst/p_0_in[51]
    SLICE_X66Y188        FDRE                                         r  cntr_inst[59].PISO_inst/tmp_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513    10.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    10.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439     6.943 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.315    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.390 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.926     9.316    cntr_inst[59].PISO_inst/clk_out1
    SLICE_X66Y188        FDRE                                         r  cntr_inst[59].PISO_inst/tmp_reg[51]/C
                         clock pessimism              0.104     9.420    
                         clock uncertainty           -0.074     9.345    
    SLICE_X66Y188        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     9.403    cntr_inst[59].PISO_inst/tmp_reg[51]
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                          -3.654    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 sload_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[59].PISO_inst/tmp_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_clocks rise@10.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 0.250ns (6.018%)  route 3.904ns (93.982%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 0.649ns, distribution 1.413ns)
  Clock Net Delay (Destination): 1.926ns (routing 0.597ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.062    -0.496    clk100
    SLICE_X49Y59         FDRE                                         r  sload_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.382 r  sload_in_reg/Q
                         net (fo=4096, routed)        3.869     3.487    cntr_inst[59].PISO_inst/sload_in
    SLICE_X66Y188        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136     3.623 r  cntr_inst[59].PISO_inst/tmp[48]_i_1/O
                         net (fo=1, routed)           0.035     3.658    cntr_inst[59].PISO_inst/p_0_in[48]
    SLICE_X66Y188        FDRE                                         r  cntr_inst[59].PISO_inst/tmp_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513    10.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    10.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439     6.943 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.315    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.390 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.926     9.316    cntr_inst[59].PISO_inst/clk_out1
    SLICE_X66Y188        FDRE                                         r  cntr_inst[59].PISO_inst/tmp_reg[48]/C
                         clock pessimism              0.104     9.420    
                         clock uncertainty           -0.074     9.345    
    SLICE_X66Y188        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     9.408    cntr_inst[59].PISO_inst/tmp_reg[48]
  -------------------------------------------------------------------
                         required time                          9.408    
                         arrival time                          -3.658    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 sload_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[63].PISO_inst/tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_clocks rise@10.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.245ns (5.872%)  route 3.927ns (94.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.662ns = ( 9.338 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 0.649ns, distribution 1.413ns)
  Clock Net Delay (Destination): 1.948ns (routing 0.597ns, distribution 1.351ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.062    -0.496    clk100
    SLICE_X49Y59         FDRE                                         r  sload_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.382 r  sload_in_reg/Q
                         net (fo=4096, routed)        3.904     3.522    cntr_inst[63].PISO_inst/sload_in
    SLICE_X70Y173        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     3.653 r  cntr_inst[63].PISO_inst/tmp[5]_i_1/O
                         net (fo=1, routed)           0.023     3.676    cntr_inst[63].PISO_inst/p_0_in[5]
    SLICE_X70Y173        FDRE                                         r  cntr_inst[63].PISO_inst/tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513    10.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    10.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439     6.943 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.315    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.390 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.948     9.338    cntr_inst[63].PISO_inst/clk_out1
    SLICE_X70Y173        FDRE                                         r  cntr_inst[63].PISO_inst/tmp_reg[5]/C
                         clock pessimism              0.104     9.442    
                         clock uncertainty           -0.074     9.367    
    SLICE_X70Y173        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     9.426    cntr_inst[63].PISO_inst/tmp_reg[5]
  -------------------------------------------------------------------
                         required time                          9.426    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                  5.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 cntr_inst[15].count_reg[15][52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[15].PISO_inst/tmp_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_clocks rise@0.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.104ns (46.222%)  route 0.121ns (53.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.919ns (routing 0.278ns, distribution 0.641ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.309ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.919    -0.359    clk100
    SLICE_X61Y179        FDRE                                         r  cntr_inst[15].count_reg[15][52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y179        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.310 r  cntr_inst[15].count_reg[15][52]/Q
                         net (fo=2, routed)           0.109    -0.201    cntr_inst[15].PISO_inst/cntr_inst[15].count_reg[15][52]
    SLICE_X60Y180        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.055    -0.146 r  cntr_inst[15].PISO_inst/tmp[52]_i_1/O
                         net (fo=1, routed)           0.012    -0.134    cntr_inst[15].PISO_inst/p_0_in[52]
    SLICE_X60Y180        FDRE                                         r  cntr_inst[15].PISO_inst/tmp_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.091    -0.481    cntr_inst[15].PISO_inst/clk_out1
    SLICE_X60Y180        FDRE                                         r  cntr_inst[15].PISO_inst/tmp_reg[52]/C
                         clock pessimism              0.263    -0.218    
    SLICE_X60Y180        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056    -0.162    cntr_inst[15].PISO_inst/tmp_reg[52]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 cntr_inst[36].count_reg[36][45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[36].PISO_inst/tmp_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_clocks rise@0.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.094ns (51.934%)  route 0.087ns (48.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.472ns
    Source Clock Delay      (SCD):    -0.357ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      0.921ns (routing 0.278ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.309ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.921    -0.357    clk100
    SLICE_X66Y162        FDRE                                         r  cntr_inst[36].count_reg[36][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y162        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049    -0.308 r  cntr_inst[36].count_reg[36][45]/Q
                         net (fo=2, routed)           0.075    -0.233    cntr_inst[36].PISO_inst/cntr_inst[36].count_reg[36][45]
    SLICE_X65Y162        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.045    -0.188 r  cntr_inst[36].PISO_inst/tmp[45]_i_1/O
                         net (fo=1, routed)           0.012    -0.176    cntr_inst[36].PISO_inst/p_0_in[45]
    SLICE_X65Y162        FDRE                                         r  cntr_inst[36].PISO_inst/tmp_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.100    -0.472    cntr_inst[36].PISO_inst/clk_out1
    SLICE_X65Y162        FDRE                                         r  cntr_inst[36].PISO_inst/tmp_reg[45]/C
                         clock pessimism              0.207    -0.266    
    SLICE_X65Y162        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056    -0.210    cntr_inst[36].PISO_inst/tmp_reg[45]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 cntr_inst[30].count_reg[30][37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[30].PISO_inst/tmp_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_clocks rise@0.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.094ns (51.366%)  route 0.089ns (48.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.471ns
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      0.922ns (routing 0.278ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.309ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.922    -0.356    clk100
    SLICE_X63Y162        FDRE                                         r  cntr_inst[30].count_reg[30][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y162        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    -0.307 r  cntr_inst[30].count_reg[30][37]/Q
                         net (fo=2, routed)           0.077    -0.230    cntr_inst[30].PISO_inst/cntr_inst[30].count_reg[30][37]
    SLICE_X64Y162        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.045    -0.185 r  cntr_inst[30].PISO_inst/tmp[37]_i_1/O
                         net (fo=1, routed)           0.012    -0.173    cntr_inst[30].PISO_inst/p_0_in[37]
    SLICE_X64Y162        FDRE                                         r  cntr_inst[30].PISO_inst/tmp_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.101    -0.471    cntr_inst[30].PISO_inst/clk_out1
    SLICE_X64Y162        FDRE                                         r  cntr_inst[30].PISO_inst/tmp_reg[37]/C
                         clock pessimism              0.207    -0.265    
    SLICE_X64Y162        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.209    cntr_inst[30].PISO_inst/tmp_reg[37]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cntr_inst[4].count_reg[4][37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[4].count_reg[4][56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_clocks rise@0.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.172ns (71.967%)  route 0.067ns (28.033%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.925ns (routing 0.278ns, distribution 0.647ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.309ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.925    -0.353    clk100
    SLICE_X62Y177        FDRE                                         r  cntr_inst[4].count_reg[4][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y177        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049    -0.304 r  cntr_inst[4].count_reg[4][37]/Q
                         net (fo=2, routed)           0.057    -0.247    cntr_inst[4].count_reg[4][37]
    SLICE_X62Y177        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.057    -0.190 r  cntr_inst[4].count_reg[4][32]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.190    cntr_inst[4].count_reg[4][32]_i_1_n_0
    SLICE_X62Y178        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.016    -0.174 r  cntr_inst[4].count_reg[4][40]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.174    cntr_inst[4].count_reg[4][40]_i_1_n_0
    SLICE_X62Y179        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.016    -0.158 r  cntr_inst[4].count_reg[4][48]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.158    cntr_inst[4].count_reg[4][48]_i_1_n_0
    SLICE_X62Y180        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.034    -0.124 r  cntr_inst[4].count_reg[4][56]_i_1/O[0]
                         net (fo=1, routed)           0.010    -0.114    cntr_inst[4].count_reg[4][56]_i_1_n_15
    SLICE_X62Y180        FDRE                                         r  cntr_inst[4].count_reg[4][56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.103    -0.469    clk100
    SLICE_X62Y180        FDRE                                         r  cntr_inst[4].count_reg[4][56]/C
                         clock pessimism              0.263    -0.206    
    SLICE_X62Y180        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.150    cntr_inst[4].count_reg[4][56]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cntr_inst[55].count_reg[55][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[55].count_reg[55][32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_clocks rise@0.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.174ns (72.500%)  route 0.066ns (27.500%))
  Logic Levels:           5  (CARRY8=5)
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.900ns (routing 0.278ns, distribution 0.622ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.309ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.900    -0.378    clk100
    SLICE_X57Y176        FDRE                                         r  cntr_inst[55].count_reg[55][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y176        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    -0.330 r  cntr_inst[55].count_reg[55][7]/Q
                         net (fo=2, routed)           0.056    -0.274    cntr_inst[55].count_reg[55][7]
    SLICE_X57Y176        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.044    -0.230 r  cntr_inst[55].count_reg[55][0]_i_2/CO[7]
                         net (fo=1, routed)           0.000    -0.230    cntr_inst[55].count_reg[55][0]_i_2_n_0
    SLICE_X57Y177        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.016    -0.214 r  cntr_inst[55].count_reg[55][8]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.214    cntr_inst[55].count_reg[55][8]_i_1_n_0
    SLICE_X57Y178        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.016    -0.198 r  cntr_inst[55].count_reg[55][16]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.198    cntr_inst[55].count_reg[55][16]_i_1_n_0
    SLICE_X57Y179        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.016    -0.182 r  cntr_inst[55].count_reg[55][24]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.182    cntr_inst[55].count_reg[55][24]_i_1_n_0
    SLICE_X57Y180        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.034    -0.148 r  cntr_inst[55].count_reg[55][32]_i_1/O[0]
                         net (fo=1, routed)           0.010    -0.138    cntr_inst[55].count_reg[55][32]_i_1_n_15
    SLICE_X57Y180        FDRE                                         r  cntr_inst[55].count_reg[55][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.079    -0.493    clk100
    SLICE_X57Y180        FDRE                                         r  cntr_inst[55].count_reg[55][32]/C
                         clock pessimism              0.263    -0.230    
    SLICE_X57Y180        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.174    cntr_inst[55].count_reg[55][32]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cntr_inst[60].count_reg[60][51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[60].PISO_inst/tmp_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_clocks rise@0.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.094ns (51.648%)  route 0.088ns (48.352%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      0.926ns (routing 0.278ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.309ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.926    -0.352    clk100
    SLICE_X66Y172        FDRE                                         r  cntr_inst[60].count_reg[60][51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y172        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.303 r  cntr_inst[60].count_reg[60][51]/Q
                         net (fo=2, routed)           0.076    -0.227    cntr_inst[60].PISO_inst/cntr_inst[60].count_reg[60][51]
    SLICE_X65Y172        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.045    -0.182 r  cntr_inst[60].PISO_inst/tmp[51]_i_1/O
                         net (fo=1, routed)           0.012    -0.170    cntr_inst[60].PISO_inst/p_0_in[51]
    SLICE_X65Y172        FDRE                                         r  cntr_inst[60].PISO_inst/tmp_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.103    -0.469    cntr_inst[60].PISO_inst/clk_out1
    SLICE_X65Y172        FDRE                                         r  cntr_inst[60].PISO_inst/tmp_reg[51]/C
                         clock pessimism              0.207    -0.262    
    SLICE_X65Y172        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056    -0.206    cntr_inst[60].PISO_inst/tmp_reg[51]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cntr_inst[60].count_reg[60][43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[60].PISO_inst/tmp_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_clocks rise@0.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.094ns (51.934%)  route 0.087ns (48.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.470ns
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      0.926ns (routing 0.278ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.309ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.926    -0.352    clk100
    SLICE_X66Y171        FDRE                                         r  cntr_inst[60].count_reg[60][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y171        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.303 r  cntr_inst[60].count_reg[60][43]/Q
                         net (fo=2, routed)           0.075    -0.228    cntr_inst[60].PISO_inst/cntr_inst[60].count_reg[60][43]
    SLICE_X65Y171        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.045    -0.183 r  cntr_inst[60].PISO_inst/tmp[43]_i_1/O
                         net (fo=1, routed)           0.012    -0.171    cntr_inst[60].PISO_inst/p_0_in[43]
    SLICE_X65Y171        FDRE                                         r  cntr_inst[60].PISO_inst/tmp_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.102    -0.470    cntr_inst[60].PISO_inst/clk_out1
    SLICE_X65Y171        FDRE                                         r  cntr_inst[60].PISO_inst/tmp_reg[43]/C
                         clock pessimism              0.207    -0.263    
    SLICE_X65Y171        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056    -0.207    cntr_inst[60].PISO_inst/tmp_reg[43]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cntr_inst[42].count_reg[42][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[42].PISO_inst/tmp_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_clocks rise@0.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.094ns (49.735%)  route 0.095ns (50.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.484ns
    Source Clock Delay      (SCD):    -0.373ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      0.905ns (routing 0.278ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.309ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.905    -0.373    clk100
    SLICE_X61Y145        FDRE                                         r  cntr_inst[42].count_reg[42][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y145        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.324 r  cntr_inst[42].count_reg[42][27]/Q
                         net (fo=2, routed)           0.083    -0.241    cntr_inst[42].PISO_inst/cntr_inst[42].count_reg[42][27]
    SLICE_X62Y145        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.045    -0.196 r  cntr_inst[42].PISO_inst/tmp[27]_i_1/O
                         net (fo=1, routed)           0.012    -0.184    cntr_inst[42].PISO_inst/p_0_in[27]
    SLICE_X62Y145        FDRE                                         r  cntr_inst[42].PISO_inst/tmp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.088    -0.484    cntr_inst[42].PISO_inst/clk_out1
    SLICE_X62Y145        FDRE                                         r  cntr_inst[42].PISO_inst/tmp_reg[27]/C
                         clock pessimism              0.206    -0.278    
    SLICE_X62Y145        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.222    cntr_inst[42].PISO_inst/tmp_reg[27]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cntr_inst[62].count_reg[62][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[62].count_reg[62][32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_clocks rise@0.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.180ns (73.770%)  route 0.064ns (26.230%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.938ns (routing 0.278ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.309ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.938    -0.340    clk100
    SLICE_X67Y177        FDRE                                         r  cntr_inst[62].count_reg[62][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y177        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.291 r  cntr_inst[62].count_reg[62][11]/Q
                         net (fo=2, routed)           0.054    -0.237    cntr_inst[62].count_reg[62][11]
    SLICE_X67Y177        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.065    -0.172 r  cntr_inst[62].count_reg[62][8]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.172    cntr_inst[62].count_reg[62][8]_i_1_n_0
    SLICE_X67Y178        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.016    -0.156 r  cntr_inst[62].count_reg[62][16]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.156    cntr_inst[62].count_reg[62][16]_i_1_n_0
    SLICE_X67Y179        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.016    -0.140 r  cntr_inst[62].count_reg[62][24]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.140    cntr_inst[62].count_reg[62][24]_i_1_n_0
    SLICE_X67Y180        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.034    -0.106 r  cntr_inst[62].count_reg[62][32]_i_1/O[0]
                         net (fo=1, routed)           0.010    -0.096    cntr_inst[62].count_reg[62][32]_i_1_n_15
    SLICE_X67Y180        FDRE                                         r  cntr_inst[62].count_reg[62][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.119    -0.453    clk100
    SLICE_X67Y180        FDRE                                         r  cntr_inst[62].count_reg[62][32]/C
                         clock pessimism              0.263    -0.190    
    SLICE_X67Y180        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.134    cntr_inst[62].count_reg[62][32]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cntr_inst[5].PISO_inst/tmp_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[5].PISO_inst/tmp_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_clocks rise@0.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.102ns (42.149%)  route 0.140ns (57.851%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.345ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.933ns (routing 0.278ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.309ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.933    -0.345    cntr_inst[5].PISO_inst/clk_out1
    SLICE_X72Y177        FDRE                                         r  cntr_inst[5].PISO_inst/tmp_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y177        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048    -0.297 r  cntr_inst[5].PISO_inst/tmp_reg[48]/Q
                         net (fo=1, routed)           0.124    -0.173    cntr_inst[5].PISO_inst/tmp[48]
    SLICE_X71Y180        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.054    -0.119 r  cntr_inst[5].PISO_inst/tmp[49]_i_1/O
                         net (fo=1, routed)           0.016    -0.103    cntr_inst[5].PISO_inst/p_0_in[49]
    SLICE_X71Y180        FDRE                                         r  cntr_inst[5].PISO_inst/tmp_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.112    -0.460    cntr_inst[5].PISO_inst/clk_out1
    SLICE_X71Y180        FDRE                                         r  cntr_inst[5].PISO_inst/tmp_reg[49]/C
                         clock pessimism              0.263    -0.197    
    SLICE_X71Y180        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056    -0.141    cntr_inst[5].PISO_inst/tmp_reg[49]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm_clocks
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I            n/a            1.379         10.000      8.621      BUFGCE_X1Y0      mmcm_clocks_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y0  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X73Y166    cntr_inst[0].count_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X73Y167    cntr_inst[0].count_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X73Y167    cntr_inst[0].count_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X73Y167    cntr_inst[0].count_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X73Y167    cntr_inst[0].count_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X73Y167    cntr_inst[0].count_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X73Y167    cntr_inst[0].count_reg[0][15]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X73Y168    cntr_inst[0].count_reg[0][16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X73Y166    cntr_inst[0].count_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X73Y166    cntr_inst[0].count_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X73Y167    cntr_inst[0].count_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X73Y167    cntr_inst[0].count_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X73Y167    cntr_inst[0].count_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X73Y167    cntr_inst[0].count_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X73Y167    cntr_inst[0].count_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X73Y167    cntr_inst[0].count_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X73Y167    cntr_inst[0].count_reg[0][13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X73Y167    cntr_inst[0].count_reg[0][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X73Y166    cntr_inst[0].count_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X73Y166    cntr_inst[0].count_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X73Y167    cntr_inst[0].count_reg[0][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X73Y167    cntr_inst[0].count_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X73Y167    cntr_inst[0].count_reg[0][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X73Y167    cntr_inst[0].count_reg[0][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X73Y167    cntr_inst[0].count_reg[0][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X73Y167    cntr_inst[0].count_reg[0][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X73Y167    cntr_inst[0].count_reg[0][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X73Y167    cntr_inst[0].count_reg[0][13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_clocks
  To Clock:  clkfbout_mmcm_clocks

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_clocks
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         10.000      8.621      BUFGCE_X1Y1      mmcm_clocks_inst/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y0  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y0  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKFBIN



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mmcm_clocks
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_so_inst[45].count_so_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[45]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.949ns  (logic 1.370ns (27.680%)  route 3.579ns (72.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.175ns (routing 0.649ns, distribution 1.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.175    -0.383    clk100
    SLICE_X65Y152        FDRE                                         r  count_so_inst[45].count_so_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y152        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.269 r  count_so_inst[45].count_so_reg[45]/Q
                         net (fo=1, routed)           3.579     3.310    count_so_OBUF[45]
    G26                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.256     4.566 r  count_so_OBUF[45]_inst/O
                         net (fo=0)                   0.000     4.566    count_so[45]
    G26                                                               r  count_so[45] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[46].count_so_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[46]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.957ns  (logic 1.363ns (27.496%)  route 3.594ns (72.504%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.155ns (routing 0.649ns, distribution 1.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.155    -0.403    clk100
    SLICE_X66Y138        FDRE                                         r  count_so_inst[46].count_so_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y138        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.289 r  count_so_inst[46].count_so_reg[46]/Q
                         net (fo=1, routed)           3.594     3.305    count_so_OBUF[46]
    H27                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.249     4.554 r  count_so_OBUF[46]_inst/O
                         net (fo=0)                   0.000     4.554    count_so[46]
    H27                                                               r  count_so[46] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[36].count_so_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.901ns  (logic 1.363ns (27.816%)  route 3.538ns (72.185%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.191ns (routing 0.649ns, distribution 1.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.191    -0.367    clk100
    SLICE_X64Y162        FDRE                                         r  count_so_inst[36].count_so_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y162        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.253 r  count_so_inst[36].count_so_reg[36]/Q
                         net (fo=1, routed)           3.538     3.285    count_so_OBUF[36]
    J23                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.249     4.534 r  count_so_OBUF[36]_inst/O
                         net (fo=0)                   0.000     4.534    count_so[36]
    J23                                                               r  count_so[36] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[32].count_so_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.757ns  (logic 1.365ns (28.691%)  route 3.392ns (71.309%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.134ns (routing 0.649ns, distribution 1.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.134    -0.424    clk100
    SLICE_X57Y162        FDRE                                         r  count_so_inst[32].count_so_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y162        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116    -0.308 r  count_so_inst[32].count_so_reg[32]/Q
                         net (fo=1, routed)           3.392     3.084    count_so_OBUF[32]
    L23                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.249     4.332 r  count_so_OBUF[32]_inst/O
                         net (fo=0)                   0.000     4.332    count_so[32]
    L23                                                               r  count_so[32] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[39].count_so_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[39]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.626ns  (logic 1.355ns (29.297%)  route 3.271ns (70.703%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.133ns (routing 0.649ns, distribution 1.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.133    -0.425    clk100
    SLICE_X57Y161        FDRE                                         r  count_so_inst[39].count_so_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y161        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.311 r  count_so_inst[39].count_so_reg[39]/Q
                         net (fo=1, routed)           3.271     2.960    count_so_OBUF[39]
    H26                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.241     4.201 r  count_so_OBUF[39]_inst/O
                         net (fo=0)                   0.000     4.201    count_so[39]
    H26                                                               r  count_so[39] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[23].count_so_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.574ns  (logic 1.367ns (29.880%)  route 3.207ns (70.120%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.140ns (routing 0.649ns, distribution 1.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.140    -0.418    clk100
    SLICE_X57Y174        FDRE                                         r  count_so_inst[23].count_so_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y174        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.304 r  count_so_inst[23].count_so_reg[23]/Q
                         net (fo=1, routed)           3.207     2.903    count_so_OBUF[23]
    N26                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.253     4.155 r  count_so_OBUF[23]_inst/O
                         net (fo=0)                   0.000     4.155    count_so[23]
    N26                                                               r  count_so[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[24].count_so_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.513ns  (logic 1.348ns (29.867%)  route 3.165ns (70.133%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.138ns (routing 0.649ns, distribution 1.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.138    -0.420    clk100
    SLICE_X57Y169        FDRE                                         r  count_so_inst[24].count_so_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y169        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.306 r  count_so_inst[24].count_so_reg[24]/Q
                         net (fo=1, routed)           3.165     2.859    count_so_OBUF[24]
    N24                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.234     4.093 r  count_so_OBUF[24]_inst/O
                         net (fo=0)                   0.000     4.093    count_so[24]
    N24                                                               r  count_so[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[14].count_so_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.476ns  (logic 1.365ns (30.494%)  route 3.111ns (69.506%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.116ns (routing 0.649ns, distribution 1.467ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.116    -0.442    clk100
    SLICE_X53Y171        FDRE                                         r  count_so_inst[14].count_so_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.328 r  count_so_inst[14].count_so_reg[14]/Q
                         net (fo=1, routed)           3.111     2.783    count_so_OBUF[14]
    R25                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.251     4.034 r  count_so_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.034    count_so[14]
    R25                                                               r  count_so[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[60].count_so_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[60]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.379ns  (logic 0.947ns (21.633%)  route 3.432ns (78.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.174ns (routing 0.649ns, distribution 1.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.174    -0.384    clk100
    SLICE_X66Y174        FDRE                                         r  count_so_inst[60].count_so_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y174        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.270 r  count_so_inst[60].count_so_reg[60]/Q
                         net (fo=1, routed)           3.432     3.162    count_so_OBUF[60]
    E20                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.833     3.995 r  count_so_OBUF[60]_inst/O
                         net (fo=0)                   0.000     3.995    count_so[60]
    E20                                                               r  count_so[60] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[51].count_so_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[51]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.072ns  (logic 1.345ns (33.036%)  route 2.727ns (66.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.174ns (routing 0.649ns, distribution 1.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.174    -0.384    clk100
    SLICE_X67Y148        FDRE                                         r  count_so_inst[51].count_so_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y148        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.269 r  count_so_inst[51].count_so_reg[51]/Q
                         net (fo=1, routed)           2.727     2.458    count_so_OBUF[51]
    H23                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.230     3.688 r  count_so_OBUF[51]_inst/O
                         net (fo=0)                   0.000     3.688    count_so[51]
    H23                                                               r  count_so[51] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_so_inst[53].count_so_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[53]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.312ns  (logic 0.453ns (34.509%)  route 0.859ns (65.491%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.903ns (routing 0.278ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.903    -0.375    clk100
    SLICE_X54Y193        FDRE                                         r  count_so_inst[53].count_so_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y193        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.326 r  count_so_inst[53].count_so_reg[53]/Q
                         net (fo=1, routed)           0.859     0.533    count_so_OBUF[53]
    G21                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.404     0.936 r  count_so_OBUF[53]_inst/O
                         net (fo=0)                   0.000     0.936    count_so[53]
    G21                                                               r  count_so[53] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[52].count_so_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[52]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.344ns  (logic 0.452ns (33.646%)  route 0.892ns (66.354%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.892ns (routing 0.278ns, distribution 0.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.892    -0.386    clk100
    SLICE_X51Y191        FDRE                                         r  count_so_inst[52].count_so_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y191        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.337 r  count_so_inst[52].count_so_reg[52]/Q
                         net (fo=1, routed)           0.892     0.555    count_so_OBUF[52]
    H21                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.403     0.958 r  count_so_OBUF[52]_inst/O
                         net (fo=0)                   0.000     0.958    count_so[52]
    H21                                                               r  count_so[52] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[54].count_so_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[54]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.355ns  (logic 0.454ns (33.488%)  route 0.901ns (66.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.902ns (routing 0.278ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.902    -0.376    clk100
    SLICE_X56Y196        FDRE                                         r  count_so_inst[54].count_so_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.327 r  count_so_inst[54].count_so_reg[54]/Q
                         net (fo=1, routed)           0.901     0.574    count_so_OBUF[54]
    G22                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.405     0.978 r  count_so_OBUF[54]_inst/O
                         net (fo=0)                   0.000     0.978    count_so[54]
    G22                                                               r  count_so[54] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[26].count_so_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.448ns  (logic 0.632ns (43.649%)  route 0.816ns (56.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.876ns (routing 0.278ns, distribution 0.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.876    -0.402    clk100
    SLICE_X49Y135        FDRE                                         r  count_so_inst[26].count_so_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.353 r  count_so_inst[26].count_so_reg[26]/Q
                         net (fo=1, routed)           0.816     0.463    count_so_OBUF[26]
    M25                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.583     1.046 r  count_so_OBUF[26]_inst/O
                         net (fo=0)                   0.000     1.046    count_so[26]
    M25                                                               r  count_so[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[55].count_so_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[55]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.430ns  (logic 0.455ns (31.816%)  route 0.975ns (68.184%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.912ns (routing 0.278ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.912    -0.366    clk100
    SLICE_X55Y183        FDRE                                         r  count_so_inst[55].count_so_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y183        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.317 r  count_so_inst[55].count_so_reg[55]/Q
                         net (fo=1, routed)           0.975     0.658    count_so_OBUF[55]
    F22                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.406     1.064 r  count_so_OBUF[55]_inst/O
                         net (fo=0)                   0.000     1.064    count_so[55]
    F22                                                               r  count_so[55] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[22].count_so_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.489ns  (logic 0.651ns (43.739%)  route 0.838ns (56.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.874ns (routing 0.278ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.874    -0.404    clk100
    SLICE_X49Y138        FDRE                                         r  count_so_inst[22].count_so_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.355 r  count_so_inst[22].count_so_reg[22]/Q
                         net (fo=1, routed)           0.838     0.483    count_so_OBUF[22]
    P26                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.602     1.085 r  count_so_OBUF[22]_inst/O
                         net (fo=0)                   0.000     1.085    count_so[22]
    P26                                                               r  count_so[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[57].count_so_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[57]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.453ns  (logic 0.452ns (31.115%)  route 1.001ns (68.885%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.929ns (routing 0.278ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.929    -0.349    clk100
    SLICE_X60Y190        FDRE                                         r  count_so_inst[57].count_so_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y190        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049    -0.300 r  count_so_inst[57].count_so_reg[57]/Q
                         net (fo=1, routed)           1.001     0.701    count_so_OBUF[57]
    F20                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.403     1.104 r  count_so_OBUF[57]_inst/O
                         net (fo=0)                   0.000     1.104    count_so[57]
    F20                                                               r  count_so[57] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[59].count_so_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.458ns  (logic 0.467ns (32.030%)  route 0.991ns (67.970%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.932ns (routing 0.278ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.932    -0.346    clk100
    SLICE_X62Y189        FDRE                                         r  count_so_inst[59].count_so_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y189        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.297 r  count_so_inst[59].count_so_reg[59]/Q
                         net (fo=1, routed)           0.991     0.694    count_so_OBUF[59]
    F24                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.418     1.112 r  count_so_OBUF[59]_inst/O
                         net (fo=0)                   0.000     1.112    count_so[59]
    F24                                                               r  count_so[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[18].count_so_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 0.651ns (42.832%)  route 0.869ns (57.168%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.880ns (routing 0.278ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.880    -0.398    clk100
    SLICE_X51Y141        FDRE                                         r  count_so_inst[18].count_so_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y141        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.349 r  count_so_inst[18].count_so_reg[18]/Q
                         net (fo=1, routed)           0.869     0.520    count_so_OBUF[18]
    T27                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.602     1.122 r  count_so_OBUF[18]_inst/O
                         net (fo=0)                   0.000     1.122    count_so[18]
    T27                                                               r  count_so[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[10].count_so_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.544ns  (logic 0.615ns (39.833%)  route 0.929ns (60.167%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.876ns (routing 0.278ns, distribution 0.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.876    -0.402    clk100
    SLICE_X49Y171        FDRE                                         r  count_so_inst[10].count_so_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y171        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.353 r  count_so_inst[10].count_so_reg[10]/Q
                         net (fo=1, routed)           0.929     0.576    count_so_OBUF[10]
    N22                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.566     1.142 r  count_so_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.142    count_so[10]
    N22                                                               r  count_so[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mmcm_clocks

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hold[60]
                            (input port)
  Destination:            hold_in_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.643ns  (logic 0.464ns (12.741%)  route 3.179ns (87.259%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.680ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.930ns (routing 0.597ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  hold[60] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[60]_inst/I
    K18                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.464     0.464 r  hold_IBUF[60]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.553    hold_IBUF[60]_inst/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.553 r  hold_IBUF[60]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.090     3.643    hold_IBUF[60]
    SLICE_X66Y174        FDRE                                         r  hold_in_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.930    -0.680    clk100
    SLICE_X66Y174        FDRE                                         r  hold_in_reg[60]/C

Slack:                    inf
  Source:                 hold[59]
                            (input port)
  Destination:            hold_in_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.518ns  (logic 0.468ns (13.293%)  route 3.050ns (86.707%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.925ns (routing 0.597ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  hold[59] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[59]_inst/I
    K15                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.468     0.468 r  hold_IBUF[59]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.557    hold_IBUF[59]_inst/OUT
    K15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.557 r  hold_IBUF[59]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.961     3.518    hold_IBUF[59]
    SLICE_X66Y187        FDRE                                         r  hold_in_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.925    -0.685    clk100
    SLICE_X66Y187        FDRE                                         r  hold_in_reg[59]/C

Slack:                    inf
  Source:                 hold[58]
                            (input port)
  Destination:            hold_in_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.482ns  (logic 0.464ns (13.331%)  route 3.018ns (86.669%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.925ns (routing 0.597ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  hold[58] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[58]_inst/I
    L15                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.464     0.464 r  hold_IBUF[58]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.553    hold_IBUF[58]_inst/OUT
    L15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.553 r  hold_IBUF[58]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.929     3.482    hold_IBUF[58]
    SLICE_X66Y187        FDRE                                         r  hold_in_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.925    -0.685    clk100
    SLICE_X66Y187        FDRE                                         r  hold_in_reg[58]/C

Slack:                    inf
  Source:                 hold[61]
                            (input port)
  Destination:            hold_in_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.441ns  (logic 0.458ns (13.311%)  route 2.983ns (86.689%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.941ns (routing 0.597ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  hold[61] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[61]_inst/I
    K17                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.458     0.458 r  hold_IBUF[61]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.547    hold_IBUF[61]_inst/OUT
    K17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.547 r  hold_IBUF[61]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.894     3.441    hold_IBUF[61]
    SLICE_X68Y183        FDRE                                         r  hold_in_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.941    -0.669    clk100
    SLICE_X68Y183        FDRE                                         r  hold_in_reg[61]/C

Slack:                    inf
  Source:                 hold[63]
                            (input port)
  Destination:            hold_in_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.414ns  (logic 0.480ns (14.051%)  route 2.934ns (85.949%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.931ns (routing 0.597ns, distribution 1.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J14                                               0.000     0.000 r  hold[63] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[63]_inst/I
    J14                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.480     0.480 r  hold_IBUF[63]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.569    hold_IBUF[63]_inst/OUT
    J14                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.569 r  hold_IBUF[63]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.845     3.414    hold_IBUF[63]
    SLICE_X70Y183        FDRE                                         r  hold_in_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.931    -0.679    clk100
    SLICE_X70Y183        FDRE                                         r  hold_in_reg[63]/C

Slack:                    inf
  Source:                 hold[55]
                            (input port)
  Destination:            hold_in_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.395ns  (logic 0.467ns (13.758%)  route 2.928ns (86.242%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.889ns (routing 0.597ns, distribution 1.292ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  hold[55] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[55]_inst/I
    J16                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.467     0.467 r  hold_IBUF[55]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.556    hold_IBUF[55]_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.556 r  hold_IBUF[55]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.839     3.395    hold_IBUF[55]
    SLICE_X57Y184        FDRE                                         r  hold_in_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.889    -0.721    clk100
    SLICE_X57Y184        FDRE                                         r  hold_in_reg[55]/C

Slack:                    inf
  Source:                 hold[62]
                            (input port)
  Destination:            hold_in_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.303ns  (logic 0.481ns (14.561%)  route 2.822ns (85.439%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.915ns (routing 0.597ns, distribution 1.318ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  hold[62] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[62]_inst/I
    J15                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.481     0.481 r  hold_IBUF[62]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.570    hold_IBUF[62]_inst/OUT
    J15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.570 r  hold_IBUF[62]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.733     3.303    hold_IBUF[62]
    SLICE_X65Y190        FDRE                                         r  hold_in_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.915    -0.695    clk100
    SLICE_X65Y190        FDRE                                         r  hold_in_reg[62]/C

Slack:                    inf
  Source:                 hold[56]
                            (input port)
  Destination:            hold_in_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.294ns  (logic 0.467ns (14.185%)  route 2.827ns (85.815%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.894ns (routing 0.597ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  hold[56] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[56]_inst/I
    J19                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.467     0.467 r  hold_IBUF[56]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.556    hold_IBUF[56]_inst/OUT
    J19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.556 r  hold_IBUF[56]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.738     3.294    hold_IBUF[56]
    SLICE_X58Y192        FDRE                                         r  hold_in_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.894    -0.716    clk100
    SLICE_X58Y192        FDRE                                         r  hold_in_reg[56]/C

Slack:                    inf
  Source:                 hold[57]
                            (input port)
  Destination:            hold_in_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.185ns  (logic 0.461ns (14.484%)  route 2.724ns (85.516%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.894ns (routing 0.597ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  hold[57] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[57]_inst/I
    J18                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.461     0.461 r  hold_IBUF[57]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.550    hold_IBUF[57]_inst/OUT
    J18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.550 r  hold_IBUF[57]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.635     3.185    hold_IBUF[57]
    SLICE_X58Y192        FDRE                                         r  hold_in_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.894    -0.716    clk100
    SLICE_X58Y192        FDRE                                         r  hold_in_reg[57]/C

Slack:                    inf
  Source:                 hold[52]
                            (input port)
  Destination:            hold_in_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.155ns  (logic 0.453ns (14.357%)  route 2.702ns (85.643%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.867ns (routing 0.597ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  hold[52] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[52]_inst/I
    L19                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.453     0.453 r  hold_IBUF[52]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.542    hold_IBUF[52]_inst/OUT
    L19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.542 r  hold_IBUF[52]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.613     3.155    hold_IBUF[52]
    SLICE_X51Y191        FDRE                                         r  hold_in_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.867    -0.743    clk100
    SLICE_X51Y191        FDRE                                         r  hold_in_reg[52]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hold[19]
                            (input port)
  Destination:            hold_in_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.157ns (24.496%)  route 0.485ns (75.504%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.021ns (routing 0.309ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J11                                               0.000     0.000 r  hold[19] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[19]_inst/I
    J11                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.157     0.157 r  hold_IBUF[19]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.184    hold_IBUF[19]_inst/OUT
    J11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.184 r  hold_IBUF[19]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.458     0.642    hold_IBUF[19]
    SLICE_X49Y155        FDRE                                         r  hold_in_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.021    -0.551    clk100
    SLICE_X49Y155        FDRE                                         r  hold_in_reg[19]/C

Slack:                    inf
  Source:                 hold[16]
                            (input port)
  Destination:            hold_in_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.152ns (21.977%)  route 0.540ns (78.023%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.023ns (routing 0.309ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  hold[16] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[16]_inst/I
    L13                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.152     0.152 r  hold_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.179    hold_IBUF[16]_inst/OUT
    L13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.179 r  hold_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.513     0.692    hold_IBUF[16]
    SLICE_X49Y157        FDRE                                         r  hold_in_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.023    -0.549    clk100
    SLICE_X49Y157        FDRE                                         r  hold_in_reg[16]/C

Slack:                    inf
  Source:                 hold[29]
                            (input port)
  Destination:            hold_in_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.174ns (24.422%)  route 0.537ns (75.578%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.033ns (routing 0.309ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J10                                               0.000     0.000 r  hold[29] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[29]_inst/I
    J10                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.174     0.174 r  hold_IBUF[29]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.201    hold_IBUF[29]_inst/OUT
    J10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.201 r  hold_IBUF[29]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.510     0.711    hold_IBUF[29]
    SLICE_X50Y142        FDRE                                         r  hold_in_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.033    -0.539    clk100
    SLICE_X50Y142        FDRE                                         r  hold_in_reg[29]/C

Slack:                    inf
  Source:                 hold[18]
                            (input port)
  Destination:            hold_in_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.157ns (22.071%)  route 0.555ns (77.929%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.022ns (routing 0.309ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K11                                               0.000     0.000 r  hold[18] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[18]_inst/I
    K11                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.157     0.157 r  hold_IBUF[18]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.184    hold_IBUF[18]_inst/OUT
    K11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.184 r  hold_IBUF[18]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.528     0.712    hold_IBUF[18]
    SLICE_X49Y151        FDRE                                         r  hold_in_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.022    -0.550    clk100
    SLICE_X49Y151        FDRE                                         r  hold_in_reg[18]/C

Slack:                    inf
  Source:                 hold[15]
                            (input port)
  Destination:            hold_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.152ns (20.344%)  route 0.594ns (79.656%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.058ns (routing 0.309ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K12                                               0.000     0.000 r  hold[15] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[15]_inst/I
    K12                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.152     0.152 r  hold_IBUF[15]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.179    hold_IBUF[15]_inst/OUT
    K12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.179 r  hold_IBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.567     0.746    hold_IBUF[15]
    SLICE_X56Y162        FDRE                                         r  hold_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.058    -0.514    clk100
    SLICE_X56Y162        FDRE                                         r  hold_in_reg[15]/C

Slack:                    inf
  Source:                 hold[13]
                            (input port)
  Destination:            hold_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.165ns (21.769%)  route 0.593ns (78.231%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.060ns (routing 0.309ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  hold[13] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[13]_inst/I
    H13                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.165     0.165 r  hold_IBUF[13]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.192    hold_IBUF[13]_inst/OUT
    H13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.192 r  hold_IBUF[13]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.566     0.758    hold_IBUF[13]
    SLICE_X56Y164        FDRE                                         r  hold_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.060    -0.512    clk100
    SLICE_X56Y164        FDRE                                         r  hold_in_reg[13]/C

Slack:                    inf
  Source:                 hold[34]
                            (input port)
  Destination:            hold_in_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.189ns (24.157%)  route 0.593ns (75.843%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.051ns (routing 0.309ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L8                                                0.000     0.000 r  hold[34] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[34]_inst/I
    L8                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.189     0.189 r  hold_IBUF[34]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.216    hold_IBUF[34]_inst/OUT
    L8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.216 r  hold_IBUF[34]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.566     0.782    hold_IBUF[34]
    SLICE_X56Y135        FDRE                                         r  hold_in_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.051    -0.521    clk100
    SLICE_X56Y135        FDRE                                         r  hold_in_reg[34]/C

Slack:                    inf
  Source:                 hold[2]
                            (input port)
  Destination:            hold_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.199ns (25.143%)  route 0.593ns (74.857%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.062ns (routing 0.309ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 r  hold[2] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[2]_inst/I
    A13                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.199     0.199 r  hold_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.226    hold_IBUF[2]_inst/OUT
    A13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.226 r  hold_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.566     0.792    hold_IBUF[2]
    SLICE_X53Y174        FDRE                                         r  hold_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.062    -0.510    clk100
    SLICE_X53Y174        FDRE                                         r  hold_in_reg[2]/C

Slack:                    inf
  Source:                 hold[26]
                            (input port)
  Destination:            hold_in_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.189ns (23.780%)  route 0.606ns (76.220%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.034ns (routing 0.309ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G9                                                0.000     0.000 r  hold[26] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[26]_inst/I
    G9                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.189     0.189 r  hold_IBUF[26]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.216    hold_IBUF[26]_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.216 r  hold_IBUF[26]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.579     0.795    hold_IBUF[26]
    SLICE_X49Y138        FDRE                                         r  hold_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.034    -0.538    clk100
    SLICE_X49Y138        FDRE                                         r  hold_in_reg[26]/C

Slack:                    inf
  Source:                 hold[1]
                            (input port)
  Destination:            hold_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.189ns (23.260%)  route 0.622ns (76.740%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.056ns (routing 0.309ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 r  hold[1] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[1]_inst/I
    C13                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.189     0.189 r  hold_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.216    hold_IBUF[1]_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.216 r  hold_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.595     0.811    hold_IBUF[1]
    SLICE_X52Y181        FDRE                                         r  hold_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.056    -0.516    clk100
    SLICE_X52Y181        FDRE                                         r  hold_in_reg[1]/C





