IMX5_CLK_PWM1_HF_GATE	,	V_86
"spdif1_gate"	,	L_174
"ssi_ext1_sel"	,	L_109
mx53_ipu_di0_sel	,	V_260
"axi_b"	,	L_23
IMX5_CLK_SDMA_GATE	,	V_108
"can1_ipg_gate"	,	L_188
"cko1_sel"	,	L_152
mx51_ipu_di0_sel	,	V_226
"esdhc_c_sel"	,	L_33
IMX5_CLK_LDB_DI1_DIV	,	V_250
IMX5_CLK_SSI_EXT2_PRED	,	V_156
IMX5_CLK_SSI2_ROOT_PODF	,	V_153
"ldb_di0_div_3_5"	,	L_181
IMX5_CLK_CAN2_SERIAL_GATE	,	V_268
"gpu3d_gate"	,	L_94
"sahara_ipg_gate"	,	L_139
"ldb_di0_div"	,	L_183
imx_clk_fixed_factor	,	F_9
IMX5_CLK_DI_PRED	,	V_74
ARRAY_SIZE	,	F_5
"cko1_podf"	,	L_153
"ssi1_root_podf"	,	L_114
IMX5_CLK_USB_PHY_PODF	,	V_64
"axi_a"	,	L_22
IMX5_CLK_GPU3D_GATE	,	V_122
IMX5_CLK_SSI3_ROOT_GATE	,	V_160
IMX5_CLK_SSI_EXT1_GATE	,	V_161
"per_pred1"	,	L_9
per_root_sel	,	V_20
imx_check_clocks	,	F_19
"main_bus"	,	L_7
"uart1_per_gate"	,	L_54
IMX5_CLK_LDB_DI0_SEL	,	V_256
"iim_gate"	,	L_52
IMX5_CLK_USB_PHY2_GATE	,	V_205
"hsi2c_gate"	,	L_164
IMX5_CLK_UART1_IPG_GATE	,	V_76
IMX5_CLK_SSI_EXT2_SEL	,	V_143
"ldb_di1_sel"	,	L_178
ssi_ext1_com_sels	,	V_145
IMX5_CLK_VPU_GATE	,	V_127
IMX5_CLK_USBOH3_PRED	,	V_60
IMX5_CLK_UART5_PER_GATE	,	V_133
IMX5_CLK_SSI1_ROOT_GATE	,	V_158
IMX5_CLK_SPDIF0_COM_SEL	,	V_175
IMX5_CLK_CKO1_SEL	,	V_207
IMX5_CLK_CKO1	,	V_211
IMX5_CLK_CKO2	,	V_215
cpu_podf_sels	,	V_71
"nfc_podf"	,	L_37
IMX5_CLK_SSI2_ROOT_SEL	,	V_139
r	,	V_191
IMX5_CLK_OCRAM	,	V_267
IMX5_CLK_ECSPI1_IPG_GATE	,	V_102
"ssi1_root_gate"	,	L_121
of_iomap	,	F_18
"ssi1_root_pred"	,	L_113
"epit1_ipg_gate"	,	L_126
of_clk_src_onecell_get	,	V_219
usb_phy_sel_str	,	V_66
IMX5_CLK_SPDIF0_PODF	,	V_174
IMX5_CLK_GPU2D_SEL	,	V_120
MXC_CCM_CSCDR2	,	V_57
"pll1_sw"	,	L_143
"uart3_per_gate"	,	L_58
"epit2_hf_gate"	,	L_129
IMX5_CLK_CKIL	,	V_4
MXC_CCM_CSCDR1	,	V_39
mx53_ipu_di1_sel	,	V_261
MXC_CCM_CBCMR	,	V_9
"sata_ref"	,	L_140
IMX5_CLK_CAN2_IPG_GATE	,	V_269
"ecspi_podf"	,	L_40
IMX5_CLK_USB_PHY_PRED	,	V_62
MXC_CCM_CS1CDR	,	V_149
IMX5_CLK_GPT_IPG_GATE	,	V_89
clk_register_clkdev	,	F_10
mx53_ldb_di0_sel	,	V_257
"cspi_ipg_gate"	,	L_81
"nfc_gate"	,	L_87
"esdhc1_per_gate"	,	L_146
IMX5_CLK_SSI_EXT2_COM_SEL	,	V_146
MXC_CCM_CCSR	,	V_68
IMX5_CLK_ESDHC1_IPG_GATE	,	V_94
"cpu_podf_sel"	,	L_49
"lp_apm"	,	L_145
IMX5_CLK_IPG	,	V_32
IMX5_CLK_MIPI_HSC2_GATE	,	V_184
IMX5_CLK_SSI_APM	,	V_135
"ecspi_sel"	,	L_38
IMX5_CLK_USBOH3_PODF	,	V_61
"uart2_ipg_gate"	,	L_55
"ckil"	,	L_2
mx51_ipu_di1_sel	,	V_228
"dummy"	,	L_1
"ecspi2_ipg_gate"	,	L_79
IMX5_CLK_AHB_MAX	,	V_22
IMX5_CLK_SRTC_GATE	,	V_168
IMX5_CLK_USB_PHY_SEL	,	V_65
step_sels	,	V_69
IMX5_CLK_DUMMY	,	V_3
IMX5_CLK_LDB_DI1_SEL	,	V_251
IMX5_CLK_MIPI_ESC_GATE	,	V_185
"usboh3_pred"	,	L_42
vpu_sel	,	V_126
"ssi_ext2_pred"	,	L_119
"owire_gate"	,	L_130
"usb_phy_podf"	,	L_46
IMX5_CLK_CAN1_IPG_GATE	,	V_266
imx_clk_mux	,	F_4
IMX5_CLK_CPU_PODF	,	V_72
"sata_gate"	,	L_192
MXC_CCM_CACRR	,	V_73
"spdif1_podf"	,	L_172
"ipu_sel"	,	L_85
IMX5_CLK_SSI_EXT1_SEL	,	V_142
IMX5_CLK_AIPS_TZ1	,	V_24
IMX5_CLK_AIPS_TZ2	,	V_25
IMX5_CLK_TMAX3	,	V_29
"tve_gate"	,	L_161
IMX5_CLK_UART_SEL	,	V_35
ipu_sel	,	V_112
"ssi_ext1_pred"	,	L_117
IMX5_CLK_EMI_SEL	,	V_51
"i2c2_gate"	,	L_60
IMX5_CLK_CAN1_SERIAL_GATE	,	V_265
IMX5_CLK_IPU_DI1_SEL	,	V_227
IMX5_CLK_TVE_EXT_SEL	,	V_229
IMX5_CLK_TMAX1	,	V_26
IMX5_CLK_TMAX2	,	V_28
IMX5_CLK_CKO2_SEL	,	V_212
"ssi1_ipg_gate"	,	L_74
IMX5_CLK_SSI_EXT2_PODF	,	V_157
"gpu2d_sel"	,	L_93
"ssi_ext1_gate"	,	L_124
lp_apm_sel	,	V_199
"ldb_di1_div_3_5"	,	L_177
"esdhc4_ipg_gate"	,	L_73
IMX5_CLK_UART_PRED	,	V_38
IMX5_CLK_ESDHC4_PER_GATE	,	V_203
mx53_cko2_sel	,	V_213
IMX5_CLK_LDB_DI1_GATE	,	V_259
"pwm1_ipg_gate"	,	L_61
"esdhc_b_pred"	,	L_31
"uart5_ipg_gate"	,	L_102
"ssi3_root_gate"	,	L_123
ssi3_clk_sels	,	V_141
mx53_ldb_di1_sel	,	V_252
"sdma_gate"	,	L_82
"cpu0"	,	L_142
IMX5_CLK_SSI1_ROOT_SEL	,	V_137
"pll2_sw"	,	L_144
imx_clk_fixed	,	F_2
IMX5_CLK_ECSPI_PRED	,	V_56
ssi_ext2_com_sels	,	V_147
MX53_DPLL2_BASE	,	V_195
IMX5_CLK_SPDIF1_PODF	,	V_241
clk	,	V_2
IMX5_CLK_SAHARA_IPG_GATE	,	V_180
IMX5_CLK_IPU_SEL	,	V_111
IMX5_CLK_EPIT1_HF_GATE	,	V_164
IMX5_CLK_SPDIF1_COM_SEL	,	V_242
"pwm1_hf_gate"	,	L_62
mx53_revision	,	F_32
"ipg"	,	L_21
"cko2_sel"	,	L_155
"cko2"	,	L_157
"ssi2_root_gate"	,	L_122
IMX5_CLK_EMI_SLOW_PODF	,	V_53
IMX5_CLK_IPU_DI0_GATE	,	V_115
"esdhc_a_pred"	,	L_29
"usb_phy_sel"	,	L_47
imx_register_uart_clocks	,	F_13
"per_root"	,	L_12
"uart3_ipg_gate"	,	L_57
"uart4_per_gate"	,	L_101
"vpu_sel"	,	L_97
IMX5_CLK_ESDHC_A_PRED	,	V_43
"esdhc_d_sel"	,	L_34
spdif0_com_sel	,	V_176
"esdhc3_ipg_gate"	,	L_72
"ssi1_root_sel"	,	L_106
"spdif_ipg_gate"	,	L_138
"usboh3_per_gate"	,	L_69
"esdhc4_per_gate"	,	L_149
"ssi_ext2_podf"	,	L_120
"ssi_ext2_sel"	,	L_110
"spdif0_com_sel"	,	L_136
CLK_SET_RATE_PARENT	,	V_177
"usboh3_podf"	,	L_43
IMX5_CLK_SSI2_ROOT_PRED	,	V_151
"pwm2_ipg_gate"	,	L_63
IMX5_CLK_ESDHC_D_SEL	,	V_49
IMX5_CLK_SPDIF1_PRED	,	V_240
ssi_clk_sels	,	V_138
IMX5_CLK_I2C3_GATE	,	V_206
"ssi_ext2_com_sel"	,	L_112
clk_num	,	V_218
IMX5_CLK_PWM2_IPG_GATE	,	V_87
"mipi_hsp_gate"	,	L_168
"gpt_ipg_gate"	,	L_65
clk_data	,	V_216
IMX5_CLK_PER_PODF	,	V_18
"ssi3_root_sel"	,	L_108
imx_obtain_fixed_clock	,	F_3
u32	,	T_3
MX51_DPLL3_BASE	,	V_224
"aips_tz2"	,	L_16
mx53_cko1_sel	,	V_209
IMX5_CLK_SATA_GATE	,	V_270
"ahb_max"	,	L_14
IMX5_CLK_USBOH3_PER_GATE	,	V_93
"ipu_di1_gate"	,	L_90
IMX5_CLK_ESDHC1_PER_GATE	,	V_200
IMX5_CLK_SPDIF_XTAL_SEL	,	V_237
"epit1_hf_gate"	,	L_127
IMX5_CLK_AHB	,	V_21
IMX5_CLK_I2C1_GATE	,	V_82
"esdhc1_ipg_gate"	,	L_70
"spdif1_sel"	,	L_170
IMX5_CLK_LP_APM	,	V_198
MX53_DPLL4_BASE	,	V_247
"ssi_ext1_podf"	,	L_118
"can_sel"	,	L_186
"esdhc2_per_gate"	,	L_147
IMX5_CLK_SSI2_IPG_GATE	,	V_100
"aips_tz1"	,	L_15
IMX5_CLK_ESDHC_A_PODF	,	V_44
"usb_phy_gate"	,	L_163
IMX5_CLK_EPIT2_IPG_GATE	,	V_165
mx51_clocks_init	,	F_25
IMX5_CLK_ESDHC2_IPG_GATE	,	V_96
np	,	V_189
IMX5_CLK_NFC_PODF	,	V_54
"esdhc2_ipg_gate"	,	L_71
"esdhc3_per_gate"	,	L_148
IMX5_CLK_VPU_REFERENCE_GATE	,	V_128
"ssi2_root_sel"	,	L_107
"periph_apm"	,	L_6
per_lp_apm_sel	,	V_15
"mipi_esc_gate"	,	L_167
ssi_apm_sels	,	V_136
"cko1"	,	L_154
"per_pred2"	,	L_10
writel	,	F_28
IMX5_CLK_EPIT2_HF_GATE	,	V_166
"spba"	,	L_20
IMX5_CLK_SSI_EXT1_PRED	,	V_154
"ecspi_pred"	,	L_39
IMX5_CLK_USB_PHY1_GATE	,	V_204
"pll4_sw"	,	L_176
"gpc_dvfs"	,	L_104
periph_apm_sel	,	V_10
"esdhc_b_podf"	,	L_32
"uart4_ipg_gate"	,	L_100
"ipu_di0_gate"	,	L_88
"uart5_per_gate"	,	L_103
"ipu_gate"	,	L_86
of_clk_add_provider	,	F_20
IMX5_CLK_FEC_GATE	,	V_91
MX53_DPLL1_BASE	,	V_192
"i.MX50"	,	L_158
IMX5_CLK_CPU_PODF_SEL	,	V_70
uart_clks	,	V_187
"spdif1_com_sel"	,	L_173
IMX5_CLK_SSI2_ROOT_GATE	,	V_159
IMX5_CLK_SSI3_IPG_GATE	,	V_101
"can2_ipg_gate"	,	L_191
"pwm2_hf_gate"	,	L_64
IMX_CHIP_REVISION_1_1	,	V_220
"cpu_podf"	,	L_50
IMX5_CLK_USB_PHY_GATE	,	V_235
SZ_16K	,	V_193
"esdhc_a_podf"	,	L_30
IMX5_CLK_ESDHC3_PER_GATE	,	V_202
IMX5_CLK_PER_LP_APM	,	V_14
clk_set_parent	,	F_11
"spdif0_podf"	,	L_135
imx_print_silicon_rev	,	F_22
"osc"	,	L_3
imx_clk_divider	,	F_6
IMX5_CLK_UART4_IPG_GATE	,	V_129
main_bus_sel	,	V_13
"spdif_xtal_sel"	,	L_169
"emi_fast_gate"	,	L_83
IMX5_CLK_LDB_DI0_GATE	,	V_258
"di_pll4_podf"	,	L_180
IMX5_CLK_SPDIF0_GATE	,	V_178
IMX5_CLK_DI_PLL4_PODF	,	V_253
IMX5_CLK_SSI_EXT1_PODF	,	V_155
"per_lp_apm"	,	L_8
IMX5_CLK_TVE_GATE	,	V_233
IMX5_CLK_ESDHC_B_PODF	,	V_46
device_node	,	V_188
IMX5_CLK_OSC	,	V_5
IMX5_CLK_PERIPH_APM	,	V_8
IMX5_CLK_ESDHC_B_SEL	,	V_42
"spdif0_gate"	,	L_137
IMX5_CLK_SPDIF_IPG_GATE	,	V_179
"garb_gate"	,	L_95
IMX5_CLK_CSPI_IPG_GATE	,	V_107
MXC_CCM_CBCDR	,	V_12
IMX5_CLK_OWIRE_GATE	,	V_167
"arm"	,	L_193
"usb_phy1_gate"	,	L_141
"pll3_sw"	,	L_45
"esdhc_a_sel"	,	L_27
"ssi2_root_pred"	,	L_115
IMX5_CLK_LDB_DI1_DIV_3_5	,	V_249
"vpu_gate"	,	L_98
"i.MX51"	,	L_175
standard_pll_sel	,	V_37
mx53_tve_ext_sel	,	V_262
IMX5_CLK_SSI1_ROOT_PODF	,	V_150
mx53_spdif_xtal_sel	,	V_271
mx5_clocks_common_init	,	F_1
"mipi_hsc1_gate"	,	L_165
"emi_sel"	,	L_35
"emi_slow_gate"	,	L_84
IMX5_CLK_ECSPI_PODF	,	V_58
MX51_DPLL2_BASE	,	V_223
mx51_tve_ext_sel	,	V_230
"uart_root"	,	L_26
IMX5_CLK_VPU_SEL	,	V_125
__iomem	,	T_2
"ssi2_root_podf"	,	L_116
IMX5_CLK_PLL1_SW	,	V_194
IMX5_CLK_UART3_PER_GATE	,	V_81
"emi_slow_podf"	,	L_36
"ipu_di0_sel"	,	L_89
IMX5_CLK_EMI_FAST_GATE	,	V_109
"ssi2_ipg_gate"	,	L_75
IMX5_CLK_SSI1_ROOT_PRED	,	V_148
"spdif0_pred"	,	L_134
"ipu_di1_sel"	,	L_91
pll_base	,	V_190
"cko2_podf"	,	L_156
imx_clk_pllv2	,	F_17
IMX5_CLK_UART3_IPG_GATE	,	V_80
"ssi_ext2_gate"	,	L_125
gpu3d_sel	,	V_119
imx_clk_divider_flags	,	F_30
"ecspi1_ipg_gate"	,	L_77
IMX5_CLK_ESDHC2_PER_GATE	,	V_201
MX51_DPLL1_BASE	,	V_222
"i.MX53"	,	L_194
"ecspi2_per_gate"	,	L_80
IMX5_CLK_SATA_REF	,	V_181
MXC_CCM_CCOSR	,	V_208
ioremap	,	F_15
mx53_can_sel	,	V_264
IMX5_CLK_USBOH3_SEL	,	V_59
IMX5_CLK_USBOH3_GATE	,	V_92
"i2c3_gate"	,	L_151
spdif_sel	,	V_172
"usboh3_gate"	,	L_68
imx_clk_cpu	,	F_31
"ldb_di0_sel"	,	L_182
imx_clk_gate2	,	F_7
IMX5_CLK_ESDHC_C_SEL	,	V_47
IMX5_CLK_SSI_EXT2_GATE	,	V_162
"tve_sel"	,	L_160
"gpu3d_sel"	,	L_92
IMX5_CLK_IPU_DI1_GATE	,	V_117
IMX5_CLK_SPDIF1_GATE	,	V_244
MXC_CCM_CSCMR1	,	V_36
IMX5_CLK_UART2_PER_GATE	,	V_79
IMX5_CLK_GPT_HF_GATE	,	V_90
MXC_CCM_CSCMR2	,	V_171
mx50_clocks_init	,	F_14
IMX5_CLK_ECSPI2_PER_GATE	,	V_106
mx51_spdif1_com_sel	,	V_243
"uart_pred"	,	L_25
IMX5_CLK_CKO2_PODF	,	V_214
"uart1_ipg_gate"	,	L_53
IMX5_CLK_ESDHC4_IPG_GATE	,	V_98
IMX5_CLK_PLL2_SW	,	V_182
clk_disable_unprepare	,	F_23
"ldb_di0_gate"	,	L_184
IMX5_CLK_ARM	,	V_272
"uart2_per_gate"	,	L_56
"tve_ext_sel"	,	L_159
gpu2d_sel	,	V_121
"tve_pred"	,	L_162
MXC_CCM_CCDR	,	V_245
"ckih2"	,	L_5
"ldb_di1_gate"	,	L_185
"ldb_di1_div"	,	L_179
"i2c1_gate"	,	L_59
IMX5_CLK_UART5_IPG_GATE	,	V_132
"can1_serial_gate"	,	L_187
IMX5_CLK_STEP_SEL	,	V_67
"esdhc_b_sel"	,	L_28
IMX5_CLK_MIPI_HSP_GATE	,	V_186
IMX5_CLK_TVE_PRED	,	V_234
mx51_spdif_xtal_sel	,	V_238
"gpu2d_gate"	,	L_96
imx_clk_mux_flags	,	F_8
IMX5_CLK_GARB_GATE	,	V_123
val	,	V_221
IMX5_CLK_ECSPI1_PER_GATE	,	V_104
IMX5_CLK_CKIH2	,	V_7
"vpu_reference_gate"	,	L_99
IMX5_CLK_ESDHC_A_SEL	,	V_41
MXC_CCM_CDCDR	,	V_63
MXC_CCM_CS2CDR	,	V_152
IMX5_CLK_UART1_PER_GATE	,	V_77
"srtc_gate"	,	L_131
IMX5_CLK_GPC_DVFS	,	V_134
IMX5_CLK_CKIH1	,	V_6
IMX5_CLK_MAIN_BUS	,	V_11
"usboh3_sel"	,	L_41
IMX5_CLK_CKO1_PODF	,	V_210
IMX5_CLK_PWM2_HF_GATE	,	V_88
"can2_serial_gate"	,	L_190
ccm_base	,	V_1
"pata_gate"	,	L_132
"step_sel"	,	L_48
IMX5_CLK_IPU_GATE	,	V_113
IMX5_CLK_PLL3_SW	,	V_197
IMX5_CLK_EMI_SLOW_GATE	,	V_110
clk_round_rate	,	F_24
"mipi_hsc2_gate"	,	L_166
clk_prepare_enable	,	F_12
IMX5_CLK_SPBA	,	V_30
"ssi_apm"	,	L_105
IMX5_CLK_SSI_EXT1_COM_SEL	,	V_144
MXC_CCM_CCGR5	,	V_31
MXC_CCM_CCGR4	,	V_103
MXC_CCM_CCGR7	,	V_130
MXC_CCM_CCGR6	,	V_116
esdhc_d_sel	,	V_50
IMX5_CLK_IPU_DI0_SEL	,	V_225
IMX5_CLK_SPDIF1_SEL	,	V_239
"per_podf"	,	L_11
MXC_CCM_CCGR1	,	V_27
IMX5_CLK_ESDHC3_IPG_GATE	,	V_97
MXC_CCM_CCGR0	,	V_23
MXC_CCM_CCGR3	,	V_95
MXC_CCM_CCGR2	,	V_85
__init	,	T_1
"spdif1_pred"	,	L_171
IMX5_CLK_CAN_SEL	,	V_263
IMX5_CLK_ECSPI_SEL	,	V_55
"ssi_ext1_com_sel"	,	L_111
"fec_gate"	,	L_67
"usb_phy2_gate"	,	L_150
esdhc_c_sel	,	V_48
"ahb"	,	L_13
IMX5_CLK_IIM_GATE	,	V_75
"ecspi1_per_gate"	,	L_78
"tmax1"	,	L_17
IMX5_CLK_I2C2_GATE	,	V_83
IMX5_CLK_SSI1_IPG_GATE	,	V_99
IMX5_CLK_EPIT1_IPG_GATE	,	V_163
IMX5_CLK_AXI_A	,	V_33
mx51_tve_sel	,	V_232
IMX5_CLK_AXI_B	,	V_34
IMX5_CLK_SPDIF0_PRED	,	V_173
IMX5_CLK_LDB_DI0_DIV	,	V_255
"ocram"	,	L_189
"epit2_ipg_gate"	,	L_128
IMX5_CLK_MIPI_HSC1_GATE	,	V_183
IMX5_CLK_PWM1_IPG_GATE	,	V_84
IMX5_CLK_LDB_DI0_DIV_3_5	,	V_254
IMX5_CLK_GPU3D_SEL	,	V_118
"gpt_hf_gate"	,	L_66
IMX5_CLK_PATA_GATE	,	V_169
"usb_phy_pred"	,	L_44
IMX5_CLK_PER_ROOT	,	V_19
IMX5_CLK_PLL4_SW	,	V_248
"uart_sel"	,	L_24
emi_slow_sel	,	V_52
"ssi3_ipg_gate"	,	L_76
clk_set_rate	,	F_21
clks	,	V_217
MXC_CCM_CLPCR	,	V_246
mx51_revision	,	F_26
MX53_DPLL3_BASE	,	V_196
IMX5_CLK_NFC_GATE	,	V_114
mx53_clocks_init	,	F_29
IMX5_CLK_UART_ROOT	,	V_40
"tmax3"	,	L_19
IMX5_CLK_GPU2D_GATE	,	V_124
IMX5_CLK_SPDIF0_SEL	,	V_170
"ckih1"	,	L_4
IMX5_CLK_PER_PRED2	,	V_17
IMX5_CLK_ECSPI2_IPG_GATE	,	V_105
readl	,	F_27
IMX5_CLK_PER_PRED1	,	V_16
WARN_ON	,	F_16
IMX5_CLK_TVE_SEL	,	V_231
IMX5_CLK_ESDHC_B_PRED	,	V_45
"tmax2"	,	L_18
IMX5_CLK_UART4_PER_GATE	,	V_131
IMX5_CLK_UART2_IPG_GATE	,	V_78
IMX5_CLK_SSI3_ROOT_SEL	,	V_140
"spdif0_sel"	,	L_133
IMX5_CLK_HSI2C_GATE	,	V_236
"di_pred"	,	L_51
