#-----------------------------------------------------------
# Vivado v2014.3.1 (64-bit)
# SW Build 1056140 on Thu Oct 30 17:03:40 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Tue Oct 30 12:35:39 2018
# Process ID: 4408
# Log file: L:/esdc-remote/lab2/lab2_extra/vivado.log
# Journal file: L:/esdc-remote/lab2/lab2_extra\vivado.jou
#-----------------------------------------------------------
start_gui
open_project L:/esdc-remote/lab2/lab2_extra/lab2_extra.xpr
update_files -from_files L:/esdc-remote/lab2/lab2_extra/zyboVGA.xdc -to_files L:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/constrs_1/imports/LAB2/zyboVGA.xdc -filesets [get_filesets *]
make_wrapper -files [get_files L:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
close_project
create_project lab2_extra L:/esdc-remote/lab2_extra/lab2_extra -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
create_bd_design "design_1"
ipx::infer_core L:/esdc-remote/lab2_extra/lab2_extra/add_generator
ipx::edit_ip_in_project -upgrade true -name add_generator -directory L:/esdc-remote/lab2_extra/lab2_extra/add_generator l:/esdc-remote/lab2_extra/lab2_extra/add_generator/component.xml
ipx::current_core l:/esdc-remote/lab2_extra/lab2_extra/add_generator/component.xml
update_compile_order -fileset sim_1
ipx::update_ip_instances -delete_project true
ipx::infer_core L:/esdc-remote/lab2_extra/lab2_extra/session4
ipx::edit_ip_in_project -upgrade true -name session4 -directory L:/esdc-remote/lab2_extra/lab2_extra/session4 l:/esdc-remote/lab2_extra/lab2_extra/session4/component.xml
ipx::current_core l:/esdc-remote/lab2_extra/lab2_extra/session4/component.xml
update_compile_order -fileset sim_1
ipx::update_ip_instances -delete_project true
ipx::infer_core L:/esdc-remote/lab2_extra/lab2_extra/vga_sync
ipx::edit_ip_in_project -upgrade true -name vga_sync -directory L:/esdc-remote/lab2_extra/lab2_extra/vga_sync l:/esdc-remote/lab2_extra/lab2_extra/vga_sync/component.xml
ipx::current_core l:/esdc-remote/lab2_extra/lab2_extra/vga_sync/component.xml
update_compile_order -fileset sim_1
startgroup
current_project lab2_extra
create_bd_cell -type ip -vlnv xilinx.com:ip:session4:1.0 session4_0
endgroup
current_project vga_sync
ipx::update_ip_instances -delete_project true
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:add_generator:1.0 add_generator_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.2 blk_mem_gen_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:VGA_SYNC:1.0 VGA_SYNC_0
endgroup
set_property location {2 361 358} [get_bd_cells session4_0]
set_property location {3 680 352} [get_bd_cells VGA_SYNC_0]
set_property location {1 97 153} [get_bd_cells add_generator_0]
startgroup
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {3} CONFIG.Write_Depth_A {131072} CONFIG.Enable_A {Always_Enabled} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Remaining_Memory_Locations {7} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Read_Width_A {3} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {3} CONFIG.Read_Width_B {3} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
endgroup
set_property location {1 135 93} [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.1 clk_wiz_0
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins blk_mem_gen_0/clka]
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins blk_mem_gen_0/clkb] [get_bd_pins clk_wiz_0/clk_out1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "sys_clock" }  [get_bd_pins clk_wiz_0/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_HIGH" }  [get_bd_pins clk_wiz_0/reset]
endgroup
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins VGA_SYNC_0/clock_25Mhz] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins session4_0/clk_25] [get_bd_pins clk_wiz_0/clk_out1]
startgroup
create_bd_port -dir I -from 3 -to 0 btn
connect_bd_net [get_bd_pins /session4_0/btn] [get_bd_ports btn]
endgroup
startgroup
create_bd_port -dir I -from 3 -to 0 sw
connect_bd_net [get_bd_pins /session4_0/sw] [get_bd_ports sw]
endgroup
connect_bd_net [get_bd_pins add_generator_0/pixel_row] [get_bd_pins VGA_SYNC_0/pixel_row]
connect_bd_net [get_bd_pins add_generator_0/pixel_column] [get_bd_pins VGA_SYNC_0/pixel_column]
connect_bd_net [get_bd_pins add_generator_0/adr_memo] [get_bd_pins blk_mem_gen_0/addrb]
startgroup
set_property -dict [list CONFIG.Enable_B {Always_Enabled}] [get_bd_cells blk_mem_gen_0]
endgroup
connect_bd_net [get_bd_pins blk_mem_gen_0/doutb] [get_bd_pins VGA_SYNC_0/color_in]
startgroup
create_bd_port -dir O -from 4 -to 0 vga_r
connect_bd_net [get_bd_pins /VGA_SYNC_0/vga_r] [get_bd_ports vga_r]
endgroup
startgroup
create_bd_port -dir O -from 4 -to 0 vga_b
connect_bd_net [get_bd_pins /VGA_SYNC_0/vga_b] [get_bd_ports vga_b]
endgroup
startgroup
create_bd_port -dir O -from 5 -to 0 vga_g
connect_bd_net [get_bd_pins /VGA_SYNC_0/vga_g] [get_bd_ports vga_g]
endgroup
startgroup
create_bd_port -dir O vga_hs
connect_bd_net [get_bd_pins /VGA_SYNC_0/vga_hs] [get_bd_ports vga_hs]
endgroup
startgroup
create_bd_port -dir O vga_vs
connect_bd_net [get_bd_pins /VGA_SYNC_0/vga_vs] [get_bd_ports vga_vs]
endgroup
connect_bd_net [get_bd_pins session4_0/wr_memo] [get_bd_pins blk_mem_gen_0/wea]
startgroup
create_bd_port -dir O -from 3 -to 0 led
connect_bd_net [get_bd_pins /session4_0/led] [get_bd_ports led]
endgroup
connect_bd_net [get_bd_pins session4_0/data] [get_bd_pins blk_mem_gen_0/dina]
connect_bd_net [get_bd_pins session4_0/adr_memo] [get_bd_pins blk_mem_gen_0/addra]
regenerate_bd_layout
validate_bd_design
validate_bd_design
connect_bd_net -net [get_bd_nets VGA_SYNC_0_vga_vs] [get_bd_pins session4_0/vga_vs] [get_bd_pins VGA_SYNC_0/vga_vs]
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files L:/esdc-remote/lab2_extra/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse L:/esdc-remote/lab2_extra/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
save_bd_design
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
