INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Modelado/Practica_Modelado/Practica_libre/Proyecto_practica_libre/Proyecto_practica_libre.sim/sim_1/impl/timing/xsim/display_controller_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-311] analyzing module prescaler
INFO: [VRFC 10-311] analyzing module test_display_controller
INFO: [VRFC 10-311] analyzing module glbl
