

================================================================
== Vitis HLS Report for 'store_stream6'
================================================================
* Date:           Tue Oct 28 01:29:07 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Out_writey   |        ?|        ?|   8 ~ 518|          -|          -|        ?|        no|
        | + Out_writex  |        0|      510|         2|          -|          -|  0 ~ 255|        no|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     241|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     158|    -|
|Register         |        -|     -|     244|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     244|     399|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln722_fu_229_p2   |         +|   0|  0|  15|           8|           1|
    |add_ln724_fu_313_p2   |         +|   0|  0|  15|           8|           1|
    |add_ln917_fu_160_p2   |         +|   0|  0|  16|           9|           5|
    |empty_66_fu_283_p2    |         +|   0|  0|  71|          64|          64|
    |empty_fu_235_p2       |         +|   0|  0|  17|          10|          10|
    |tmp_fu_274_p2         |         +|   0|  0|  29|          22|          22|
    |empty_65_fu_264_p2    |         -|   0|  0|  28|          21|          21|
    |ap_block_state4       |       and|   0|  0|   2|           1|           1|
    |icmp_ln722_fu_224_p2  |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln724_fu_308_p2  |      icmp|   0|  0|  15|           8|           8|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    |th_eff_fu_184_p3      |    select|   0|  0|   8|           1|           8|
    |xor_ln917_fu_178_p2   |       xor|   0|  0|   8|           8|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 241|         169|         152|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  59|         11|    1|         11|
    |ap_done             |   9|          2|    1|          2|
    |gmem_out_blk_n_AW   |   9|          2|    1|          2|
    |gmem_out_blk_n_B    |   9|          2|    1|          2|
    |gmem_out_blk_n_W    |   9|          2|    1|          2|
    |h0_blk_n            |   9|          2|    1|          2|
    |output_ftmap_blk_n  |   9|          2|    1|          2|
    |s_out_i_blk_n       |   9|          2|    1|          2|
    |tw_eff_loc_i_blk_n  |   9|          2|    1|          2|
    |w0_blk_n            |   9|          2|    1|          2|
    |x_reg_149           |   9|          2|    8|         16|
    |y_fu_100            |   9|          2|    8|         16|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 158|         33|   26|         61|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln722_reg_363      |   8|   0|    8|          0|
    |add_ln724_reg_377      |   8|   0|    8|          0|
    |ap_CS_fsm              |  10|   0|   10|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |gmem_out_addr_reg_368  |  64|   0|   64|          0|
    |out_reg_330            |  64|   0|   64|          0|
    |s_out_i_read_reg_382   |  32|   0|   32|          0|
    |th_eff_reg_340         |   8|   0|    8|          0|
    |tw_eff_reg_335         |   8|   0|    8|          0|
    |x_reg_149              |   8|   0|    8|          0|
    |y_fu_100               |   8|   0|    8|          0|
    |zext_ln722_1_reg_350   |   8|   0|   22|         14|
    |zext_ln722_2_reg_355   |   8|   0|   32|         24|
    |zext_ln722_reg_345     |   9|   0|   10|          1|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 244|   0|  283|         39|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  store_stream6|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  store_stream6|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  store_stream6|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  store_stream6|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  store_stream6|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  store_stream6|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  store_stream6|  return value|
|s_out_i_dout                 |   in|   32|     ap_fifo|        s_out_i|       pointer|
|s_out_i_num_data_valid       |   in|   11|     ap_fifo|        s_out_i|       pointer|
|s_out_i_fifo_cap             |   in|   11|     ap_fifo|        s_out_i|       pointer|
|s_out_i_empty_n              |   in|    1|     ap_fifo|        s_out_i|       pointer|
|s_out_i_read                 |  out|    1|     ap_fifo|        s_out_i|       pointer|
|m_axi_gmem_out_AWVALID       |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWREADY       |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWADDR        |  out|   64|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWID          |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWLEN         |  out|   32|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWSIZE        |  out|    3|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWBURST       |  out|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWLOCK        |  out|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWCACHE       |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWPROT        |  out|    3|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWQOS         |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWREGION      |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWUSER        |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WVALID        |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WREADY        |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WDATA         |  out|   32|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WSTRB         |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WLAST         |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WID           |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WUSER         |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARVALID       |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARREADY       |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARADDR        |  out|   64|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARID          |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARLEN         |  out|   32|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARSIZE        |  out|    3|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARBURST       |  out|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARLOCK        |  out|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARCACHE       |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARPROT        |  out|    3|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARQOS         |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARREGION      |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARUSER        |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RVALID        |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RREADY        |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RDATA         |   in|   32|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RLAST         |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RID           |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RFIFONUM      |   in|    9|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RUSER         |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RRESP         |   in|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BVALID        |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BREADY        |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BRESP         |   in|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BID           |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BUSER         |   in|    1|       m_axi|       gmem_out|       pointer|
|output_ftmap_dout            |   in|   64|     ap_fifo|   output_ftmap|       pointer|
|output_ftmap_num_data_valid  |   in|    4|     ap_fifo|   output_ftmap|       pointer|
|output_ftmap_fifo_cap        |   in|    4|     ap_fifo|   output_ftmap|       pointer|
|output_ftmap_empty_n         |   in|    1|     ap_fifo|   output_ftmap|       pointer|
|output_ftmap_read            |  out|    1|     ap_fifo|   output_ftmap|       pointer|
|h0_dout                      |   in|    9|     ap_fifo|             h0|       pointer|
|h0_num_data_valid            |   in|    2|     ap_fifo|             h0|       pointer|
|h0_fifo_cap                  |   in|    2|     ap_fifo|             h0|       pointer|
|h0_empty_n                   |   in|    1|     ap_fifo|             h0|       pointer|
|h0_read                      |  out|    1|     ap_fifo|             h0|       pointer|
|w0_dout                      |   in|    8|     ap_fifo|             w0|       pointer|
|w0_num_data_valid            |   in|    2|     ap_fifo|             w0|       pointer|
|w0_fifo_cap                  |   in|    2|     ap_fifo|             w0|       pointer|
|w0_empty_n                   |   in|    1|     ap_fifo|             w0|       pointer|
|w0_read                      |  out|    1|     ap_fifo|             w0|       pointer|
|tw_eff_loc_i_dout            |   in|    8|     ap_fifo|   tw_eff_loc_i|       pointer|
|tw_eff_loc_i_num_data_valid  |   in|    2|     ap_fifo|   tw_eff_loc_i|       pointer|
|tw_eff_loc_i_fifo_cap        |   in|    2|     ap_fifo|   tw_eff_loc_i|       pointer|
|tw_eff_loc_i_empty_n         |   in|    1|     ap_fifo|   tw_eff_loc_i|       pointer|
|tw_eff_loc_i_read            |  out|    1|     ap_fifo|   tw_eff_loc_i|       pointer|
+-----------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 6 
5 --> 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 11 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.88ns)   --->   "%out = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %output_ftmap"   --->   Operation 13 'read' 'out' <Predicate = true> <Delay = 1.88> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 6> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %h0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.83ns)   --->   "%h0_1 = read i9 @_ssdm_op_Read.ap_fifo.i9P0A, i9 %h0"   --->   Operation 15 'read' 'h0_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %w0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.83ns)   --->   "%w0_1 = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %w0"   --->   Operation 17 'read' 'w0_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %tw_eff_loc_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.83ns)   --->   "%tw_eff = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %tw_eff_loc_i" [src/srcnn.cpp:714->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 19 'read' 'tw_eff' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.77ns)   --->   "%add_ln917 = add i9 %h0_1, i9 16" [src/srcnn.cpp:917]   --->   Operation 20 'add' 'add_ln917' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node th_eff)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln917, i32 8" [src/srcnn.cpp:917]   --->   Operation 21 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node th_eff)   --->   "%trunc_ln916 = trunc i9 %h0_1" [src/srcnn.cpp:916]   --->   Operation 22 'trunc' 'trunc_ln916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node th_eff)   --->   "%xor_ln917 = xor i8 %trunc_ln916, i8 255" [src/srcnn.cpp:917]   --->   Operation 23 'xor' 'xor_ln917' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.39ns) (out node of the LUT)   --->   "%th_eff = select i1 %tmp_2, i8 %xor_ln917, i8 16" [src/srcnn.cpp:917]   --->   Operation 24 'select' 'th_eff' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_out_i, void @empty_22, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 65025, void @empty_36, void @empty_11, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln719 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [src/srcnn.cpp:719->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 27 'specpipeline' 'specpipeline_ln719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln722 = zext i9 %h0_1" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 28 'zext' 'zext_ln722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %w0_1, i2 0"   --->   Operation 29 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln722_1 = zext i10 %tmp_1" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 30 'zext' 'zext_ln722_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln722_2 = zext i8 %tw_eff" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 31 'zext' 'zext_ln722_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln722 = store i8 0, i8 %y" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 32 'store' 'store_ln722' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln722 = br void %Out_writex.i" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 33 'br' 'br_ln722' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%y_1 = load i8 %y" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 34 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln722_3 = zext i8 %y_1" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 35 'zext' 'zext_ln722_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.76ns)   --->   "%icmp_ln722 = icmp_eq  i8 %y_1, i8 %th_eff" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 36 'icmp' 'icmp_ln722' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.76ns)   --->   "%add_ln722 = add i8 %y_1, i8 1" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 37 'add' 'add_ln722' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln722 = br i1 %icmp_ln722, void %Out_writex.split.i, void %store_stream6.exit" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 38 'br' 'br_ln722' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.77ns)   --->   "%empty = add i10 %zext_ln722, i10 %zext_ln722_3" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 39 'add' 'empty' <Predicate = (!icmp_ln722)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl_i = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %empty, i10 0" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 40 'bitconcatenate' 'p_shl_i' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl_cast7_i = zext i20 %p_shl_i" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 41 'zext' 'p_shl_cast7_i' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl1_i = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty, i2 0" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 42 'bitconcatenate' 'p_shl1_i' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl1_cast8_i = zext i12 %p_shl1_i" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 43 'zext' 'p_shl1_cast8_i' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.89ns)   --->   "%empty_65 = sub i21 %p_shl_cast7_i, i21 %p_shl1_cast8_i" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 44 'sub' 'empty_65' <Predicate = (!icmp_ln722)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_cast = sext i21 %empty_65" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 45 'sext' 'p_cast' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.90ns)   --->   "%tmp = add i22 %p_cast, i22 %zext_ln722_1" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 46 'add' 'tmp' <Predicate = (!icmp_ln722)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_cast = sext i22 %tmp" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 47 'sext' 'tmp_cast' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.08ns)   --->   "%empty_66 = add i64 %tmp_cast, i64 %out" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 48 'add' 'empty_66' <Predicate = (!icmp_ln722)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_66, i32 2, i32 63" [src/srcnn.cpp:724->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 49 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln724 = sext i62 %trunc_ln1" [src/srcnn.cpp:724->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 50 'sext' 'sext_ln724' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%gmem_out_addr = getelementptr i32 %gmem_out, i64 %sext_ln724" [src/srcnn.cpp:724->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 51 'getelementptr' 'gmem_out_addr' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln940 = ret" [src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 52 'ret' 'ret_ln940' <Predicate = (icmp_ln722)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln722 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 53 'specloopname' 'specloopname_ln722' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (7.30ns)   --->   "%empty_67 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_out_addr, i32 %zext_ln722_2" [src/srcnn.cpp:724->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 54 'writereq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 55 [1/1] (0.42ns)   --->   "%br_ln724 = br void %for.inc.i" [src/srcnn.cpp:724->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 55 'br' 'br_ln724' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 2.51>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%x = phi i8 %add_ln724, void %for.inc.split.i, i8 0, void %Out_writex.split.i" [src/srcnn.cpp:724->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 56 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 0"   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.76ns)   --->   "%icmp_ln724 = icmp_eq  i8 %x, i8 %tw_eff" [src/srcnn.cpp:724->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 58 'icmp' 'icmp_ln724' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.76ns)   --->   "%add_ln724 = add i8 %x, i8 1" [src/srcnn.cpp:724->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 59 'add' 'add_ln724' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln724 = br i1 %icmp_ln724, void %for.inc.split.i, void %for.inc9.loopexit.i" [src/srcnn.cpp:724->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 60 'br' 'br_ln724' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.75ns)   --->   "%s_out_i_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %s_out_i" [src/srcnn.cpp:725->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 61 'read' 's_out_i_read' <Predicate = (!icmp_ln724)> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_4 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln722 = store i8 %add_ln722, i8 %y" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 62 'store' 'store_ln722' <Predicate = (icmp_ln724)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln724 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/srcnn.cpp:724->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 63 'specloopname' 'specloopname_ln724' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (7.30ns)   --->   "%write_ln725 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_out_addr, i32 %s_out_i_read, i4 15" [src/srcnn.cpp:725->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 64 'write' 'write_ln725' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln724 = br void %for.inc.i" [src/srcnn.cpp:724->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 65 'br' 'br_ln724' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 7.30>
ST_6 : Operation 66 [5/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_out_addr" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 66 'writeresp' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 5> <Delay = 7.30>
ST_7 : Operation 67 [4/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_out_addr" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 67 'writeresp' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 6> <Delay = 7.30>
ST_8 : Operation 68 [3/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_out_addr" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 68 'writeresp' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 7> <Delay = 7.30>
ST_9 : Operation 69 [2/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_out_addr" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 69 'writeresp' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 8> <Delay = 7.30>
ST_10 : Operation 70 [1/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_out_addr" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 70 'writeresp' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln722 = br void %Out_writex.i" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 71 'br' 'br_ln722' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_out_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ h0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ w0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tw_eff_loc_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                     (alloca           ) [ 01111111111]
specinterface_ln0     (specinterface    ) [ 00000000000]
out                   (read             ) [ 00111111111]
specinterface_ln0     (specinterface    ) [ 00000000000]
h0_1                  (read             ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
w0_1                  (read             ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
tw_eff                (read             ) [ 00111111111]
add_ln917             (add              ) [ 00000000000]
tmp_2                 (bitselect        ) [ 00000000000]
trunc_ln916           (trunc            ) [ 00000000000]
xor_ln917             (xor              ) [ 00000000000]
th_eff                (select           ) [ 00111111111]
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specpipeline_ln719    (specpipeline     ) [ 00000000000]
zext_ln722            (zext             ) [ 00111111111]
tmp_1                 (bitconcatenate   ) [ 00000000000]
zext_ln722_1          (zext             ) [ 00111111111]
zext_ln722_2          (zext             ) [ 00111111111]
store_ln722           (store            ) [ 00000000000]
br_ln722              (br               ) [ 00000000000]
y_1                   (load             ) [ 00000000000]
zext_ln722_3          (zext             ) [ 00000000000]
icmp_ln722            (icmp             ) [ 00111111111]
add_ln722             (add              ) [ 00011100000]
br_ln722              (br               ) [ 00000000000]
empty                 (add              ) [ 00000000000]
p_shl_i               (bitconcatenate   ) [ 00000000000]
p_shl_cast7_i         (zext             ) [ 00000000000]
p_shl1_i              (bitconcatenate   ) [ 00000000000]
p_shl1_cast8_i        (zext             ) [ 00000000000]
empty_65              (sub              ) [ 00000000000]
p_cast                (sext             ) [ 00000000000]
tmp                   (add              ) [ 00000000000]
tmp_cast              (sext             ) [ 00000000000]
empty_66              (add              ) [ 00000000000]
trunc_ln1             (partselect       ) [ 00000000000]
sext_ln724            (sext             ) [ 00000000000]
gmem_out_addr         (getelementptr    ) [ 00011111111]
ret_ln940             (ret              ) [ 00000000000]
specloopname_ln722    (specloopname     ) [ 00000000000]
empty_67              (writereq         ) [ 00000000000]
br_ln724              (br               ) [ 00111111111]
x                     (phi              ) [ 00001000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
icmp_ln724            (icmp             ) [ 00111111111]
add_ln724             (add              ) [ 00111111111]
br_ln724              (br               ) [ 00000000000]
s_out_i_read          (read             ) [ 00000100000]
store_ln722           (store            ) [ 00000000000]
specloopname_ln724    (specloopname     ) [ 00000000000]
write_ln725           (write            ) [ 00000000000]
br_ln724              (br               ) [ 00111111111]
empty_68              (writeresp        ) [ 00000000000]
br_ln722              (br               ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_out_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_out_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_ftmap">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="h0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tw_eff_loc_i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tw_eff_loc_i"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i9P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="y_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="out_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="h0_1_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="9" slack="0"/>
<pin id="112" dir="0" index="1" bw="9" slack="0"/>
<pin id="113" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h0_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="w0_1_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w0_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tw_eff_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tw_eff/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_writeresp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="1"/>
<pin id="131" dir="0" index="2" bw="8" slack="2"/>
<pin id="132" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_67/3 empty_68/6 "/>
</bind>
</comp>

<comp id="134" class="1004" name="s_out_i_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_out_i_read/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln725_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="3"/>
<pin id="143" dir="0" index="2" bw="32" slack="1"/>
<pin id="144" dir="0" index="3" bw="1" slack="0"/>
<pin id="145" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln725/5 "/>
</bind>
</comp>

<comp id="149" class="1005" name="x_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="1"/>
<pin id="151" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="x_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="1" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln917_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="9" slack="0"/>
<pin id="162" dir="0" index="1" bw="6" slack="0"/>
<pin id="163" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln917/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="9" slack="0"/>
<pin id="169" dir="0" index="2" bw="5" slack="0"/>
<pin id="170" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="trunc_ln916_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="9" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln916/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="xor_ln917_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln917/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="th_eff_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="0" index="2" bw="8" slack="0"/>
<pin id="188" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="th_eff/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln722_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="9" slack="0"/>
<pin id="194" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln722/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln722_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="10" slack="0"/>
<pin id="206" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln722_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln722_2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln722_2/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln722_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln722/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="y_1_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="1"/>
<pin id="219" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_1/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln722_3_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln722_3/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln722_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="1"/>
<pin id="227" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln722/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln722_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln722/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="empty_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="9" slack="1"/>
<pin id="237" dir="0" index="1" bw="8" slack="0"/>
<pin id="238" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_shl_i_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="20" slack="0"/>
<pin id="242" dir="0" index="1" bw="10" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_shl_cast7_i_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="20" slack="0"/>
<pin id="250" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast7_i/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_shl1_i_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="12" slack="0"/>
<pin id="254" dir="0" index="1" bw="10" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_i/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_shl1_cast8_i_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="12" slack="0"/>
<pin id="262" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast8_i/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="empty_65_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="20" slack="0"/>
<pin id="266" dir="0" index="1" bw="12" slack="0"/>
<pin id="267" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_65/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_cast_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="21" slack="0"/>
<pin id="272" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="21" slack="0"/>
<pin id="276" dir="0" index="1" bw="10" slack="1"/>
<pin id="277" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_cast_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="22" slack="0"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="empty_66_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="22" slack="0"/>
<pin id="285" dir="0" index="1" bw="64" slack="1"/>
<pin id="286" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_66/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="trunc_ln1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="62" slack="0"/>
<pin id="290" dir="0" index="1" bw="64" slack="0"/>
<pin id="291" dir="0" index="2" bw="3" slack="0"/>
<pin id="292" dir="0" index="3" bw="7" slack="0"/>
<pin id="293" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="sext_ln724_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="62" slack="0"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln724/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="gmem_out_addr_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="0"/>
<pin id="304" dir="0" index="1" bw="64" slack="0"/>
<pin id="305" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_out_addr/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln724_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="3"/>
<pin id="311" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln724/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln724_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln724/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln722_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="2"/>
<pin id="321" dir="0" index="1" bw="8" slack="3"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln722/4 "/>
</bind>
</comp>

<comp id="323" class="1005" name="y_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="330" class="1005" name="out_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="64" slack="1"/>
<pin id="332" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out "/>
</bind>
</comp>

<comp id="335" class="1005" name="tw_eff_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="3"/>
<pin id="337" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tw_eff "/>
</bind>
</comp>

<comp id="340" class="1005" name="th_eff_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="1"/>
<pin id="342" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="th_eff "/>
</bind>
</comp>

<comp id="345" class="1005" name="zext_ln722_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="10" slack="1"/>
<pin id="347" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln722 "/>
</bind>
</comp>

<comp id="350" class="1005" name="zext_ln722_1_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="22" slack="1"/>
<pin id="352" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln722_1 "/>
</bind>
</comp>

<comp id="355" class="1005" name="zext_ln722_2_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="2"/>
<pin id="357" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln722_2 "/>
</bind>
</comp>

<comp id="363" class="1005" name="add_ln722_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="2"/>
<pin id="365" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="add_ln722 "/>
</bind>
</comp>

<comp id="368" class="1005" name="gmem_out_addr_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_out_addr "/>
</bind>
</comp>

<comp id="377" class="1005" name="add_ln724_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln724 "/>
</bind>
</comp>

<comp id="382" class="1005" name="s_out_i_read_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_out_i_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="30" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="32" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="82" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="90" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="94" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="96" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="148"><net_src comp="98" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="152"><net_src comp="64" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="164"><net_src comp="110" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="38" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="160" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="40" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="177"><net_src comp="110" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="42" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="166" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="178" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="44" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="195"><net_src comp="110" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="60" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="116" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="62" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="207"><net_src comp="196" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="122" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="64" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="217" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="217" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="217" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="66" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="220" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="68" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="235" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="70" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="251"><net_src comp="240" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="72" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="235" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="62" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="248" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="260" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="274" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="294"><net_src comp="74" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="283" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="22" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="76" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="301"><net_src comp="288" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="2" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="298" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="153" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="153" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="66" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="326"><net_src comp="100" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="329"><net_src comp="323" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="333"><net_src comp="104" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="338"><net_src comp="122" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="343"><net_src comp="184" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="348"><net_src comp="192" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="353"><net_src comp="204" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="358"><net_src comp="208" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="366"><net_src comp="229" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="371"><net_src comp="302" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="380"><net_src comp="313" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="385"><net_src comp="134" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="140" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_out | {3 5 6 7 8 9 10 }
 - Input state : 
	Port: store_stream6 : s_out_i | {4 }
	Port: store_stream6 : gmem_out | {}
	Port: store_stream6 : output_ftmap | {1 }
	Port: store_stream6 : h0 | {1 }
	Port: store_stream6 : w0 | {1 }
	Port: store_stream6 : tw_eff_loc_i | {1 }
  - Chain level:
	State 1
		tmp_2 : 1
		xor_ln917 : 1
		th_eff : 1
		zext_ln722_1 : 1
		store_ln722 : 1
	State 2
		zext_ln722_3 : 1
		icmp_ln722 : 1
		add_ln722 : 1
		br_ln722 : 2
		empty : 2
		p_shl_i : 3
		p_shl_cast7_i : 4
		p_shl1_i : 3
		p_shl1_cast8_i : 4
		empty_65 : 5
		p_cast : 6
		tmp : 7
		tmp_cast : 8
		empty_66 : 9
		trunc_ln1 : 10
		sext_ln724 : 11
		gmem_out_addr : 12
	State 3
	State 4
		icmp_ln724 : 1
		add_ln724 : 1
		br_ln724 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln917_fu_160     |    0    |    16   |
|          |     add_ln722_fu_229     |    0    |    15   |
|    add   |       empty_fu_235       |    0    |    16   |
|          |        tmp_fu_274        |    0    |    28   |
|          |      empty_66_fu_283     |    0    |    71   |
|          |     add_ln724_fu_313     |    0    |    15   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln722_fu_224    |    0    |    15   |
|          |     icmp_ln724_fu_308    |    0    |    15   |
|----------|--------------------------|---------|---------|
|    sub   |      empty_65_fu_264     |    0    |    27   |
|----------|--------------------------|---------|---------|
|    xor   |     xor_ln917_fu_178     |    0    |    8    |
|----------|--------------------------|---------|---------|
|  select  |       th_eff_fu_184      |    0    |    8    |
|----------|--------------------------|---------|---------|
|          |      out_read_fu_104     |    0    |    0    |
|          |     h0_1_read_fu_110     |    0    |    0    |
|   read   |     w0_1_read_fu_116     |    0    |    0    |
|          |    tw_eff_read_fu_122    |    0    |    0    |
|          | s_out_i_read_read_fu_134 |    0    |    0    |
|----------|--------------------------|---------|---------|
| writeresp|   grp_writeresp_fu_128   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln725_write_fu_140 |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|       tmp_2_fu_166       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |    trunc_ln916_fu_174    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln722_fu_192    |    0    |    0    |
|          |    zext_ln722_1_fu_204   |    0    |    0    |
|   zext   |    zext_ln722_2_fu_208   |    0    |    0    |
|          |    zext_ln722_3_fu_220   |    0    |    0    |
|          |   p_shl_cast7_i_fu_248   |    0    |    0    |
|          |   p_shl1_cast8_i_fu_260  |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_1_fu_196       |    0    |    0    |
|bitconcatenate|      p_shl_i_fu_240      |    0    |    0    |
|          |      p_shl1_i_fu_252     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       p_cast_fu_270      |    0    |    0    |
|   sext   |      tmp_cast_fu_279     |    0    |    0    |
|          |     sext_ln724_fu_298    |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|     trunc_ln1_fu_288     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   234   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln722_reg_363  |    8   |
|  add_ln724_reg_377  |    8   |
|gmem_out_addr_reg_368|   32   |
|     out_reg_330     |   64   |
| s_out_i_read_reg_382|   32   |
|    th_eff_reg_340   |    8   |
|    tw_eff_reg_335   |    8   |
|      x_reg_149      |    8   |
|      y_reg_323      |    8   |
| zext_ln722_1_reg_350|   22   |
| zext_ln722_2_reg_355|   32   |
|  zext_ln722_reg_345 |   10   |
+---------------------+--------+
|        Total        |   240  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------------|------|------|------|--------||---------|
| grp_writeresp_fu_128 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------|
|         Total        |      |      |      |    2   ||  0.427  |
|----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   234  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    -   |
|  Register |    -   |   240  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   240  |   234  |
+-----------+--------+--------+--------+
