// Seed: 3520277544
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wor [-1 : ""] id_5;
  assign id_5 = (1'b0);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout reg id_4;
  output wire id_3;
  inout wire id_2;
  inout wand id_1;
  assign id_1#(.id_1(-1'b0)) = 1;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_7,
      id_1
  );
  always @(posedge id_7 or posedge id_4) begin : LABEL_0
    id_4 <= -1'b0 - -1;
  end
endmodule
