Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:13:27 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postroute_timing_min.rpt
| Design       : LU8PEEng
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 compBlock/curWriteData1Reg1_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compBlock/currentBlock1/inst1/mem_reg_1/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.091ns (40.481%)  route 0.134ns (59.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, routed)        0.631     1.690    compBlock/clk_IBUF_BUFG
    SLICE_X23Y131                                                     r  compBlock/curWriteData1Reg1_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDRE (Prop_fdre_C_Q)         0.091     1.781 r  compBlock/curWriteData1Reg1_reg[87]/Q
                         net (fo=1, routed)           0.134     1.915    compBlock/currentBlock1/inst1/I3[87]
    RAMB36_X1Y25         RAMB36E1                                     r  compBlock/currentBlock1/inst1/mem_reg_1/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.978     1.269    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, routed)        0.872     2.170    compBlock/currentBlock1/inst1/clk_IBUF_BUFG
    RAMB36_X1Y25                                                      r  compBlock/currentBlock1/inst1/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.447     1.723    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[15])
                                                      0.119     1.842    compBlock/currentBlock1/inst1/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 compBlock/curWriteData0Reg1_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compBlock/currentBlock0/inst1/mem_reg_0/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.091ns (39.596%)  route 0.139ns (60.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, routed)        0.628     1.687    compBlock/clk_IBUF_BUFG
    SLICE_X9Y126                                                      r  compBlock/curWriteData0Reg1_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDRE (Prop_fdre_C_Q)         0.091     1.778 r  compBlock/curWriteData0Reg1_reg[40]/Q
                         net (fo=1, routed)           0.139     1.917    compBlock/currentBlock0/inst1/I10[40]
    RAMB36_X0Y25         RAMB36E1                                     r  compBlock/currentBlock0/inst1/mem_reg_0/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.978     1.269    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, routed)        0.875     2.173    compBlock/currentBlock0/inst1/clk_IBUF_BUFG
    RAMB36_X0Y25                                                      r  compBlock/currentBlock0/inst1/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.448     1.725    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.117     1.842    compBlock/currentBlock0/inst1/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 compBlock/curWriteData0Reg1_reg[194]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compBlock/currentBlock0/inst1/mem_reg_2/DIBDI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.091ns (38.912%)  route 0.143ns (61.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, routed)        0.621     1.680    compBlock/clk_IBUF_BUFG
    SLICE_X43Y116                                                     r  compBlock/curWriteData0Reg1_reg[194]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y116        FDRE (Prop_fdre_C_Q)         0.091     1.771 r  compBlock/curWriteData0Reg1_reg[194]/Q
                         net (fo=1, routed)           0.143     1.914    compBlock/currentBlock0/inst1/I10[194]
    RAMB36_X2Y23         RAMB36E1                                     r  compBlock/currentBlock0/inst1/mem_reg_2/DIBDI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.978     1.269    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, routed)        0.868     2.166    compBlock/currentBlock0/inst1/clk_IBUF_BUFG
    RAMB36_X2Y23                                                      r  compBlock/currentBlock0/inst1/mem_reg_2/CLKBWRCLK
                         clock pessimism             -0.447     1.719    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[18])
                                                      0.119     1.838    compBlock/currentBlock0/inst1/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 compBlock/topWriteDataReg2_reg[14]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compBlock/topBlock/inst1/mem_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.107ns (45.020%)  route 0.131ns (54.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, routed)        0.613     1.672    compBlock/clk_IBUF_BUFG
    SLICE_X42Y125                                                     r  compBlock/topWriteDataReg2_reg[14]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.107     1.779 r  compBlock/topWriteDataReg2_reg[14]__0/Q
                         net (fo=1, routed)           0.131     1.910    compBlock/topBlock/inst1/DIADI[14]
    RAMB36_X2Y25         RAMB36E1                                     r  compBlock/topBlock/inst1/mem_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.978     1.269    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, routed)        0.863     2.161    compBlock/topBlock/inst1/clk_IBUF_BUFG
    RAMB36_X2Y25                                                      r  compBlock/topBlock/inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.447     1.714    
    RAMB36_X2Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.119     1.833    compBlock/topBlock/inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 DTU/mem_addr0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DTU/cmd_store/inst1/mem_reg_0_15_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.820%)  route 0.139ns (58.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, routed)        0.608     1.667    DTU/clk_IBUF_BUFG
    SLICE_X7Y172                                                      r  DTU/mem_addr0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y172         FDRE (Prop_fdre_C_Q)         0.100     1.767 r  DTU/mem_addr0_reg[10]/Q
                         net (fo=1, routed)           0.139     1.906    DTU/cmd_store/inst1/mem_reg_0_15_12_17/DIA0
    SLICE_X2Y174         RAMD32                                       r  DTU/cmd_store/inst1/mem_reg_0_15_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.978     1.269    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, routed)        0.807     2.106    DTU/cmd_store/inst1/mem_reg_0_15_12_17/WCLK
    SLICE_X2Y174                                                      r  DTU/cmd_store/inst1/mem_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.407     1.698    
    SLICE_X2Y174         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.829    DTU/cmd_store/inst1/mem_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 compBlock/curWriteData1Reg1_reg[166]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compBlock/currentBlock1/inst1/mem_reg_2/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.107ns (45.044%)  route 0.131ns (54.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, routed)        0.625     1.684    compBlock/clk_IBUF_BUFG
    SLICE_X42Y109                                                     r  compBlock/curWriteData1Reg1_reg[166]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDRE (Prop_fdre_C_Q)         0.107     1.791 r  compBlock/curWriteData1Reg1_reg[166]/Q
                         net (fo=1, routed)           0.131     1.922    compBlock/currentBlock1/inst1/I3[166]
    RAMB36_X2Y22         RAMB36E1                                     r  compBlock/currentBlock1/inst1/mem_reg_2/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.978     1.269    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, routed)        0.873     2.171    compBlock/currentBlock1/inst1/clk_IBUF_BUFG
    RAMB36_X2Y22                                                      r  compBlock/currentBlock1/inst1/mem_reg_2/CLKBWRCLK
                         clock pessimism             -0.447     1.724    
    RAMB36_X2Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[22])
                                                      0.119     1.843    compBlock/currentBlock1/inst1/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 compBlock/curWriteData0Reg1_reg[149]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compBlock/currentBlock0/inst1/mem_reg_2/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.107ns (44.295%)  route 0.135ns (55.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, routed)        0.617     1.676    compBlock/clk_IBUF_BUFG
    SLICE_X42Y120                                                     r  compBlock/curWriteData0Reg1_reg[149]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120        FDRE (Prop_fdre_C_Q)         0.107     1.783 r  compBlock/curWriteData0Reg1_reg[149]/Q
                         net (fo=1, routed)           0.135     1.918    compBlock/currentBlock0/inst1/I10[149]
    RAMB36_X2Y23         RAMB36E1                                     r  compBlock/currentBlock0/inst1/mem_reg_2/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.978     1.269    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, routed)        0.868     2.166    compBlock/currentBlock0/inst1/clk_IBUF_BUFG
    RAMB36_X2Y23                                                      r  compBlock/currentBlock0/inst1/mem_reg_2/CLKBWRCLK
                         clock pessimism             -0.447     1.719    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[5])
                                                      0.119     1.838    compBlock/currentBlock0/inst1/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 compBlock/curWriteData0Reg1_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compBlock/currentBlock0/inst1/mem_reg_0/DIBDI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.107ns (42.677%)  route 0.144ns (57.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, routed)        0.629     1.688    compBlock/clk_IBUF_BUFG
    SLICE_X10Y127                                                     r  compBlock/curWriteData0Reg1_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y127        FDRE (Prop_fdre_C_Q)         0.107     1.795 r  compBlock/curWriteData0Reg1_reg[61]/Q
                         net (fo=1, routed)           0.144     1.939    compBlock/currentBlock0/inst1/I10[61]
    RAMB36_X0Y25         RAMB36E1                                     r  compBlock/currentBlock0/inst1/mem_reg_0/DIBDI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.978     1.269    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, routed)        0.875     2.173    compBlock/currentBlock0/inst1/clk_IBUF_BUFG
    RAMB36_X0Y25                                                      r  compBlock/currentBlock0/inst1/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.427     1.746    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[29])
                                                      0.111     1.857    compBlock/currentBlock0/inst1/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 compBlock/curWriteData1Reg1_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compBlock/currentBlock1/inst1/mem_reg_1/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.107ns (45.020%)  route 0.131ns (54.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, routed)        0.630     1.689    compBlock/clk_IBUF_BUFG
    SLICE_X22Y130                                                     r  compBlock/curWriteData1Reg1_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y130        FDRE (Prop_fdre_C_Q)         0.107     1.796 r  compBlock/curWriteData1Reg1_reg[75]/Q
                         net (fo=1, routed)           0.131     1.927    compBlock/currentBlock1/inst1/I3[75]
    RAMB36_X1Y25         RAMB36E1                                     r  compBlock/currentBlock1/inst1/mem_reg_1/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.978     1.269    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, routed)        0.872     2.170    compBlock/currentBlock1/inst1/clk_IBUF_BUFG
    RAMB36_X1Y25                                                      r  compBlock/currentBlock1/inst1/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.447     1.723    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[3])
                                                      0.119     1.842    compBlock/currentBlock1/inst1/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 MC/mem_read_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DTU/size_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.329%)  route 0.057ns (30.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, routed)        0.583     1.642    MC/clk_IBUF_BUFG
    SLICE_X13Y166                                                     r  MC/mem_read_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y166        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  MC/mem_read_size_reg[2]/Q
                         net (fo=2, routed)           0.057     1.799    DTU/I77[1]
    SLICE_X12Y166                                                     r  DTU/size[2]_i_1/I2
    SLICE_X12Y166        LUT6 (Prop_lut6_I2_O)        0.028     1.827 r  DTU/size[2]_i_1/O
                         net (fo=1, routed)           0.000     1.827    DTU/p_0_in__7[2]
    SLICE_X12Y166        FDRE                                         r  DTU/size_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                                                               r  clk_IBUF_inst/I
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.978     1.269    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, routed)        0.783     2.082    DTU/clk_IBUF_BUFG
    SLICE_X12Y166                                                     r  DTU/size_reg[2]/C
                         clock pessimism             -0.428     1.653    
    SLICE_X12Y166        FDRE (Hold_fdre_C_D)         0.087     1.740    DTU/size_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.087    




