The software uses vivado and the final result is implemented in the hardware Nexys 4 DDR FPGA Board, all the code is in the report appendix
