-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "05/23/2024 19:12:18"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	CORASP_Wave_Test IS
    PORT (
	clock : IN std_logic;
	avgVal : IN std_logic_vector(15 DOWNTO 0);
	calc : IN std_logic;
	flag : IN std_logic;
	recvOut : OUT std_logic_vector(31 DOWNTO 0);
	sendCorr : OUT std_logic_vector(31 DOWNTO 0)
	);
END CORASP_Wave_Test;

ARCHITECTURE structure OF CORASP_Wave_Test IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clock : std_logic;
SIGNAL ww_avgVal : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_calc : std_logic;
SIGNAL ww_flag : std_logic;
SIGNAL ww_recvOut : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_sendCorr : std_logic_vector(31 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \cor_asp|Mult9~mac_AX_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cor_asp|Mult9~mac_AY_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cor_asp|Mult9~mac_BX_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \cor_asp|Mult9~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Mult9~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \cor_asp|Mult8~mac_AX_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cor_asp|Mult8~mac_AY_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cor_asp|Mult8~mac_BX_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \cor_asp|Mult8~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Mult8~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \cor_asp|Mult7~mac_AX_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cor_asp|Mult7~mac_AY_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cor_asp|Mult7~mac_BX_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \cor_asp|Mult7~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Mult7~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \cor_asp|Mult6~mac_AX_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cor_asp|Mult6~mac_AY_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cor_asp|Mult6~mac_BX_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \cor_asp|Mult6~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Mult6~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \cor_asp|Mult5~mac_AX_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cor_asp|Mult5~mac_AY_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cor_asp|Mult5~mac_BX_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \cor_asp|Mult5~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Mult5~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \cor_asp|Mult4~mac_AX_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cor_asp|Mult4~mac_AY_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cor_asp|Mult4~mac_BX_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \cor_asp|Mult4~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Mult4~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \cor_asp|Mult3~mac_AX_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cor_asp|Mult3~mac_AY_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cor_asp|Mult3~mac_BX_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \cor_asp|Mult3~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Mult3~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \cor_asp|Mult2~mac_AX_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cor_asp|Mult2~mac_AY_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cor_asp|Mult2~mac_BX_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \cor_asp|Mult2~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cor_asp|Mult2~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \cor_asp|Add1~8_AX_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cor_asp|Add1~8_AY_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cor_asp|Add1~8_BX_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cor_asp|Add1~8_BY_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cor_asp|Add1~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \cor_asp|Mult9~8\ : std_logic;
SIGNAL \cor_asp|Mult9~9\ : std_logic;
SIGNAL \cor_asp|Mult9~10\ : std_logic;
SIGNAL \cor_asp|Mult9~11\ : std_logic;
SIGNAL \cor_asp|Mult9~12\ : std_logic;
SIGNAL \cor_asp|Mult9~13\ : std_logic;
SIGNAL \cor_asp|Mult9~14\ : std_logic;
SIGNAL \cor_asp|Mult9~15\ : std_logic;
SIGNAL \cor_asp|Mult9~16\ : std_logic;
SIGNAL \cor_asp|Mult9~17\ : std_logic;
SIGNAL \cor_asp|Mult9~18\ : std_logic;
SIGNAL \cor_asp|Mult9~19\ : std_logic;
SIGNAL \cor_asp|Mult9~20\ : std_logic;
SIGNAL \cor_asp|Mult9~21\ : std_logic;
SIGNAL \cor_asp|Mult9~22\ : std_logic;
SIGNAL \cor_asp|Mult9~23\ : std_logic;
SIGNAL \cor_asp|Mult9~24\ : std_logic;
SIGNAL \cor_asp|Mult9~25\ : std_logic;
SIGNAL \cor_asp|Mult9~26\ : std_logic;
SIGNAL \cor_asp|Mult9~27\ : std_logic;
SIGNAL \cor_asp|Mult9~28\ : std_logic;
SIGNAL \cor_asp|Mult9~29\ : std_logic;
SIGNAL \cor_asp|Mult9~30\ : std_logic;
SIGNAL \cor_asp|Mult9~31\ : std_logic;
SIGNAL \cor_asp|Mult9~32\ : std_logic;
SIGNAL \cor_asp|Mult9~33\ : std_logic;
SIGNAL \cor_asp|Mult9~34\ : std_logic;
SIGNAL \cor_asp|Mult9~35\ : std_logic;
SIGNAL \cor_asp|Mult9~36\ : std_logic;
SIGNAL \cor_asp|Mult9~37\ : std_logic;
SIGNAL \cor_asp|Mult9~38\ : std_logic;
SIGNAL \cor_asp|Mult9~39\ : std_logic;
SIGNAL \cor_asp|Mult8~8\ : std_logic;
SIGNAL \cor_asp|Mult8~9\ : std_logic;
SIGNAL \cor_asp|Mult8~10\ : std_logic;
SIGNAL \cor_asp|Mult8~11\ : std_logic;
SIGNAL \cor_asp|Mult8~12\ : std_logic;
SIGNAL \cor_asp|Mult8~13\ : std_logic;
SIGNAL \cor_asp|Mult8~14\ : std_logic;
SIGNAL \cor_asp|Mult8~15\ : std_logic;
SIGNAL \cor_asp|Mult8~16\ : std_logic;
SIGNAL \cor_asp|Mult8~17\ : std_logic;
SIGNAL \cor_asp|Mult8~18\ : std_logic;
SIGNAL \cor_asp|Mult8~19\ : std_logic;
SIGNAL \cor_asp|Mult8~20\ : std_logic;
SIGNAL \cor_asp|Mult8~21\ : std_logic;
SIGNAL \cor_asp|Mult8~22\ : std_logic;
SIGNAL \cor_asp|Mult8~23\ : std_logic;
SIGNAL \cor_asp|Mult8~24\ : std_logic;
SIGNAL \cor_asp|Mult8~25\ : std_logic;
SIGNAL \cor_asp|Mult8~26\ : std_logic;
SIGNAL \cor_asp|Mult8~27\ : std_logic;
SIGNAL \cor_asp|Mult8~28\ : std_logic;
SIGNAL \cor_asp|Mult8~29\ : std_logic;
SIGNAL \cor_asp|Mult8~30\ : std_logic;
SIGNAL \cor_asp|Mult8~31\ : std_logic;
SIGNAL \cor_asp|Mult8~32\ : std_logic;
SIGNAL \cor_asp|Mult8~33\ : std_logic;
SIGNAL \cor_asp|Mult8~34\ : std_logic;
SIGNAL \cor_asp|Mult8~35\ : std_logic;
SIGNAL \cor_asp|Mult8~36\ : std_logic;
SIGNAL \cor_asp|Mult8~37\ : std_logic;
SIGNAL \cor_asp|Mult8~38\ : std_logic;
SIGNAL \cor_asp|Mult8~39\ : std_logic;
SIGNAL \cor_asp|Mult7~8\ : std_logic;
SIGNAL \cor_asp|Mult7~9\ : std_logic;
SIGNAL \cor_asp|Mult7~10\ : std_logic;
SIGNAL \cor_asp|Mult7~11\ : std_logic;
SIGNAL \cor_asp|Mult7~12\ : std_logic;
SIGNAL \cor_asp|Mult7~13\ : std_logic;
SIGNAL \cor_asp|Mult7~14\ : std_logic;
SIGNAL \cor_asp|Mult7~15\ : std_logic;
SIGNAL \cor_asp|Mult7~16\ : std_logic;
SIGNAL \cor_asp|Mult7~17\ : std_logic;
SIGNAL \cor_asp|Mult7~18\ : std_logic;
SIGNAL \cor_asp|Mult7~19\ : std_logic;
SIGNAL \cor_asp|Mult7~20\ : std_logic;
SIGNAL \cor_asp|Mult7~21\ : std_logic;
SIGNAL \cor_asp|Mult7~22\ : std_logic;
SIGNAL \cor_asp|Mult7~23\ : std_logic;
SIGNAL \cor_asp|Mult7~24\ : std_logic;
SIGNAL \cor_asp|Mult7~25\ : std_logic;
SIGNAL \cor_asp|Mult7~26\ : std_logic;
SIGNAL \cor_asp|Mult7~27\ : std_logic;
SIGNAL \cor_asp|Mult7~28\ : std_logic;
SIGNAL \cor_asp|Mult7~29\ : std_logic;
SIGNAL \cor_asp|Mult7~30\ : std_logic;
SIGNAL \cor_asp|Mult7~31\ : std_logic;
SIGNAL \cor_asp|Mult7~32\ : std_logic;
SIGNAL \cor_asp|Mult7~33\ : std_logic;
SIGNAL \cor_asp|Mult7~34\ : std_logic;
SIGNAL \cor_asp|Mult7~35\ : std_logic;
SIGNAL \cor_asp|Mult7~36\ : std_logic;
SIGNAL \cor_asp|Mult7~37\ : std_logic;
SIGNAL \cor_asp|Mult7~38\ : std_logic;
SIGNAL \cor_asp|Mult7~39\ : std_logic;
SIGNAL \cor_asp|Mult6~8\ : std_logic;
SIGNAL \cor_asp|Mult6~9\ : std_logic;
SIGNAL \cor_asp|Mult6~10\ : std_logic;
SIGNAL \cor_asp|Mult6~11\ : std_logic;
SIGNAL \cor_asp|Mult6~12\ : std_logic;
SIGNAL \cor_asp|Mult6~13\ : std_logic;
SIGNAL \cor_asp|Mult6~14\ : std_logic;
SIGNAL \cor_asp|Mult6~15\ : std_logic;
SIGNAL \cor_asp|Mult6~16\ : std_logic;
SIGNAL \cor_asp|Mult6~17\ : std_logic;
SIGNAL \cor_asp|Mult6~18\ : std_logic;
SIGNAL \cor_asp|Mult6~19\ : std_logic;
SIGNAL \cor_asp|Mult6~20\ : std_logic;
SIGNAL \cor_asp|Mult6~21\ : std_logic;
SIGNAL \cor_asp|Mult6~22\ : std_logic;
SIGNAL \cor_asp|Mult6~23\ : std_logic;
SIGNAL \cor_asp|Mult6~24\ : std_logic;
SIGNAL \cor_asp|Mult6~25\ : std_logic;
SIGNAL \cor_asp|Mult6~26\ : std_logic;
SIGNAL \cor_asp|Mult6~27\ : std_logic;
SIGNAL \cor_asp|Mult6~28\ : std_logic;
SIGNAL \cor_asp|Mult6~29\ : std_logic;
SIGNAL \cor_asp|Mult6~30\ : std_logic;
SIGNAL \cor_asp|Mult6~31\ : std_logic;
SIGNAL \cor_asp|Mult6~32\ : std_logic;
SIGNAL \cor_asp|Mult6~33\ : std_logic;
SIGNAL \cor_asp|Mult6~34\ : std_logic;
SIGNAL \cor_asp|Mult6~35\ : std_logic;
SIGNAL \cor_asp|Mult6~36\ : std_logic;
SIGNAL \cor_asp|Mult6~37\ : std_logic;
SIGNAL \cor_asp|Mult6~38\ : std_logic;
SIGNAL \cor_asp|Mult6~39\ : std_logic;
SIGNAL \cor_asp|Mult5~8\ : std_logic;
SIGNAL \cor_asp|Mult5~9\ : std_logic;
SIGNAL \cor_asp|Mult5~10\ : std_logic;
SIGNAL \cor_asp|Mult5~11\ : std_logic;
SIGNAL \cor_asp|Mult5~12\ : std_logic;
SIGNAL \cor_asp|Mult5~13\ : std_logic;
SIGNAL \cor_asp|Mult5~14\ : std_logic;
SIGNAL \cor_asp|Mult5~15\ : std_logic;
SIGNAL \cor_asp|Mult5~16\ : std_logic;
SIGNAL \cor_asp|Mult5~17\ : std_logic;
SIGNAL \cor_asp|Mult5~18\ : std_logic;
SIGNAL \cor_asp|Mult5~19\ : std_logic;
SIGNAL \cor_asp|Mult5~20\ : std_logic;
SIGNAL \cor_asp|Mult5~21\ : std_logic;
SIGNAL \cor_asp|Mult5~22\ : std_logic;
SIGNAL \cor_asp|Mult5~23\ : std_logic;
SIGNAL \cor_asp|Mult5~24\ : std_logic;
SIGNAL \cor_asp|Mult5~25\ : std_logic;
SIGNAL \cor_asp|Mult5~26\ : std_logic;
SIGNAL \cor_asp|Mult5~27\ : std_logic;
SIGNAL \cor_asp|Mult5~28\ : std_logic;
SIGNAL \cor_asp|Mult5~29\ : std_logic;
SIGNAL \cor_asp|Mult5~30\ : std_logic;
SIGNAL \cor_asp|Mult5~31\ : std_logic;
SIGNAL \cor_asp|Mult5~32\ : std_logic;
SIGNAL \cor_asp|Mult5~33\ : std_logic;
SIGNAL \cor_asp|Mult5~34\ : std_logic;
SIGNAL \cor_asp|Mult5~35\ : std_logic;
SIGNAL \cor_asp|Mult5~36\ : std_logic;
SIGNAL \cor_asp|Mult5~37\ : std_logic;
SIGNAL \cor_asp|Mult5~38\ : std_logic;
SIGNAL \cor_asp|Mult5~39\ : std_logic;
SIGNAL \cor_asp|Mult4~8\ : std_logic;
SIGNAL \cor_asp|Mult4~9\ : std_logic;
SIGNAL \cor_asp|Mult4~10\ : std_logic;
SIGNAL \cor_asp|Mult4~11\ : std_logic;
SIGNAL \cor_asp|Mult4~12\ : std_logic;
SIGNAL \cor_asp|Mult4~13\ : std_logic;
SIGNAL \cor_asp|Mult4~14\ : std_logic;
SIGNAL \cor_asp|Mult4~15\ : std_logic;
SIGNAL \cor_asp|Mult4~16\ : std_logic;
SIGNAL \cor_asp|Mult4~17\ : std_logic;
SIGNAL \cor_asp|Mult4~18\ : std_logic;
SIGNAL \cor_asp|Mult4~19\ : std_logic;
SIGNAL \cor_asp|Mult4~20\ : std_logic;
SIGNAL \cor_asp|Mult4~21\ : std_logic;
SIGNAL \cor_asp|Mult4~22\ : std_logic;
SIGNAL \cor_asp|Mult4~23\ : std_logic;
SIGNAL \cor_asp|Mult4~24\ : std_logic;
SIGNAL \cor_asp|Mult4~25\ : std_logic;
SIGNAL \cor_asp|Mult4~26\ : std_logic;
SIGNAL \cor_asp|Mult4~27\ : std_logic;
SIGNAL \cor_asp|Mult4~28\ : std_logic;
SIGNAL \cor_asp|Mult4~29\ : std_logic;
SIGNAL \cor_asp|Mult4~30\ : std_logic;
SIGNAL \cor_asp|Mult4~31\ : std_logic;
SIGNAL \cor_asp|Mult4~32\ : std_logic;
SIGNAL \cor_asp|Mult4~33\ : std_logic;
SIGNAL \cor_asp|Mult4~34\ : std_logic;
SIGNAL \cor_asp|Mult4~35\ : std_logic;
SIGNAL \cor_asp|Mult4~36\ : std_logic;
SIGNAL \cor_asp|Mult4~37\ : std_logic;
SIGNAL \cor_asp|Mult4~38\ : std_logic;
SIGNAL \cor_asp|Mult4~39\ : std_logic;
SIGNAL \cor_asp|Mult3~8\ : std_logic;
SIGNAL \cor_asp|Mult3~9\ : std_logic;
SIGNAL \cor_asp|Mult3~10\ : std_logic;
SIGNAL \cor_asp|Mult3~11\ : std_logic;
SIGNAL \cor_asp|Mult3~12\ : std_logic;
SIGNAL \cor_asp|Mult3~13\ : std_logic;
SIGNAL \cor_asp|Mult3~14\ : std_logic;
SIGNAL \cor_asp|Mult3~15\ : std_logic;
SIGNAL \cor_asp|Mult3~16\ : std_logic;
SIGNAL \cor_asp|Mult3~17\ : std_logic;
SIGNAL \cor_asp|Mult3~18\ : std_logic;
SIGNAL \cor_asp|Mult3~19\ : std_logic;
SIGNAL \cor_asp|Mult3~20\ : std_logic;
SIGNAL \cor_asp|Mult3~21\ : std_logic;
SIGNAL \cor_asp|Mult3~22\ : std_logic;
SIGNAL \cor_asp|Mult3~23\ : std_logic;
SIGNAL \cor_asp|Mult3~24\ : std_logic;
SIGNAL \cor_asp|Mult3~25\ : std_logic;
SIGNAL \cor_asp|Mult3~26\ : std_logic;
SIGNAL \cor_asp|Mult3~27\ : std_logic;
SIGNAL \cor_asp|Mult3~28\ : std_logic;
SIGNAL \cor_asp|Mult3~29\ : std_logic;
SIGNAL \cor_asp|Mult3~30\ : std_logic;
SIGNAL \cor_asp|Mult3~31\ : std_logic;
SIGNAL \cor_asp|Mult3~32\ : std_logic;
SIGNAL \cor_asp|Mult3~33\ : std_logic;
SIGNAL \cor_asp|Mult3~34\ : std_logic;
SIGNAL \cor_asp|Mult3~35\ : std_logic;
SIGNAL \cor_asp|Mult3~36\ : std_logic;
SIGNAL \cor_asp|Mult3~37\ : std_logic;
SIGNAL \cor_asp|Mult3~38\ : std_logic;
SIGNAL \cor_asp|Mult3~39\ : std_logic;
SIGNAL \cor_asp|Mult2~8\ : std_logic;
SIGNAL \cor_asp|Mult2~9\ : std_logic;
SIGNAL \cor_asp|Mult2~10\ : std_logic;
SIGNAL \cor_asp|Mult2~11\ : std_logic;
SIGNAL \cor_asp|Mult2~12\ : std_logic;
SIGNAL \cor_asp|Mult2~13\ : std_logic;
SIGNAL \cor_asp|Mult2~14\ : std_logic;
SIGNAL \cor_asp|Mult2~15\ : std_logic;
SIGNAL \cor_asp|Mult2~16\ : std_logic;
SIGNAL \cor_asp|Mult2~17\ : std_logic;
SIGNAL \cor_asp|Mult2~18\ : std_logic;
SIGNAL \cor_asp|Mult2~19\ : std_logic;
SIGNAL \cor_asp|Mult2~20\ : std_logic;
SIGNAL \cor_asp|Mult2~21\ : std_logic;
SIGNAL \cor_asp|Mult2~22\ : std_logic;
SIGNAL \cor_asp|Mult2~23\ : std_logic;
SIGNAL \cor_asp|Mult2~24\ : std_logic;
SIGNAL \cor_asp|Mult2~25\ : std_logic;
SIGNAL \cor_asp|Mult2~26\ : std_logic;
SIGNAL \cor_asp|Mult2~27\ : std_logic;
SIGNAL \cor_asp|Mult2~28\ : std_logic;
SIGNAL \cor_asp|Mult2~29\ : std_logic;
SIGNAL \cor_asp|Mult2~30\ : std_logic;
SIGNAL \cor_asp|Mult2~31\ : std_logic;
SIGNAL \cor_asp|Mult2~32\ : std_logic;
SIGNAL \cor_asp|Mult2~33\ : std_logic;
SIGNAL \cor_asp|Mult2~34\ : std_logic;
SIGNAL \cor_asp|Mult2~35\ : std_logic;
SIGNAL \cor_asp|Mult2~36\ : std_logic;
SIGNAL \cor_asp|Mult2~37\ : std_logic;
SIGNAL \cor_asp|Mult2~38\ : std_logic;
SIGNAL \cor_asp|Mult2~39\ : std_logic;
SIGNAL \cor_asp|Add1~40\ : std_logic;
SIGNAL \cor_asp|Add1~41\ : std_logic;
SIGNAL \cor_asp|Add1~42\ : std_logic;
SIGNAL \cor_asp|Add1~43\ : std_logic;
SIGNAL \cor_asp|Add1~44\ : std_logic;
SIGNAL \cor_asp|Add1~45\ : std_logic;
SIGNAL \cor_asp|Add1~46\ : std_logic;
SIGNAL \cor_asp|Add1~47\ : std_logic;
SIGNAL \cor_asp|Add1~48\ : std_logic;
SIGNAL \cor_asp|Add1~49\ : std_logic;
SIGNAL \cor_asp|Add1~50\ : std_logic;
SIGNAL \cor_asp|Add1~51\ : std_logic;
SIGNAL \cor_asp|Add1~52\ : std_logic;
SIGNAL \cor_asp|Add1~53\ : std_logic;
SIGNAL \cor_asp|Add1~54\ : std_logic;
SIGNAL \cor_asp|Add1~55\ : std_logic;
SIGNAL \cor_asp|Add1~56\ : std_logic;
SIGNAL \cor_asp|Add1~57\ : std_logic;
SIGNAL \cor_asp|Add1~58\ : std_logic;
SIGNAL \cor_asp|Add1~59\ : std_logic;
SIGNAL \cor_asp|Add1~60\ : std_logic;
SIGNAL \cor_asp|Add1~61\ : std_logic;
SIGNAL \cor_asp|Add1~62\ : std_logic;
SIGNAL \cor_asp|Add1~63\ : std_logic;
SIGNAL \cor_asp|Add1~64\ : std_logic;
SIGNAL \cor_asp|Add1~65\ : std_logic;
SIGNAL \cor_asp|Add1~66\ : std_logic;
SIGNAL \cor_asp|Add1~67\ : std_logic;
SIGNAL \cor_asp|Add1~68\ : std_logic;
SIGNAL \cor_asp|Add1~69\ : std_logic;
SIGNAL \cor_asp|Add1~70\ : std_logic;
SIGNAL \cor_asp|Add1~71\ : std_logic;
SIGNAL \clock~input_o\ : std_logic;
SIGNAL \tdma_min|slots|count[0]~2_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|slots|count[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|slots|count[2]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ack~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ack~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ : std_logic;
SIGNAL \avgVal[0]~input_o\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~51_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ack~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ack~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ : std_logic;
SIGNAL \flag~input_o\ : std_logic;
SIGNAL \test_cor|send.data[17]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~52_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~53_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|recv.data[2]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~84_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~85_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~86_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~87_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~88_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~89_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~90_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~91_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~92_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~93_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~94_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~95_combout\ : std_logic;
SIGNAL \cor_asp|enable~0_combout\ : std_logic;
SIGNAL \cor_asp|enable~q\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~1_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~2_combout\ : std_logic;
SIGNAL \avgVal[1]~input_o\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~3_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~4_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~5_combout\ : std_logic;
SIGNAL \avgVal[2]~input_o\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~6_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~7_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~8_combout\ : std_logic;
SIGNAL \avgVal[3]~input_o\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~9_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~10_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~11_combout\ : std_logic;
SIGNAL \avgVal[4]~input_o\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~12_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~13_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~14_combout\ : std_logic;
SIGNAL \avgVal[5]~input_o\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~15_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~16_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~17_combout\ : std_logic;
SIGNAL \avgVal[6]~input_o\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~18_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~19_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~20_combout\ : std_logic;
SIGNAL \avgVal[7]~input_o\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~21_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~22_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~23_combout\ : std_logic;
SIGNAL \avgVal[8]~input_o\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~24_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~25_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~26_combout\ : std_logic;
SIGNAL \avgVal[9]~input_o\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~27_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~28_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~29_combout\ : std_logic;
SIGNAL \avgVal[10]~input_o\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~30_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~31_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~32_combout\ : std_logic;
SIGNAL \avgVal[11]~input_o\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~33_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~34_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~35_combout\ : std_logic;
SIGNAL \avgVal[12]~input_o\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~36_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~37_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~38_combout\ : std_logic;
SIGNAL \avgVal[13]~input_o\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~39_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~40_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~41_combout\ : std_logic;
SIGNAL \avgVal[14]~input_o\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~42_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~43_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~44_combout\ : std_logic;
SIGNAL \avgVal[15]~input_o\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~45_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~46_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~47_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~48_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~49_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~50_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~54_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~55_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~56_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~57_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~58_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~59_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~60_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~61_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~62_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~63_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~64_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~65_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~66_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~67_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~68_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~69_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~70_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~71_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~72_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~73_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~74_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~75_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~76_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~77_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~78_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~79_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~80_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~81_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~82_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~83_combout\ : std_logic;
SIGNAL \calc~input_o\ : std_logic;
SIGNAL \cor_asp|flag~0_combout\ : std_logic;
SIGNAL \cor_asp|flag~q\ : std_logic;
SIGNAL \cor_asp|process_0~0_combout\ : std_logic;
SIGNAL \cor_asp|Add0~109_sumout\ : std_logic;
SIGNAL \cor_asp|index~0_combout\ : std_logic;
SIGNAL \cor_asp|Add0~110\ : std_logic;
SIGNAL \cor_asp|Add0~113_sumout\ : std_logic;
SIGNAL \cor_asp|index~1_combout\ : std_logic;
SIGNAL \cor_asp|Add0~114\ : std_logic;
SIGNAL \cor_asp|Add0~117_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~118\ : std_logic;
SIGNAL \cor_asp|Add0~121_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~122\ : std_logic;
SIGNAL \cor_asp|Add0~125_sumout\ : std_logic;
SIGNAL \cor_asp|index~2_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][0]~0_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][0]~1_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][0]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][1]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][2]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][3]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][4]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][5]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][6]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][7]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][8]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][9]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][10]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][11]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][12]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][13]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][14]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[0][15]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][0]~2_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][0]~3_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][0]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][1]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][2]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][3]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][4]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][5]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][6]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][7]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][8]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][9]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][10]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][11]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][12]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][13]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][14]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[19][15]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][0]~4_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][0]~5_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][0]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][1]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][2]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][3]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][4]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][5]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][6]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][7]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][8]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][9]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][10]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][11]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][12]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][13]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][14]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[1][15]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][0]~6_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][0]~7_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][0]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][1]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][2]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][3]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][4]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][5]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][6]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][7]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][8]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][9]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][10]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][11]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][12]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][13]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][14]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[18][15]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][0]~8_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][0]~9_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][0]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][1]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][2]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][3]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][4]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][5]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][6]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][7]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][8]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][9]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][10]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][11]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][12]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][13]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][14]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[2][15]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][0]~10_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][0]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][1]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][2]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][3]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][4]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][5]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][6]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][7]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][8]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][9]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][10]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][11]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][12]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][13]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][14]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[17][15]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][0]~11_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][0]~12_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][0]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][1]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][2]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][3]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][4]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][5]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][6]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][7]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][8]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][9]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][10]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][11]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][12]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][13]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][14]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[3][15]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][0]~13_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][0]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][1]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][2]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][3]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][4]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][5]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][6]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][7]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][8]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][9]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][10]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][11]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][12]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][13]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][14]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[16][15]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][0]~14_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][0]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][1]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][2]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][3]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][4]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][5]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][6]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][7]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][8]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][9]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][10]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][11]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][12]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][13]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][14]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[4][15]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][0]~15_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][0]~16_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][0]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][1]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][2]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][3]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][4]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][5]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][6]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][7]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][8]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][9]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][10]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][11]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][12]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][13]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][14]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[15][15]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][0]~17_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][0]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][1]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][2]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][3]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][4]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][5]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][6]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][7]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][8]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][9]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][10]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][11]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][12]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][13]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][14]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[5][15]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][0]~18_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][0]~19_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][0]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][1]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][2]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][3]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][4]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][5]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][6]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][7]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][8]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][9]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][10]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][11]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][12]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][13]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][14]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[14][15]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][0]~20_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][0]~21_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][0]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][1]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][2]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][3]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][4]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][5]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][6]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][7]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][8]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][9]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][10]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][11]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][12]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][13]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][14]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[6][15]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][0]~22_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][0]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][1]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][2]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][3]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][4]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][5]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][6]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][7]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][8]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][9]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][10]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][11]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][12]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][13]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][14]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[13][15]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][0]~23_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][0]~24_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][0]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][1]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][2]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][3]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][4]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][5]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][6]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][7]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][8]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][9]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][10]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][11]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][12]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][13]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][14]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[7][15]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][0]~25_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][0]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][1]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][2]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][3]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][4]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][5]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][6]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][7]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][8]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][9]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][10]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][11]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][12]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][13]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][14]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[12][15]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][0]~26_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][0]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][1]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][2]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][3]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][4]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][5]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][6]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][7]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][8]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][9]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][10]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][11]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][12]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][13]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][14]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[8][15]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][0]~27_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][0]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][1]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][2]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][3]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][4]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][5]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][6]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][7]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][8]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][9]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][10]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][11]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][12]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][13]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][14]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[11][15]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][0]~28_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][0]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][1]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][2]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][3]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][4]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][5]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][6]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][7]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][8]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][9]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][10]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][11]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][12]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][13]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][14]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[9][15]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][0]~29_combout\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][0]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][1]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][2]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][3]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][4]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][5]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][6]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][7]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][8]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][9]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][10]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][11]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][12]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][13]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][14]~q\ : std_logic;
SIGNAL \cor_asp|avgBuffer[10][15]~q\ : std_logic;
SIGNAL \cor_asp|Add1~8_resulta\ : std_logic;
SIGNAL \cor_asp|Add1~9\ : std_logic;
SIGNAL \cor_asp|Add1~10\ : std_logic;
SIGNAL \cor_asp|Add1~11\ : std_logic;
SIGNAL \cor_asp|Add1~12\ : std_logic;
SIGNAL \cor_asp|Add1~13\ : std_logic;
SIGNAL \cor_asp|Add1~14\ : std_logic;
SIGNAL \cor_asp|Add1~15\ : std_logic;
SIGNAL \cor_asp|Add1~16\ : std_logic;
SIGNAL \cor_asp|Add1~17\ : std_logic;
SIGNAL \cor_asp|Add1~18\ : std_logic;
SIGNAL \cor_asp|Add1~19\ : std_logic;
SIGNAL \cor_asp|Add1~20\ : std_logic;
SIGNAL \cor_asp|Add1~21\ : std_logic;
SIGNAL \cor_asp|Add1~22\ : std_logic;
SIGNAL \cor_asp|Add1~23\ : std_logic;
SIGNAL \cor_asp|Add1~24\ : std_logic;
SIGNAL \cor_asp|Add1~25\ : std_logic;
SIGNAL \cor_asp|Add1~26\ : std_logic;
SIGNAL \cor_asp|Add1~27\ : std_logic;
SIGNAL \cor_asp|Add1~28\ : std_logic;
SIGNAL \cor_asp|Add1~29\ : std_logic;
SIGNAL \cor_asp|Add1~30\ : std_logic;
SIGNAL \cor_asp|Add1~31\ : std_logic;
SIGNAL \cor_asp|Add1~32\ : std_logic;
SIGNAL \cor_asp|Add1~33\ : std_logic;
SIGNAL \cor_asp|Add1~34\ : std_logic;
SIGNAL \cor_asp|Add1~35\ : std_logic;
SIGNAL \cor_asp|Add1~36\ : std_logic;
SIGNAL \cor_asp|Add1~37\ : std_logic;
SIGNAL \cor_asp|Add1~38\ : std_logic;
SIGNAL \cor_asp|Add1~39\ : std_logic;
SIGNAL \cor_asp|Mult2~mac_resulta\ : std_logic;
SIGNAL \cor_asp|Mult2~309\ : std_logic;
SIGNAL \cor_asp|Mult2~310\ : std_logic;
SIGNAL \cor_asp|Mult2~311\ : std_logic;
SIGNAL \cor_asp|Mult2~312\ : std_logic;
SIGNAL \cor_asp|Mult2~313\ : std_logic;
SIGNAL \cor_asp|Mult2~314\ : std_logic;
SIGNAL \cor_asp|Mult2~315\ : std_logic;
SIGNAL \cor_asp|Mult2~316\ : std_logic;
SIGNAL \cor_asp|Mult2~317\ : std_logic;
SIGNAL \cor_asp|Mult2~318\ : std_logic;
SIGNAL \cor_asp|Mult2~319\ : std_logic;
SIGNAL \cor_asp|Mult2~320\ : std_logic;
SIGNAL \cor_asp|Mult2~321\ : std_logic;
SIGNAL \cor_asp|Mult2~322\ : std_logic;
SIGNAL \cor_asp|Mult2~323\ : std_logic;
SIGNAL \cor_asp|Mult2~324\ : std_logic;
SIGNAL \cor_asp|Mult2~325\ : std_logic;
SIGNAL \cor_asp|Mult2~326\ : std_logic;
SIGNAL \cor_asp|Mult2~327\ : std_logic;
SIGNAL \cor_asp|Mult2~328\ : std_logic;
SIGNAL \cor_asp|Mult2~329\ : std_logic;
SIGNAL \cor_asp|Mult2~330\ : std_logic;
SIGNAL \cor_asp|Mult2~331\ : std_logic;
SIGNAL \cor_asp|Mult2~332\ : std_logic;
SIGNAL \cor_asp|Mult2~333\ : std_logic;
SIGNAL \cor_asp|Mult2~334\ : std_logic;
SIGNAL \cor_asp|Mult2~335\ : std_logic;
SIGNAL \cor_asp|Mult2~336\ : std_logic;
SIGNAL \cor_asp|Mult2~337\ : std_logic;
SIGNAL \cor_asp|Mult2~338\ : std_logic;
SIGNAL \cor_asp|Mult2~339\ : std_logic;
SIGNAL \cor_asp|Mult3~mac_resulta\ : std_logic;
SIGNAL \cor_asp|Mult3~309\ : std_logic;
SIGNAL \cor_asp|Mult3~310\ : std_logic;
SIGNAL \cor_asp|Mult3~311\ : std_logic;
SIGNAL \cor_asp|Mult3~312\ : std_logic;
SIGNAL \cor_asp|Mult3~313\ : std_logic;
SIGNAL \cor_asp|Mult3~314\ : std_logic;
SIGNAL \cor_asp|Mult3~315\ : std_logic;
SIGNAL \cor_asp|Mult3~316\ : std_logic;
SIGNAL \cor_asp|Mult3~317\ : std_logic;
SIGNAL \cor_asp|Mult3~318\ : std_logic;
SIGNAL \cor_asp|Mult3~319\ : std_logic;
SIGNAL \cor_asp|Mult3~320\ : std_logic;
SIGNAL \cor_asp|Mult3~321\ : std_logic;
SIGNAL \cor_asp|Mult3~322\ : std_logic;
SIGNAL \cor_asp|Mult3~323\ : std_logic;
SIGNAL \cor_asp|Mult3~324\ : std_logic;
SIGNAL \cor_asp|Mult3~325\ : std_logic;
SIGNAL \cor_asp|Mult3~326\ : std_logic;
SIGNAL \cor_asp|Mult3~327\ : std_logic;
SIGNAL \cor_asp|Mult3~328\ : std_logic;
SIGNAL \cor_asp|Mult3~329\ : std_logic;
SIGNAL \cor_asp|Mult3~330\ : std_logic;
SIGNAL \cor_asp|Mult3~331\ : std_logic;
SIGNAL \cor_asp|Mult3~332\ : std_logic;
SIGNAL \cor_asp|Mult3~333\ : std_logic;
SIGNAL \cor_asp|Mult3~334\ : std_logic;
SIGNAL \cor_asp|Mult3~335\ : std_logic;
SIGNAL \cor_asp|Mult3~336\ : std_logic;
SIGNAL \cor_asp|Mult3~337\ : std_logic;
SIGNAL \cor_asp|Mult3~338\ : std_logic;
SIGNAL \cor_asp|Mult3~339\ : std_logic;
SIGNAL \cor_asp|Mult4~mac_resulta\ : std_logic;
SIGNAL \cor_asp|Mult4~309\ : std_logic;
SIGNAL \cor_asp|Mult4~310\ : std_logic;
SIGNAL \cor_asp|Mult4~311\ : std_logic;
SIGNAL \cor_asp|Mult4~312\ : std_logic;
SIGNAL \cor_asp|Mult4~313\ : std_logic;
SIGNAL \cor_asp|Mult4~314\ : std_logic;
SIGNAL \cor_asp|Mult4~315\ : std_logic;
SIGNAL \cor_asp|Mult4~316\ : std_logic;
SIGNAL \cor_asp|Mult4~317\ : std_logic;
SIGNAL \cor_asp|Mult4~318\ : std_logic;
SIGNAL \cor_asp|Mult4~319\ : std_logic;
SIGNAL \cor_asp|Mult4~320\ : std_logic;
SIGNAL \cor_asp|Mult4~321\ : std_logic;
SIGNAL \cor_asp|Mult4~322\ : std_logic;
SIGNAL \cor_asp|Mult4~323\ : std_logic;
SIGNAL \cor_asp|Mult4~324\ : std_logic;
SIGNAL \cor_asp|Mult4~325\ : std_logic;
SIGNAL \cor_asp|Mult4~326\ : std_logic;
SIGNAL \cor_asp|Mult4~327\ : std_logic;
SIGNAL \cor_asp|Mult4~328\ : std_logic;
SIGNAL \cor_asp|Mult4~329\ : std_logic;
SIGNAL \cor_asp|Mult4~330\ : std_logic;
SIGNAL \cor_asp|Mult4~331\ : std_logic;
SIGNAL \cor_asp|Mult4~332\ : std_logic;
SIGNAL \cor_asp|Mult4~333\ : std_logic;
SIGNAL \cor_asp|Mult4~334\ : std_logic;
SIGNAL \cor_asp|Mult4~335\ : std_logic;
SIGNAL \cor_asp|Mult4~336\ : std_logic;
SIGNAL \cor_asp|Mult4~337\ : std_logic;
SIGNAL \cor_asp|Mult4~338\ : std_logic;
SIGNAL \cor_asp|Mult4~339\ : std_logic;
SIGNAL \cor_asp|Mult5~mac_resulta\ : std_logic;
SIGNAL \cor_asp|Mult5~309\ : std_logic;
SIGNAL \cor_asp|Mult5~310\ : std_logic;
SIGNAL \cor_asp|Mult5~311\ : std_logic;
SIGNAL \cor_asp|Mult5~312\ : std_logic;
SIGNAL \cor_asp|Mult5~313\ : std_logic;
SIGNAL \cor_asp|Mult5~314\ : std_logic;
SIGNAL \cor_asp|Mult5~315\ : std_logic;
SIGNAL \cor_asp|Mult5~316\ : std_logic;
SIGNAL \cor_asp|Mult5~317\ : std_logic;
SIGNAL \cor_asp|Mult5~318\ : std_logic;
SIGNAL \cor_asp|Mult5~319\ : std_logic;
SIGNAL \cor_asp|Mult5~320\ : std_logic;
SIGNAL \cor_asp|Mult5~321\ : std_logic;
SIGNAL \cor_asp|Mult5~322\ : std_logic;
SIGNAL \cor_asp|Mult5~323\ : std_logic;
SIGNAL \cor_asp|Mult5~324\ : std_logic;
SIGNAL \cor_asp|Mult5~325\ : std_logic;
SIGNAL \cor_asp|Mult5~326\ : std_logic;
SIGNAL \cor_asp|Mult5~327\ : std_logic;
SIGNAL \cor_asp|Mult5~328\ : std_logic;
SIGNAL \cor_asp|Mult5~329\ : std_logic;
SIGNAL \cor_asp|Mult5~330\ : std_logic;
SIGNAL \cor_asp|Mult5~331\ : std_logic;
SIGNAL \cor_asp|Mult5~332\ : std_logic;
SIGNAL \cor_asp|Mult5~333\ : std_logic;
SIGNAL \cor_asp|Mult5~334\ : std_logic;
SIGNAL \cor_asp|Mult5~335\ : std_logic;
SIGNAL \cor_asp|Mult5~336\ : std_logic;
SIGNAL \cor_asp|Mult5~337\ : std_logic;
SIGNAL \cor_asp|Mult5~338\ : std_logic;
SIGNAL \cor_asp|Mult5~339\ : std_logic;
SIGNAL \cor_asp|Mult6~mac_resulta\ : std_logic;
SIGNAL \cor_asp|Mult6~309\ : std_logic;
SIGNAL \cor_asp|Mult6~310\ : std_logic;
SIGNAL \cor_asp|Mult6~311\ : std_logic;
SIGNAL \cor_asp|Mult6~312\ : std_logic;
SIGNAL \cor_asp|Mult6~313\ : std_logic;
SIGNAL \cor_asp|Mult6~314\ : std_logic;
SIGNAL \cor_asp|Mult6~315\ : std_logic;
SIGNAL \cor_asp|Mult6~316\ : std_logic;
SIGNAL \cor_asp|Mult6~317\ : std_logic;
SIGNAL \cor_asp|Mult6~318\ : std_logic;
SIGNAL \cor_asp|Mult6~319\ : std_logic;
SIGNAL \cor_asp|Mult6~320\ : std_logic;
SIGNAL \cor_asp|Mult6~321\ : std_logic;
SIGNAL \cor_asp|Mult6~322\ : std_logic;
SIGNAL \cor_asp|Mult6~323\ : std_logic;
SIGNAL \cor_asp|Mult6~324\ : std_logic;
SIGNAL \cor_asp|Mult6~325\ : std_logic;
SIGNAL \cor_asp|Mult6~326\ : std_logic;
SIGNAL \cor_asp|Mult6~327\ : std_logic;
SIGNAL \cor_asp|Mult6~328\ : std_logic;
SIGNAL \cor_asp|Mult6~329\ : std_logic;
SIGNAL \cor_asp|Mult6~330\ : std_logic;
SIGNAL \cor_asp|Mult6~331\ : std_logic;
SIGNAL \cor_asp|Mult6~332\ : std_logic;
SIGNAL \cor_asp|Mult6~333\ : std_logic;
SIGNAL \cor_asp|Mult6~334\ : std_logic;
SIGNAL \cor_asp|Mult6~335\ : std_logic;
SIGNAL \cor_asp|Mult6~336\ : std_logic;
SIGNAL \cor_asp|Mult6~337\ : std_logic;
SIGNAL \cor_asp|Mult6~338\ : std_logic;
SIGNAL \cor_asp|Mult6~339\ : std_logic;
SIGNAL \cor_asp|Mult7~mac_resulta\ : std_logic;
SIGNAL \cor_asp|Mult7~309\ : std_logic;
SIGNAL \cor_asp|Mult7~310\ : std_logic;
SIGNAL \cor_asp|Mult7~311\ : std_logic;
SIGNAL \cor_asp|Mult7~312\ : std_logic;
SIGNAL \cor_asp|Mult7~313\ : std_logic;
SIGNAL \cor_asp|Mult7~314\ : std_logic;
SIGNAL \cor_asp|Mult7~315\ : std_logic;
SIGNAL \cor_asp|Mult7~316\ : std_logic;
SIGNAL \cor_asp|Mult7~317\ : std_logic;
SIGNAL \cor_asp|Mult7~318\ : std_logic;
SIGNAL \cor_asp|Mult7~319\ : std_logic;
SIGNAL \cor_asp|Mult7~320\ : std_logic;
SIGNAL \cor_asp|Mult7~321\ : std_logic;
SIGNAL \cor_asp|Mult7~322\ : std_logic;
SIGNAL \cor_asp|Mult7~323\ : std_logic;
SIGNAL \cor_asp|Mult7~324\ : std_logic;
SIGNAL \cor_asp|Mult7~325\ : std_logic;
SIGNAL \cor_asp|Mult7~326\ : std_logic;
SIGNAL \cor_asp|Mult7~327\ : std_logic;
SIGNAL \cor_asp|Mult7~328\ : std_logic;
SIGNAL \cor_asp|Mult7~329\ : std_logic;
SIGNAL \cor_asp|Mult7~330\ : std_logic;
SIGNAL \cor_asp|Mult7~331\ : std_logic;
SIGNAL \cor_asp|Mult7~332\ : std_logic;
SIGNAL \cor_asp|Mult7~333\ : std_logic;
SIGNAL \cor_asp|Mult7~334\ : std_logic;
SIGNAL \cor_asp|Mult7~335\ : std_logic;
SIGNAL \cor_asp|Mult7~336\ : std_logic;
SIGNAL \cor_asp|Mult7~337\ : std_logic;
SIGNAL \cor_asp|Mult7~338\ : std_logic;
SIGNAL \cor_asp|Mult7~339\ : std_logic;
SIGNAL \cor_asp|Mult8~mac_resulta\ : std_logic;
SIGNAL \cor_asp|Mult8~309\ : std_logic;
SIGNAL \cor_asp|Mult8~310\ : std_logic;
SIGNAL \cor_asp|Mult8~311\ : std_logic;
SIGNAL \cor_asp|Mult8~312\ : std_logic;
SIGNAL \cor_asp|Mult8~313\ : std_logic;
SIGNAL \cor_asp|Mult8~314\ : std_logic;
SIGNAL \cor_asp|Mult8~315\ : std_logic;
SIGNAL \cor_asp|Mult8~316\ : std_logic;
SIGNAL \cor_asp|Mult8~317\ : std_logic;
SIGNAL \cor_asp|Mult8~318\ : std_logic;
SIGNAL \cor_asp|Mult8~319\ : std_logic;
SIGNAL \cor_asp|Mult8~320\ : std_logic;
SIGNAL \cor_asp|Mult8~321\ : std_logic;
SIGNAL \cor_asp|Mult8~322\ : std_logic;
SIGNAL \cor_asp|Mult8~323\ : std_logic;
SIGNAL \cor_asp|Mult8~324\ : std_logic;
SIGNAL \cor_asp|Mult8~325\ : std_logic;
SIGNAL \cor_asp|Mult8~326\ : std_logic;
SIGNAL \cor_asp|Mult8~327\ : std_logic;
SIGNAL \cor_asp|Mult8~328\ : std_logic;
SIGNAL \cor_asp|Mult8~329\ : std_logic;
SIGNAL \cor_asp|Mult8~330\ : std_logic;
SIGNAL \cor_asp|Mult8~331\ : std_logic;
SIGNAL \cor_asp|Mult8~332\ : std_logic;
SIGNAL \cor_asp|Mult8~333\ : std_logic;
SIGNAL \cor_asp|Mult8~334\ : std_logic;
SIGNAL \cor_asp|Mult8~335\ : std_logic;
SIGNAL \cor_asp|Mult8~336\ : std_logic;
SIGNAL \cor_asp|Mult8~337\ : std_logic;
SIGNAL \cor_asp|Mult8~338\ : std_logic;
SIGNAL \cor_asp|Mult8~339\ : std_logic;
SIGNAL \cor_asp|Mult9~mac_resulta\ : std_logic;
SIGNAL \cor_asp|Add0~126\ : std_logic;
SIGNAL \cor_asp|Add0~53_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~54\ : std_logic;
SIGNAL \cor_asp|Add0~57_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~58\ : std_logic;
SIGNAL \cor_asp|Add0~61_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~62\ : std_logic;
SIGNAL \cor_asp|Add0~65_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~66\ : std_logic;
SIGNAL \cor_asp|Add0~33_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~34\ : std_logic;
SIGNAL \cor_asp|Add0~89_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~90\ : std_logic;
SIGNAL \cor_asp|Add0~93_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~94\ : std_logic;
SIGNAL \cor_asp|Add0~97_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~98\ : std_logic;
SIGNAL \cor_asp|Add0~101_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~102\ : std_logic;
SIGNAL \cor_asp|Add0~37_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~38\ : std_logic;
SIGNAL \cor_asp|Add0~105_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~106\ : std_logic;
SIGNAL \cor_asp|Add0~41_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~42\ : std_logic;
SIGNAL \cor_asp|Add0~45_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~46\ : std_logic;
SIGNAL \cor_asp|Add0~49_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~50\ : std_logic;
SIGNAL \cor_asp|Add0~13_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~14\ : std_logic;
SIGNAL \cor_asp|Add0~69_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~70\ : std_logic;
SIGNAL \cor_asp|Add0~73_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~74\ : std_logic;
SIGNAL \cor_asp|Add0~77_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~78\ : std_logic;
SIGNAL \cor_asp|Add0~81_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~82\ : std_logic;
SIGNAL \cor_asp|Add0~17_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~18\ : std_logic;
SIGNAL \cor_asp|Add0~85_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~86\ : std_logic;
SIGNAL \cor_asp|Add0~21_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~22\ : std_logic;
SIGNAL \cor_asp|Add0~25_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~26\ : std_logic;
SIGNAL \cor_asp|Add0~29_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~30\ : std_logic;
SIGNAL \cor_asp|Add0~5_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~6\ : std_logic;
SIGNAL \cor_asp|Add0~9_sumout\ : std_logic;
SIGNAL \cor_asp|Add0~10\ : std_logic;
SIGNAL \cor_asp|Add0~1_sumout\ : std_logic;
SIGNAL \cor_asp|correlation[0]~0_combout\ : std_logic;
SIGNAL \cor_asp|correlation[0]~1_combout\ : std_logic;
SIGNAL \cor_asp|correlation[0]~2_combout\ : std_logic;
SIGNAL \cor_asp|correlation[0]~3_combout\ : std_logic;
SIGNAL \cor_asp|correlation[0]~4_combout\ : std_logic;
SIGNAL \cor_asp|correlation[0]~5_combout\ : std_logic;
SIGNAL \cor_asp|correlation[0]~6_combout\ : std_logic;
SIGNAL \cor_asp|correlation[0]~7_combout\ : std_logic;
SIGNAL \cor_asp|Mult9~309\ : std_logic;
SIGNAL \cor_asp|Mult9~310\ : std_logic;
SIGNAL \cor_asp|Mult9~311\ : std_logic;
SIGNAL \cor_asp|Mult9~312\ : std_logic;
SIGNAL \cor_asp|Mult9~313\ : std_logic;
SIGNAL \cor_asp|Mult9~314\ : std_logic;
SIGNAL \cor_asp|Mult9~315\ : std_logic;
SIGNAL \cor_asp|Mult9~316\ : std_logic;
SIGNAL \cor_asp|Mult9~317\ : std_logic;
SIGNAL \cor_asp|Mult9~318\ : std_logic;
SIGNAL \cor_asp|Mult9~319\ : std_logic;
SIGNAL \cor_asp|Mult9~320\ : std_logic;
SIGNAL \cor_asp|Mult9~321\ : std_logic;
SIGNAL \cor_asp|Mult9~322\ : std_logic;
SIGNAL \cor_asp|Mult9~323\ : std_logic;
SIGNAL \cor_asp|Mult9~324\ : std_logic;
SIGNAL \cor_asp|Mult9~325\ : std_logic;
SIGNAL \cor_asp|Mult9~326\ : std_logic;
SIGNAL \cor_asp|Mult9~327\ : std_logic;
SIGNAL \cor_asp|Mult9~328\ : std_logic;
SIGNAL \cor_asp|Mult9~329\ : std_logic;
SIGNAL \cor_asp|Mult9~330\ : std_logic;
SIGNAL \cor_asp|Mult9~331\ : std_logic;
SIGNAL \cor_asp|Mult9~332\ : std_logic;
SIGNAL \cor_asp|Mult9~333\ : std_logic;
SIGNAL \cor_asp|Mult9~334\ : std_logic;
SIGNAL \cor_asp|Mult9~335\ : std_logic;
SIGNAL \cor_asp|Mult9~336\ : std_logic;
SIGNAL \cor_asp|Mult9~337\ : std_logic;
SIGNAL \cor_asp|Mult9~338\ : std_logic;
SIGNAL \cor_asp|Mult9~339\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|recv.data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \cor_asp|index\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cor_asp|correlation\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \tdma_min|slots|count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cor_asp|send.data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \test_cor|send.data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ALT_INV_flag~input_o\ : std_logic;
SIGNAL \ALT_INV_calc~input_o\ : std_logic;
SIGNAL \cor_asp|ALT_INV_avgBuffer[7][0]~23_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_avgBuffer[6][0]~20_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_avgBuffer[10][0]~18_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_avgBuffer[15][0]~15_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_avgBuffer[3][0]~11_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_avgBuffer[2][0]~8_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cor_asp|ALT_INV_avgBuffer[18][0]~6_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_avgBuffer[1][0]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~6_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_avgBuffer[19][0]~2_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_avgBuffer[0][0]~0_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cor_asp|ALT_INV_index\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\ : std_logic;
SIGNAL \cor_asp|ALT_INV_correlation[0]~6_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_correlation[0]~5_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_correlation[0]~4_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_correlation[0]~3_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_correlation[0]~2_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_correlation[0]~1_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_correlation[0]~0_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_enable~q\ : std_logic;
SIGNAL \cor_asp|ALT_INV_flag~q\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[31]~94_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[31]~93_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[30]~91_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[30]~90_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[29]~88_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[29]~87_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[28]~85_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[28]~84_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[27]~82_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[27]~81_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[26]~79_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[26]~78_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[25]~76_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[25]~75_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[24]~73_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[24]~72_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[23]~70_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[23]~69_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[22]~67_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[22]~66_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[21]~64_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[21]~63_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[20]~61_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[20]~60_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[19]~58_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[19]~57_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[18]~55_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[18]~54_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[17]~52_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[17]~51_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[16]~49_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[16]~48_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[15]~46_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[15]~45_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[14]~43_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[14]~42_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[13]~40_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[13]~39_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[12]~37_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[12]~36_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[11]~34_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[11]~33_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[10]~31_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[10]~30_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[9]~28_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[9]~27_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[8]~25_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[8]~24_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[7]~22_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[7]~21_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[6]~19_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[6]~18_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[5]~16_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[5]~15_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[4]~13_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[4]~12_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[3]~10_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[3]~9_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[2]~7_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[2]~6_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[1]~4_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[1]~3_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[0]~1_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|slots|ALT_INV_count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_recv.data\ : std_logic_vector(31 DOWNTO 17);
SIGNAL \cor_asp|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_recv.data[2]~4_combout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Add0~125_sumout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Add0~121_sumout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \cor_asp|ALT_INV_Add0~73_sumout\ : std_logic;

BEGIN

ww_clock <= clock;
ww_avgVal <= avgVal;
ww_calc <= calc;
ww_flag <= flag;
recvOut <= ww_recvOut;
sendCorr <= ww_sendCorr;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\(0) <= \cor_asp|send.data\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\(0) <= \test_cor|send.data\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\(0) <= \cor_asp|send.data\(1);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\(0) <= \cor_asp|send.data\(2);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\(0) <= \cor_asp|send.data\(3);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\(0) <= \cor_asp|send.data\(4);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\(0) <= \cor_asp|send.data\(5);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\(0) <= \cor_asp|send.data\(6);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\(0) <= \cor_asp|send.data\(7);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\(0) <= \cor_asp|send.data\(8);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\(0) <= \cor_asp|send.data\(9);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\(0) <= \cor_asp|send.data\(10);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\(0) <= \cor_asp|send.data\(11);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\(0) <= \cor_asp|send.data\(12);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\(0) <= \cor_asp|send.data\(13);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\(0) <= \cor_asp|send.data\(14);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\(0) <= \cor_asp|send.data\(15);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\(0) <= \cor_asp|send.data\(16);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\(0) <= \test_cor|send.data\(17);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\(0) <= vcc;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\(0) <= vcc;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\(0) <= vcc;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\(0) <= vcc;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\(0);

\cor_asp|Mult9~mac_AX_bus\ <= (\cor_asp|avgBuffer[0][15]~q\ & \cor_asp|avgBuffer[0][14]~q\ & \cor_asp|avgBuffer[0][13]~q\ & \cor_asp|avgBuffer[0][12]~q\ & \cor_asp|avgBuffer[0][11]~q\ & \cor_asp|avgBuffer[0][10]~q\ & \cor_asp|avgBuffer[0][9]~q\ & 
\cor_asp|avgBuffer[0][8]~q\ & \cor_asp|avgBuffer[0][7]~q\ & \cor_asp|avgBuffer[0][6]~q\ & \cor_asp|avgBuffer[0][5]~q\ & \cor_asp|avgBuffer[0][4]~q\ & \cor_asp|avgBuffer[0][3]~q\ & \cor_asp|avgBuffer[0][2]~q\ & \cor_asp|avgBuffer[0][1]~q\ & 
\cor_asp|avgBuffer[0][0]~q\);

\cor_asp|Mult9~mac_AY_bus\ <= (\cor_asp|avgBuffer[19][15]~q\ & \cor_asp|avgBuffer[19][14]~q\ & \cor_asp|avgBuffer[19][13]~q\ & \cor_asp|avgBuffer[19][12]~q\ & \cor_asp|avgBuffer[19][11]~q\ & \cor_asp|avgBuffer[19][10]~q\ & \cor_asp|avgBuffer[19][9]~q\ & 
\cor_asp|avgBuffer[19][8]~q\ & \cor_asp|avgBuffer[19][7]~q\ & \cor_asp|avgBuffer[19][6]~q\ & \cor_asp|avgBuffer[19][5]~q\ & \cor_asp|avgBuffer[19][4]~q\ & \cor_asp|avgBuffer[19][3]~q\ & \cor_asp|avgBuffer[19][2]~q\ & \cor_asp|avgBuffer[19][1]~q\ & 
\cor_asp|avgBuffer[19][0]~q\);

\cor_asp|Mult9~mac_BX_bus\ <= (\cor_asp|Mult8~339\ & \cor_asp|Mult8~338\ & \cor_asp|Mult8~337\ & \cor_asp|Mult8~336\ & \cor_asp|Mult8~335\ & \cor_asp|Mult8~334\ & \cor_asp|Mult8~333\ & \cor_asp|Mult8~332\ & \cor_asp|Mult8~331\ & \cor_asp|Mult8~330\ & 
\cor_asp|Mult8~329\ & \cor_asp|Mult8~328\ & \cor_asp|Mult8~327\ & \cor_asp|Mult8~326\);

\cor_asp|Mult9~mac_BY_bus\ <= (\cor_asp|Mult8~325\ & \cor_asp|Mult8~324\ & \cor_asp|Mult8~323\ & \cor_asp|Mult8~322\ & \cor_asp|Mult8~321\ & \cor_asp|Mult8~320\ & \cor_asp|Mult8~319\ & \cor_asp|Mult8~318\ & \cor_asp|Mult8~317\ & \cor_asp|Mult8~316\ & 
\cor_asp|Mult8~315\ & \cor_asp|Mult8~314\ & \cor_asp|Mult8~313\ & \cor_asp|Mult8~312\ & \cor_asp|Mult8~311\ & \cor_asp|Mult8~310\ & \cor_asp|Mult8~309\ & \cor_asp|Mult8~mac_resulta\);

\cor_asp|Mult9~mac_resulta\ <= \cor_asp|Mult9~mac_RESULTA_bus\(0);
\cor_asp|Mult9~309\ <= \cor_asp|Mult9~mac_RESULTA_bus\(1);
\cor_asp|Mult9~310\ <= \cor_asp|Mult9~mac_RESULTA_bus\(2);
\cor_asp|Mult9~311\ <= \cor_asp|Mult9~mac_RESULTA_bus\(3);
\cor_asp|Mult9~312\ <= \cor_asp|Mult9~mac_RESULTA_bus\(4);
\cor_asp|Mult9~313\ <= \cor_asp|Mult9~mac_RESULTA_bus\(5);
\cor_asp|Mult9~314\ <= \cor_asp|Mult9~mac_RESULTA_bus\(6);
\cor_asp|Mult9~315\ <= \cor_asp|Mult9~mac_RESULTA_bus\(7);
\cor_asp|Mult9~316\ <= \cor_asp|Mult9~mac_RESULTA_bus\(8);
\cor_asp|Mult9~317\ <= \cor_asp|Mult9~mac_RESULTA_bus\(9);
\cor_asp|Mult9~318\ <= \cor_asp|Mult9~mac_RESULTA_bus\(10);
\cor_asp|Mult9~319\ <= \cor_asp|Mult9~mac_RESULTA_bus\(11);
\cor_asp|Mult9~320\ <= \cor_asp|Mult9~mac_RESULTA_bus\(12);
\cor_asp|Mult9~321\ <= \cor_asp|Mult9~mac_RESULTA_bus\(13);
\cor_asp|Mult9~322\ <= \cor_asp|Mult9~mac_RESULTA_bus\(14);
\cor_asp|Mult9~323\ <= \cor_asp|Mult9~mac_RESULTA_bus\(15);
\cor_asp|Mult9~324\ <= \cor_asp|Mult9~mac_RESULTA_bus\(16);
\cor_asp|Mult9~325\ <= \cor_asp|Mult9~mac_RESULTA_bus\(17);
\cor_asp|Mult9~326\ <= \cor_asp|Mult9~mac_RESULTA_bus\(18);
\cor_asp|Mult9~327\ <= \cor_asp|Mult9~mac_RESULTA_bus\(19);
\cor_asp|Mult9~328\ <= \cor_asp|Mult9~mac_RESULTA_bus\(20);
\cor_asp|Mult9~329\ <= \cor_asp|Mult9~mac_RESULTA_bus\(21);
\cor_asp|Mult9~330\ <= \cor_asp|Mult9~mac_RESULTA_bus\(22);
\cor_asp|Mult9~331\ <= \cor_asp|Mult9~mac_RESULTA_bus\(23);
\cor_asp|Mult9~332\ <= \cor_asp|Mult9~mac_RESULTA_bus\(24);
\cor_asp|Mult9~333\ <= \cor_asp|Mult9~mac_RESULTA_bus\(25);
\cor_asp|Mult9~334\ <= \cor_asp|Mult9~mac_RESULTA_bus\(26);
\cor_asp|Mult9~335\ <= \cor_asp|Mult9~mac_RESULTA_bus\(27);
\cor_asp|Mult9~336\ <= \cor_asp|Mult9~mac_RESULTA_bus\(28);
\cor_asp|Mult9~337\ <= \cor_asp|Mult9~mac_RESULTA_bus\(29);
\cor_asp|Mult9~338\ <= \cor_asp|Mult9~mac_RESULTA_bus\(30);
\cor_asp|Mult9~339\ <= \cor_asp|Mult9~mac_RESULTA_bus\(31);
\cor_asp|Mult9~8\ <= \cor_asp|Mult9~mac_RESULTA_bus\(32);
\cor_asp|Mult9~9\ <= \cor_asp|Mult9~mac_RESULTA_bus\(33);
\cor_asp|Mult9~10\ <= \cor_asp|Mult9~mac_RESULTA_bus\(34);
\cor_asp|Mult9~11\ <= \cor_asp|Mult9~mac_RESULTA_bus\(35);
\cor_asp|Mult9~12\ <= \cor_asp|Mult9~mac_RESULTA_bus\(36);
\cor_asp|Mult9~13\ <= \cor_asp|Mult9~mac_RESULTA_bus\(37);
\cor_asp|Mult9~14\ <= \cor_asp|Mult9~mac_RESULTA_bus\(38);
\cor_asp|Mult9~15\ <= \cor_asp|Mult9~mac_RESULTA_bus\(39);
\cor_asp|Mult9~16\ <= \cor_asp|Mult9~mac_RESULTA_bus\(40);
\cor_asp|Mult9~17\ <= \cor_asp|Mult9~mac_RESULTA_bus\(41);
\cor_asp|Mult9~18\ <= \cor_asp|Mult9~mac_RESULTA_bus\(42);
\cor_asp|Mult9~19\ <= \cor_asp|Mult9~mac_RESULTA_bus\(43);
\cor_asp|Mult9~20\ <= \cor_asp|Mult9~mac_RESULTA_bus\(44);
\cor_asp|Mult9~21\ <= \cor_asp|Mult9~mac_RESULTA_bus\(45);
\cor_asp|Mult9~22\ <= \cor_asp|Mult9~mac_RESULTA_bus\(46);
\cor_asp|Mult9~23\ <= \cor_asp|Mult9~mac_RESULTA_bus\(47);
\cor_asp|Mult9~24\ <= \cor_asp|Mult9~mac_RESULTA_bus\(48);
\cor_asp|Mult9~25\ <= \cor_asp|Mult9~mac_RESULTA_bus\(49);
\cor_asp|Mult9~26\ <= \cor_asp|Mult9~mac_RESULTA_bus\(50);
\cor_asp|Mult9~27\ <= \cor_asp|Mult9~mac_RESULTA_bus\(51);
\cor_asp|Mult9~28\ <= \cor_asp|Mult9~mac_RESULTA_bus\(52);
\cor_asp|Mult9~29\ <= \cor_asp|Mult9~mac_RESULTA_bus\(53);
\cor_asp|Mult9~30\ <= \cor_asp|Mult9~mac_RESULTA_bus\(54);
\cor_asp|Mult9~31\ <= \cor_asp|Mult9~mac_RESULTA_bus\(55);
\cor_asp|Mult9~32\ <= \cor_asp|Mult9~mac_RESULTA_bus\(56);
\cor_asp|Mult9~33\ <= \cor_asp|Mult9~mac_RESULTA_bus\(57);
\cor_asp|Mult9~34\ <= \cor_asp|Mult9~mac_RESULTA_bus\(58);
\cor_asp|Mult9~35\ <= \cor_asp|Mult9~mac_RESULTA_bus\(59);
\cor_asp|Mult9~36\ <= \cor_asp|Mult9~mac_RESULTA_bus\(60);
\cor_asp|Mult9~37\ <= \cor_asp|Mult9~mac_RESULTA_bus\(61);
\cor_asp|Mult9~38\ <= \cor_asp|Mult9~mac_RESULTA_bus\(62);
\cor_asp|Mult9~39\ <= \cor_asp|Mult9~mac_RESULTA_bus\(63);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\(0) <= vcc;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ <= (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\(0) <= vcc;

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\(0);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\(0) <= \~GND~combout\;

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\ <= (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\(0);

\cor_asp|Mult8~mac_AX_bus\ <= (\cor_asp|avgBuffer[1][15]~q\ & \cor_asp|avgBuffer[1][14]~q\ & \cor_asp|avgBuffer[1][13]~q\ & \cor_asp|avgBuffer[1][12]~q\ & \cor_asp|avgBuffer[1][11]~q\ & \cor_asp|avgBuffer[1][10]~q\ & \cor_asp|avgBuffer[1][9]~q\ & 
\cor_asp|avgBuffer[1][8]~q\ & \cor_asp|avgBuffer[1][7]~q\ & \cor_asp|avgBuffer[1][6]~q\ & \cor_asp|avgBuffer[1][5]~q\ & \cor_asp|avgBuffer[1][4]~q\ & \cor_asp|avgBuffer[1][3]~q\ & \cor_asp|avgBuffer[1][2]~q\ & \cor_asp|avgBuffer[1][1]~q\ & 
\cor_asp|avgBuffer[1][0]~q\);

\cor_asp|Mult8~mac_AY_bus\ <= (\cor_asp|avgBuffer[18][15]~q\ & \cor_asp|avgBuffer[18][14]~q\ & \cor_asp|avgBuffer[18][13]~q\ & \cor_asp|avgBuffer[18][12]~q\ & \cor_asp|avgBuffer[18][11]~q\ & \cor_asp|avgBuffer[18][10]~q\ & \cor_asp|avgBuffer[18][9]~q\ & 
\cor_asp|avgBuffer[18][8]~q\ & \cor_asp|avgBuffer[18][7]~q\ & \cor_asp|avgBuffer[18][6]~q\ & \cor_asp|avgBuffer[18][5]~q\ & \cor_asp|avgBuffer[18][4]~q\ & \cor_asp|avgBuffer[18][3]~q\ & \cor_asp|avgBuffer[18][2]~q\ & \cor_asp|avgBuffer[18][1]~q\ & 
\cor_asp|avgBuffer[18][0]~q\);

\cor_asp|Mult8~mac_BX_bus\ <= (\cor_asp|Mult7~339\ & \cor_asp|Mult7~338\ & \cor_asp|Mult7~337\ & \cor_asp|Mult7~336\ & \cor_asp|Mult7~335\ & \cor_asp|Mult7~334\ & \cor_asp|Mult7~333\ & \cor_asp|Mult7~332\ & \cor_asp|Mult7~331\ & \cor_asp|Mult7~330\ & 
\cor_asp|Mult7~329\ & \cor_asp|Mult7~328\ & \cor_asp|Mult7~327\ & \cor_asp|Mult7~326\);

\cor_asp|Mult8~mac_BY_bus\ <= (\cor_asp|Mult7~325\ & \cor_asp|Mult7~324\ & \cor_asp|Mult7~323\ & \cor_asp|Mult7~322\ & \cor_asp|Mult7~321\ & \cor_asp|Mult7~320\ & \cor_asp|Mult7~319\ & \cor_asp|Mult7~318\ & \cor_asp|Mult7~317\ & \cor_asp|Mult7~316\ & 
\cor_asp|Mult7~315\ & \cor_asp|Mult7~314\ & \cor_asp|Mult7~313\ & \cor_asp|Mult7~312\ & \cor_asp|Mult7~311\ & \cor_asp|Mult7~310\ & \cor_asp|Mult7~309\ & \cor_asp|Mult7~mac_resulta\);

\cor_asp|Mult8~mac_resulta\ <= \cor_asp|Mult8~mac_RESULTA_bus\(0);
\cor_asp|Mult8~309\ <= \cor_asp|Mult8~mac_RESULTA_bus\(1);
\cor_asp|Mult8~310\ <= \cor_asp|Mult8~mac_RESULTA_bus\(2);
\cor_asp|Mult8~311\ <= \cor_asp|Mult8~mac_RESULTA_bus\(3);
\cor_asp|Mult8~312\ <= \cor_asp|Mult8~mac_RESULTA_bus\(4);
\cor_asp|Mult8~313\ <= \cor_asp|Mult8~mac_RESULTA_bus\(5);
\cor_asp|Mult8~314\ <= \cor_asp|Mult8~mac_RESULTA_bus\(6);
\cor_asp|Mult8~315\ <= \cor_asp|Mult8~mac_RESULTA_bus\(7);
\cor_asp|Mult8~316\ <= \cor_asp|Mult8~mac_RESULTA_bus\(8);
\cor_asp|Mult8~317\ <= \cor_asp|Mult8~mac_RESULTA_bus\(9);
\cor_asp|Mult8~318\ <= \cor_asp|Mult8~mac_RESULTA_bus\(10);
\cor_asp|Mult8~319\ <= \cor_asp|Mult8~mac_RESULTA_bus\(11);
\cor_asp|Mult8~320\ <= \cor_asp|Mult8~mac_RESULTA_bus\(12);
\cor_asp|Mult8~321\ <= \cor_asp|Mult8~mac_RESULTA_bus\(13);
\cor_asp|Mult8~322\ <= \cor_asp|Mult8~mac_RESULTA_bus\(14);
\cor_asp|Mult8~323\ <= \cor_asp|Mult8~mac_RESULTA_bus\(15);
\cor_asp|Mult8~324\ <= \cor_asp|Mult8~mac_RESULTA_bus\(16);
\cor_asp|Mult8~325\ <= \cor_asp|Mult8~mac_RESULTA_bus\(17);
\cor_asp|Mult8~326\ <= \cor_asp|Mult8~mac_RESULTA_bus\(18);
\cor_asp|Mult8~327\ <= \cor_asp|Mult8~mac_RESULTA_bus\(19);
\cor_asp|Mult8~328\ <= \cor_asp|Mult8~mac_RESULTA_bus\(20);
\cor_asp|Mult8~329\ <= \cor_asp|Mult8~mac_RESULTA_bus\(21);
\cor_asp|Mult8~330\ <= \cor_asp|Mult8~mac_RESULTA_bus\(22);
\cor_asp|Mult8~331\ <= \cor_asp|Mult8~mac_RESULTA_bus\(23);
\cor_asp|Mult8~332\ <= \cor_asp|Mult8~mac_RESULTA_bus\(24);
\cor_asp|Mult8~333\ <= \cor_asp|Mult8~mac_RESULTA_bus\(25);
\cor_asp|Mult8~334\ <= \cor_asp|Mult8~mac_RESULTA_bus\(26);
\cor_asp|Mult8~335\ <= \cor_asp|Mult8~mac_RESULTA_bus\(27);
\cor_asp|Mult8~336\ <= \cor_asp|Mult8~mac_RESULTA_bus\(28);
\cor_asp|Mult8~337\ <= \cor_asp|Mult8~mac_RESULTA_bus\(29);
\cor_asp|Mult8~338\ <= \cor_asp|Mult8~mac_RESULTA_bus\(30);
\cor_asp|Mult8~339\ <= \cor_asp|Mult8~mac_RESULTA_bus\(31);
\cor_asp|Mult8~8\ <= \cor_asp|Mult8~mac_RESULTA_bus\(32);
\cor_asp|Mult8~9\ <= \cor_asp|Mult8~mac_RESULTA_bus\(33);
\cor_asp|Mult8~10\ <= \cor_asp|Mult8~mac_RESULTA_bus\(34);
\cor_asp|Mult8~11\ <= \cor_asp|Mult8~mac_RESULTA_bus\(35);
\cor_asp|Mult8~12\ <= \cor_asp|Mult8~mac_RESULTA_bus\(36);
\cor_asp|Mult8~13\ <= \cor_asp|Mult8~mac_RESULTA_bus\(37);
\cor_asp|Mult8~14\ <= \cor_asp|Mult8~mac_RESULTA_bus\(38);
\cor_asp|Mult8~15\ <= \cor_asp|Mult8~mac_RESULTA_bus\(39);
\cor_asp|Mult8~16\ <= \cor_asp|Mult8~mac_RESULTA_bus\(40);
\cor_asp|Mult8~17\ <= \cor_asp|Mult8~mac_RESULTA_bus\(41);
\cor_asp|Mult8~18\ <= \cor_asp|Mult8~mac_RESULTA_bus\(42);
\cor_asp|Mult8~19\ <= \cor_asp|Mult8~mac_RESULTA_bus\(43);
\cor_asp|Mult8~20\ <= \cor_asp|Mult8~mac_RESULTA_bus\(44);
\cor_asp|Mult8~21\ <= \cor_asp|Mult8~mac_RESULTA_bus\(45);
\cor_asp|Mult8~22\ <= \cor_asp|Mult8~mac_RESULTA_bus\(46);
\cor_asp|Mult8~23\ <= \cor_asp|Mult8~mac_RESULTA_bus\(47);
\cor_asp|Mult8~24\ <= \cor_asp|Mult8~mac_RESULTA_bus\(48);
\cor_asp|Mult8~25\ <= \cor_asp|Mult8~mac_RESULTA_bus\(49);
\cor_asp|Mult8~26\ <= \cor_asp|Mult8~mac_RESULTA_bus\(50);
\cor_asp|Mult8~27\ <= \cor_asp|Mult8~mac_RESULTA_bus\(51);
\cor_asp|Mult8~28\ <= \cor_asp|Mult8~mac_RESULTA_bus\(52);
\cor_asp|Mult8~29\ <= \cor_asp|Mult8~mac_RESULTA_bus\(53);
\cor_asp|Mult8~30\ <= \cor_asp|Mult8~mac_RESULTA_bus\(54);
\cor_asp|Mult8~31\ <= \cor_asp|Mult8~mac_RESULTA_bus\(55);
\cor_asp|Mult8~32\ <= \cor_asp|Mult8~mac_RESULTA_bus\(56);
\cor_asp|Mult8~33\ <= \cor_asp|Mult8~mac_RESULTA_bus\(57);
\cor_asp|Mult8~34\ <= \cor_asp|Mult8~mac_RESULTA_bus\(58);
\cor_asp|Mult8~35\ <= \cor_asp|Mult8~mac_RESULTA_bus\(59);
\cor_asp|Mult8~36\ <= \cor_asp|Mult8~mac_RESULTA_bus\(60);
\cor_asp|Mult8~37\ <= \cor_asp|Mult8~mac_RESULTA_bus\(61);
\cor_asp|Mult8~38\ <= \cor_asp|Mult8~mac_RESULTA_bus\(62);
\cor_asp|Mult8~39\ <= \cor_asp|Mult8~mac_RESULTA_bus\(63);

\cor_asp|Mult7~mac_AX_bus\ <= (\cor_asp|avgBuffer[2][15]~q\ & \cor_asp|avgBuffer[2][14]~q\ & \cor_asp|avgBuffer[2][13]~q\ & \cor_asp|avgBuffer[2][12]~q\ & \cor_asp|avgBuffer[2][11]~q\ & \cor_asp|avgBuffer[2][10]~q\ & \cor_asp|avgBuffer[2][9]~q\ & 
\cor_asp|avgBuffer[2][8]~q\ & \cor_asp|avgBuffer[2][7]~q\ & \cor_asp|avgBuffer[2][6]~q\ & \cor_asp|avgBuffer[2][5]~q\ & \cor_asp|avgBuffer[2][4]~q\ & \cor_asp|avgBuffer[2][3]~q\ & \cor_asp|avgBuffer[2][2]~q\ & \cor_asp|avgBuffer[2][1]~q\ & 
\cor_asp|avgBuffer[2][0]~q\);

\cor_asp|Mult7~mac_AY_bus\ <= (\cor_asp|avgBuffer[17][15]~q\ & \cor_asp|avgBuffer[17][14]~q\ & \cor_asp|avgBuffer[17][13]~q\ & \cor_asp|avgBuffer[17][12]~q\ & \cor_asp|avgBuffer[17][11]~q\ & \cor_asp|avgBuffer[17][10]~q\ & \cor_asp|avgBuffer[17][9]~q\ & 
\cor_asp|avgBuffer[17][8]~q\ & \cor_asp|avgBuffer[17][7]~q\ & \cor_asp|avgBuffer[17][6]~q\ & \cor_asp|avgBuffer[17][5]~q\ & \cor_asp|avgBuffer[17][4]~q\ & \cor_asp|avgBuffer[17][3]~q\ & \cor_asp|avgBuffer[17][2]~q\ & \cor_asp|avgBuffer[17][1]~q\ & 
\cor_asp|avgBuffer[17][0]~q\);

\cor_asp|Mult7~mac_BX_bus\ <= (\cor_asp|Mult6~339\ & \cor_asp|Mult6~338\ & \cor_asp|Mult6~337\ & \cor_asp|Mult6~336\ & \cor_asp|Mult6~335\ & \cor_asp|Mult6~334\ & \cor_asp|Mult6~333\ & \cor_asp|Mult6~332\ & \cor_asp|Mult6~331\ & \cor_asp|Mult6~330\ & 
\cor_asp|Mult6~329\ & \cor_asp|Mult6~328\ & \cor_asp|Mult6~327\ & \cor_asp|Mult6~326\);

\cor_asp|Mult7~mac_BY_bus\ <= (\cor_asp|Mult6~325\ & \cor_asp|Mult6~324\ & \cor_asp|Mult6~323\ & \cor_asp|Mult6~322\ & \cor_asp|Mult6~321\ & \cor_asp|Mult6~320\ & \cor_asp|Mult6~319\ & \cor_asp|Mult6~318\ & \cor_asp|Mult6~317\ & \cor_asp|Mult6~316\ & 
\cor_asp|Mult6~315\ & \cor_asp|Mult6~314\ & \cor_asp|Mult6~313\ & \cor_asp|Mult6~312\ & \cor_asp|Mult6~311\ & \cor_asp|Mult6~310\ & \cor_asp|Mult6~309\ & \cor_asp|Mult6~mac_resulta\);

\cor_asp|Mult7~mac_resulta\ <= \cor_asp|Mult7~mac_RESULTA_bus\(0);
\cor_asp|Mult7~309\ <= \cor_asp|Mult7~mac_RESULTA_bus\(1);
\cor_asp|Mult7~310\ <= \cor_asp|Mult7~mac_RESULTA_bus\(2);
\cor_asp|Mult7~311\ <= \cor_asp|Mult7~mac_RESULTA_bus\(3);
\cor_asp|Mult7~312\ <= \cor_asp|Mult7~mac_RESULTA_bus\(4);
\cor_asp|Mult7~313\ <= \cor_asp|Mult7~mac_RESULTA_bus\(5);
\cor_asp|Mult7~314\ <= \cor_asp|Mult7~mac_RESULTA_bus\(6);
\cor_asp|Mult7~315\ <= \cor_asp|Mult7~mac_RESULTA_bus\(7);
\cor_asp|Mult7~316\ <= \cor_asp|Mult7~mac_RESULTA_bus\(8);
\cor_asp|Mult7~317\ <= \cor_asp|Mult7~mac_RESULTA_bus\(9);
\cor_asp|Mult7~318\ <= \cor_asp|Mult7~mac_RESULTA_bus\(10);
\cor_asp|Mult7~319\ <= \cor_asp|Mult7~mac_RESULTA_bus\(11);
\cor_asp|Mult7~320\ <= \cor_asp|Mult7~mac_RESULTA_bus\(12);
\cor_asp|Mult7~321\ <= \cor_asp|Mult7~mac_RESULTA_bus\(13);
\cor_asp|Mult7~322\ <= \cor_asp|Mult7~mac_RESULTA_bus\(14);
\cor_asp|Mult7~323\ <= \cor_asp|Mult7~mac_RESULTA_bus\(15);
\cor_asp|Mult7~324\ <= \cor_asp|Mult7~mac_RESULTA_bus\(16);
\cor_asp|Mult7~325\ <= \cor_asp|Mult7~mac_RESULTA_bus\(17);
\cor_asp|Mult7~326\ <= \cor_asp|Mult7~mac_RESULTA_bus\(18);
\cor_asp|Mult7~327\ <= \cor_asp|Mult7~mac_RESULTA_bus\(19);
\cor_asp|Mult7~328\ <= \cor_asp|Mult7~mac_RESULTA_bus\(20);
\cor_asp|Mult7~329\ <= \cor_asp|Mult7~mac_RESULTA_bus\(21);
\cor_asp|Mult7~330\ <= \cor_asp|Mult7~mac_RESULTA_bus\(22);
\cor_asp|Mult7~331\ <= \cor_asp|Mult7~mac_RESULTA_bus\(23);
\cor_asp|Mult7~332\ <= \cor_asp|Mult7~mac_RESULTA_bus\(24);
\cor_asp|Mult7~333\ <= \cor_asp|Mult7~mac_RESULTA_bus\(25);
\cor_asp|Mult7~334\ <= \cor_asp|Mult7~mac_RESULTA_bus\(26);
\cor_asp|Mult7~335\ <= \cor_asp|Mult7~mac_RESULTA_bus\(27);
\cor_asp|Mult7~336\ <= \cor_asp|Mult7~mac_RESULTA_bus\(28);
\cor_asp|Mult7~337\ <= \cor_asp|Mult7~mac_RESULTA_bus\(29);
\cor_asp|Mult7~338\ <= \cor_asp|Mult7~mac_RESULTA_bus\(30);
\cor_asp|Mult7~339\ <= \cor_asp|Mult7~mac_RESULTA_bus\(31);
\cor_asp|Mult7~8\ <= \cor_asp|Mult7~mac_RESULTA_bus\(32);
\cor_asp|Mult7~9\ <= \cor_asp|Mult7~mac_RESULTA_bus\(33);
\cor_asp|Mult7~10\ <= \cor_asp|Mult7~mac_RESULTA_bus\(34);
\cor_asp|Mult7~11\ <= \cor_asp|Mult7~mac_RESULTA_bus\(35);
\cor_asp|Mult7~12\ <= \cor_asp|Mult7~mac_RESULTA_bus\(36);
\cor_asp|Mult7~13\ <= \cor_asp|Mult7~mac_RESULTA_bus\(37);
\cor_asp|Mult7~14\ <= \cor_asp|Mult7~mac_RESULTA_bus\(38);
\cor_asp|Mult7~15\ <= \cor_asp|Mult7~mac_RESULTA_bus\(39);
\cor_asp|Mult7~16\ <= \cor_asp|Mult7~mac_RESULTA_bus\(40);
\cor_asp|Mult7~17\ <= \cor_asp|Mult7~mac_RESULTA_bus\(41);
\cor_asp|Mult7~18\ <= \cor_asp|Mult7~mac_RESULTA_bus\(42);
\cor_asp|Mult7~19\ <= \cor_asp|Mult7~mac_RESULTA_bus\(43);
\cor_asp|Mult7~20\ <= \cor_asp|Mult7~mac_RESULTA_bus\(44);
\cor_asp|Mult7~21\ <= \cor_asp|Mult7~mac_RESULTA_bus\(45);
\cor_asp|Mult7~22\ <= \cor_asp|Mult7~mac_RESULTA_bus\(46);
\cor_asp|Mult7~23\ <= \cor_asp|Mult7~mac_RESULTA_bus\(47);
\cor_asp|Mult7~24\ <= \cor_asp|Mult7~mac_RESULTA_bus\(48);
\cor_asp|Mult7~25\ <= \cor_asp|Mult7~mac_RESULTA_bus\(49);
\cor_asp|Mult7~26\ <= \cor_asp|Mult7~mac_RESULTA_bus\(50);
\cor_asp|Mult7~27\ <= \cor_asp|Mult7~mac_RESULTA_bus\(51);
\cor_asp|Mult7~28\ <= \cor_asp|Mult7~mac_RESULTA_bus\(52);
\cor_asp|Mult7~29\ <= \cor_asp|Mult7~mac_RESULTA_bus\(53);
\cor_asp|Mult7~30\ <= \cor_asp|Mult7~mac_RESULTA_bus\(54);
\cor_asp|Mult7~31\ <= \cor_asp|Mult7~mac_RESULTA_bus\(55);
\cor_asp|Mult7~32\ <= \cor_asp|Mult7~mac_RESULTA_bus\(56);
\cor_asp|Mult7~33\ <= \cor_asp|Mult7~mac_RESULTA_bus\(57);
\cor_asp|Mult7~34\ <= \cor_asp|Mult7~mac_RESULTA_bus\(58);
\cor_asp|Mult7~35\ <= \cor_asp|Mult7~mac_RESULTA_bus\(59);
\cor_asp|Mult7~36\ <= \cor_asp|Mult7~mac_RESULTA_bus\(60);
\cor_asp|Mult7~37\ <= \cor_asp|Mult7~mac_RESULTA_bus\(61);
\cor_asp|Mult7~38\ <= \cor_asp|Mult7~mac_RESULTA_bus\(62);
\cor_asp|Mult7~39\ <= \cor_asp|Mult7~mac_RESULTA_bus\(63);

\cor_asp|Mult6~mac_AX_bus\ <= (\cor_asp|avgBuffer[3][15]~q\ & \cor_asp|avgBuffer[3][14]~q\ & \cor_asp|avgBuffer[3][13]~q\ & \cor_asp|avgBuffer[3][12]~q\ & \cor_asp|avgBuffer[3][11]~q\ & \cor_asp|avgBuffer[3][10]~q\ & \cor_asp|avgBuffer[3][9]~q\ & 
\cor_asp|avgBuffer[3][8]~q\ & \cor_asp|avgBuffer[3][7]~q\ & \cor_asp|avgBuffer[3][6]~q\ & \cor_asp|avgBuffer[3][5]~q\ & \cor_asp|avgBuffer[3][4]~q\ & \cor_asp|avgBuffer[3][3]~q\ & \cor_asp|avgBuffer[3][2]~q\ & \cor_asp|avgBuffer[3][1]~q\ & 
\cor_asp|avgBuffer[3][0]~q\);

\cor_asp|Mult6~mac_AY_bus\ <= (\cor_asp|avgBuffer[16][15]~q\ & \cor_asp|avgBuffer[16][14]~q\ & \cor_asp|avgBuffer[16][13]~q\ & \cor_asp|avgBuffer[16][12]~q\ & \cor_asp|avgBuffer[16][11]~q\ & \cor_asp|avgBuffer[16][10]~q\ & \cor_asp|avgBuffer[16][9]~q\ & 
\cor_asp|avgBuffer[16][8]~q\ & \cor_asp|avgBuffer[16][7]~q\ & \cor_asp|avgBuffer[16][6]~q\ & \cor_asp|avgBuffer[16][5]~q\ & \cor_asp|avgBuffer[16][4]~q\ & \cor_asp|avgBuffer[16][3]~q\ & \cor_asp|avgBuffer[16][2]~q\ & \cor_asp|avgBuffer[16][1]~q\ & 
\cor_asp|avgBuffer[16][0]~q\);

\cor_asp|Mult6~mac_BX_bus\ <= (\cor_asp|Mult5~339\ & \cor_asp|Mult5~338\ & \cor_asp|Mult5~337\ & \cor_asp|Mult5~336\ & \cor_asp|Mult5~335\ & \cor_asp|Mult5~334\ & \cor_asp|Mult5~333\ & \cor_asp|Mult5~332\ & \cor_asp|Mult5~331\ & \cor_asp|Mult5~330\ & 
\cor_asp|Mult5~329\ & \cor_asp|Mult5~328\ & \cor_asp|Mult5~327\ & \cor_asp|Mult5~326\);

\cor_asp|Mult6~mac_BY_bus\ <= (\cor_asp|Mult5~325\ & \cor_asp|Mult5~324\ & \cor_asp|Mult5~323\ & \cor_asp|Mult5~322\ & \cor_asp|Mult5~321\ & \cor_asp|Mult5~320\ & \cor_asp|Mult5~319\ & \cor_asp|Mult5~318\ & \cor_asp|Mult5~317\ & \cor_asp|Mult5~316\ & 
\cor_asp|Mult5~315\ & \cor_asp|Mult5~314\ & \cor_asp|Mult5~313\ & \cor_asp|Mult5~312\ & \cor_asp|Mult5~311\ & \cor_asp|Mult5~310\ & \cor_asp|Mult5~309\ & \cor_asp|Mult5~mac_resulta\);

\cor_asp|Mult6~mac_resulta\ <= \cor_asp|Mult6~mac_RESULTA_bus\(0);
\cor_asp|Mult6~309\ <= \cor_asp|Mult6~mac_RESULTA_bus\(1);
\cor_asp|Mult6~310\ <= \cor_asp|Mult6~mac_RESULTA_bus\(2);
\cor_asp|Mult6~311\ <= \cor_asp|Mult6~mac_RESULTA_bus\(3);
\cor_asp|Mult6~312\ <= \cor_asp|Mult6~mac_RESULTA_bus\(4);
\cor_asp|Mult6~313\ <= \cor_asp|Mult6~mac_RESULTA_bus\(5);
\cor_asp|Mult6~314\ <= \cor_asp|Mult6~mac_RESULTA_bus\(6);
\cor_asp|Mult6~315\ <= \cor_asp|Mult6~mac_RESULTA_bus\(7);
\cor_asp|Mult6~316\ <= \cor_asp|Mult6~mac_RESULTA_bus\(8);
\cor_asp|Mult6~317\ <= \cor_asp|Mult6~mac_RESULTA_bus\(9);
\cor_asp|Mult6~318\ <= \cor_asp|Mult6~mac_RESULTA_bus\(10);
\cor_asp|Mult6~319\ <= \cor_asp|Mult6~mac_RESULTA_bus\(11);
\cor_asp|Mult6~320\ <= \cor_asp|Mult6~mac_RESULTA_bus\(12);
\cor_asp|Mult6~321\ <= \cor_asp|Mult6~mac_RESULTA_bus\(13);
\cor_asp|Mult6~322\ <= \cor_asp|Mult6~mac_RESULTA_bus\(14);
\cor_asp|Mult6~323\ <= \cor_asp|Mult6~mac_RESULTA_bus\(15);
\cor_asp|Mult6~324\ <= \cor_asp|Mult6~mac_RESULTA_bus\(16);
\cor_asp|Mult6~325\ <= \cor_asp|Mult6~mac_RESULTA_bus\(17);
\cor_asp|Mult6~326\ <= \cor_asp|Mult6~mac_RESULTA_bus\(18);
\cor_asp|Mult6~327\ <= \cor_asp|Mult6~mac_RESULTA_bus\(19);
\cor_asp|Mult6~328\ <= \cor_asp|Mult6~mac_RESULTA_bus\(20);
\cor_asp|Mult6~329\ <= \cor_asp|Mult6~mac_RESULTA_bus\(21);
\cor_asp|Mult6~330\ <= \cor_asp|Mult6~mac_RESULTA_bus\(22);
\cor_asp|Mult6~331\ <= \cor_asp|Mult6~mac_RESULTA_bus\(23);
\cor_asp|Mult6~332\ <= \cor_asp|Mult6~mac_RESULTA_bus\(24);
\cor_asp|Mult6~333\ <= \cor_asp|Mult6~mac_RESULTA_bus\(25);
\cor_asp|Mult6~334\ <= \cor_asp|Mult6~mac_RESULTA_bus\(26);
\cor_asp|Mult6~335\ <= \cor_asp|Mult6~mac_RESULTA_bus\(27);
\cor_asp|Mult6~336\ <= \cor_asp|Mult6~mac_RESULTA_bus\(28);
\cor_asp|Mult6~337\ <= \cor_asp|Mult6~mac_RESULTA_bus\(29);
\cor_asp|Mult6~338\ <= \cor_asp|Mult6~mac_RESULTA_bus\(30);
\cor_asp|Mult6~339\ <= \cor_asp|Mult6~mac_RESULTA_bus\(31);
\cor_asp|Mult6~8\ <= \cor_asp|Mult6~mac_RESULTA_bus\(32);
\cor_asp|Mult6~9\ <= \cor_asp|Mult6~mac_RESULTA_bus\(33);
\cor_asp|Mult6~10\ <= \cor_asp|Mult6~mac_RESULTA_bus\(34);
\cor_asp|Mult6~11\ <= \cor_asp|Mult6~mac_RESULTA_bus\(35);
\cor_asp|Mult6~12\ <= \cor_asp|Mult6~mac_RESULTA_bus\(36);
\cor_asp|Mult6~13\ <= \cor_asp|Mult6~mac_RESULTA_bus\(37);
\cor_asp|Mult6~14\ <= \cor_asp|Mult6~mac_RESULTA_bus\(38);
\cor_asp|Mult6~15\ <= \cor_asp|Mult6~mac_RESULTA_bus\(39);
\cor_asp|Mult6~16\ <= \cor_asp|Mult6~mac_RESULTA_bus\(40);
\cor_asp|Mult6~17\ <= \cor_asp|Mult6~mac_RESULTA_bus\(41);
\cor_asp|Mult6~18\ <= \cor_asp|Mult6~mac_RESULTA_bus\(42);
\cor_asp|Mult6~19\ <= \cor_asp|Mult6~mac_RESULTA_bus\(43);
\cor_asp|Mult6~20\ <= \cor_asp|Mult6~mac_RESULTA_bus\(44);
\cor_asp|Mult6~21\ <= \cor_asp|Mult6~mac_RESULTA_bus\(45);
\cor_asp|Mult6~22\ <= \cor_asp|Mult6~mac_RESULTA_bus\(46);
\cor_asp|Mult6~23\ <= \cor_asp|Mult6~mac_RESULTA_bus\(47);
\cor_asp|Mult6~24\ <= \cor_asp|Mult6~mac_RESULTA_bus\(48);
\cor_asp|Mult6~25\ <= \cor_asp|Mult6~mac_RESULTA_bus\(49);
\cor_asp|Mult6~26\ <= \cor_asp|Mult6~mac_RESULTA_bus\(50);
\cor_asp|Mult6~27\ <= \cor_asp|Mult6~mac_RESULTA_bus\(51);
\cor_asp|Mult6~28\ <= \cor_asp|Mult6~mac_RESULTA_bus\(52);
\cor_asp|Mult6~29\ <= \cor_asp|Mult6~mac_RESULTA_bus\(53);
\cor_asp|Mult6~30\ <= \cor_asp|Mult6~mac_RESULTA_bus\(54);
\cor_asp|Mult6~31\ <= \cor_asp|Mult6~mac_RESULTA_bus\(55);
\cor_asp|Mult6~32\ <= \cor_asp|Mult6~mac_RESULTA_bus\(56);
\cor_asp|Mult6~33\ <= \cor_asp|Mult6~mac_RESULTA_bus\(57);
\cor_asp|Mult6~34\ <= \cor_asp|Mult6~mac_RESULTA_bus\(58);
\cor_asp|Mult6~35\ <= \cor_asp|Mult6~mac_RESULTA_bus\(59);
\cor_asp|Mult6~36\ <= \cor_asp|Mult6~mac_RESULTA_bus\(60);
\cor_asp|Mult6~37\ <= \cor_asp|Mult6~mac_RESULTA_bus\(61);
\cor_asp|Mult6~38\ <= \cor_asp|Mult6~mac_RESULTA_bus\(62);
\cor_asp|Mult6~39\ <= \cor_asp|Mult6~mac_RESULTA_bus\(63);

\cor_asp|Mult5~mac_AX_bus\ <= (\cor_asp|avgBuffer[4][15]~q\ & \cor_asp|avgBuffer[4][14]~q\ & \cor_asp|avgBuffer[4][13]~q\ & \cor_asp|avgBuffer[4][12]~q\ & \cor_asp|avgBuffer[4][11]~q\ & \cor_asp|avgBuffer[4][10]~q\ & \cor_asp|avgBuffer[4][9]~q\ & 
\cor_asp|avgBuffer[4][8]~q\ & \cor_asp|avgBuffer[4][7]~q\ & \cor_asp|avgBuffer[4][6]~q\ & \cor_asp|avgBuffer[4][5]~q\ & \cor_asp|avgBuffer[4][4]~q\ & \cor_asp|avgBuffer[4][3]~q\ & \cor_asp|avgBuffer[4][2]~q\ & \cor_asp|avgBuffer[4][1]~q\ & 
\cor_asp|avgBuffer[4][0]~q\);

\cor_asp|Mult5~mac_AY_bus\ <= (\cor_asp|avgBuffer[15][15]~q\ & \cor_asp|avgBuffer[15][14]~q\ & \cor_asp|avgBuffer[15][13]~q\ & \cor_asp|avgBuffer[15][12]~q\ & \cor_asp|avgBuffer[15][11]~q\ & \cor_asp|avgBuffer[15][10]~q\ & \cor_asp|avgBuffer[15][9]~q\ & 
\cor_asp|avgBuffer[15][8]~q\ & \cor_asp|avgBuffer[15][7]~q\ & \cor_asp|avgBuffer[15][6]~q\ & \cor_asp|avgBuffer[15][5]~q\ & \cor_asp|avgBuffer[15][4]~q\ & \cor_asp|avgBuffer[15][3]~q\ & \cor_asp|avgBuffer[15][2]~q\ & \cor_asp|avgBuffer[15][1]~q\ & 
\cor_asp|avgBuffer[15][0]~q\);

\cor_asp|Mult5~mac_BX_bus\ <= (\cor_asp|Mult4~339\ & \cor_asp|Mult4~338\ & \cor_asp|Mult4~337\ & \cor_asp|Mult4~336\ & \cor_asp|Mult4~335\ & \cor_asp|Mult4~334\ & \cor_asp|Mult4~333\ & \cor_asp|Mult4~332\ & \cor_asp|Mult4~331\ & \cor_asp|Mult4~330\ & 
\cor_asp|Mult4~329\ & \cor_asp|Mult4~328\ & \cor_asp|Mult4~327\ & \cor_asp|Mult4~326\);

\cor_asp|Mult5~mac_BY_bus\ <= (\cor_asp|Mult4~325\ & \cor_asp|Mult4~324\ & \cor_asp|Mult4~323\ & \cor_asp|Mult4~322\ & \cor_asp|Mult4~321\ & \cor_asp|Mult4~320\ & \cor_asp|Mult4~319\ & \cor_asp|Mult4~318\ & \cor_asp|Mult4~317\ & \cor_asp|Mult4~316\ & 
\cor_asp|Mult4~315\ & \cor_asp|Mult4~314\ & \cor_asp|Mult4~313\ & \cor_asp|Mult4~312\ & \cor_asp|Mult4~311\ & \cor_asp|Mult4~310\ & \cor_asp|Mult4~309\ & \cor_asp|Mult4~mac_resulta\);

\cor_asp|Mult5~mac_resulta\ <= \cor_asp|Mult5~mac_RESULTA_bus\(0);
\cor_asp|Mult5~309\ <= \cor_asp|Mult5~mac_RESULTA_bus\(1);
\cor_asp|Mult5~310\ <= \cor_asp|Mult5~mac_RESULTA_bus\(2);
\cor_asp|Mult5~311\ <= \cor_asp|Mult5~mac_RESULTA_bus\(3);
\cor_asp|Mult5~312\ <= \cor_asp|Mult5~mac_RESULTA_bus\(4);
\cor_asp|Mult5~313\ <= \cor_asp|Mult5~mac_RESULTA_bus\(5);
\cor_asp|Mult5~314\ <= \cor_asp|Mult5~mac_RESULTA_bus\(6);
\cor_asp|Mult5~315\ <= \cor_asp|Mult5~mac_RESULTA_bus\(7);
\cor_asp|Mult5~316\ <= \cor_asp|Mult5~mac_RESULTA_bus\(8);
\cor_asp|Mult5~317\ <= \cor_asp|Mult5~mac_RESULTA_bus\(9);
\cor_asp|Mult5~318\ <= \cor_asp|Mult5~mac_RESULTA_bus\(10);
\cor_asp|Mult5~319\ <= \cor_asp|Mult5~mac_RESULTA_bus\(11);
\cor_asp|Mult5~320\ <= \cor_asp|Mult5~mac_RESULTA_bus\(12);
\cor_asp|Mult5~321\ <= \cor_asp|Mult5~mac_RESULTA_bus\(13);
\cor_asp|Mult5~322\ <= \cor_asp|Mult5~mac_RESULTA_bus\(14);
\cor_asp|Mult5~323\ <= \cor_asp|Mult5~mac_RESULTA_bus\(15);
\cor_asp|Mult5~324\ <= \cor_asp|Mult5~mac_RESULTA_bus\(16);
\cor_asp|Mult5~325\ <= \cor_asp|Mult5~mac_RESULTA_bus\(17);
\cor_asp|Mult5~326\ <= \cor_asp|Mult5~mac_RESULTA_bus\(18);
\cor_asp|Mult5~327\ <= \cor_asp|Mult5~mac_RESULTA_bus\(19);
\cor_asp|Mult5~328\ <= \cor_asp|Mult5~mac_RESULTA_bus\(20);
\cor_asp|Mult5~329\ <= \cor_asp|Mult5~mac_RESULTA_bus\(21);
\cor_asp|Mult5~330\ <= \cor_asp|Mult5~mac_RESULTA_bus\(22);
\cor_asp|Mult5~331\ <= \cor_asp|Mult5~mac_RESULTA_bus\(23);
\cor_asp|Mult5~332\ <= \cor_asp|Mult5~mac_RESULTA_bus\(24);
\cor_asp|Mult5~333\ <= \cor_asp|Mult5~mac_RESULTA_bus\(25);
\cor_asp|Mult5~334\ <= \cor_asp|Mult5~mac_RESULTA_bus\(26);
\cor_asp|Mult5~335\ <= \cor_asp|Mult5~mac_RESULTA_bus\(27);
\cor_asp|Mult5~336\ <= \cor_asp|Mult5~mac_RESULTA_bus\(28);
\cor_asp|Mult5~337\ <= \cor_asp|Mult5~mac_RESULTA_bus\(29);
\cor_asp|Mult5~338\ <= \cor_asp|Mult5~mac_RESULTA_bus\(30);
\cor_asp|Mult5~339\ <= \cor_asp|Mult5~mac_RESULTA_bus\(31);
\cor_asp|Mult5~8\ <= \cor_asp|Mult5~mac_RESULTA_bus\(32);
\cor_asp|Mult5~9\ <= \cor_asp|Mult5~mac_RESULTA_bus\(33);
\cor_asp|Mult5~10\ <= \cor_asp|Mult5~mac_RESULTA_bus\(34);
\cor_asp|Mult5~11\ <= \cor_asp|Mult5~mac_RESULTA_bus\(35);
\cor_asp|Mult5~12\ <= \cor_asp|Mult5~mac_RESULTA_bus\(36);
\cor_asp|Mult5~13\ <= \cor_asp|Mult5~mac_RESULTA_bus\(37);
\cor_asp|Mult5~14\ <= \cor_asp|Mult5~mac_RESULTA_bus\(38);
\cor_asp|Mult5~15\ <= \cor_asp|Mult5~mac_RESULTA_bus\(39);
\cor_asp|Mult5~16\ <= \cor_asp|Mult5~mac_RESULTA_bus\(40);
\cor_asp|Mult5~17\ <= \cor_asp|Mult5~mac_RESULTA_bus\(41);
\cor_asp|Mult5~18\ <= \cor_asp|Mult5~mac_RESULTA_bus\(42);
\cor_asp|Mult5~19\ <= \cor_asp|Mult5~mac_RESULTA_bus\(43);
\cor_asp|Mult5~20\ <= \cor_asp|Mult5~mac_RESULTA_bus\(44);
\cor_asp|Mult5~21\ <= \cor_asp|Mult5~mac_RESULTA_bus\(45);
\cor_asp|Mult5~22\ <= \cor_asp|Mult5~mac_RESULTA_bus\(46);
\cor_asp|Mult5~23\ <= \cor_asp|Mult5~mac_RESULTA_bus\(47);
\cor_asp|Mult5~24\ <= \cor_asp|Mult5~mac_RESULTA_bus\(48);
\cor_asp|Mult5~25\ <= \cor_asp|Mult5~mac_RESULTA_bus\(49);
\cor_asp|Mult5~26\ <= \cor_asp|Mult5~mac_RESULTA_bus\(50);
\cor_asp|Mult5~27\ <= \cor_asp|Mult5~mac_RESULTA_bus\(51);
\cor_asp|Mult5~28\ <= \cor_asp|Mult5~mac_RESULTA_bus\(52);
\cor_asp|Mult5~29\ <= \cor_asp|Mult5~mac_RESULTA_bus\(53);
\cor_asp|Mult5~30\ <= \cor_asp|Mult5~mac_RESULTA_bus\(54);
\cor_asp|Mult5~31\ <= \cor_asp|Mult5~mac_RESULTA_bus\(55);
\cor_asp|Mult5~32\ <= \cor_asp|Mult5~mac_RESULTA_bus\(56);
\cor_asp|Mult5~33\ <= \cor_asp|Mult5~mac_RESULTA_bus\(57);
\cor_asp|Mult5~34\ <= \cor_asp|Mult5~mac_RESULTA_bus\(58);
\cor_asp|Mult5~35\ <= \cor_asp|Mult5~mac_RESULTA_bus\(59);
\cor_asp|Mult5~36\ <= \cor_asp|Mult5~mac_RESULTA_bus\(60);
\cor_asp|Mult5~37\ <= \cor_asp|Mult5~mac_RESULTA_bus\(61);
\cor_asp|Mult5~38\ <= \cor_asp|Mult5~mac_RESULTA_bus\(62);
\cor_asp|Mult5~39\ <= \cor_asp|Mult5~mac_RESULTA_bus\(63);

\cor_asp|Mult4~mac_AX_bus\ <= (\cor_asp|avgBuffer[5][15]~q\ & \cor_asp|avgBuffer[5][14]~q\ & \cor_asp|avgBuffer[5][13]~q\ & \cor_asp|avgBuffer[5][12]~q\ & \cor_asp|avgBuffer[5][11]~q\ & \cor_asp|avgBuffer[5][10]~q\ & \cor_asp|avgBuffer[5][9]~q\ & 
\cor_asp|avgBuffer[5][8]~q\ & \cor_asp|avgBuffer[5][7]~q\ & \cor_asp|avgBuffer[5][6]~q\ & \cor_asp|avgBuffer[5][5]~q\ & \cor_asp|avgBuffer[5][4]~q\ & \cor_asp|avgBuffer[5][3]~q\ & \cor_asp|avgBuffer[5][2]~q\ & \cor_asp|avgBuffer[5][1]~q\ & 
\cor_asp|avgBuffer[5][0]~q\);

\cor_asp|Mult4~mac_AY_bus\ <= (\cor_asp|avgBuffer[14][15]~q\ & \cor_asp|avgBuffer[14][14]~q\ & \cor_asp|avgBuffer[14][13]~q\ & \cor_asp|avgBuffer[14][12]~q\ & \cor_asp|avgBuffer[14][11]~q\ & \cor_asp|avgBuffer[14][10]~q\ & \cor_asp|avgBuffer[14][9]~q\ & 
\cor_asp|avgBuffer[14][8]~q\ & \cor_asp|avgBuffer[14][7]~q\ & \cor_asp|avgBuffer[14][6]~q\ & \cor_asp|avgBuffer[14][5]~q\ & \cor_asp|avgBuffer[14][4]~q\ & \cor_asp|avgBuffer[14][3]~q\ & \cor_asp|avgBuffer[14][2]~q\ & \cor_asp|avgBuffer[14][1]~q\ & 
\cor_asp|avgBuffer[14][0]~q\);

\cor_asp|Mult4~mac_BX_bus\ <= (\cor_asp|Mult3~339\ & \cor_asp|Mult3~338\ & \cor_asp|Mult3~337\ & \cor_asp|Mult3~336\ & \cor_asp|Mult3~335\ & \cor_asp|Mult3~334\ & \cor_asp|Mult3~333\ & \cor_asp|Mult3~332\ & \cor_asp|Mult3~331\ & \cor_asp|Mult3~330\ & 
\cor_asp|Mult3~329\ & \cor_asp|Mult3~328\ & \cor_asp|Mult3~327\ & \cor_asp|Mult3~326\);

\cor_asp|Mult4~mac_BY_bus\ <= (\cor_asp|Mult3~325\ & \cor_asp|Mult3~324\ & \cor_asp|Mult3~323\ & \cor_asp|Mult3~322\ & \cor_asp|Mult3~321\ & \cor_asp|Mult3~320\ & \cor_asp|Mult3~319\ & \cor_asp|Mult3~318\ & \cor_asp|Mult3~317\ & \cor_asp|Mult3~316\ & 
\cor_asp|Mult3~315\ & \cor_asp|Mult3~314\ & \cor_asp|Mult3~313\ & \cor_asp|Mult3~312\ & \cor_asp|Mult3~311\ & \cor_asp|Mult3~310\ & \cor_asp|Mult3~309\ & \cor_asp|Mult3~mac_resulta\);

\cor_asp|Mult4~mac_resulta\ <= \cor_asp|Mult4~mac_RESULTA_bus\(0);
\cor_asp|Mult4~309\ <= \cor_asp|Mult4~mac_RESULTA_bus\(1);
\cor_asp|Mult4~310\ <= \cor_asp|Mult4~mac_RESULTA_bus\(2);
\cor_asp|Mult4~311\ <= \cor_asp|Mult4~mac_RESULTA_bus\(3);
\cor_asp|Mult4~312\ <= \cor_asp|Mult4~mac_RESULTA_bus\(4);
\cor_asp|Mult4~313\ <= \cor_asp|Mult4~mac_RESULTA_bus\(5);
\cor_asp|Mult4~314\ <= \cor_asp|Mult4~mac_RESULTA_bus\(6);
\cor_asp|Mult4~315\ <= \cor_asp|Mult4~mac_RESULTA_bus\(7);
\cor_asp|Mult4~316\ <= \cor_asp|Mult4~mac_RESULTA_bus\(8);
\cor_asp|Mult4~317\ <= \cor_asp|Mult4~mac_RESULTA_bus\(9);
\cor_asp|Mult4~318\ <= \cor_asp|Mult4~mac_RESULTA_bus\(10);
\cor_asp|Mult4~319\ <= \cor_asp|Mult4~mac_RESULTA_bus\(11);
\cor_asp|Mult4~320\ <= \cor_asp|Mult4~mac_RESULTA_bus\(12);
\cor_asp|Mult4~321\ <= \cor_asp|Mult4~mac_RESULTA_bus\(13);
\cor_asp|Mult4~322\ <= \cor_asp|Mult4~mac_RESULTA_bus\(14);
\cor_asp|Mult4~323\ <= \cor_asp|Mult4~mac_RESULTA_bus\(15);
\cor_asp|Mult4~324\ <= \cor_asp|Mult4~mac_RESULTA_bus\(16);
\cor_asp|Mult4~325\ <= \cor_asp|Mult4~mac_RESULTA_bus\(17);
\cor_asp|Mult4~326\ <= \cor_asp|Mult4~mac_RESULTA_bus\(18);
\cor_asp|Mult4~327\ <= \cor_asp|Mult4~mac_RESULTA_bus\(19);
\cor_asp|Mult4~328\ <= \cor_asp|Mult4~mac_RESULTA_bus\(20);
\cor_asp|Mult4~329\ <= \cor_asp|Mult4~mac_RESULTA_bus\(21);
\cor_asp|Mult4~330\ <= \cor_asp|Mult4~mac_RESULTA_bus\(22);
\cor_asp|Mult4~331\ <= \cor_asp|Mult4~mac_RESULTA_bus\(23);
\cor_asp|Mult4~332\ <= \cor_asp|Mult4~mac_RESULTA_bus\(24);
\cor_asp|Mult4~333\ <= \cor_asp|Mult4~mac_RESULTA_bus\(25);
\cor_asp|Mult4~334\ <= \cor_asp|Mult4~mac_RESULTA_bus\(26);
\cor_asp|Mult4~335\ <= \cor_asp|Mult4~mac_RESULTA_bus\(27);
\cor_asp|Mult4~336\ <= \cor_asp|Mult4~mac_RESULTA_bus\(28);
\cor_asp|Mult4~337\ <= \cor_asp|Mult4~mac_RESULTA_bus\(29);
\cor_asp|Mult4~338\ <= \cor_asp|Mult4~mac_RESULTA_bus\(30);
\cor_asp|Mult4~339\ <= \cor_asp|Mult4~mac_RESULTA_bus\(31);
\cor_asp|Mult4~8\ <= \cor_asp|Mult4~mac_RESULTA_bus\(32);
\cor_asp|Mult4~9\ <= \cor_asp|Mult4~mac_RESULTA_bus\(33);
\cor_asp|Mult4~10\ <= \cor_asp|Mult4~mac_RESULTA_bus\(34);
\cor_asp|Mult4~11\ <= \cor_asp|Mult4~mac_RESULTA_bus\(35);
\cor_asp|Mult4~12\ <= \cor_asp|Mult4~mac_RESULTA_bus\(36);
\cor_asp|Mult4~13\ <= \cor_asp|Mult4~mac_RESULTA_bus\(37);
\cor_asp|Mult4~14\ <= \cor_asp|Mult4~mac_RESULTA_bus\(38);
\cor_asp|Mult4~15\ <= \cor_asp|Mult4~mac_RESULTA_bus\(39);
\cor_asp|Mult4~16\ <= \cor_asp|Mult4~mac_RESULTA_bus\(40);
\cor_asp|Mult4~17\ <= \cor_asp|Mult4~mac_RESULTA_bus\(41);
\cor_asp|Mult4~18\ <= \cor_asp|Mult4~mac_RESULTA_bus\(42);
\cor_asp|Mult4~19\ <= \cor_asp|Mult4~mac_RESULTA_bus\(43);
\cor_asp|Mult4~20\ <= \cor_asp|Mult4~mac_RESULTA_bus\(44);
\cor_asp|Mult4~21\ <= \cor_asp|Mult4~mac_RESULTA_bus\(45);
\cor_asp|Mult4~22\ <= \cor_asp|Mult4~mac_RESULTA_bus\(46);
\cor_asp|Mult4~23\ <= \cor_asp|Mult4~mac_RESULTA_bus\(47);
\cor_asp|Mult4~24\ <= \cor_asp|Mult4~mac_RESULTA_bus\(48);
\cor_asp|Mult4~25\ <= \cor_asp|Mult4~mac_RESULTA_bus\(49);
\cor_asp|Mult4~26\ <= \cor_asp|Mult4~mac_RESULTA_bus\(50);
\cor_asp|Mult4~27\ <= \cor_asp|Mult4~mac_RESULTA_bus\(51);
\cor_asp|Mult4~28\ <= \cor_asp|Mult4~mac_RESULTA_bus\(52);
\cor_asp|Mult4~29\ <= \cor_asp|Mult4~mac_RESULTA_bus\(53);
\cor_asp|Mult4~30\ <= \cor_asp|Mult4~mac_RESULTA_bus\(54);
\cor_asp|Mult4~31\ <= \cor_asp|Mult4~mac_RESULTA_bus\(55);
\cor_asp|Mult4~32\ <= \cor_asp|Mult4~mac_RESULTA_bus\(56);
\cor_asp|Mult4~33\ <= \cor_asp|Mult4~mac_RESULTA_bus\(57);
\cor_asp|Mult4~34\ <= \cor_asp|Mult4~mac_RESULTA_bus\(58);
\cor_asp|Mult4~35\ <= \cor_asp|Mult4~mac_RESULTA_bus\(59);
\cor_asp|Mult4~36\ <= \cor_asp|Mult4~mac_RESULTA_bus\(60);
\cor_asp|Mult4~37\ <= \cor_asp|Mult4~mac_RESULTA_bus\(61);
\cor_asp|Mult4~38\ <= \cor_asp|Mult4~mac_RESULTA_bus\(62);
\cor_asp|Mult4~39\ <= \cor_asp|Mult4~mac_RESULTA_bus\(63);

\cor_asp|Mult3~mac_AX_bus\ <= (\cor_asp|avgBuffer[6][15]~q\ & \cor_asp|avgBuffer[6][14]~q\ & \cor_asp|avgBuffer[6][13]~q\ & \cor_asp|avgBuffer[6][12]~q\ & \cor_asp|avgBuffer[6][11]~q\ & \cor_asp|avgBuffer[6][10]~q\ & \cor_asp|avgBuffer[6][9]~q\ & 
\cor_asp|avgBuffer[6][8]~q\ & \cor_asp|avgBuffer[6][7]~q\ & \cor_asp|avgBuffer[6][6]~q\ & \cor_asp|avgBuffer[6][5]~q\ & \cor_asp|avgBuffer[6][4]~q\ & \cor_asp|avgBuffer[6][3]~q\ & \cor_asp|avgBuffer[6][2]~q\ & \cor_asp|avgBuffer[6][1]~q\ & 
\cor_asp|avgBuffer[6][0]~q\);

\cor_asp|Mult3~mac_AY_bus\ <= (\cor_asp|avgBuffer[13][15]~q\ & \cor_asp|avgBuffer[13][14]~q\ & \cor_asp|avgBuffer[13][13]~q\ & \cor_asp|avgBuffer[13][12]~q\ & \cor_asp|avgBuffer[13][11]~q\ & \cor_asp|avgBuffer[13][10]~q\ & \cor_asp|avgBuffer[13][9]~q\ & 
\cor_asp|avgBuffer[13][8]~q\ & \cor_asp|avgBuffer[13][7]~q\ & \cor_asp|avgBuffer[13][6]~q\ & \cor_asp|avgBuffer[13][5]~q\ & \cor_asp|avgBuffer[13][4]~q\ & \cor_asp|avgBuffer[13][3]~q\ & \cor_asp|avgBuffer[13][2]~q\ & \cor_asp|avgBuffer[13][1]~q\ & 
\cor_asp|avgBuffer[13][0]~q\);

\cor_asp|Mult3~mac_BX_bus\ <= (\cor_asp|Mult2~339\ & \cor_asp|Mult2~338\ & \cor_asp|Mult2~337\ & \cor_asp|Mult2~336\ & \cor_asp|Mult2~335\ & \cor_asp|Mult2~334\ & \cor_asp|Mult2~333\ & \cor_asp|Mult2~332\ & \cor_asp|Mult2~331\ & \cor_asp|Mult2~330\ & 
\cor_asp|Mult2~329\ & \cor_asp|Mult2~328\ & \cor_asp|Mult2~327\ & \cor_asp|Mult2~326\);

\cor_asp|Mult3~mac_BY_bus\ <= (\cor_asp|Mult2~325\ & \cor_asp|Mult2~324\ & \cor_asp|Mult2~323\ & \cor_asp|Mult2~322\ & \cor_asp|Mult2~321\ & \cor_asp|Mult2~320\ & \cor_asp|Mult2~319\ & \cor_asp|Mult2~318\ & \cor_asp|Mult2~317\ & \cor_asp|Mult2~316\ & 
\cor_asp|Mult2~315\ & \cor_asp|Mult2~314\ & \cor_asp|Mult2~313\ & \cor_asp|Mult2~312\ & \cor_asp|Mult2~311\ & \cor_asp|Mult2~310\ & \cor_asp|Mult2~309\ & \cor_asp|Mult2~mac_resulta\);

\cor_asp|Mult3~mac_resulta\ <= \cor_asp|Mult3~mac_RESULTA_bus\(0);
\cor_asp|Mult3~309\ <= \cor_asp|Mult3~mac_RESULTA_bus\(1);
\cor_asp|Mult3~310\ <= \cor_asp|Mult3~mac_RESULTA_bus\(2);
\cor_asp|Mult3~311\ <= \cor_asp|Mult3~mac_RESULTA_bus\(3);
\cor_asp|Mult3~312\ <= \cor_asp|Mult3~mac_RESULTA_bus\(4);
\cor_asp|Mult3~313\ <= \cor_asp|Mult3~mac_RESULTA_bus\(5);
\cor_asp|Mult3~314\ <= \cor_asp|Mult3~mac_RESULTA_bus\(6);
\cor_asp|Mult3~315\ <= \cor_asp|Mult3~mac_RESULTA_bus\(7);
\cor_asp|Mult3~316\ <= \cor_asp|Mult3~mac_RESULTA_bus\(8);
\cor_asp|Mult3~317\ <= \cor_asp|Mult3~mac_RESULTA_bus\(9);
\cor_asp|Mult3~318\ <= \cor_asp|Mult3~mac_RESULTA_bus\(10);
\cor_asp|Mult3~319\ <= \cor_asp|Mult3~mac_RESULTA_bus\(11);
\cor_asp|Mult3~320\ <= \cor_asp|Mult3~mac_RESULTA_bus\(12);
\cor_asp|Mult3~321\ <= \cor_asp|Mult3~mac_RESULTA_bus\(13);
\cor_asp|Mult3~322\ <= \cor_asp|Mult3~mac_RESULTA_bus\(14);
\cor_asp|Mult3~323\ <= \cor_asp|Mult3~mac_RESULTA_bus\(15);
\cor_asp|Mult3~324\ <= \cor_asp|Mult3~mac_RESULTA_bus\(16);
\cor_asp|Mult3~325\ <= \cor_asp|Mult3~mac_RESULTA_bus\(17);
\cor_asp|Mult3~326\ <= \cor_asp|Mult3~mac_RESULTA_bus\(18);
\cor_asp|Mult3~327\ <= \cor_asp|Mult3~mac_RESULTA_bus\(19);
\cor_asp|Mult3~328\ <= \cor_asp|Mult3~mac_RESULTA_bus\(20);
\cor_asp|Mult3~329\ <= \cor_asp|Mult3~mac_RESULTA_bus\(21);
\cor_asp|Mult3~330\ <= \cor_asp|Mult3~mac_RESULTA_bus\(22);
\cor_asp|Mult3~331\ <= \cor_asp|Mult3~mac_RESULTA_bus\(23);
\cor_asp|Mult3~332\ <= \cor_asp|Mult3~mac_RESULTA_bus\(24);
\cor_asp|Mult3~333\ <= \cor_asp|Mult3~mac_RESULTA_bus\(25);
\cor_asp|Mult3~334\ <= \cor_asp|Mult3~mac_RESULTA_bus\(26);
\cor_asp|Mult3~335\ <= \cor_asp|Mult3~mac_RESULTA_bus\(27);
\cor_asp|Mult3~336\ <= \cor_asp|Mult3~mac_RESULTA_bus\(28);
\cor_asp|Mult3~337\ <= \cor_asp|Mult3~mac_RESULTA_bus\(29);
\cor_asp|Mult3~338\ <= \cor_asp|Mult3~mac_RESULTA_bus\(30);
\cor_asp|Mult3~339\ <= \cor_asp|Mult3~mac_RESULTA_bus\(31);
\cor_asp|Mult3~8\ <= \cor_asp|Mult3~mac_RESULTA_bus\(32);
\cor_asp|Mult3~9\ <= \cor_asp|Mult3~mac_RESULTA_bus\(33);
\cor_asp|Mult3~10\ <= \cor_asp|Mult3~mac_RESULTA_bus\(34);
\cor_asp|Mult3~11\ <= \cor_asp|Mult3~mac_RESULTA_bus\(35);
\cor_asp|Mult3~12\ <= \cor_asp|Mult3~mac_RESULTA_bus\(36);
\cor_asp|Mult3~13\ <= \cor_asp|Mult3~mac_RESULTA_bus\(37);
\cor_asp|Mult3~14\ <= \cor_asp|Mult3~mac_RESULTA_bus\(38);
\cor_asp|Mult3~15\ <= \cor_asp|Mult3~mac_RESULTA_bus\(39);
\cor_asp|Mult3~16\ <= \cor_asp|Mult3~mac_RESULTA_bus\(40);
\cor_asp|Mult3~17\ <= \cor_asp|Mult3~mac_RESULTA_bus\(41);
\cor_asp|Mult3~18\ <= \cor_asp|Mult3~mac_RESULTA_bus\(42);
\cor_asp|Mult3~19\ <= \cor_asp|Mult3~mac_RESULTA_bus\(43);
\cor_asp|Mult3~20\ <= \cor_asp|Mult3~mac_RESULTA_bus\(44);
\cor_asp|Mult3~21\ <= \cor_asp|Mult3~mac_RESULTA_bus\(45);
\cor_asp|Mult3~22\ <= \cor_asp|Mult3~mac_RESULTA_bus\(46);
\cor_asp|Mult3~23\ <= \cor_asp|Mult3~mac_RESULTA_bus\(47);
\cor_asp|Mult3~24\ <= \cor_asp|Mult3~mac_RESULTA_bus\(48);
\cor_asp|Mult3~25\ <= \cor_asp|Mult3~mac_RESULTA_bus\(49);
\cor_asp|Mult3~26\ <= \cor_asp|Mult3~mac_RESULTA_bus\(50);
\cor_asp|Mult3~27\ <= \cor_asp|Mult3~mac_RESULTA_bus\(51);
\cor_asp|Mult3~28\ <= \cor_asp|Mult3~mac_RESULTA_bus\(52);
\cor_asp|Mult3~29\ <= \cor_asp|Mult3~mac_RESULTA_bus\(53);
\cor_asp|Mult3~30\ <= \cor_asp|Mult3~mac_RESULTA_bus\(54);
\cor_asp|Mult3~31\ <= \cor_asp|Mult3~mac_RESULTA_bus\(55);
\cor_asp|Mult3~32\ <= \cor_asp|Mult3~mac_RESULTA_bus\(56);
\cor_asp|Mult3~33\ <= \cor_asp|Mult3~mac_RESULTA_bus\(57);
\cor_asp|Mult3~34\ <= \cor_asp|Mult3~mac_RESULTA_bus\(58);
\cor_asp|Mult3~35\ <= \cor_asp|Mult3~mac_RESULTA_bus\(59);
\cor_asp|Mult3~36\ <= \cor_asp|Mult3~mac_RESULTA_bus\(60);
\cor_asp|Mult3~37\ <= \cor_asp|Mult3~mac_RESULTA_bus\(61);
\cor_asp|Mult3~38\ <= \cor_asp|Mult3~mac_RESULTA_bus\(62);
\cor_asp|Mult3~39\ <= \cor_asp|Mult3~mac_RESULTA_bus\(63);

\cor_asp|Mult2~mac_AX_bus\ <= (\cor_asp|avgBuffer[7][15]~q\ & \cor_asp|avgBuffer[7][14]~q\ & \cor_asp|avgBuffer[7][13]~q\ & \cor_asp|avgBuffer[7][12]~q\ & \cor_asp|avgBuffer[7][11]~q\ & \cor_asp|avgBuffer[7][10]~q\ & \cor_asp|avgBuffer[7][9]~q\ & 
\cor_asp|avgBuffer[7][8]~q\ & \cor_asp|avgBuffer[7][7]~q\ & \cor_asp|avgBuffer[7][6]~q\ & \cor_asp|avgBuffer[7][5]~q\ & \cor_asp|avgBuffer[7][4]~q\ & \cor_asp|avgBuffer[7][3]~q\ & \cor_asp|avgBuffer[7][2]~q\ & \cor_asp|avgBuffer[7][1]~q\ & 
\cor_asp|avgBuffer[7][0]~q\);

\cor_asp|Mult2~mac_AY_bus\ <= (\cor_asp|avgBuffer[12][15]~q\ & \cor_asp|avgBuffer[12][14]~q\ & \cor_asp|avgBuffer[12][13]~q\ & \cor_asp|avgBuffer[12][12]~q\ & \cor_asp|avgBuffer[12][11]~q\ & \cor_asp|avgBuffer[12][10]~q\ & \cor_asp|avgBuffer[12][9]~q\ & 
\cor_asp|avgBuffer[12][8]~q\ & \cor_asp|avgBuffer[12][7]~q\ & \cor_asp|avgBuffer[12][6]~q\ & \cor_asp|avgBuffer[12][5]~q\ & \cor_asp|avgBuffer[12][4]~q\ & \cor_asp|avgBuffer[12][3]~q\ & \cor_asp|avgBuffer[12][2]~q\ & \cor_asp|avgBuffer[12][1]~q\ & 
\cor_asp|avgBuffer[12][0]~q\);

\cor_asp|Mult2~mac_BX_bus\ <= (\cor_asp|Add1~39\ & \cor_asp|Add1~38\ & \cor_asp|Add1~37\ & \cor_asp|Add1~36\ & \cor_asp|Add1~35\ & \cor_asp|Add1~34\ & \cor_asp|Add1~33\ & \cor_asp|Add1~32\ & \cor_asp|Add1~31\ & \cor_asp|Add1~30\ & \cor_asp|Add1~29\ & 
\cor_asp|Add1~28\ & \cor_asp|Add1~27\ & \cor_asp|Add1~26\);

\cor_asp|Mult2~mac_BY_bus\ <= (\cor_asp|Add1~25\ & \cor_asp|Add1~24\ & \cor_asp|Add1~23\ & \cor_asp|Add1~22\ & \cor_asp|Add1~21\ & \cor_asp|Add1~20\ & \cor_asp|Add1~19\ & \cor_asp|Add1~18\ & \cor_asp|Add1~17\ & \cor_asp|Add1~16\ & \cor_asp|Add1~15\ & 
\cor_asp|Add1~14\ & \cor_asp|Add1~13\ & \cor_asp|Add1~12\ & \cor_asp|Add1~11\ & \cor_asp|Add1~10\ & \cor_asp|Add1~9\ & \cor_asp|Add1~8_resulta\);

\cor_asp|Mult2~mac_resulta\ <= \cor_asp|Mult2~mac_RESULTA_bus\(0);
\cor_asp|Mult2~309\ <= \cor_asp|Mult2~mac_RESULTA_bus\(1);
\cor_asp|Mult2~310\ <= \cor_asp|Mult2~mac_RESULTA_bus\(2);
\cor_asp|Mult2~311\ <= \cor_asp|Mult2~mac_RESULTA_bus\(3);
\cor_asp|Mult2~312\ <= \cor_asp|Mult2~mac_RESULTA_bus\(4);
\cor_asp|Mult2~313\ <= \cor_asp|Mult2~mac_RESULTA_bus\(5);
\cor_asp|Mult2~314\ <= \cor_asp|Mult2~mac_RESULTA_bus\(6);
\cor_asp|Mult2~315\ <= \cor_asp|Mult2~mac_RESULTA_bus\(7);
\cor_asp|Mult2~316\ <= \cor_asp|Mult2~mac_RESULTA_bus\(8);
\cor_asp|Mult2~317\ <= \cor_asp|Mult2~mac_RESULTA_bus\(9);
\cor_asp|Mult2~318\ <= \cor_asp|Mult2~mac_RESULTA_bus\(10);
\cor_asp|Mult2~319\ <= \cor_asp|Mult2~mac_RESULTA_bus\(11);
\cor_asp|Mult2~320\ <= \cor_asp|Mult2~mac_RESULTA_bus\(12);
\cor_asp|Mult2~321\ <= \cor_asp|Mult2~mac_RESULTA_bus\(13);
\cor_asp|Mult2~322\ <= \cor_asp|Mult2~mac_RESULTA_bus\(14);
\cor_asp|Mult2~323\ <= \cor_asp|Mult2~mac_RESULTA_bus\(15);
\cor_asp|Mult2~324\ <= \cor_asp|Mult2~mac_RESULTA_bus\(16);
\cor_asp|Mult2~325\ <= \cor_asp|Mult2~mac_RESULTA_bus\(17);
\cor_asp|Mult2~326\ <= \cor_asp|Mult2~mac_RESULTA_bus\(18);
\cor_asp|Mult2~327\ <= \cor_asp|Mult2~mac_RESULTA_bus\(19);
\cor_asp|Mult2~328\ <= \cor_asp|Mult2~mac_RESULTA_bus\(20);
\cor_asp|Mult2~329\ <= \cor_asp|Mult2~mac_RESULTA_bus\(21);
\cor_asp|Mult2~330\ <= \cor_asp|Mult2~mac_RESULTA_bus\(22);
\cor_asp|Mult2~331\ <= \cor_asp|Mult2~mac_RESULTA_bus\(23);
\cor_asp|Mult2~332\ <= \cor_asp|Mult2~mac_RESULTA_bus\(24);
\cor_asp|Mult2~333\ <= \cor_asp|Mult2~mac_RESULTA_bus\(25);
\cor_asp|Mult2~334\ <= \cor_asp|Mult2~mac_RESULTA_bus\(26);
\cor_asp|Mult2~335\ <= \cor_asp|Mult2~mac_RESULTA_bus\(27);
\cor_asp|Mult2~336\ <= \cor_asp|Mult2~mac_RESULTA_bus\(28);
\cor_asp|Mult2~337\ <= \cor_asp|Mult2~mac_RESULTA_bus\(29);
\cor_asp|Mult2~338\ <= \cor_asp|Mult2~mac_RESULTA_bus\(30);
\cor_asp|Mult2~339\ <= \cor_asp|Mult2~mac_RESULTA_bus\(31);
\cor_asp|Mult2~8\ <= \cor_asp|Mult2~mac_RESULTA_bus\(32);
\cor_asp|Mult2~9\ <= \cor_asp|Mult2~mac_RESULTA_bus\(33);
\cor_asp|Mult2~10\ <= \cor_asp|Mult2~mac_RESULTA_bus\(34);
\cor_asp|Mult2~11\ <= \cor_asp|Mult2~mac_RESULTA_bus\(35);
\cor_asp|Mult2~12\ <= \cor_asp|Mult2~mac_RESULTA_bus\(36);
\cor_asp|Mult2~13\ <= \cor_asp|Mult2~mac_RESULTA_bus\(37);
\cor_asp|Mult2~14\ <= \cor_asp|Mult2~mac_RESULTA_bus\(38);
\cor_asp|Mult2~15\ <= \cor_asp|Mult2~mac_RESULTA_bus\(39);
\cor_asp|Mult2~16\ <= \cor_asp|Mult2~mac_RESULTA_bus\(40);
\cor_asp|Mult2~17\ <= \cor_asp|Mult2~mac_RESULTA_bus\(41);
\cor_asp|Mult2~18\ <= \cor_asp|Mult2~mac_RESULTA_bus\(42);
\cor_asp|Mult2~19\ <= \cor_asp|Mult2~mac_RESULTA_bus\(43);
\cor_asp|Mult2~20\ <= \cor_asp|Mult2~mac_RESULTA_bus\(44);
\cor_asp|Mult2~21\ <= \cor_asp|Mult2~mac_RESULTA_bus\(45);
\cor_asp|Mult2~22\ <= \cor_asp|Mult2~mac_RESULTA_bus\(46);
\cor_asp|Mult2~23\ <= \cor_asp|Mult2~mac_RESULTA_bus\(47);
\cor_asp|Mult2~24\ <= \cor_asp|Mult2~mac_RESULTA_bus\(48);
\cor_asp|Mult2~25\ <= \cor_asp|Mult2~mac_RESULTA_bus\(49);
\cor_asp|Mult2~26\ <= \cor_asp|Mult2~mac_RESULTA_bus\(50);
\cor_asp|Mult2~27\ <= \cor_asp|Mult2~mac_RESULTA_bus\(51);
\cor_asp|Mult2~28\ <= \cor_asp|Mult2~mac_RESULTA_bus\(52);
\cor_asp|Mult2~29\ <= \cor_asp|Mult2~mac_RESULTA_bus\(53);
\cor_asp|Mult2~30\ <= \cor_asp|Mult2~mac_RESULTA_bus\(54);
\cor_asp|Mult2~31\ <= \cor_asp|Mult2~mac_RESULTA_bus\(55);
\cor_asp|Mult2~32\ <= \cor_asp|Mult2~mac_RESULTA_bus\(56);
\cor_asp|Mult2~33\ <= \cor_asp|Mult2~mac_RESULTA_bus\(57);
\cor_asp|Mult2~34\ <= \cor_asp|Mult2~mac_RESULTA_bus\(58);
\cor_asp|Mult2~35\ <= \cor_asp|Mult2~mac_RESULTA_bus\(59);
\cor_asp|Mult2~36\ <= \cor_asp|Mult2~mac_RESULTA_bus\(60);
\cor_asp|Mult2~37\ <= \cor_asp|Mult2~mac_RESULTA_bus\(61);
\cor_asp|Mult2~38\ <= \cor_asp|Mult2~mac_RESULTA_bus\(62);
\cor_asp|Mult2~39\ <= \cor_asp|Mult2~mac_RESULTA_bus\(63);

\cor_asp|Add1~8_AX_bus\ <= (\cor_asp|avgBuffer[8][15]~q\ & \cor_asp|avgBuffer[8][14]~q\ & \cor_asp|avgBuffer[8][13]~q\ & \cor_asp|avgBuffer[8][12]~q\ & \cor_asp|avgBuffer[8][11]~q\ & \cor_asp|avgBuffer[8][10]~q\ & \cor_asp|avgBuffer[8][9]~q\ & 
\cor_asp|avgBuffer[8][8]~q\ & \cor_asp|avgBuffer[8][7]~q\ & \cor_asp|avgBuffer[8][6]~q\ & \cor_asp|avgBuffer[8][5]~q\ & \cor_asp|avgBuffer[8][4]~q\ & \cor_asp|avgBuffer[8][3]~q\ & \cor_asp|avgBuffer[8][2]~q\ & \cor_asp|avgBuffer[8][1]~q\ & 
\cor_asp|avgBuffer[8][0]~q\);

\cor_asp|Add1~8_AY_bus\ <= (\cor_asp|avgBuffer[11][15]~q\ & \cor_asp|avgBuffer[11][14]~q\ & \cor_asp|avgBuffer[11][13]~q\ & \cor_asp|avgBuffer[11][12]~q\ & \cor_asp|avgBuffer[11][11]~q\ & \cor_asp|avgBuffer[11][10]~q\ & \cor_asp|avgBuffer[11][9]~q\ & 
\cor_asp|avgBuffer[11][8]~q\ & \cor_asp|avgBuffer[11][7]~q\ & \cor_asp|avgBuffer[11][6]~q\ & \cor_asp|avgBuffer[11][5]~q\ & \cor_asp|avgBuffer[11][4]~q\ & \cor_asp|avgBuffer[11][3]~q\ & \cor_asp|avgBuffer[11][2]~q\ & \cor_asp|avgBuffer[11][1]~q\ & 
\cor_asp|avgBuffer[11][0]~q\);

\cor_asp|Add1~8_BX_bus\ <= (\cor_asp|avgBuffer[9][15]~q\ & \cor_asp|avgBuffer[9][14]~q\ & \cor_asp|avgBuffer[9][13]~q\ & \cor_asp|avgBuffer[9][12]~q\ & \cor_asp|avgBuffer[9][11]~q\ & \cor_asp|avgBuffer[9][10]~q\ & \cor_asp|avgBuffer[9][9]~q\ & 
\cor_asp|avgBuffer[9][8]~q\ & \cor_asp|avgBuffer[9][7]~q\ & \cor_asp|avgBuffer[9][6]~q\ & \cor_asp|avgBuffer[9][5]~q\ & \cor_asp|avgBuffer[9][4]~q\ & \cor_asp|avgBuffer[9][3]~q\ & \cor_asp|avgBuffer[9][2]~q\ & \cor_asp|avgBuffer[9][1]~q\ & 
\cor_asp|avgBuffer[9][0]~q\);

\cor_asp|Add1~8_BY_bus\ <= (\cor_asp|avgBuffer[10][15]~q\ & \cor_asp|avgBuffer[10][14]~q\ & \cor_asp|avgBuffer[10][13]~q\ & \cor_asp|avgBuffer[10][12]~q\ & \cor_asp|avgBuffer[10][11]~q\ & \cor_asp|avgBuffer[10][10]~q\ & \cor_asp|avgBuffer[10][9]~q\ & 
\cor_asp|avgBuffer[10][8]~q\ & \cor_asp|avgBuffer[10][7]~q\ & \cor_asp|avgBuffer[10][6]~q\ & \cor_asp|avgBuffer[10][5]~q\ & \cor_asp|avgBuffer[10][4]~q\ & \cor_asp|avgBuffer[10][3]~q\ & \cor_asp|avgBuffer[10][2]~q\ & \cor_asp|avgBuffer[10][1]~q\ & 
\cor_asp|avgBuffer[10][0]~q\);

\cor_asp|Add1~8_resulta\ <= \cor_asp|Add1~8_RESULTA_bus\(0);
\cor_asp|Add1~9\ <= \cor_asp|Add1~8_RESULTA_bus\(1);
\cor_asp|Add1~10\ <= \cor_asp|Add1~8_RESULTA_bus\(2);
\cor_asp|Add1~11\ <= \cor_asp|Add1~8_RESULTA_bus\(3);
\cor_asp|Add1~12\ <= \cor_asp|Add1~8_RESULTA_bus\(4);
\cor_asp|Add1~13\ <= \cor_asp|Add1~8_RESULTA_bus\(5);
\cor_asp|Add1~14\ <= \cor_asp|Add1~8_RESULTA_bus\(6);
\cor_asp|Add1~15\ <= \cor_asp|Add1~8_RESULTA_bus\(7);
\cor_asp|Add1~16\ <= \cor_asp|Add1~8_RESULTA_bus\(8);
\cor_asp|Add1~17\ <= \cor_asp|Add1~8_RESULTA_bus\(9);
\cor_asp|Add1~18\ <= \cor_asp|Add1~8_RESULTA_bus\(10);
\cor_asp|Add1~19\ <= \cor_asp|Add1~8_RESULTA_bus\(11);
\cor_asp|Add1~20\ <= \cor_asp|Add1~8_RESULTA_bus\(12);
\cor_asp|Add1~21\ <= \cor_asp|Add1~8_RESULTA_bus\(13);
\cor_asp|Add1~22\ <= \cor_asp|Add1~8_RESULTA_bus\(14);
\cor_asp|Add1~23\ <= \cor_asp|Add1~8_RESULTA_bus\(15);
\cor_asp|Add1~24\ <= \cor_asp|Add1~8_RESULTA_bus\(16);
\cor_asp|Add1~25\ <= \cor_asp|Add1~8_RESULTA_bus\(17);
\cor_asp|Add1~26\ <= \cor_asp|Add1~8_RESULTA_bus\(18);
\cor_asp|Add1~27\ <= \cor_asp|Add1~8_RESULTA_bus\(19);
\cor_asp|Add1~28\ <= \cor_asp|Add1~8_RESULTA_bus\(20);
\cor_asp|Add1~29\ <= \cor_asp|Add1~8_RESULTA_bus\(21);
\cor_asp|Add1~30\ <= \cor_asp|Add1~8_RESULTA_bus\(22);
\cor_asp|Add1~31\ <= \cor_asp|Add1~8_RESULTA_bus\(23);
\cor_asp|Add1~32\ <= \cor_asp|Add1~8_RESULTA_bus\(24);
\cor_asp|Add1~33\ <= \cor_asp|Add1~8_RESULTA_bus\(25);
\cor_asp|Add1~34\ <= \cor_asp|Add1~8_RESULTA_bus\(26);
\cor_asp|Add1~35\ <= \cor_asp|Add1~8_RESULTA_bus\(27);
\cor_asp|Add1~36\ <= \cor_asp|Add1~8_RESULTA_bus\(28);
\cor_asp|Add1~37\ <= \cor_asp|Add1~8_RESULTA_bus\(29);
\cor_asp|Add1~38\ <= \cor_asp|Add1~8_RESULTA_bus\(30);
\cor_asp|Add1~39\ <= \cor_asp|Add1~8_RESULTA_bus\(31);
\cor_asp|Add1~40\ <= \cor_asp|Add1~8_RESULTA_bus\(32);
\cor_asp|Add1~41\ <= \cor_asp|Add1~8_RESULTA_bus\(33);
\cor_asp|Add1~42\ <= \cor_asp|Add1~8_RESULTA_bus\(34);
\cor_asp|Add1~43\ <= \cor_asp|Add1~8_RESULTA_bus\(35);
\cor_asp|Add1~44\ <= \cor_asp|Add1~8_RESULTA_bus\(36);
\cor_asp|Add1~45\ <= \cor_asp|Add1~8_RESULTA_bus\(37);
\cor_asp|Add1~46\ <= \cor_asp|Add1~8_RESULTA_bus\(38);
\cor_asp|Add1~47\ <= \cor_asp|Add1~8_RESULTA_bus\(39);
\cor_asp|Add1~48\ <= \cor_asp|Add1~8_RESULTA_bus\(40);
\cor_asp|Add1~49\ <= \cor_asp|Add1~8_RESULTA_bus\(41);
\cor_asp|Add1~50\ <= \cor_asp|Add1~8_RESULTA_bus\(42);
\cor_asp|Add1~51\ <= \cor_asp|Add1~8_RESULTA_bus\(43);
\cor_asp|Add1~52\ <= \cor_asp|Add1~8_RESULTA_bus\(44);
\cor_asp|Add1~53\ <= \cor_asp|Add1~8_RESULTA_bus\(45);
\cor_asp|Add1~54\ <= \cor_asp|Add1~8_RESULTA_bus\(46);
\cor_asp|Add1~55\ <= \cor_asp|Add1~8_RESULTA_bus\(47);
\cor_asp|Add1~56\ <= \cor_asp|Add1~8_RESULTA_bus\(48);
\cor_asp|Add1~57\ <= \cor_asp|Add1~8_RESULTA_bus\(49);
\cor_asp|Add1~58\ <= \cor_asp|Add1~8_RESULTA_bus\(50);
\cor_asp|Add1~59\ <= \cor_asp|Add1~8_RESULTA_bus\(51);
\cor_asp|Add1~60\ <= \cor_asp|Add1~8_RESULTA_bus\(52);
\cor_asp|Add1~61\ <= \cor_asp|Add1~8_RESULTA_bus\(53);
\cor_asp|Add1~62\ <= \cor_asp|Add1~8_RESULTA_bus\(54);
\cor_asp|Add1~63\ <= \cor_asp|Add1~8_RESULTA_bus\(55);
\cor_asp|Add1~64\ <= \cor_asp|Add1~8_RESULTA_bus\(56);
\cor_asp|Add1~65\ <= \cor_asp|Add1~8_RESULTA_bus\(57);
\cor_asp|Add1~66\ <= \cor_asp|Add1~8_RESULTA_bus\(58);
\cor_asp|Add1~67\ <= \cor_asp|Add1~8_RESULTA_bus\(59);
\cor_asp|Add1~68\ <= \cor_asp|Add1~8_RESULTA_bus\(60);
\cor_asp|Add1~69\ <= \cor_asp|Add1~8_RESULTA_bus\(61);
\cor_asp|Add1~70\ <= \cor_asp|Add1~8_RESULTA_bus\(62);
\cor_asp|Add1~71\ <= \cor_asp|Add1~8_RESULTA_bus\(63);
\ALT_INV_flag~input_o\ <= NOT \flag~input_o\;
\ALT_INV_calc~input_o\ <= NOT \calc~input_o\;
\cor_asp|ALT_INV_avgBuffer[7][0]~23_combout\ <= NOT \cor_asp|avgBuffer[7][0]~23_combout\;
\cor_asp|ALT_INV_avgBuffer[6][0]~20_combout\ <= NOT \cor_asp|avgBuffer[6][0]~20_combout\;
\cor_asp|ALT_INV_avgBuffer[10][0]~18_combout\ <= NOT \cor_asp|avgBuffer[10][0]~18_combout\;
\cor_asp|ALT_INV_avgBuffer[15][0]~15_combout\ <= NOT \cor_asp|avgBuffer[15][0]~15_combout\;
\cor_asp|ALT_INV_avgBuffer[3][0]~11_combout\ <= NOT \cor_asp|avgBuffer[3][0]~11_combout\;
\cor_asp|ALT_INV_avgBuffer[2][0]~8_combout\ <= NOT \cor_asp|avgBuffer[2][0]~8_combout\;
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\;
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\;
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\;
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\;
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\;
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\;
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\cor_asp|ALT_INV_avgBuffer[18][0]~6_combout\ <= NOT \cor_asp|avgBuffer[18][0]~6_combout\;
\cor_asp|ALT_INV_avgBuffer[1][0]~4_combout\ <= NOT \cor_asp|avgBuffer[1][0]~4_combout\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~7_combout\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~6_combout\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~7_combout\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~6_combout\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\;
\cor_asp|ALT_INV_avgBuffer[19][0]~2_combout\ <= NOT \cor_asp|avgBuffer[19][0]~2_combout\;
\cor_asp|ALT_INV_avgBuffer[0][0]~0_combout\ <= NOT \cor_asp|avgBuffer[0][0]~0_combout\;
\cor_asp|ALT_INV_process_0~0_combout\ <= NOT \cor_asp|process_0~0_combout\;
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~0_combout\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:4:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:4:interface|ack~combout\;
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:0:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:0:interface|ack~combout\;
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:6:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:6:interface|ack~combout\;
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:2:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:2:interface|ack~combout\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~0_combout\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\cor_asp|ALT_INV_index\(4) <= NOT \cor_asp|index\(4);
\cor_asp|ALT_INV_index\(1) <= NOT \cor_asp|index\(1);
\cor_asp|ALT_INV_index\(0) <= NOT \cor_asp|index\(0);
\tdma_min|interfaces:1:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:1:interface|ack~combout\;
\tdma_min|interfaces:3:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:3:interface|ack~combout\;
\tdma_min|interfaces:5:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:5:interface|ack~combout\;
\tdma_min|interfaces:7:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:7:interface|ack~combout\;
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\ <= NOT \tdma_min|interfaces:7:interface|Equal0~1_combout\;
\tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\ <= NOT \tdma_min|interfaces:7:interface|Equal0~0_combout\;
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\ <= NOT \tdma_min|interfaces:3:interface|Equal0~1_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\ <= NOT \tdma_min|interfaces:3:interface|Equal0~0_combout\;
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\ <= NOT \tdma_min|interfaces:5:interface|Equal0~1_combout\;
\tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\ <= NOT \tdma_min|interfaces:5:interface|Equal0~0_combout\;
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\ <= NOT \tdma_min|interfaces:1:interface|ack~1_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\ <= NOT \tdma_min|interfaces:1:interface|ack~0_combout\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\;
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\ <= NOT \tdma_min|interfaces:4:interface|Equal0~1_combout\;
\tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\ <= NOT \tdma_min|interfaces:4:interface|Equal0~0_combout\;
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\ <= NOT \tdma_min|interfaces:0:interface|Equal0~1_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\ <= NOT \tdma_min|interfaces:0:interface|Equal0~0_combout\;
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\ <= NOT \tdma_min|interfaces:6:interface|Equal0~1_combout\;
\tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\ <= NOT \tdma_min|interfaces:6:interface|Equal0~0_combout\;
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\ <= NOT \tdma_min|interfaces:2:interface|ack~1_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\ <= NOT \tdma_min|interfaces:2:interface|ack~0_combout\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\;
\cor_asp|ALT_INV_correlation[0]~6_combout\ <= NOT \cor_asp|correlation[0]~6_combout\;
\cor_asp|ALT_INV_correlation[0]~5_combout\ <= NOT \cor_asp|correlation[0]~5_combout\;
\cor_asp|ALT_INV_correlation[0]~4_combout\ <= NOT \cor_asp|correlation[0]~4_combout\;
\cor_asp|ALT_INV_correlation[0]~3_combout\ <= NOT \cor_asp|correlation[0]~3_combout\;
\cor_asp|ALT_INV_correlation[0]~2_combout\ <= NOT \cor_asp|correlation[0]~2_combout\;
\cor_asp|ALT_INV_correlation[0]~1_combout\ <= NOT \cor_asp|correlation[0]~1_combout\;
\cor_asp|ALT_INV_correlation[0]~0_combout\ <= NOT \cor_asp|correlation[0]~0_combout\;
\cor_asp|ALT_INV_enable~q\ <= NOT \cor_asp|enable~q\;
\cor_asp|ALT_INV_flag~q\ <= NOT \cor_asp|flag~q\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[31]~94_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~94_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[31]~93_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~93_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[30]~91_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~91_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[30]~90_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~90_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[29]~88_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~88_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[29]~87_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~87_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[28]~85_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~85_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[28]~84_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~84_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[27]~82_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~82_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[27]~81_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~81_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[26]~79_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~79_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[26]~78_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~78_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[25]~76_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~76_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[25]~75_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~75_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[24]~73_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~73_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[24]~72_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~72_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[23]~70_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~70_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[23]~69_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~69_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[22]~67_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~67_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[22]~66_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~66_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[21]~64_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~64_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[21]~63_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~63_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[20]~61_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~61_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[20]~60_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~60_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[19]~58_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~58_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[19]~57_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~57_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[18]~55_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~55_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[18]~54_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~54_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[17]~52_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~52_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[17]~51_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~51_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[16]~49_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~49_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[16]~48_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~48_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[15]~46_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~46_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[15]~45_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~45_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[14]~43_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~43_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[14]~42_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~42_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[13]~40_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~40_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[13]~39_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~39_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[12]~37_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~37_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[12]~36_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~36_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[11]~34_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~34_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[11]~33_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~33_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[10]~31_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~31_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[10]~30_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~30_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[9]~28_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~28_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[9]~27_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~27_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[8]~25_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~25_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[8]~24_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~24_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[7]~22_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~22_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[7]~21_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~21_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[6]~19_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~19_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[6]~18_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~18_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[5]~16_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~16_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[5]~15_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~15_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[4]~13_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~13_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[4]~12_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~12_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[3]~10_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~10_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[3]~9_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~9_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[2]~7_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~7_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[2]~6_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~6_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[1]~4_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~4_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[1]~3_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~3_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[0]~1_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~1_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[0]~0_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~0_combout\;
\tdma_min|slots|ALT_INV_count\(1) <= NOT \tdma_min|slots|count\(1);
\tdma_min|slots|ALT_INV_count\(2) <= NOT \tdma_min|slots|count\(2);
\tdma_min|slots|ALT_INV_count\(0) <= NOT \tdma_min|slots|count\(0);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(31) <= NOT \tdma_min|interfaces:2:interface|recv.data\(31);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(30) <= NOT \tdma_min|interfaces:2:interface|recv.data\(30);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(29) <= NOT \tdma_min|interfaces:2:interface|recv.data\(29);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(28) <= NOT \tdma_min|interfaces:2:interface|recv.data\(28);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(17) <= NOT \tdma_min|interfaces:2:interface|recv.data\(17);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12);
\cor_asp|ALT_INV_Add0~69_sumout\ <= NOT \cor_asp|Add0~69_sumout\;
\cor_asp|ALT_INV_Add0~65_sumout\ <= NOT \cor_asp|Add0~65_sumout\;
\cor_asp|ALT_INV_Add0~61_sumout\ <= NOT \cor_asp|Add0~61_sumout\;
\cor_asp|ALT_INV_Add0~57_sumout\ <= NOT \cor_asp|Add0~57_sumout\;
\cor_asp|ALT_INV_Add0~53_sumout\ <= NOT \cor_asp|Add0~53_sumout\;
\cor_asp|ALT_INV_Add0~49_sumout\ <= NOT \cor_asp|Add0~49_sumout\;
\cor_asp|ALT_INV_Add0~45_sumout\ <= NOT \cor_asp|Add0~45_sumout\;
\cor_asp|ALT_INV_Add0~41_sumout\ <= NOT \cor_asp|Add0~41_sumout\;
\cor_asp|ALT_INV_Add0~37_sumout\ <= NOT \cor_asp|Add0~37_sumout\;
\cor_asp|ALT_INV_Add0~33_sumout\ <= NOT \cor_asp|Add0~33_sumout\;
\cor_asp|ALT_INV_Add0~29_sumout\ <= NOT \cor_asp|Add0~29_sumout\;
\cor_asp|ALT_INV_Add0~25_sumout\ <= NOT \cor_asp|Add0~25_sumout\;
\cor_asp|ALT_INV_Add0~21_sumout\ <= NOT \cor_asp|Add0~21_sumout\;
\cor_asp|ALT_INV_Add0~17_sumout\ <= NOT \cor_asp|Add0~17_sumout\;
\cor_asp|ALT_INV_Add0~13_sumout\ <= NOT \cor_asp|Add0~13_sumout\;
\cor_asp|ALT_INV_Add0~9_sumout\ <= NOT \cor_asp|Add0~9_sumout\;
\cor_asp|ALT_INV_Add0~5_sumout\ <= NOT \cor_asp|Add0~5_sumout\;
\cor_asp|ALT_INV_Add0~1_sumout\ <= NOT \cor_asp|Add0~1_sumout\;
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data[2]~4_combout\ <= NOT \tdma_min|interfaces:2:interface|recv.data[2]~4_combout\;
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\cor_asp|ALT_INV_Add0~125_sumout\ <= NOT \cor_asp|Add0~125_sumout\;
\cor_asp|ALT_INV_Add0~121_sumout\ <= NOT \cor_asp|Add0~121_sumout\;
\cor_asp|ALT_INV_Add0~117_sumout\ <= NOT \cor_asp|Add0~117_sumout\;
\cor_asp|ALT_INV_Add0~113_sumout\ <= NOT \cor_asp|Add0~113_sumout\;
\cor_asp|ALT_INV_Add0~109_sumout\ <= NOT \cor_asp|Add0~109_sumout\;
\cor_asp|ALT_INV_Add0~105_sumout\ <= NOT \cor_asp|Add0~105_sumout\;
\cor_asp|ALT_INV_Add0~101_sumout\ <= NOT \cor_asp|Add0~101_sumout\;
\cor_asp|ALT_INV_Add0~97_sumout\ <= NOT \cor_asp|Add0~97_sumout\;
\cor_asp|ALT_INV_Add0~93_sumout\ <= NOT \cor_asp|Add0~93_sumout\;
\cor_asp|ALT_INV_Add0~89_sumout\ <= NOT \cor_asp|Add0~89_sumout\;
\cor_asp|ALT_INV_Add0~85_sumout\ <= NOT \cor_asp|Add0~85_sumout\;
\cor_asp|ALT_INV_Add0~81_sumout\ <= NOT \cor_asp|Add0~81_sumout\;
\cor_asp|ALT_INV_Add0~77_sumout\ <= NOT \cor_asp|Add0~77_sumout\;
\cor_asp|ALT_INV_Add0~73_sumout\ <= NOT \cor_asp|Add0~73_sumout\;
\cor_asp|ALT_INV_index\(3) <= NOT \cor_asp|index\(3);
\cor_asp|ALT_INV_index\(2) <= NOT \cor_asp|index\(2);
\cor_asp|ALT_INV_index\(15) <= NOT \cor_asp|index\(15);
\cor_asp|ALT_INV_index\(13) <= NOT \cor_asp|index\(13);
\cor_asp|ALT_INV_index\(12) <= NOT \cor_asp|index\(12);
\cor_asp|ALT_INV_index\(11) <= NOT \cor_asp|index\(11);
\cor_asp|ALT_INV_index\(10) <= NOT \cor_asp|index\(10);
\cor_asp|ALT_INV_index\(25) <= NOT \cor_asp|index\(25);
\cor_asp|ALT_INV_index\(23) <= NOT \cor_asp|index\(23);
\cor_asp|ALT_INV_index\(22) <= NOT \cor_asp|index\(22);
\cor_asp|ALT_INV_index\(21) <= NOT \cor_asp|index\(21);
\cor_asp|ALT_INV_index\(20) <= NOT \cor_asp|index\(20);
\cor_asp|ALT_INV_index\(8) <= NOT \cor_asp|index\(8);
\cor_asp|ALT_INV_index\(7) <= NOT \cor_asp|index\(7);
\cor_asp|ALT_INV_index\(6) <= NOT \cor_asp|index\(6);
\cor_asp|ALT_INV_index\(5) <= NOT \cor_asp|index\(5);
\cor_asp|ALT_INV_index\(18) <= NOT \cor_asp|index\(18);
\cor_asp|ALT_INV_index\(17) <= NOT \cor_asp|index\(17);
\cor_asp|ALT_INV_index\(16) <= NOT \cor_asp|index\(16);
\cor_asp|ALT_INV_index\(14) <= NOT \cor_asp|index\(14);
\cor_asp|ALT_INV_index\(9) <= NOT \cor_asp|index\(9);
\cor_asp|ALT_INV_index\(28) <= NOT \cor_asp|index\(28);
\cor_asp|ALT_INV_index\(27) <= NOT \cor_asp|index\(27);
\cor_asp|ALT_INV_index\(26) <= NOT \cor_asp|index\(26);
\cor_asp|ALT_INV_index\(24) <= NOT \cor_asp|index\(24);
\cor_asp|ALT_INV_index\(19) <= NOT \cor_asp|index\(19);
\cor_asp|ALT_INV_index\(30) <= NOT \cor_asp|index\(30);
\cor_asp|ALT_INV_index\(29) <= NOT \cor_asp|index\(29);
\cor_asp|ALT_INV_index\(31) <= NOT \cor_asp|index\(31);

\recvOut[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(0),
	devoe => ww_devoe,
	o => ww_recvOut(0));

\recvOut[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(1),
	devoe => ww_devoe,
	o => ww_recvOut(1));

\recvOut[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(2),
	devoe => ww_devoe,
	o => ww_recvOut(2));

\recvOut[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(3),
	devoe => ww_devoe,
	o => ww_recvOut(3));

\recvOut[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(4),
	devoe => ww_devoe,
	o => ww_recvOut(4));

\recvOut[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(5),
	devoe => ww_devoe,
	o => ww_recvOut(5));

\recvOut[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(6),
	devoe => ww_devoe,
	o => ww_recvOut(6));

\recvOut[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(7),
	devoe => ww_devoe,
	o => ww_recvOut(7));

\recvOut[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(8),
	devoe => ww_devoe,
	o => ww_recvOut(8));

\recvOut[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(9),
	devoe => ww_devoe,
	o => ww_recvOut(9));

\recvOut[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(10),
	devoe => ww_devoe,
	o => ww_recvOut(10));

\recvOut[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(11),
	devoe => ww_devoe,
	o => ww_recvOut(11));

\recvOut[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(12),
	devoe => ww_devoe,
	o => ww_recvOut(12));

\recvOut[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(13),
	devoe => ww_devoe,
	o => ww_recvOut(13));

\recvOut[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(14),
	devoe => ww_devoe,
	o => ww_recvOut(14));

\recvOut[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(15),
	devoe => ww_devoe,
	o => ww_recvOut(15));

\recvOut[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(16),
	devoe => ww_devoe,
	o => ww_recvOut(16));

\recvOut[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(17),
	devoe => ww_devoe,
	o => ww_recvOut(17));

\recvOut[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(18),
	devoe => ww_devoe,
	o => ww_recvOut(18));

\recvOut[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(19),
	devoe => ww_devoe,
	o => ww_recvOut(19));

\recvOut[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(20),
	devoe => ww_devoe,
	o => ww_recvOut(20));

\recvOut[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(21),
	devoe => ww_devoe,
	o => ww_recvOut(21));

\recvOut[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(22),
	devoe => ww_devoe,
	o => ww_recvOut(22));

\recvOut[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(23),
	devoe => ww_devoe,
	o => ww_recvOut(23));

\recvOut[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(24),
	devoe => ww_devoe,
	o => ww_recvOut(24));

\recvOut[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(25),
	devoe => ww_devoe,
	o => ww_recvOut(25));

\recvOut[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(26),
	devoe => ww_devoe,
	o => ww_recvOut(26));

\recvOut[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(27),
	devoe => ww_devoe,
	o => ww_recvOut(27));

\recvOut[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(28),
	devoe => ww_devoe,
	o => ww_recvOut(28));

\recvOut[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(29),
	devoe => ww_devoe,
	o => ww_recvOut(29));

\recvOut[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(30),
	devoe => ww_devoe,
	o => ww_recvOut(30));

\recvOut[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:2:interface|recv.data\(31),
	devoe => ww_devoe,
	o => ww_recvOut(31));

\sendCorr[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(0),
	devoe => ww_devoe,
	o => ww_sendCorr(0));

\sendCorr[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(1),
	devoe => ww_devoe,
	o => ww_sendCorr(1));

\sendCorr[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(2),
	devoe => ww_devoe,
	o => ww_sendCorr(2));

\sendCorr[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(3),
	devoe => ww_devoe,
	o => ww_sendCorr(3));

\sendCorr[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(4),
	devoe => ww_devoe,
	o => ww_sendCorr(4));

\sendCorr[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(5),
	devoe => ww_devoe,
	o => ww_sendCorr(5));

\sendCorr[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(6),
	devoe => ww_devoe,
	o => ww_sendCorr(6));

\sendCorr[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(7),
	devoe => ww_devoe,
	o => ww_sendCorr(7));

\sendCorr[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(8),
	devoe => ww_devoe,
	o => ww_sendCorr(8));

\sendCorr[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(9),
	devoe => ww_devoe,
	o => ww_sendCorr(9));

\sendCorr[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(10),
	devoe => ww_devoe,
	o => ww_sendCorr(10));

\sendCorr[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(11),
	devoe => ww_devoe,
	o => ww_sendCorr(11));

\sendCorr[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(12),
	devoe => ww_devoe,
	o => ww_sendCorr(12));

\sendCorr[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(13),
	devoe => ww_devoe,
	o => ww_sendCorr(13));

\sendCorr[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(14),
	devoe => ww_devoe,
	o => ww_sendCorr(14));

\sendCorr[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(15),
	devoe => ww_devoe,
	o => ww_sendCorr(15));

\sendCorr[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(16),
	devoe => ww_devoe,
	o => ww_sendCorr(16));

\sendCorr[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(17),
	devoe => ww_devoe,
	o => ww_sendCorr(17));

\sendCorr[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(18),
	devoe => ww_devoe,
	o => ww_sendCorr(18));

\sendCorr[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(19),
	devoe => ww_devoe,
	o => ww_sendCorr(19));

\sendCorr[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(20),
	devoe => ww_devoe,
	o => ww_sendCorr(20));

\sendCorr[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(21),
	devoe => ww_devoe,
	o => ww_sendCorr(21));

\sendCorr[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(22),
	devoe => ww_devoe,
	o => ww_sendCorr(22));

\sendCorr[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(23),
	devoe => ww_devoe,
	o => ww_sendCorr(23));

\sendCorr[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(24),
	devoe => ww_devoe,
	o => ww_sendCorr(24));

\sendCorr[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(25),
	devoe => ww_devoe,
	o => ww_sendCorr(25));

\sendCorr[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(26),
	devoe => ww_devoe,
	o => ww_sendCorr(26));

\sendCorr[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(27),
	devoe => ww_devoe,
	o => ww_sendCorr(27));

\sendCorr[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(28),
	devoe => ww_devoe,
	o => ww_sendCorr(28));

\sendCorr[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(29),
	devoe => ww_devoe,
	o => ww_sendCorr(29));

\sendCorr[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(30),
	devoe => ww_devoe,
	o => ww_sendCorr(30));

\sendCorr[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \cor_asp|correlation\(31),
	devoe => ww_devoe,
	o => ww_sendCorr(31));

\clock~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock,
	o => \clock~input_o\);

\tdma_min|slots|count[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|slots|count[0]~2_combout\ = !\tdma_min|slots|count\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|slots|count[0]~2_combout\);

\tdma_min|slots|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|slots|count[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|slots|count\(0));

\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7));

\tdma_min|slots|count[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|slots|count[1]~1_combout\ = !\tdma_min|slots|count\(0) $ (!\tdma_min|slots|count\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|slots|count[1]~1_combout\);

\tdma_min|slots|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|slots|count[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|slots|count\(1));

\tdma_min|slots|count[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|slots|count[2]~0_combout\ = !\tdma_min|slots|count\(2) $ (((!\tdma_min|slots|count\(0)) # (!\tdma_min|slots|count\(1))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011000110110001101100011011000110110001101100011011000110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|slots|count[2]~0_combout\);

\tdma_min|slots|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|slots|count[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|slots|count\(2));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

\tdma_min|interfaces:2:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|ack~combout\ = (\tdma_min|interfaces:2:interface|ack~0_combout\ & \tdma_min|interfaces:2:interface|ack~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	combout => \tdma_min|interfaces:2:interface|ack~combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:2:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\ = (\tdma_min|interfaces:2:interface|ack~0_combout\ & (\tdma_min|interfaces:2:interface|ack~1_combout\ & 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = (!\tdma_min|interfaces:2:interface|ack~0_combout\ & 
-- (((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1))))) # (\tdma_min|interfaces:2:interface|ack~0_combout\ & ((!\tdma_min|interfaces:2:interface|ack~1_combout\ & 
-- ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1)))) # (\tdma_min|interfaces:2:interface|ack~1_combout\ & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = (!\tdma_min|interfaces:2:interface|ack~0_combout\ & 
-- (((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2))))) # (\tdma_min|interfaces:2:interface|ack~0_combout\ & ((!\tdma_min|interfaces:2:interface|ack~1_combout\ & 
-- ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2)))) # (\tdma_min|interfaces:2:interface|ack~1_combout\ & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = (!\tdma_min|interfaces:2:interface|ack~0_combout\ & 
-- (((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3))))) # (\tdma_min|interfaces:2:interface|ack~0_combout\ & ((!\tdma_min|interfaces:2:interface|ack~1_combout\ & 
-- ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3)))) # (\tdma_min|interfaces:2:interface|ack~1_combout\ & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = (!\tdma_min|interfaces:2:interface|ack~0_combout\ & 
-- (((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4))))) # (\tdma_min|interfaces:2:interface|ack~0_combout\ & ((!\tdma_min|interfaces:2:interface|ack~1_combout\ & 
-- ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4)))) # (\tdma_min|interfaces:2:interface|ack~1_combout\ & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = (!\tdma_min|interfaces:2:interface|ack~0_combout\ & 
-- (((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5))))) # (\tdma_min|interfaces:2:interface|ack~0_combout\ & ((!\tdma_min|interfaces:2:interface|ack~1_combout\ & 
-- ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5)))) # (\tdma_min|interfaces:2:interface|ack~1_combout\ & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = (!\tdma_min|interfaces:2:interface|ack~0_combout\ & 
-- (((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6))))) # (\tdma_min|interfaces:2:interface|ack~0_combout\ & ((!\tdma_min|interfaces:2:interface|ack~1_combout\ & 
-- ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6)))) # (\tdma_min|interfaces:2:interface|ack~1_combout\ & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = (!\tdma_min|interfaces:2:interface|ack~0_combout\ & 
-- (((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7))))) # (\tdma_min|interfaces:2:interface|ack~0_combout\ & ((!\tdma_min|interfaces:2:interface|ack~1_combout\ & 
-- ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7)))) # (\tdma_min|interfaces:2:interface|ack~1_combout\ & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 34,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 34,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 32,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 32,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 33,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 33,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\);

\tdma_min|interfaces:2:interface|ack~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|ack~1_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( 
-- (\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(2) $ (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (!\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(1) 
-- & (!\tdma_min|slots|count\(2) $ (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (\tdma_min|slots|count\(0) & (\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(2) $ 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (!\tdma_min|slots|count\(0) & (\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(2) $ 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000010000001000000000110000000001000000100000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|slots|ALT_INV_count\(1),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	combout => \tdma_min|interfaces:2:interface|ack~1_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = (!\tdma_min|interfaces:2:interface|ack~0_combout\ & 
-- (((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0))))) # (\tdma_min|interfaces:2:interface|ack~0_combout\ & ((!\tdma_min|interfaces:2:interface|ack~1_combout\ & 
-- ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0)))) # (\tdma_min|interfaces:2:interface|ack~1_combout\ & (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011111110000100001111111000010000111111100001000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 39,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 39,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 38,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 38,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 37,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 37,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 36,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 36,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( (!\tdma_min|interfaces:2:interface|ack~0_combout\) # 
-- ((!\tdma_min|interfaces:2:interface|ack~1_combout\) # ((!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\) # (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))) ) ) # 
-- ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( (!\tdma_min|interfaces:2:interface|ack~0_combout\ & (((!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\)))) # 
-- (\tdma_min|interfaces:2:interface|ack~0_combout\ & ((!\tdma_min|interfaces:2:interface|ack~1_combout\ & (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\)) # (\tdma_min|interfaces:2:interface|ack~1_combout\ & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000111100000111111111111111011100001111000001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\ = !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ $ (((\tdma_min|interfaces:2:interface|ack~0_combout\ & 
-- \tdma_min|interfaces:2:interface|ack~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000111100001111000011110000111100001111000011110000111100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\ = (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\ & ( 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~6_combout\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ & ( (((\tdma_min|interfaces:2:interface|ack~0_combout\ & \tdma_min|interfaces:2:interface|ack~1_combout\)) # 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\)) # (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ & ( 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ((!\tdma_min|interfaces:2:interface|ack~0_combout\) # 
-- (!\tdma_min|interfaces:2:interface|ack~1_combout\)))) # (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & (\tdma_min|interfaces:2:interface|ack~0_combout\ & (\tdma_min|interfaces:2:interface|ack~1_combout\))) ) ) 
-- ) # ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ & ( 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & (((\tdma_min|interfaces:2:interface|ack~0_combout\ & \tdma_min|interfaces:2:interface|ack~1_combout\)) # 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))) # (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ((!\tdma_min|interfaces:2:interface|ack~0_combout\) # 
-- ((!\tdma_min|interfaces:2:interface|ack~1_combout\)))) ) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ 
-- & ( (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ((!\tdma_min|interfaces:2:interface|ack~0_combout\) # 
-- (!\tdma_min|interfaces:2:interface|ack~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011100000000111101111111000000001111000010001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~7_combout\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & (\tdma_min|interfaces:2:interface|ack~0_combout\ & 
-- (\tdma_min|interfaces:2:interface|ack~1_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))) # (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & 
-- (((\tdma_min|interfaces:2:interface|ack~0_combout\ & \tdma_min|interfaces:2:interface|ack~1_combout\)) # (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ $ (((\tdma_min|interfaces:2:interface|ack~0_combout\ & \tdma_min|interfaces:2:interface|ack~1_combout\)))) # 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\) ) ) ) # ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ $ (((!\tdma_min|interfaces:2:interface|ack~0_combout\) # (!\tdma_min|interfaces:2:interface|ack~1_combout\))))) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ((!\tdma_min|interfaces:2:interface|ack~0_combout\) # ((!\tdma_min|interfaces:2:interface|ack~1_combout\) # 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\)))) # (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ((!\tdma_min|interfaces:2:interface|ack~0_combout\) # (!\tdma_min|interfaces:2:interface|ack~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011111110000000000001111011100001111111110000000100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( (!\tdma_min|interfaces:2:interface|ack~0_combout\) # 
-- ((!\tdma_min|interfaces:2:interface|ack~1_combout\) # (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\)) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( (\tdma_min|interfaces:2:interface|ack~0_combout\ & (\tdma_min|interfaces:2:interface|ack~1_combout\ & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000111111111110111000000001000000001111111111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 35,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 35,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\);

\tdma_min|interfaces:2:interface|ack~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|ack~0_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	combout => \tdma_min|interfaces:2:interface|ack~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & ( (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ & ( (!\tdma_min|interfaces:2:interface|ack~0_combout\ & 
-- (((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1)) # (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\)))) # 
-- (\tdma_min|interfaces:2:interface|ack~0_combout\ & (!\tdma_min|interfaces:2:interface|ack~1_combout\ & ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1)) # 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\)))) ) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ & ( (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ((!\tdma_min|interfaces:2:interface|ack~0_combout\) # 
-- (!\tdma_min|interfaces:2:interface|ack~1_combout\))) ) ) ) # ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ & ( (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ((!\tdma_min|interfaces:2:interface|ack~0_combout\) # 
-- (!\tdma_min|interfaces:2:interface|ack~1_combout\))) ) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ & ( (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ((!\tdma_min|interfaces:2:interface|ack~0_combout\) # 
-- (!\tdma_min|interfaces:2:interface|ack~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001110000011100000111000001110000011100000111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~0_combout\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\);

\avgVal[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avgVal(0),
	o => \avgVal[0]~input_o\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

\tdma_min|interfaces:6:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|ack~combout\ = (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:6:interface|Equal0~0_combout\ & \tdma_min|interfaces:6:interface|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:6:interface|ack~combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:6:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:6:interface|Equal0~1_combout\ & !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) & ( 
-- (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:6:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:6:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1)))) ) ) # ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) & ( 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:6:interface|Equal0~0_combout\ & (\tdma_min|interfaces:6:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	datae => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) & ( 
-- (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:6:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:6:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2)))) ) ) # ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) & ( 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:6:interface|Equal0~0_combout\ & (\tdma_min|interfaces:6:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	datae => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) & ( 
-- (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:6:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:6:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3)))) ) ) # ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) & ( 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:6:interface|Equal0~0_combout\ & (\tdma_min|interfaces:6:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	datae => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ( 
-- (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:6:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:6:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4)))) ) ) # ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ( 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:6:interface|Equal0~0_combout\ & (\tdma_min|interfaces:6:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	datae => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ( 
-- (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:6:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:6:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5)))) ) ) # ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ( 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:6:interface|Equal0~0_combout\ & (\tdma_min|interfaces:6:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	datae => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) & ( 
-- (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:6:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:6:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6)))) ) ) # ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) & ( 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:6:interface|Equal0~0_combout\ & (\tdma_min|interfaces:6:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	datae => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 34,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 34,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 32,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 32,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 33,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 33,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|Equal0~1_combout\ = ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( 
-- (\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(2) $ (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( 
-- !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (!\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(1) 
-- & (!\tdma_min|slots|count\(2) $ (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (\tdma_min|slots|count\(0) & (\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(2) $ 
-- (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (!\tdma_min|slots|count\(0) & (\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(2) $ 
-- (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000001000000000010000010000100000100000000001000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|slots|ALT_INV_count\(1),
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	datae => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	dataf => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	combout => \tdma_min|interfaces:6:interface|Equal0~1_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) & ( 
-- (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:6:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:6:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0)))) ) ) # ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) & ( 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:6:interface|Equal0~0_combout\ & (\tdma_min|interfaces:6:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	datae => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 39,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 39,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 38,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 38,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 37,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 37,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 35,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 35,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 36,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 36,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|Equal0~0_combout\ = ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & ( (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & 
-- (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & 
-- !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datac => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	datae => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	combout => \tdma_min|interfaces:6:interface|Equal0~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ = (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & 
-- (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datac => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0) = ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ & ( 
-- (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datac => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datae => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\,
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0),
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	ena => \tdma_min|interfaces:6:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ((!\tdma_min|interfaces:6:interface|Equal0~0_combout\) # 
-- ((!\tdma_min|interfaces:6:interface|Equal0~1_combout\) # (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010100010101010101010001010101010101000101010101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:6:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:6:interface|Equal0~1_combout\) # 
-- (!\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) ) # ( !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- (\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:6:interface|Equal0~0_combout\ & (\tdma_min|interfaces:6:interface|Equal0~1_combout\ & 
-- !\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000111111111111111000000001000000001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:6:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datae => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	combout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

\tdma_min|interfaces:0:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|ack~combout\ = (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:0:interface|Equal0~0_combout\ & \tdma_min|interfaces:0:interface|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:0:interface|ack~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:0:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:0:interface|Equal0~1_combout\ & !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) & ( 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:0:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:0:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1)))) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) & ( 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:0:interface|Equal0~0_combout\ & (\tdma_min|interfaces:0:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) & ( 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:0:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:0:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2)))) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) & ( 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:0:interface|Equal0~0_combout\ & (\tdma_min|interfaces:0:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) & ( 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:0:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:0:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3)))) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) & ( 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:0:interface|Equal0~0_combout\ & (\tdma_min|interfaces:0:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ( 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:0:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:0:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4)))) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ( 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:0:interface|Equal0~0_combout\ & (\tdma_min|interfaces:0:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ( 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:0:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:0:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5)))) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ( 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:0:interface|Equal0~0_combout\ & (\tdma_min|interfaces:0:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) & ( 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:0:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:0:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6)))) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) & ( 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:0:interface|Equal0~0_combout\ & (\tdma_min|interfaces:0:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 34,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 34,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 32,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 32,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 33,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 33,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|Equal0~1_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( 
-- (\tdma_min|slots|count\(0) & (\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(2) $ (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (!\tdma_min|slots|count\(0) & (\tdma_min|slots|count\(1) & 
-- (!\tdma_min|slots|count\(2) $ (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(2) $ 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (!\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(2) $ 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000100000010000000001000000001000000000100000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|slots|ALT_INV_count\(1),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	combout => \tdma_min|interfaces:0:interface|Equal0~1_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) & ( 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:0:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:0:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0)))) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) & ( 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:0:interface|Equal0~0_combout\ & (\tdma_min|interfaces:0:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 39,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 39,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 38,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 38,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 37,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 37,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 35,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 35,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 36,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 36,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|Equal0~0_combout\ = ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & ( (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	combout => \tdma_min|interfaces:0:interface|Equal0~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ = (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0) = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ & ( 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0),
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ((!\tdma_min|interfaces:0:interface|Equal0~0_combout\) # 
-- ((!\tdma_min|interfaces:0:interface|Equal0~1_combout\) # (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010100010101010101010001010101010101000101010101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:0:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:0:interface|Equal0~1_combout\) # 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:0:interface|Equal0~0_combout\ & (\tdma_min|interfaces:0:interface|Equal0~1_combout\ & 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000111111111111111000000001000000001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

\tdma_min|interfaces:4:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|ack~combout\ = (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:4:interface|Equal0~0_combout\ & \tdma_min|interfaces:4:interface|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:4:interface|ack~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:4:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:4:interface|Equal0~1_combout\ & !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) & ( 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:4:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:4:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1)))) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) & ( 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:4:interface|Equal0~0_combout\ & (\tdma_min|interfaces:4:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) & ( 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:4:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:4:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2)))) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) & ( 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:4:interface|Equal0~0_combout\ & (\tdma_min|interfaces:4:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) & ( 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:4:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:4:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3)))) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) & ( 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:4:interface|Equal0~0_combout\ & (\tdma_min|interfaces:4:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ( 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:4:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:4:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4)))) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ( 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:4:interface|Equal0~0_combout\ & (\tdma_min|interfaces:4:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ( 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:4:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:4:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5)))) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ( 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:4:interface|Equal0~0_combout\ & (\tdma_min|interfaces:4:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) & ( 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:4:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:4:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6)))) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) & ( 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:4:interface|Equal0~0_combout\ & (\tdma_min|interfaces:4:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 34,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 34,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 32,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 32,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 33,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 33,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|Equal0~1_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( 
-- (\tdma_min|slots|count\(0) & (\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(2) $ (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (!\tdma_min|slots|count\(0) & (\tdma_min|slots|count\(1) & 
-- (!\tdma_min|slots|count\(2) $ (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(2) $ 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (!\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(2) $ 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010000000000100000100000000000010000010000000000100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|slots|ALT_INV_count\(1),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	dataf => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	combout => \tdma_min|interfaces:4:interface|Equal0~1_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) & ( 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:4:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:4:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0)))) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) & ( 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:4:interface|Equal0~0_combout\ & (\tdma_min|interfaces:4:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 39,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 39,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 38,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 38,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 37,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 37,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 35,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 35,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 36,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 36,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|Equal0~0_combout\ = ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & ( (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	datab => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	combout => \tdma_min|interfaces:4:interface|Equal0~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ = (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	datab => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0) = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ & ( 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datab => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\,
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0),
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ((!\tdma_min|interfaces:4:interface|Equal0~0_combout\) # 
-- ((!\tdma_min|interfaces:4:interface|Equal0~1_combout\) # (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010100010101010101010001010101010101000101010101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:4:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:4:interface|Equal0~1_combout\) # 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:4:interface|Equal0~0_combout\ & (\tdma_min|interfaces:4:interface|Equal0~1_combout\ & 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000111111111111111000000001000000001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~51_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~51_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

\tdma_min|interfaces:1:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|ack~combout\ = (\tdma_min|interfaces:1:interface|ack~0_combout\ & \tdma_min|interfaces:1:interface|ack~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\,
	combout => \tdma_min|interfaces:1:interface|ack~combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:1:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\ = (\tdma_min|interfaces:1:interface|ack~0_combout\ & (\tdma_min|interfaces:1:interface|ack~1_combout\ & 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = (!\tdma_min|interfaces:1:interface|ack~0_combout\ & 
-- (((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1))))) # (\tdma_min|interfaces:1:interface|ack~0_combout\ & ((!\tdma_min|interfaces:1:interface|ack~1_combout\ & 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1)))) # (\tdma_min|interfaces:1:interface|ack~1_combout\ & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = (!\tdma_min|interfaces:1:interface|ack~0_combout\ & 
-- (((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2))))) # (\tdma_min|interfaces:1:interface|ack~0_combout\ & ((!\tdma_min|interfaces:1:interface|ack~1_combout\ & 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2)))) # (\tdma_min|interfaces:1:interface|ack~1_combout\ & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = (!\tdma_min|interfaces:1:interface|ack~0_combout\ & 
-- (((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3))))) # (\tdma_min|interfaces:1:interface|ack~0_combout\ & ((!\tdma_min|interfaces:1:interface|ack~1_combout\ & 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3)))) # (\tdma_min|interfaces:1:interface|ack~1_combout\ & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = (!\tdma_min|interfaces:1:interface|ack~0_combout\ & 
-- (((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4))))) # (\tdma_min|interfaces:1:interface|ack~0_combout\ & ((!\tdma_min|interfaces:1:interface|ack~1_combout\ & 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4)))) # (\tdma_min|interfaces:1:interface|ack~1_combout\ & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = (!\tdma_min|interfaces:1:interface|ack~0_combout\ & 
-- (((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5))))) # (\tdma_min|interfaces:1:interface|ack~0_combout\ & ((!\tdma_min|interfaces:1:interface|ack~1_combout\ & 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5)))) # (\tdma_min|interfaces:1:interface|ack~1_combout\ & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = (!\tdma_min|interfaces:1:interface|ack~0_combout\ & 
-- (((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6))))) # (\tdma_min|interfaces:1:interface|ack~0_combout\ & ((!\tdma_min|interfaces:1:interface|ack~1_combout\ & 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6)))) # (\tdma_min|interfaces:1:interface|ack~1_combout\ & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = (!\tdma_min|interfaces:1:interface|ack~0_combout\ & 
-- (((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7))))) # (\tdma_min|interfaces:1:interface|ack~0_combout\ & ((!\tdma_min|interfaces:1:interface|ack~1_combout\ & 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7)))) # (\tdma_min|interfaces:1:interface|ack~1_combout\ & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 34,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 34,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 32,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 32,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 33,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 33,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|ack~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|ack~1_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( 
-- (!\tdma_min|slots|count\(0) & (\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(2) $ (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (\tdma_min|slots|count\(0) & (\tdma_min|slots|count\(1) & 
-- (!\tdma_min|slots|count\(2) $ (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (!\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(2) $ 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(2) $ 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000010000100000000010000000000100000000010000100000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|slots|ALT_INV_count\(1),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	combout => \tdma_min|interfaces:1:interface|ack~1_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = (!\tdma_min|interfaces:1:interface|ack~0_combout\ & 
-- (((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0))))) # (\tdma_min|interfaces:1:interface|ack~0_combout\ & ((!\tdma_min|interfaces:1:interface|ack~1_combout\ & 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0)))) # (\tdma_min|interfaces:1:interface|ack~1_combout\ & (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011111110000100001111111000010000111111100001000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 39,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 39,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 38,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 38,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 37,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 37,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 36,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 36,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( (!\tdma_min|interfaces:1:interface|ack~0_combout\) # 
-- ((!\tdma_min|interfaces:1:interface|ack~1_combout\) # ((!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\) # (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))) ) ) # 
-- ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( (!\tdma_min|interfaces:1:interface|ack~0_combout\ & (((!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\)))) # 
-- (\tdma_min|interfaces:1:interface|ack~0_combout\ & ((!\tdma_min|interfaces:1:interface|ack~1_combout\ & (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\)) # (\tdma_min|interfaces:1:interface|ack~1_combout\ & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000111100000111111111111111011100001111000001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\ = !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ $ (((\tdma_min|interfaces:1:interface|ack~0_combout\ & 
-- \tdma_min|interfaces:1:interface|ack~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000111100001111000011110000111100001111000011110000111100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\ = (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & 
-- (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\ & ( 
-- (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~6_combout\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ & ( (((\tdma_min|interfaces:1:interface|ack~0_combout\ & \tdma_min|interfaces:1:interface|ack~1_combout\)) # 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\)) # (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\) ) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ & ( 
-- (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ((!\tdma_min|interfaces:1:interface|ack~0_combout\) # 
-- (!\tdma_min|interfaces:1:interface|ack~1_combout\)))) # (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & (\tdma_min|interfaces:1:interface|ack~0_combout\ & (\tdma_min|interfaces:1:interface|ack~1_combout\))) ) ) 
-- ) # ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ & ( 
-- (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & (((\tdma_min|interfaces:1:interface|ack~0_combout\ & \tdma_min|interfaces:1:interface|ack~1_combout\)) # 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))) # (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ((!\tdma_min|interfaces:1:interface|ack~0_combout\) # 
-- ((!\tdma_min|interfaces:1:interface|ack~1_combout\)))) ) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ 
-- & ( (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ((!\tdma_min|interfaces:1:interface|ack~0_combout\) # 
-- (!\tdma_min|interfaces:1:interface|ack~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011100000000111101111111000000001111000010001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~7_combout\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & (\tdma_min|interfaces:1:interface|ack~0_combout\ & 
-- (\tdma_min|interfaces:1:interface|ack~1_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))) # (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & 
-- (((\tdma_min|interfaces:1:interface|ack~0_combout\ & \tdma_min|interfaces:1:interface|ack~1_combout\)) # (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))) ) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( 
-- (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ $ (((\tdma_min|interfaces:1:interface|ack~0_combout\ & \tdma_min|interfaces:1:interface|ack~1_combout\)))) # 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\) ) ) ) # ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & 
-- (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ $ (((!\tdma_min|interfaces:1:interface|ack~0_combout\) # (!\tdma_min|interfaces:1:interface|ack~1_combout\))))) ) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( 
-- (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ((!\tdma_min|interfaces:1:interface|ack~0_combout\) # ((!\tdma_min|interfaces:1:interface|ack~1_combout\) # 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\)))) # (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ((!\tdma_min|interfaces:1:interface|ack~0_combout\) # (!\tdma_min|interfaces:1:interface|ack~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011111110000000000001111011100001111111110000000100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( (!\tdma_min|interfaces:1:interface|ack~0_combout\) # 
-- ((!\tdma_min|interfaces:1:interface|ack~1_combout\) # (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\)) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( (\tdma_min|interfaces:1:interface|ack~0_combout\ & (\tdma_min|interfaces:1:interface|ack~1_combout\ & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000111111111110111000000001000000001111111111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 35,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 35,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\);

\tdma_min|interfaces:1:interface|ack~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|ack~0_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( 
-- (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & 
-- (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	combout => \tdma_min|interfaces:1:interface|ack~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & ( (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ & ( (!\tdma_min|interfaces:1:interface|ack~0_combout\ & 
-- (((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1)) # (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\)))) # 
-- (\tdma_min|interfaces:1:interface|ack~0_combout\ & (!\tdma_min|interfaces:1:interface|ack~1_combout\ & ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1)) # 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\)))) ) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ & ( (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ((!\tdma_min|interfaces:1:interface|ack~0_combout\) # 
-- (!\tdma_min|interfaces:1:interface|ack~1_combout\))) ) ) ) # ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ & ( (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ((!\tdma_min|interfaces:1:interface|ack~0_combout\) # 
-- (!\tdma_min|interfaces:1:interface|ack~1_combout\))) ) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ & ( (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ((!\tdma_min|interfaces:1:interface|ack~0_combout\) # 
-- (!\tdma_min|interfaces:1:interface|ack~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001110000011100000111000001110000011100000111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~0_combout\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\);

\flag~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_flag,
	o => \flag~input_o\);

\test_cor|send.data[17]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \test_cor|send.data[17]~0_combout\ = !\flag~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_flag~input_o\,
	combout => \test_cor|send.data[17]~0_combout\);

\test_cor|send.data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \test_cor|send.data[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \test_cor|send.data\(17));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

\tdma_min|interfaces:5:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|ack~combout\ = (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:5:interface|Equal0~0_combout\ & \tdma_min|interfaces:5:interface|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:5:interface|ack~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:5:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:5:interface|Equal0~1_combout\ & !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) & ( 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:5:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:5:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1)))) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) & ( 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:5:interface|Equal0~0_combout\ & (\tdma_min|interfaces:5:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) & ( 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:5:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:5:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2)))) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) & ( 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:5:interface|Equal0~0_combout\ & (\tdma_min|interfaces:5:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) & ( 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:5:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:5:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3)))) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) & ( 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:5:interface|Equal0~0_combout\ & (\tdma_min|interfaces:5:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ( 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:5:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:5:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4)))) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ( 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:5:interface|Equal0~0_combout\ & (\tdma_min|interfaces:5:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ( 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:5:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:5:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5)))) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ( 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:5:interface|Equal0~0_combout\ & (\tdma_min|interfaces:5:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) & ( 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:5:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:5:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6)))) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) & ( 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:5:interface|Equal0~0_combout\ & (\tdma_min|interfaces:5:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 34,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 34,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 32,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 32,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 33,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 33,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|Equal0~1_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( 
-- (!\tdma_min|slots|count\(0) & (\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(2) $ (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( 
-- !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (\tdma_min|slots|count\(0) & (\tdma_min|slots|count\(1) & 
-- (!\tdma_min|slots|count\(2) $ (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (!\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(2) $ 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(2) $ 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001000000001000001000000000000001000001000000001000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|slots|ALT_INV_count\(1),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	dataf => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	combout => \tdma_min|interfaces:5:interface|Equal0~1_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) & ( 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:5:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:5:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0)))) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) & ( 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:5:interface|Equal0~0_combout\ & (\tdma_min|interfaces:5:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 39,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 39,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 38,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 38,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 37,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 37,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 35,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 35,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 36,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 36,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|Equal0~0_combout\ = ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & ( (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & 
-- !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	datab => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datac => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	combout => \tdma_min|interfaces:5:interface|Equal0~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ = (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	datab => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datac => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0) = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ & ( 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datab => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datac => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\,
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0),
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ((!\tdma_min|interfaces:5:interface|Equal0~0_combout\) # 
-- ((!\tdma_min|interfaces:5:interface|Equal0~1_combout\) # (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010100010101010101010001010101010101000101010101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:5:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:5:interface|Equal0~1_combout\) # 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:5:interface|Equal0~0_combout\ & (\tdma_min|interfaces:5:interface|Equal0~1_combout\ & 
-- !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000111111111111111000000001000000001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

\tdma_min|interfaces:3:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|ack~combout\ = (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:3:interface|Equal0~0_combout\ & \tdma_min|interfaces:3:interface|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:3:interface|ack~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:3:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:3:interface|Equal0~1_combout\ & !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) & ( 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:3:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:3:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1)))) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) & ( 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:3:interface|Equal0~0_combout\ & (\tdma_min|interfaces:3:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) & ( 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:3:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:3:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2)))) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) & ( 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:3:interface|Equal0~0_combout\ & (\tdma_min|interfaces:3:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) & ( 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:3:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:3:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3)))) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) & ( 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:3:interface|Equal0~0_combout\ & (\tdma_min|interfaces:3:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ( 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:3:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:3:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4)))) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ( 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:3:interface|Equal0~0_combout\ & (\tdma_min|interfaces:3:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ( 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:3:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:3:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5)))) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ( 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:3:interface|Equal0~0_combout\ & (\tdma_min|interfaces:3:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) & ( 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:3:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:3:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6)))) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) & ( 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:3:interface|Equal0~0_combout\ & (\tdma_min|interfaces:3:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 34,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 34,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 32,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 32,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 33,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 33,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|Equal0~1_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( 
-- (!\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(2) $ (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(1) & 
-- (!\tdma_min|slots|count\(2) $ (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (!\tdma_min|slots|count\(0) & (\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(2) $ 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (\tdma_min|slots|count\(0) & (\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(2) $ 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000001000010000000001001000000000100001000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|slots|ALT_INV_count\(1),
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	combout => \tdma_min|interfaces:3:interface|Equal0~1_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) & ( 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:3:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:3:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0)))) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) & ( 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:3:interface|Equal0~0_combout\ & (\tdma_min|interfaces:3:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 39,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 39,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 38,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 38,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 37,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 37,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 35,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 35,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 36,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 36,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|Equal0~0_combout\ = ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & ( (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	datab => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	combout => \tdma_min|interfaces:3:interface|Equal0~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ = (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	datab => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0) = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ & ( 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datab => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0),
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ((!\tdma_min|interfaces:3:interface|Equal0~0_combout\) # 
-- ((!\tdma_min|interfaces:3:interface|Equal0~1_combout\) # (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010100010101010101010001010101010101000101010101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:3:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:3:interface|Equal0~1_combout\) # 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:3:interface|Equal0~0_combout\ & (\tdma_min|interfaces:3:interface|Equal0~1_combout\ & 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000111111111111111000000001000000001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

\tdma_min|interfaces:7:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|ack~combout\ = (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:7:interface|Equal0~0_combout\ & \tdma_min|interfaces:7:interface|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:7:interface|ack~combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:7:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:7:interface|Equal0~1_combout\ & !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) & ( 
-- (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:7:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:7:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1)))) ) ) # ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) & ( 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:7:interface|Equal0~0_combout\ & (\tdma_min|interfaces:7:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	datae => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) & ( 
-- (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:7:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:7:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2)))) ) ) # ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) & ( 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:7:interface|Equal0~0_combout\ & (\tdma_min|interfaces:7:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	datae => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) & ( 
-- (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:7:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:7:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3)))) ) ) # ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) & ( 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:7:interface|Equal0~0_combout\ & (\tdma_min|interfaces:7:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	datae => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ( 
-- (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:7:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:7:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4)))) ) ) # ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ( 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:7:interface|Equal0~0_combout\ & (\tdma_min|interfaces:7:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	datae => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ( 
-- (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:7:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:7:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5)))) ) ) # ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ( 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:7:interface|Equal0~0_combout\ & (\tdma_min|interfaces:7:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	datae => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) & ( 
-- (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:7:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:7:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6)))) ) ) # ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) & ( 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:7:interface|Equal0~0_combout\ & (\tdma_min|interfaces:7:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	datae => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 34,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 34,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 32,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 32,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 33,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 33,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|Equal0~1_combout\ = ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( 
-- (!\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(2) $ (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(1) & 
-- (!\tdma_min|slots|count\(2) $ (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (!\tdma_min|slots|count\(0) & (\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(2) $ 
-- (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (\tdma_min|slots|count\(0) & (\tdma_min|slots|count\(1) & (!\tdma_min|slots|count\(2) $ 
-- (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000100000000100000100000010000010000000010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|slots|ALT_INV_count\(1),
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	datae => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	combout => \tdma_min|interfaces:7:interface|Equal0~1_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) & ( 
-- (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:7:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:7:interface|Equal0~1_combout\) # 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0)))) ) ) # ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) & ( 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:7:interface|Equal0~0_combout\ & (\tdma_min|interfaces:7:interface|Equal0~1_combout\ & 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	datae => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 39,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 39,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 38,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 38,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 37,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 37,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 35,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 35,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 36,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 36,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|Equal0~0_combout\ = ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & ( (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & 
-- (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datac => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	datae => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	combout => \tdma_min|interfaces:7:interface|Equal0~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ = (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & 
-- (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datac => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0) = ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ & ( 
-- (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datab => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datac => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datae => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\,
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0),
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	ena => \tdma_min|interfaces:7:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ((!\tdma_min|interfaces:7:interface|Equal0~0_combout\) # 
-- ((!\tdma_min|interfaces:7:interface|Equal0~1_combout\) # (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010100010101010101010001010101010101000101010101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) # ((!\tdma_min|interfaces:7:interface|Equal0~0_combout\) # ((!\tdma_min|interfaces:7:interface|Equal0~1_combout\) # 
-- (!\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) ) # ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- (\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (\tdma_min|interfaces:7:interface|Equal0~0_combout\ & (\tdma_min|interfaces:7:interface|Equal0~1_combout\ & 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000111111111111111000000001000000001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:7:interface|ALT_INV_Equal0~1_combout\,
	datad => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datae => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	combout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~52_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(2) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17))) # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17))))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17)))) # (\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17))))) ) ) ) # ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17))))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17))) 
-- # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~52_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~53_combout\ = (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~51_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[17]~51_combout\,
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[17]~52_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~53_combout\);

\tdma_min|interfaces:2:interface|recv.data[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|recv.data[2]~4_combout\ = ( !\tdma_min|slots|count\(1) & ( ((!\tdma_min|slots|count\(2) & (((!\tdma_min|interfaces:2:interface|ack~combout\ & !\tdma_min|slots|count\(0))))) # (\tdma_min|slots|count\(2) & 
-- ((!\tdma_min|interfaces:6:interface|ack~combout\) # ((\tdma_min|slots|count\(0)))))) ) ) # ( \tdma_min|slots|count\(1) & ( ((!\tdma_min|slots|count\(2) & (((!\tdma_min|interfaces:0:interface|ack~combout\ & !\tdma_min|slots|count\(0))))) # 
-- (\tdma_min|slots|count\(2) & ((!\tdma_min|interfaces:4:interface|ack~combout\) # ((\tdma_min|slots|count\(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111000010101010111100001100110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:6:interface|ALT_INV_ack~combout\,
	datab => \tdma_min|interfaces:4:interface|ALT_INV_ack~combout\,
	datac => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	datad => \tdma_min|slots|ALT_INV_count\(2),
	datae => \tdma_min|slots|ALT_INV_count\(1),
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	datag => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|recv.data[2]~4_combout\);

\tdma_min|interfaces:2:interface|recv.data[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\ = ( !\tdma_min|slots|count\(1) & ( ((!\tdma_min|slots|count\(0) & (((\tdma_min|interfaces:2:interface|recv.data[2]~4_combout\)))) # (\tdma_min|slots|count\(0) & 
-- ((!\tdma_min|interfaces:2:interface|recv.data[2]~4_combout\ & ((!\tdma_min|interfaces:3:interface|ack~combout\))) # (\tdma_min|interfaces:2:interface|recv.data[2]~4_combout\ & (!\tdma_min|interfaces:7:interface|ack~combout\))))) ) ) # ( 
-- \tdma_min|slots|count\(1) & ( ((!\tdma_min|slots|count\(0) & (((\tdma_min|interfaces:2:interface|recv.data[2]~4_combout\)))) # (\tdma_min|slots|count\(0) & ((!\tdma_min|interfaces:2:interface|recv.data[2]~4_combout\ & 
-- ((!\tdma_min|interfaces:1:interface|ack~combout\))) # (\tdma_min|interfaces:2:interface|recv.data[2]~4_combout\ & (!\tdma_min|interfaces:5:interface|ack~combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011110000000000001111000011111111101010101111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:7:interface|ALT_INV_ack~combout\,
	datab => \tdma_min|interfaces:5:interface|ALT_INV_ack~combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	datad => \tdma_min|slots|ALT_INV_count\(0),
	datae => \tdma_min|slots|ALT_INV_count\(1),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[2]~4_combout\,
	datag => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\);

\tdma_min|interfaces:2:interface|recv.data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~53_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(17));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~84_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~84_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~85_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(2) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28))) # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28))))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28)))) # (\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28))))) ) ) ) # ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28))))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28))) 
-- # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~85_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~86_combout\ = (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~84_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[28]~84_combout\,
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[28]~85_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~86_combout\);

\tdma_min|interfaces:2:interface|recv.data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~86_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(28));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 29,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 29,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 29,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 29,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~87_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~87_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 29,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 29,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 29,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 29,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~88_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(2) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29))) # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29))))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29)))) # (\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29))))) ) ) ) # ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29))))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29))) 
-- # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~88_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~89_combout\ = (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~87_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[29]~87_combout\,
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[29]~88_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~89_combout\);

\tdma_min|interfaces:2:interface|recv.data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~89_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(29));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 30,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 30,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 30,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 30,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~90_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~90_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 30,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 30,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 30,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 30,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~91_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(2) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30))) # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30))))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30)))) # (\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30))))) ) ) ) # ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30))))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30))) 
-- # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~91_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~92_combout\ = (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~90_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[30]~90_combout\,
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[30]~91_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~92_combout\);

\tdma_min|interfaces:2:interface|recv.data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~92_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(30));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 31,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 31,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 31,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 31,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~93_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~93_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 31,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 31,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 31,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 31,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~94_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(2) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31))) # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31))))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31)))) # (\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31))))) ) ) ) # ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31))))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31))) 
-- # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~94_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~95_combout\ = (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~93_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~94_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[31]~93_combout\,
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[31]~94_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~95_combout\);

\tdma_min|interfaces:2:interface|recv.data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~95_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(31));

\cor_asp|enable~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|enable~0_combout\ = ( \tdma_min|interfaces:2:interface|recv.data\(31) & ( \cor_asp|enable~q\ & ( ((!\tdma_min|interfaces:2:interface|recv.data\(28)) # ((!\tdma_min|interfaces:2:interface|recv.data\(30)) # 
-- (\tdma_min|interfaces:2:interface|recv.data\(29)))) # (\tdma_min|interfaces:2:interface|recv.data\(17)) ) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data\(31) & ( \cor_asp|enable~q\ ) ) # ( \tdma_min|interfaces:2:interface|recv.data\(31) & ( 
-- !\cor_asp|enable~q\ & ( (\tdma_min|interfaces:2:interface|recv.data\(17) & (\tdma_min|interfaces:2:interface|recv.data\(28) & (!\tdma_min|interfaces:2:interface|recv.data\(29) & \tdma_min|interfaces:2:interface|recv.data\(30)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000011111111111111111111111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(17),
	datab => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(28),
	datac => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(29),
	datad => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(30),
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(31),
	dataf => \cor_asp|ALT_INV_enable~q\,
	combout => \cor_asp|enable~0_combout\);

\cor_asp|enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|enable~q\);

\cor_asp|send.data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[0]~input_o\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|send.data\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~0_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~0_combout\);

\test_cor|send.data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \flag~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \test_cor|send.data\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~1_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0))) 
-- # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0)))) # 
-- (\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0))))) ) ) ) # ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) & ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) 
-- # ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0))))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0))) # 
-- (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~1_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~2_combout\ = (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~0_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[0]~0_combout\,
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[0]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~2_combout\);

\tdma_min|interfaces:2:interface|recv.data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~2_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(0));

\avgVal[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avgVal(1),
	o => \avgVal[1]~input_o\);

\cor_asp|send.data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[1]~input_o\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|send.data\(1));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~3_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~3_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~4_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1))) 
-- # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1)))) # 
-- (\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1))))) ) ) ) # ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) & ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) 
-- # ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1))))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1))) # 
-- (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~4_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~5_combout\ = (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~3_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[1]~3_combout\,
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[1]~4_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~5_combout\);

\tdma_min|interfaces:2:interface|recv.data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~5_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(1));

\avgVal[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avgVal(2),
	o => \avgVal[2]~input_o\);

\cor_asp|send.data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[2]~input_o\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|send.data\(2));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~6_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~6_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~7_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2))) 
-- # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2)))) # 
-- (\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2))))) ) ) ) # ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) & ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) 
-- # ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2))))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2))) # 
-- (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~7_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~8_combout\ = (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~6_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[2]~6_combout\,
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[2]~7_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~8_combout\);

\tdma_min|interfaces:2:interface|recv.data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~8_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(2));

\avgVal[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avgVal(3),
	o => \avgVal[3]~input_o\);

\cor_asp|send.data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[3]~input_o\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|send.data\(3));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~9_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~9_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~10_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3))) 
-- # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3)))) # 
-- (\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3))))) ) ) ) # ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) & ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) 
-- # ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3))))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3))) # 
-- (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~10_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~11_combout\ = (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~9_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[3]~9_combout\,
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[3]~10_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~11_combout\);

\tdma_min|interfaces:2:interface|recv.data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~11_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(3));

\avgVal[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avgVal(4),
	o => \avgVal[4]~input_o\);

\cor_asp|send.data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[4]~input_o\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|send.data\(4));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~12_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~12_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~13_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4))) 
-- # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4)))) # 
-- (\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4))))) ) ) ) # ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) & ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) 
-- # ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4))))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4))) # 
-- (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~13_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~14_combout\ = (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~12_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[4]~12_combout\,
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[4]~13_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~14_combout\);

\tdma_min|interfaces:2:interface|recv.data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~14_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(4));

\avgVal[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avgVal(5),
	o => \avgVal[5]~input_o\);

\cor_asp|send.data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[5]~input_o\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|send.data\(5));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~15_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~15_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~16_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5))) 
-- # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5)))) # 
-- (\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5))))) ) ) ) # ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) & ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) 
-- # ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5))))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5))) # 
-- (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~16_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~17_combout\ = (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~15_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[5]~15_combout\,
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[5]~16_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~17_combout\);

\tdma_min|interfaces:2:interface|recv.data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~17_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(5));

\avgVal[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avgVal(6),
	o => \avgVal[6]~input_o\);

\cor_asp|send.data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[6]~input_o\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|send.data\(6));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~18_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~18_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~19_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6))) 
-- # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6)))) # 
-- (\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6))))) ) ) ) # ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) & ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) 
-- # ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6))))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6))) # 
-- (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~19_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~20_combout\ = (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~18_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[6]~18_combout\,
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[6]~19_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~20_combout\);

\tdma_min|interfaces:2:interface|recv.data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~20_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(6));

\avgVal[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avgVal(7),
	o => \avgVal[7]~input_o\);

\cor_asp|send.data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[7]~input_o\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|send.data\(7));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~21_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~21_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~22_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7))) 
-- # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7)))) # 
-- (\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7))))) ) ) ) # ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) & ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) 
-- # ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7))))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7))) # 
-- (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~22_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~23_combout\ = (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~21_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[7]~21_combout\,
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[7]~22_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~23_combout\);

\tdma_min|interfaces:2:interface|recv.data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~23_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(7));

\avgVal[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avgVal(8),
	o => \avgVal[8]~input_o\);

\cor_asp|send.data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[8]~input_o\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|send.data\(8));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~24_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~24_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~25_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8))) 
-- # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8)))) # 
-- (\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8))))) ) ) ) # ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) & ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) 
-- # ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8))))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8))) # 
-- (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~25_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~26_combout\ = (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~24_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[8]~24_combout\,
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[8]~25_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~26_combout\);

\tdma_min|interfaces:2:interface|recv.data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~26_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(8));

\avgVal[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avgVal(9),
	o => \avgVal[9]~input_o\);

\cor_asp|send.data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[9]~input_o\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|send.data\(9));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~27_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~27_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~28_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9))) 
-- # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9)))) # 
-- (\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9))))) ) ) ) # ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) & ( !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) 
-- # ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9))))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9))) # 
-- (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~28_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~29_combout\ = (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~27_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[9]~27_combout\,
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[9]~28_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~29_combout\);

\tdma_min|interfaces:2:interface|recv.data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~29_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(9));

\avgVal[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avgVal(10),
	o => \avgVal[10]~input_o\);

\cor_asp|send.data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[10]~input_o\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|send.data\(10));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~30_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~30_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~31_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(2) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10))) # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10))))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10)))) # (\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10))))) ) ) ) # ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10))))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10))) 
-- # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~31_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~32_combout\ = (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~30_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[10]~30_combout\,
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[10]~31_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~32_combout\);

\tdma_min|interfaces:2:interface|recv.data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~32_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(10));

\avgVal[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avgVal(11),
	o => \avgVal[11]~input_o\);

\cor_asp|send.data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[11]~input_o\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|send.data\(11));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~33_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~33_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~34_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(2) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11))) # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11))))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11)))) # (\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11))))) ) ) ) # ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11))))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11))) 
-- # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~34_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~35_combout\ = (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~33_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[11]~33_combout\,
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[11]~34_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~35_combout\);

\tdma_min|interfaces:2:interface|recv.data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~35_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(11));

\avgVal[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avgVal(12),
	o => \avgVal[12]~input_o\);

\cor_asp|send.data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[12]~input_o\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|send.data\(12));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~36_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~36_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~37_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(2) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12))) # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12))))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12)))) # (\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12))))) ) ) ) # ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12))))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12))) 
-- # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~37_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~38_combout\ = (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~36_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[12]~36_combout\,
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[12]~37_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~38_combout\);

\tdma_min|interfaces:2:interface|recv.data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~38_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(12));

\avgVal[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avgVal(13),
	o => \avgVal[13]~input_o\);

\cor_asp|send.data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[13]~input_o\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|send.data\(13));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~39_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~39_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~40_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(2) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13))) # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13))))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13)))) # (\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13))))) ) ) ) # ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13))))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13))) 
-- # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~40_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~41_combout\ = (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~39_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[13]~39_combout\,
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[13]~40_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~41_combout\);

\tdma_min|interfaces:2:interface|recv.data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~41_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(13));

\avgVal[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avgVal(14),
	o => \avgVal[14]~input_o\);

\cor_asp|send.data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[14]~input_o\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|send.data\(14));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~42_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~42_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~43_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(2) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14))) # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14))))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14)))) # (\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14))))) ) ) ) # ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14))))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14))) 
-- # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~43_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~44_combout\ = (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~42_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[14]~42_combout\,
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[14]~43_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~44_combout\);

\tdma_min|interfaces:2:interface|recv.data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~44_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(14));

\avgVal[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avgVal(15),
	o => \avgVal[15]~input_o\);

\cor_asp|send.data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[15]~input_o\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|send.data\(15));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~45_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~45_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~46_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(2) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15))) # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15))))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15)))) # (\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15))))) ) ) ) # ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15))))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15))) 
-- # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~46_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~47_combout\ = (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~45_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[15]~45_combout\,
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[15]~46_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~47_combout\);

\tdma_min|interfaces:2:interface|recv.data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~47_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(15));

\cor_asp|send.data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|interfaces:2:interface|recv.data\(16),
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|send.data\(16));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~48_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~48_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~49_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(2) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16))) # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16))))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16)))) # (\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16))))) ) ) ) # ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16))))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16))) 
-- # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~49_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~50_combout\ = (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~48_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[16]~48_combout\,
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[16]~49_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~50_combout\);

\tdma_min|interfaces:2:interface|recv.data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~50_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(16));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~54_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~54_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~55_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(2) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18))) # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18))))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18)))) # (\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18))))) ) ) ) # ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18))))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18))) 
-- # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~55_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~56_combout\ = (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~54_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[18]~54_combout\,
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[18]~55_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~56_combout\);

\tdma_min|interfaces:2:interface|recv.data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~56_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(18));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~57_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~57_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~58_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(2) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19))) # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19))))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19)))) # (\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19))))) ) ) ) # ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19))))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19))) 
-- # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~58_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~59_combout\ = (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~57_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[19]~57_combout\,
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[19]~58_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~59_combout\);

\tdma_min|interfaces:2:interface|recv.data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~59_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(19));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~60_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~60_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~61_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(2) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20))) # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20))))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20)))) # (\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20))))) ) ) ) # ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20))))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20))) 
-- # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~61_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~62_combout\ = (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~60_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[20]~60_combout\,
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[20]~61_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~62_combout\);

\tdma_min|interfaces:2:interface|recv.data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~62_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(20));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~63_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~63_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~64_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(2) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21))) # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21))))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21)))) # (\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21))))) ) ) ) # ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21))))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21))) 
-- # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~64_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~65_combout\ = (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~63_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[21]~63_combout\,
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[21]~64_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~65_combout\);

\tdma_min|interfaces:2:interface|recv.data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~65_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(21));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~66_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~66_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~67_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(2) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22))) # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22))))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22)))) # (\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22))))) ) ) ) # ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22))))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22))) 
-- # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~67_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~68_combout\ = (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~66_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[22]~66_combout\,
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[22]~67_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~68_combout\);

\tdma_min|interfaces:2:interface|recv.data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~68_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(22));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~69_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~69_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~70_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(2) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23))) # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23))))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23)))) # (\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23))))) ) ) ) # ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23))))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23))) 
-- # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~70_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~71_combout\ = (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~69_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[23]~69_combout\,
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[23]~70_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~71_combout\);

\tdma_min|interfaces:2:interface|recv.data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~71_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(23));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~72_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~72_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~73_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(2) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24))) # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24))))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24)))) # (\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24))))) ) ) ) # ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24))))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24))) 
-- # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~73_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~74_combout\ = (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~72_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[24]~72_combout\,
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[24]~73_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~74_combout\);

\tdma_min|interfaces:2:interface|recv.data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~74_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(24));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~75_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~75_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~76_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(2) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25))) # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25))))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25)))) # (\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25))))) ) ) ) # ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25))))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25))) 
-- # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~76_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~77_combout\ = (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~75_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[25]~75_combout\,
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[25]~76_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~77_combout\);

\tdma_min|interfaces:2:interface|recv.data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~77_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(25));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 26,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 26,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 26,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 26,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~78_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~78_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 26,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 26,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 26,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 26,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~79_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(2) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26))) # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26))))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26)))) # (\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26))))) ) ) ) # ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26))))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26))) 
-- # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~79_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~80_combout\ = (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~78_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[26]~78_combout\,
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[26]~79_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~80_combout\);

\tdma_min|interfaces:2:interface|recv.data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~80_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(26));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 27,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\);

\tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 27,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 27,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 27,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~81_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) ) ) ) # ( \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27),
	datab => \tdma_min|interfaces:6:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~81_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 27,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 27,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 27,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\);

\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 27,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \clock~input_o\,
	clk1 => \clock~input_o\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~82_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) & ( 
-- \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(2) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27))) # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27))))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) & ( \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) & ( (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27)))) # (\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27))))) ) ) ) # ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27))))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) & ( 
-- !\tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27))) 
-- # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27),
	dataf => \tdma_min|interfaces:7:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~82_combout\);

\tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~83_combout\ = (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~81_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[27]~81_combout\,
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[27]~82_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~83_combout\);

\tdma_min|interfaces:2:interface|recv.data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~83_combout\,
	sclr => \tdma_min|interfaces:2:interface|recv.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(27));

\calc~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_calc,
	o => \calc~input_o\);

\cor_asp|flag~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|flag~0_combout\ = ((!\calc~input_o\ & \cor_asp|enable~q\)) # (\cor_asp|flag~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101100111011001110110011101100111011001110110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_calc~input_o\,
	datab => \cor_asp|ALT_INV_flag~q\,
	datac => \cor_asp|ALT_INV_enable~q\,
	combout => \cor_asp|flag~0_combout\);

\cor_asp|flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|flag~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|flag~q\);

\cor_asp|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|process_0~0_combout\ = (!\calc~input_o\ & !\cor_asp|flag~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_calc~input_o\,
	datab => \cor_asp|ALT_INV_flag~q\,
	combout => \cor_asp|process_0~0_combout\);

\cor_asp|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~109_sumout\ = SUM(( !\cor_asp|index\(0) ) + ( VCC ) + ( !VCC ))
-- \cor_asp|Add0~110\ = CARRY(( !\cor_asp|index\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_index\(0),
	cin => GND,
	sumout => \cor_asp|Add0~109_sumout\,
	cout => \cor_asp|Add0~110\);

\cor_asp|index~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|index~0_combout\ = (!\cor_asp|Add0~109_sumout\) # ((!\calc~input_o\ & !\cor_asp|flag~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100011111000111110001111100011111000111110001111100011111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_calc~input_o\,
	datab => \cor_asp|ALT_INV_flag~q\,
	datac => \cor_asp|ALT_INV_Add0~109_sumout\,
	combout => \cor_asp|index~0_combout\);

\cor_asp|index[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|index~0_combout\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(0));

\cor_asp|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~113_sumout\ = SUM(( !\cor_asp|index\(1) ) + ( VCC ) + ( \cor_asp|Add0~110\ ))
-- \cor_asp|Add0~114\ = CARRY(( !\cor_asp|index\(1) ) + ( VCC ) + ( \cor_asp|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_index\(1),
	cin => \cor_asp|Add0~110\,
	sumout => \cor_asp|Add0~113_sumout\,
	cout => \cor_asp|Add0~114\);

\cor_asp|index~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|index~1_combout\ = (!\cor_asp|Add0~113_sumout\ & ((\cor_asp|flag~q\) # (\calc~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000001110000011100000111000001110000011100000111000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_calc~input_o\,
	datab => \cor_asp|ALT_INV_flag~q\,
	datac => \cor_asp|ALT_INV_Add0~113_sumout\,
	combout => \cor_asp|index~1_combout\);

\cor_asp|index[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|index~1_combout\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(1));

\cor_asp|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~117_sumout\ = SUM(( \cor_asp|index\(2) ) + ( VCC ) + ( \cor_asp|Add0~114\ ))
-- \cor_asp|Add0~118\ = CARRY(( \cor_asp|index\(2) ) + ( VCC ) + ( \cor_asp|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_index\(2),
	cin => \cor_asp|Add0~114\,
	sumout => \cor_asp|Add0~117_sumout\,
	cout => \cor_asp|Add0~118\);

\cor_asp|index[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Add0~117_sumout\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(2));

\cor_asp|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~121_sumout\ = SUM(( \cor_asp|index\(3) ) + ( VCC ) + ( \cor_asp|Add0~118\ ))
-- \cor_asp|Add0~122\ = CARRY(( \cor_asp|index\(3) ) + ( VCC ) + ( \cor_asp|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_index\(3),
	cin => \cor_asp|Add0~118\,
	sumout => \cor_asp|Add0~121_sumout\,
	cout => \cor_asp|Add0~122\);

\cor_asp|index[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Add0~121_sumout\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(3));

\cor_asp|Add0~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~125_sumout\ = SUM(( !\cor_asp|index\(4) ) + ( VCC ) + ( \cor_asp|Add0~122\ ))
-- \cor_asp|Add0~126\ = CARRY(( !\cor_asp|index\(4) ) + ( VCC ) + ( \cor_asp|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_index\(4),
	cin => \cor_asp|Add0~122\,
	sumout => \cor_asp|Add0~125_sumout\,
	cout => \cor_asp|Add0~126\);

\cor_asp|index~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|index~2_combout\ = (!\cor_asp|Add0~125_sumout\ & ((\cor_asp|flag~q\) # (\calc~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000001110000011100000111000001110000011100000111000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_calc~input_o\,
	datab => \cor_asp|ALT_INV_flag~q\,
	datac => \cor_asp|ALT_INV_Add0~125_sumout\,
	combout => \cor_asp|index~2_combout\);

\cor_asp|index[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|index~2_combout\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(4));

\cor_asp|avgBuffer[0][0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[0][0]~0_combout\ = (\cor_asp|index\(4) & (\cor_asp|index\(1) & \cor_asp|index\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(4),
	datab => \cor_asp|ALT_INV_index\(1),
	datac => \cor_asp|ALT_INV_index\(0),
	combout => \cor_asp|avgBuffer[0][0]~0_combout\);

\cor_asp|avgBuffer[0][0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[0][0]~1_combout\ = ( \cor_asp|enable~q\ & ( \cor_asp|avgBuffer[0][0]~0_combout\ & ( (!\cor_asp|index\(3) & ((!\cor_asp|index\(2)) # ((!\calc~input_o\ & !\cor_asp|flag~q\)))) # (\cor_asp|index\(3) & (((!\calc~input_o\ & 
-- !\cor_asp|flag~q\)))) ) ) ) # ( \cor_asp|enable~q\ & ( !\cor_asp|avgBuffer[0][0]~0_combout\ & ( (!\calc~input_o\ & !\cor_asp|flag~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000000000000000001111100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(3),
	datab => \cor_asp|ALT_INV_index\(2),
	datac => \ALT_INV_calc~input_o\,
	datad => \cor_asp|ALT_INV_flag~q\,
	datae => \cor_asp|ALT_INV_enable~q\,
	dataf => \cor_asp|ALT_INV_avgBuffer[0][0]~0_combout\,
	combout => \cor_asp|avgBuffer[0][0]~1_combout\);

\cor_asp|avgBuffer[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[0]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[0][0]~q\);

\cor_asp|avgBuffer[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[1]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[0][1]~q\);

\cor_asp|avgBuffer[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[2]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[0][2]~q\);

\cor_asp|avgBuffer[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[3]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[0][3]~q\);

\cor_asp|avgBuffer[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[4]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[0][4]~q\);

\cor_asp|avgBuffer[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[5]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[0][5]~q\);

\cor_asp|avgBuffer[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[6]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[0][6]~q\);

\cor_asp|avgBuffer[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[7]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[0][7]~q\);

\cor_asp|avgBuffer[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[8]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[0][8]~q\);

\cor_asp|avgBuffer[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[9]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[0][9]~q\);

\cor_asp|avgBuffer[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[10]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[0][10]~q\);

\cor_asp|avgBuffer[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[11]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[0][11]~q\);

\cor_asp|avgBuffer[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[12]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[0][12]~q\);

\cor_asp|avgBuffer[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[13]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[0][13]~q\);

\cor_asp|avgBuffer[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[14]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[0][14]~q\);

\cor_asp|avgBuffer[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[15]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[0][15]~q\);

\cor_asp|avgBuffer[19][0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[19][0]~2_combout\ = (!\cor_asp|index\(4) & (!\cor_asp|index\(3) & (!\cor_asp|index\(2) & !\cor_asp|index\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(4),
	datab => \cor_asp|ALT_INV_index\(3),
	datac => \cor_asp|ALT_INV_index\(2),
	datad => \cor_asp|ALT_INV_index\(0),
	combout => \cor_asp|avgBuffer[19][0]~2_combout\);

\cor_asp|avgBuffer[19][0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[19][0]~3_combout\ = (\cor_asp|enable~q\ & (((!\cor_asp|index\(1) & \cor_asp|avgBuffer[19][0]~2_combout\)) # (\cor_asp|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001011000000110000101100000011000010110000001100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(1),
	datab => \cor_asp|ALT_INV_process_0~0_combout\,
	datac => \cor_asp|ALT_INV_enable~q\,
	datad => \cor_asp|ALT_INV_avgBuffer[19][0]~2_combout\,
	combout => \cor_asp|avgBuffer[19][0]~3_combout\);

\cor_asp|avgBuffer[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[0]~input_o\,
	ena => \cor_asp|avgBuffer[19][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[19][0]~q\);

\cor_asp|avgBuffer[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[1]~input_o\,
	ena => \cor_asp|avgBuffer[19][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[19][1]~q\);

\cor_asp|avgBuffer[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[2]~input_o\,
	ena => \cor_asp|avgBuffer[19][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[19][2]~q\);

\cor_asp|avgBuffer[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[3]~input_o\,
	ena => \cor_asp|avgBuffer[19][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[19][3]~q\);

\cor_asp|avgBuffer[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[4]~input_o\,
	ena => \cor_asp|avgBuffer[19][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[19][4]~q\);

\cor_asp|avgBuffer[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[5]~input_o\,
	ena => \cor_asp|avgBuffer[19][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[19][5]~q\);

\cor_asp|avgBuffer[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[6]~input_o\,
	ena => \cor_asp|avgBuffer[19][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[19][6]~q\);

\cor_asp|avgBuffer[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[7]~input_o\,
	ena => \cor_asp|avgBuffer[19][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[19][7]~q\);

\cor_asp|avgBuffer[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[8]~input_o\,
	ena => \cor_asp|avgBuffer[19][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[19][8]~q\);

\cor_asp|avgBuffer[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[9]~input_o\,
	ena => \cor_asp|avgBuffer[19][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[19][9]~q\);

\cor_asp|avgBuffer[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[10]~input_o\,
	ena => \cor_asp|avgBuffer[19][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[19][10]~q\);

\cor_asp|avgBuffer[19][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[11]~input_o\,
	ena => \cor_asp|avgBuffer[19][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[19][11]~q\);

\cor_asp|avgBuffer[19][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[12]~input_o\,
	ena => \cor_asp|avgBuffer[19][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[19][12]~q\);

\cor_asp|avgBuffer[19][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[13]~input_o\,
	ena => \cor_asp|avgBuffer[19][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[19][13]~q\);

\cor_asp|avgBuffer[19][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[14]~input_o\,
	ena => \cor_asp|avgBuffer[19][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[19][14]~q\);

\cor_asp|avgBuffer[19][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[15]~input_o\,
	ena => \cor_asp|avgBuffer[19][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[19][15]~q\);

\cor_asp|avgBuffer[1][0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[1][0]~4_combout\ = (\cor_asp|index\(4) & (\cor_asp|index\(1) & !\cor_asp|index\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(4),
	datab => \cor_asp|ALT_INV_index\(1),
	datac => \cor_asp|ALT_INV_index\(0),
	combout => \cor_asp|avgBuffer[1][0]~4_combout\);

\cor_asp|avgBuffer[1][0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[1][0]~5_combout\ = ( \cor_asp|enable~q\ & ( \cor_asp|avgBuffer[1][0]~4_combout\ & ( (!\cor_asp|index\(3) & ((!\cor_asp|index\(2)) # ((!\calc~input_o\ & !\cor_asp|flag~q\)))) # (\cor_asp|index\(3) & (((!\calc~input_o\ & 
-- !\cor_asp|flag~q\)))) ) ) ) # ( \cor_asp|enable~q\ & ( !\cor_asp|avgBuffer[1][0]~4_combout\ & ( (!\calc~input_o\ & !\cor_asp|flag~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000000000000000001111100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(3),
	datab => \cor_asp|ALT_INV_index\(2),
	datac => \ALT_INV_calc~input_o\,
	datad => \cor_asp|ALT_INV_flag~q\,
	datae => \cor_asp|ALT_INV_enable~q\,
	dataf => \cor_asp|ALT_INV_avgBuffer[1][0]~4_combout\,
	combout => \cor_asp|avgBuffer[1][0]~5_combout\);

\cor_asp|avgBuffer[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[0]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[1][0]~q\);

\cor_asp|avgBuffer[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[1]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[1][1]~q\);

\cor_asp|avgBuffer[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[2]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[1][2]~q\);

\cor_asp|avgBuffer[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[3]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[1][3]~q\);

\cor_asp|avgBuffer[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[4]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[1][4]~q\);

\cor_asp|avgBuffer[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[5]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[1][5]~q\);

\cor_asp|avgBuffer[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[6]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[1][6]~q\);

\cor_asp|avgBuffer[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[7]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[1][7]~q\);

\cor_asp|avgBuffer[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[8]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[1][8]~q\);

\cor_asp|avgBuffer[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[9]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[1][9]~q\);

\cor_asp|avgBuffer[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[10]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[1][10]~q\);

\cor_asp|avgBuffer[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[11]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[1][11]~q\);

\cor_asp|avgBuffer[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[12]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[1][12]~q\);

\cor_asp|avgBuffer[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[13]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[1][13]~q\);

\cor_asp|avgBuffer[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[14]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[1][14]~q\);

\cor_asp|avgBuffer[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[15]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[1][15]~q\);

\cor_asp|avgBuffer[18][0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[18][0]~6_combout\ = (!\cor_asp|index\(4) & (!\cor_asp|index\(3) & (!\cor_asp|index\(2) & \cor_asp|index\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(4),
	datab => \cor_asp|ALT_INV_index\(3),
	datac => \cor_asp|ALT_INV_index\(2),
	datad => \cor_asp|ALT_INV_index\(0),
	combout => \cor_asp|avgBuffer[18][0]~6_combout\);

\cor_asp|avgBuffer[18][0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[18][0]~7_combout\ = ( \cor_asp|avgBuffer[18][0]~6_combout\ & ( (\cor_asp|enable~q\ & ((!\cor_asp|index\(1)) # ((!\calc~input_o\ & !\cor_asp|flag~q\)))) ) ) # ( !\cor_asp|avgBuffer[18][0]~6_combout\ & ( (!\calc~input_o\ & 
-- (!\cor_asp|flag~q\ & \cor_asp|enable~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001110101000000000110000000000000011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(1),
	datab => \ALT_INV_calc~input_o\,
	datac => \cor_asp|ALT_INV_flag~q\,
	datad => \cor_asp|ALT_INV_enable~q\,
	datae => \cor_asp|ALT_INV_avgBuffer[18][0]~6_combout\,
	combout => \cor_asp|avgBuffer[18][0]~7_combout\);

\cor_asp|avgBuffer[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[0]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[18][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[18][0]~q\);

\cor_asp|avgBuffer[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[1]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[18][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[18][1]~q\);

\cor_asp|avgBuffer[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[2]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[18][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[18][2]~q\);

\cor_asp|avgBuffer[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[3]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[18][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[18][3]~q\);

\cor_asp|avgBuffer[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[4]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[18][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[18][4]~q\);

\cor_asp|avgBuffer[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[5]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[18][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[18][5]~q\);

\cor_asp|avgBuffer[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[6]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[18][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[18][6]~q\);

\cor_asp|avgBuffer[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[7]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[18][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[18][7]~q\);

\cor_asp|avgBuffer[18][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[8]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[18][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[18][8]~q\);

\cor_asp|avgBuffer[18][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[9]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[18][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[18][9]~q\);

\cor_asp|avgBuffer[18][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[10]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[18][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[18][10]~q\);

\cor_asp|avgBuffer[18][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[11]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[18][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[18][11]~q\);

\cor_asp|avgBuffer[18][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[12]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[18][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[18][12]~q\);

\cor_asp|avgBuffer[18][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[13]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[18][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[18][13]~q\);

\cor_asp|avgBuffer[18][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[14]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[18][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[18][14]~q\);

\cor_asp|avgBuffer[18][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[15]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[18][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[18][15]~q\);

\cor_asp|avgBuffer[2][0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[2][0]~8_combout\ = ( \cor_asp|index\(0) & ( (\cor_asp|index\(4) & (!\cor_asp|index\(3) & (!\cor_asp|index\(2) & !\cor_asp|index\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(4),
	datab => \cor_asp|ALT_INV_index\(3),
	datac => \cor_asp|ALT_INV_index\(2),
	datad => \cor_asp|ALT_INV_index\(1),
	datae => \cor_asp|ALT_INV_index\(0),
	combout => \cor_asp|avgBuffer[2][0]~8_combout\);

\cor_asp|avgBuffer[2][0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[2][0]~9_combout\ = (\cor_asp|enable~q\ & (((!\calc~input_o\ & !\cor_asp|flag~q\)) # (\cor_asp|avgBuffer[2][0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001111000010000000111100001000000011110000100000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_calc~input_o\,
	datab => \cor_asp|ALT_INV_flag~q\,
	datac => \cor_asp|ALT_INV_enable~q\,
	datad => \cor_asp|ALT_INV_avgBuffer[2][0]~8_combout\,
	combout => \cor_asp|avgBuffer[2][0]~9_combout\);

\cor_asp|avgBuffer[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[0]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[2][0]~q\);

\cor_asp|avgBuffer[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[1]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[2][1]~q\);

\cor_asp|avgBuffer[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[2]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[2][2]~q\);

\cor_asp|avgBuffer[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[3]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[2][3]~q\);

\cor_asp|avgBuffer[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[4]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[2][4]~q\);

\cor_asp|avgBuffer[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[5]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[2][5]~q\);

\cor_asp|avgBuffer[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[6]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[2][6]~q\);

\cor_asp|avgBuffer[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[7]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[2][7]~q\);

\cor_asp|avgBuffer[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[8]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[2][8]~q\);

\cor_asp|avgBuffer[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[9]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[2][9]~q\);

\cor_asp|avgBuffer[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[10]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[2][10]~q\);

\cor_asp|avgBuffer[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[11]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[2][11]~q\);

\cor_asp|avgBuffer[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[12]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[2][12]~q\);

\cor_asp|avgBuffer[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[13]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[2][13]~q\);

\cor_asp|avgBuffer[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[14]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[2][14]~q\);

\cor_asp|avgBuffer[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[15]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[2][15]~q\);

\cor_asp|avgBuffer[17][0]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[17][0]~10_combout\ = ( \cor_asp|avgBuffer[19][0]~2_combout\ & ( (\cor_asp|enable~q\ & (((!\calc~input_o\ & !\cor_asp|flag~q\)) # (\cor_asp|index\(1)))) ) ) # ( !\cor_asp|avgBuffer[19][0]~2_combout\ & ( (!\calc~input_o\ & 
-- (!\cor_asp|flag~q\ & \cor_asp|enable~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001101010100000000110000000000000011010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(1),
	datab => \ALT_INV_calc~input_o\,
	datac => \cor_asp|ALT_INV_flag~q\,
	datad => \cor_asp|ALT_INV_enable~q\,
	datae => \cor_asp|ALT_INV_avgBuffer[19][0]~2_combout\,
	combout => \cor_asp|avgBuffer[17][0]~10_combout\);

\cor_asp|avgBuffer[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[0]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[17][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[17][0]~q\);

\cor_asp|avgBuffer[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[1]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[17][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[17][1]~q\);

\cor_asp|avgBuffer[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[2]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[17][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[17][2]~q\);

\cor_asp|avgBuffer[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[3]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[17][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[17][3]~q\);

\cor_asp|avgBuffer[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[4]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[17][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[17][4]~q\);

\cor_asp|avgBuffer[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[5]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[17][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[17][5]~q\);

\cor_asp|avgBuffer[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[6]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[17][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[17][6]~q\);

\cor_asp|avgBuffer[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[7]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[17][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[17][7]~q\);

\cor_asp|avgBuffer[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[8]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[17][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[17][8]~q\);

\cor_asp|avgBuffer[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[9]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[17][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[17][9]~q\);

\cor_asp|avgBuffer[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[10]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[17][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[17][10]~q\);

\cor_asp|avgBuffer[17][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[11]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[17][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[17][11]~q\);

\cor_asp|avgBuffer[17][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[12]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[17][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[17][12]~q\);

\cor_asp|avgBuffer[17][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[13]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[17][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[17][13]~q\);

\cor_asp|avgBuffer[17][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[14]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[17][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[17][14]~q\);

\cor_asp|avgBuffer[17][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[15]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[17][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[17][15]~q\);

\cor_asp|avgBuffer[3][0]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[3][0]~11_combout\ = ( !\cor_asp|index\(0) & ( (\cor_asp|index\(4) & (!\cor_asp|index\(3) & (!\cor_asp|index\(2) & !\cor_asp|index\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(4),
	datab => \cor_asp|ALT_INV_index\(3),
	datac => \cor_asp|ALT_INV_index\(2),
	datad => \cor_asp|ALT_INV_index\(1),
	datae => \cor_asp|ALT_INV_index\(0),
	combout => \cor_asp|avgBuffer[3][0]~11_combout\);

\cor_asp|avgBuffer[3][0]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[3][0]~12_combout\ = (\cor_asp|enable~q\ & (((!\calc~input_o\ & !\cor_asp|flag~q\)) # (\cor_asp|avgBuffer[3][0]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001111000010000000111100001000000011110000100000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_calc~input_o\,
	datab => \cor_asp|ALT_INV_flag~q\,
	datac => \cor_asp|ALT_INV_enable~q\,
	datad => \cor_asp|ALT_INV_avgBuffer[3][0]~11_combout\,
	combout => \cor_asp|avgBuffer[3][0]~12_combout\);

\cor_asp|avgBuffer[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[0]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[3][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[3][0]~q\);

\cor_asp|avgBuffer[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[1]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[3][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[3][1]~q\);

\cor_asp|avgBuffer[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[2]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[3][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[3][2]~q\);

\cor_asp|avgBuffer[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[3]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[3][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[3][3]~q\);

\cor_asp|avgBuffer[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[4]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[3][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[3][4]~q\);

\cor_asp|avgBuffer[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[5]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[3][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[3][5]~q\);

\cor_asp|avgBuffer[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[6]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[3][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[3][6]~q\);

\cor_asp|avgBuffer[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[7]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[3][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[3][7]~q\);

\cor_asp|avgBuffer[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[8]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[3][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[3][8]~q\);

\cor_asp|avgBuffer[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[9]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[3][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[3][9]~q\);

\cor_asp|avgBuffer[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[10]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[3][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[3][10]~q\);

\cor_asp|avgBuffer[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[11]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[3][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[3][11]~q\);

\cor_asp|avgBuffer[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[12]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[3][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[3][12]~q\);

\cor_asp|avgBuffer[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[13]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[3][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[3][13]~q\);

\cor_asp|avgBuffer[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[14]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[3][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[3][14]~q\);

\cor_asp|avgBuffer[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[15]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[3][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[3][15]~q\);

\cor_asp|avgBuffer[16][0]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[16][0]~13_combout\ = ( \cor_asp|avgBuffer[18][0]~6_combout\ & ( (\cor_asp|enable~q\ & (((!\calc~input_o\ & !\cor_asp|flag~q\)) # (\cor_asp|index\(1)))) ) ) # ( !\cor_asp|avgBuffer[18][0]~6_combout\ & ( (!\calc~input_o\ & 
-- (!\cor_asp|flag~q\ & \cor_asp|enable~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001101010100000000110000000000000011010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(1),
	datab => \ALT_INV_calc~input_o\,
	datac => \cor_asp|ALT_INV_flag~q\,
	datad => \cor_asp|ALT_INV_enable~q\,
	datae => \cor_asp|ALT_INV_avgBuffer[18][0]~6_combout\,
	combout => \cor_asp|avgBuffer[16][0]~13_combout\);

\cor_asp|avgBuffer[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[0]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[16][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[16][0]~q\);

\cor_asp|avgBuffer[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[1]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[16][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[16][1]~q\);

\cor_asp|avgBuffer[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[2]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[16][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[16][2]~q\);

\cor_asp|avgBuffer[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[3]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[16][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[16][3]~q\);

\cor_asp|avgBuffer[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[4]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[16][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[16][4]~q\);

\cor_asp|avgBuffer[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[5]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[16][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[16][5]~q\);

\cor_asp|avgBuffer[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[6]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[16][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[16][6]~q\);

\cor_asp|avgBuffer[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[7]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[16][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[16][7]~q\);

\cor_asp|avgBuffer[16][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[8]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[16][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[16][8]~q\);

\cor_asp|avgBuffer[16][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[9]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[16][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[16][9]~q\);

\cor_asp|avgBuffer[16][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[10]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[16][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[16][10]~q\);

\cor_asp|avgBuffer[16][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[11]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[16][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[16][11]~q\);

\cor_asp|avgBuffer[16][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[12]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[16][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[16][12]~q\);

\cor_asp|avgBuffer[16][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[13]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[16][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[16][13]~q\);

\cor_asp|avgBuffer[16][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[14]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[16][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[16][14]~q\);

\cor_asp|avgBuffer[16][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[15]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[16][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[16][15]~q\);

\cor_asp|avgBuffer[4][0]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[4][0]~14_combout\ = ( \cor_asp|enable~q\ & ( \cor_asp|avgBuffer[0][0]~0_combout\ & ( (!\cor_asp|index\(3) & (((!\calc~input_o\ & !\cor_asp|flag~q\)) # (\cor_asp|index\(2)))) # (\cor_asp|index\(3) & (((!\calc~input_o\ & 
-- !\cor_asp|flag~q\)))) ) ) ) # ( \cor_asp|enable~q\ & ( !\cor_asp|avgBuffer[0][0]~0_combout\ & ( (!\calc~input_o\ & !\cor_asp|flag~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000000000000000001111001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(3),
	datab => \cor_asp|ALT_INV_index\(2),
	datac => \ALT_INV_calc~input_o\,
	datad => \cor_asp|ALT_INV_flag~q\,
	datae => \cor_asp|ALT_INV_enable~q\,
	dataf => \cor_asp|ALT_INV_avgBuffer[0][0]~0_combout\,
	combout => \cor_asp|avgBuffer[4][0]~14_combout\);

\cor_asp|avgBuffer[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[0]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[4][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[4][0]~q\);

\cor_asp|avgBuffer[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[1]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[4][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[4][1]~q\);

\cor_asp|avgBuffer[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[2]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[4][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[4][2]~q\);

\cor_asp|avgBuffer[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[3]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[4][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[4][3]~q\);

\cor_asp|avgBuffer[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[4]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[4][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[4][4]~q\);

\cor_asp|avgBuffer[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[5]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[4][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[4][5]~q\);

\cor_asp|avgBuffer[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[6]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[4][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[4][6]~q\);

\cor_asp|avgBuffer[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[7]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[4][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[4][7]~q\);

\cor_asp|avgBuffer[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[8]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[4][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[4][8]~q\);

\cor_asp|avgBuffer[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[9]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[4][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[4][9]~q\);

\cor_asp|avgBuffer[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[10]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[4][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[4][10]~q\);

\cor_asp|avgBuffer[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[11]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[4][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[4][11]~q\);

\cor_asp|avgBuffer[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[12]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[4][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[4][12]~q\);

\cor_asp|avgBuffer[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[13]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[4][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[4][13]~q\);

\cor_asp|avgBuffer[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[14]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[4][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[4][14]~q\);

\cor_asp|avgBuffer[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[15]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[4][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[4][15]~q\);

\cor_asp|avgBuffer[15][0]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[15][0]~15_combout\ = (\cor_asp|index\(4) & (\cor_asp|index\(3) & (!\cor_asp|index\(1) & !\cor_asp|index\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(4),
	datab => \cor_asp|ALT_INV_index\(3),
	datac => \cor_asp|ALT_INV_index\(1),
	datad => \cor_asp|ALT_INV_index\(0),
	combout => \cor_asp|avgBuffer[15][0]~15_combout\);

\cor_asp|avgBuffer[15][0]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[15][0]~16_combout\ = ( \cor_asp|avgBuffer[15][0]~15_combout\ & ( (\cor_asp|enable~q\ & (((!\calc~input_o\ & !\cor_asp|flag~q\)) # (\cor_asp|index\(2)))) ) ) # ( !\cor_asp|avgBuffer[15][0]~15_combout\ & ( (!\calc~input_o\ & 
-- (!\cor_asp|flag~q\ & \cor_asp|enable~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001101010100000000110000000000000011010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(2),
	datab => \ALT_INV_calc~input_o\,
	datac => \cor_asp|ALT_INV_flag~q\,
	datad => \cor_asp|ALT_INV_enable~q\,
	datae => \cor_asp|ALT_INV_avgBuffer[15][0]~15_combout\,
	combout => \cor_asp|avgBuffer[15][0]~16_combout\);

\cor_asp|avgBuffer[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[0]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[15][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[15][0]~q\);

\cor_asp|avgBuffer[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[1]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[15][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[15][1]~q\);

\cor_asp|avgBuffer[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[2]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[15][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[15][2]~q\);

\cor_asp|avgBuffer[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[3]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[15][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[15][3]~q\);

\cor_asp|avgBuffer[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[4]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[15][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[15][4]~q\);

\cor_asp|avgBuffer[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[5]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[15][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[15][5]~q\);

\cor_asp|avgBuffer[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[6]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[15][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[15][6]~q\);

\cor_asp|avgBuffer[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[7]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[15][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[15][7]~q\);

\cor_asp|avgBuffer[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[8]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[15][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[15][8]~q\);

\cor_asp|avgBuffer[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[9]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[15][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[15][9]~q\);

\cor_asp|avgBuffer[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[10]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[15][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[15][10]~q\);

\cor_asp|avgBuffer[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[11]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[15][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[15][11]~q\);

\cor_asp|avgBuffer[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[12]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[15][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[15][12]~q\);

\cor_asp|avgBuffer[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[13]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[15][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[15][13]~q\);

\cor_asp|avgBuffer[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[14]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[15][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[15][14]~q\);

\cor_asp|avgBuffer[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[15]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[15][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[15][15]~q\);

\cor_asp|avgBuffer[5][0]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[5][0]~17_combout\ = ( \cor_asp|enable~q\ & ( \cor_asp|avgBuffer[1][0]~4_combout\ & ( (!\cor_asp|index\(3) & (((!\calc~input_o\ & !\cor_asp|flag~q\)) # (\cor_asp|index\(2)))) # (\cor_asp|index\(3) & (((!\calc~input_o\ & 
-- !\cor_asp|flag~q\)))) ) ) ) # ( \cor_asp|enable~q\ & ( !\cor_asp|avgBuffer[1][0]~4_combout\ & ( (!\calc~input_o\ & !\cor_asp|flag~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000000000000000001111001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(3),
	datab => \cor_asp|ALT_INV_index\(2),
	datac => \ALT_INV_calc~input_o\,
	datad => \cor_asp|ALT_INV_flag~q\,
	datae => \cor_asp|ALT_INV_enable~q\,
	dataf => \cor_asp|ALT_INV_avgBuffer[1][0]~4_combout\,
	combout => \cor_asp|avgBuffer[5][0]~17_combout\);

\cor_asp|avgBuffer[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[0]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[5][0]~q\);

\cor_asp|avgBuffer[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[1]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[5][1]~q\);

\cor_asp|avgBuffer[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[2]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[5][2]~q\);

\cor_asp|avgBuffer[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[3]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[5][3]~q\);

\cor_asp|avgBuffer[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[4]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[5][4]~q\);

\cor_asp|avgBuffer[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[5]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[5][5]~q\);

\cor_asp|avgBuffer[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[6]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[5][6]~q\);

\cor_asp|avgBuffer[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[7]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[5][7]~q\);

\cor_asp|avgBuffer[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[8]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[5][8]~q\);

\cor_asp|avgBuffer[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[9]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[5][9]~q\);

\cor_asp|avgBuffer[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[10]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[5][10]~q\);

\cor_asp|avgBuffer[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[11]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[5][11]~q\);

\cor_asp|avgBuffer[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[12]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[5][12]~q\);

\cor_asp|avgBuffer[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[13]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[5][13]~q\);

\cor_asp|avgBuffer[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[14]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[5][14]~q\);

\cor_asp|avgBuffer[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[15]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[5][15]~q\);

\cor_asp|avgBuffer[10][0]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[10][0]~18_combout\ = (\cor_asp|index\(4) & (\cor_asp|index\(3) & (!\cor_asp|index\(1) & \cor_asp|index\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(4),
	datab => \cor_asp|ALT_INV_index\(3),
	datac => \cor_asp|ALT_INV_index\(1),
	datad => \cor_asp|ALT_INV_index\(0),
	combout => \cor_asp|avgBuffer[10][0]~18_combout\);

\cor_asp|avgBuffer[14][0]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[14][0]~19_combout\ = ( \cor_asp|avgBuffer[10][0]~18_combout\ & ( (\cor_asp|enable~q\ & (((!\calc~input_o\ & !\cor_asp|flag~q\)) # (\cor_asp|index\(2)))) ) ) # ( !\cor_asp|avgBuffer[10][0]~18_combout\ & ( (!\calc~input_o\ & 
-- (!\cor_asp|flag~q\ & \cor_asp|enable~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001101010100000000110000000000000011010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(2),
	datab => \ALT_INV_calc~input_o\,
	datac => \cor_asp|ALT_INV_flag~q\,
	datad => \cor_asp|ALT_INV_enable~q\,
	datae => \cor_asp|ALT_INV_avgBuffer[10][0]~18_combout\,
	combout => \cor_asp|avgBuffer[14][0]~19_combout\);

\cor_asp|avgBuffer[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[0]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[14][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[14][0]~q\);

\cor_asp|avgBuffer[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[1]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[14][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[14][1]~q\);

\cor_asp|avgBuffer[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[2]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[14][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[14][2]~q\);

\cor_asp|avgBuffer[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[3]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[14][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[14][3]~q\);

\cor_asp|avgBuffer[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[4]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[14][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[14][4]~q\);

\cor_asp|avgBuffer[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[5]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[14][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[14][5]~q\);

\cor_asp|avgBuffer[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[6]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[14][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[14][6]~q\);

\cor_asp|avgBuffer[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[7]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[14][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[14][7]~q\);

\cor_asp|avgBuffer[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[8]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[14][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[14][8]~q\);

\cor_asp|avgBuffer[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[9]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[14][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[14][9]~q\);

\cor_asp|avgBuffer[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[10]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[14][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[14][10]~q\);

\cor_asp|avgBuffer[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[11]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[14][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[14][11]~q\);

\cor_asp|avgBuffer[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[12]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[14][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[14][12]~q\);

\cor_asp|avgBuffer[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[13]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[14][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[14][13]~q\);

\cor_asp|avgBuffer[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[14]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[14][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[14][14]~q\);

\cor_asp|avgBuffer[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[15]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[14][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[14][15]~q\);

\cor_asp|avgBuffer[6][0]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[6][0]~20_combout\ = ( \cor_asp|index\(0) & ( (\cor_asp|index\(4) & (!\cor_asp|index\(3) & (\cor_asp|index\(2) & !\cor_asp|index\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(4),
	datab => \cor_asp|ALT_INV_index\(3),
	datac => \cor_asp|ALT_INV_index\(2),
	datad => \cor_asp|ALT_INV_index\(1),
	datae => \cor_asp|ALT_INV_index\(0),
	combout => \cor_asp|avgBuffer[6][0]~20_combout\);

\cor_asp|avgBuffer[6][0]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[6][0]~21_combout\ = (\cor_asp|enable~q\ & (((!\calc~input_o\ & !\cor_asp|flag~q\)) # (\cor_asp|avgBuffer[6][0]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001111000010000000111100001000000011110000100000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_calc~input_o\,
	datab => \cor_asp|ALT_INV_flag~q\,
	datac => \cor_asp|ALT_INV_enable~q\,
	datad => \cor_asp|ALT_INV_avgBuffer[6][0]~20_combout\,
	combout => \cor_asp|avgBuffer[6][0]~21_combout\);

\cor_asp|avgBuffer[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[0]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[6][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[6][0]~q\);

\cor_asp|avgBuffer[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[1]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[6][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[6][1]~q\);

\cor_asp|avgBuffer[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[2]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[6][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[6][2]~q\);

\cor_asp|avgBuffer[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[3]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[6][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[6][3]~q\);

\cor_asp|avgBuffer[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[4]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[6][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[6][4]~q\);

\cor_asp|avgBuffer[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[5]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[6][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[6][5]~q\);

\cor_asp|avgBuffer[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[6]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[6][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[6][6]~q\);

\cor_asp|avgBuffer[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[7]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[6][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[6][7]~q\);

\cor_asp|avgBuffer[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[8]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[6][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[6][8]~q\);

\cor_asp|avgBuffer[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[9]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[6][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[6][9]~q\);

\cor_asp|avgBuffer[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[10]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[6][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[6][10]~q\);

\cor_asp|avgBuffer[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[11]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[6][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[6][11]~q\);

\cor_asp|avgBuffer[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[12]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[6][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[6][12]~q\);

\cor_asp|avgBuffer[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[13]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[6][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[6][13]~q\);

\cor_asp|avgBuffer[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[14]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[6][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[6][14]~q\);

\cor_asp|avgBuffer[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[15]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[6][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[6][15]~q\);

\cor_asp|avgBuffer[13][0]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[13][0]~22_combout\ = ( \cor_asp|enable~q\ & ( \cor_asp|avgBuffer[1][0]~4_combout\ & ( (!\cor_asp|index\(3) & (((!\calc~input_o\ & !\cor_asp|flag~q\)))) # (\cor_asp|index\(3) & (((!\calc~input_o\ & !\cor_asp|flag~q\)) # 
-- (\cor_asp|index\(2)))) ) ) ) # ( \cor_asp|enable~q\ & ( !\cor_asp|avgBuffer[1][0]~4_combout\ & ( (!\calc~input_o\ & !\cor_asp|flag~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000000000000000001111000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(3),
	datab => \cor_asp|ALT_INV_index\(2),
	datac => \ALT_INV_calc~input_o\,
	datad => \cor_asp|ALT_INV_flag~q\,
	datae => \cor_asp|ALT_INV_enable~q\,
	dataf => \cor_asp|ALT_INV_avgBuffer[1][0]~4_combout\,
	combout => \cor_asp|avgBuffer[13][0]~22_combout\);

\cor_asp|avgBuffer[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[0]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[13][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[13][0]~q\);

\cor_asp|avgBuffer[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[1]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[13][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[13][1]~q\);

\cor_asp|avgBuffer[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[2]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[13][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[13][2]~q\);

\cor_asp|avgBuffer[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[3]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[13][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[13][3]~q\);

\cor_asp|avgBuffer[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[4]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[13][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[13][4]~q\);

\cor_asp|avgBuffer[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[5]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[13][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[13][5]~q\);

\cor_asp|avgBuffer[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[6]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[13][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[13][6]~q\);

\cor_asp|avgBuffer[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[7]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[13][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[13][7]~q\);

\cor_asp|avgBuffer[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[8]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[13][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[13][8]~q\);

\cor_asp|avgBuffer[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[9]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[13][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[13][9]~q\);

\cor_asp|avgBuffer[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[10]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[13][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[13][10]~q\);

\cor_asp|avgBuffer[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[11]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[13][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[13][11]~q\);

\cor_asp|avgBuffer[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[12]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[13][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[13][12]~q\);

\cor_asp|avgBuffer[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[13]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[13][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[13][13]~q\);

\cor_asp|avgBuffer[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[14]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[13][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[13][14]~q\);

\cor_asp|avgBuffer[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[15]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[13][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[13][15]~q\);

\cor_asp|avgBuffer[7][0]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[7][0]~23_combout\ = ( !\cor_asp|index\(0) & ( (\cor_asp|index\(4) & (!\cor_asp|index\(3) & (\cor_asp|index\(2) & !\cor_asp|index\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(4),
	datab => \cor_asp|ALT_INV_index\(3),
	datac => \cor_asp|ALT_INV_index\(2),
	datad => \cor_asp|ALT_INV_index\(1),
	datae => \cor_asp|ALT_INV_index\(0),
	combout => \cor_asp|avgBuffer[7][0]~23_combout\);

\cor_asp|avgBuffer[7][0]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[7][0]~24_combout\ = (\cor_asp|enable~q\ & (((!\calc~input_o\ & !\cor_asp|flag~q\)) # (\cor_asp|avgBuffer[7][0]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001111000010000000111100001000000011110000100000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_calc~input_o\,
	datab => \cor_asp|ALT_INV_flag~q\,
	datac => \cor_asp|ALT_INV_enable~q\,
	datad => \cor_asp|ALT_INV_avgBuffer[7][0]~23_combout\,
	combout => \cor_asp|avgBuffer[7][0]~24_combout\);

\cor_asp|avgBuffer[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[0]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[7][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[7][0]~q\);

\cor_asp|avgBuffer[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[1]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[7][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[7][1]~q\);

\cor_asp|avgBuffer[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[2]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[7][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[7][2]~q\);

\cor_asp|avgBuffer[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[3]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[7][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[7][3]~q\);

\cor_asp|avgBuffer[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[4]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[7][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[7][4]~q\);

\cor_asp|avgBuffer[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[5]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[7][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[7][5]~q\);

\cor_asp|avgBuffer[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[6]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[7][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[7][6]~q\);

\cor_asp|avgBuffer[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[7]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[7][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[7][7]~q\);

\cor_asp|avgBuffer[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[8]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[7][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[7][8]~q\);

\cor_asp|avgBuffer[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[9]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[7][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[7][9]~q\);

\cor_asp|avgBuffer[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[10]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[7][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[7][10]~q\);

\cor_asp|avgBuffer[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[11]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[7][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[7][11]~q\);

\cor_asp|avgBuffer[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[12]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[7][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[7][12]~q\);

\cor_asp|avgBuffer[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[13]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[7][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[7][13]~q\);

\cor_asp|avgBuffer[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[14]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[7][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[7][14]~q\);

\cor_asp|avgBuffer[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[15]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[7][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[7][15]~q\);

\cor_asp|avgBuffer[12][0]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[12][0]~25_combout\ = ( \cor_asp|enable~q\ & ( \cor_asp|avgBuffer[0][0]~0_combout\ & ( (!\cor_asp|index\(3) & (((!\calc~input_o\ & !\cor_asp|flag~q\)))) # (\cor_asp|index\(3) & (((!\calc~input_o\ & !\cor_asp|flag~q\)) # 
-- (\cor_asp|index\(2)))) ) ) ) # ( \cor_asp|enable~q\ & ( !\cor_asp|avgBuffer[0][0]~0_combout\ & ( (!\calc~input_o\ & !\cor_asp|flag~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000000000000000001111000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(3),
	datab => \cor_asp|ALT_INV_index\(2),
	datac => \ALT_INV_calc~input_o\,
	datad => \cor_asp|ALT_INV_flag~q\,
	datae => \cor_asp|ALT_INV_enable~q\,
	dataf => \cor_asp|ALT_INV_avgBuffer[0][0]~0_combout\,
	combout => \cor_asp|avgBuffer[12][0]~25_combout\);

\cor_asp|avgBuffer[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[0]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[12][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[12][0]~q\);

\cor_asp|avgBuffer[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[1]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[12][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[12][1]~q\);

\cor_asp|avgBuffer[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[2]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[12][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[12][2]~q\);

\cor_asp|avgBuffer[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[3]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[12][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[12][3]~q\);

\cor_asp|avgBuffer[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[4]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[12][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[12][4]~q\);

\cor_asp|avgBuffer[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[5]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[12][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[12][5]~q\);

\cor_asp|avgBuffer[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[6]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[12][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[12][6]~q\);

\cor_asp|avgBuffer[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[7]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[12][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[12][7]~q\);

\cor_asp|avgBuffer[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[8]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[12][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[12][8]~q\);

\cor_asp|avgBuffer[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[9]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[12][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[12][9]~q\);

\cor_asp|avgBuffer[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[10]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[12][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[12][10]~q\);

\cor_asp|avgBuffer[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[11]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[12][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[12][11]~q\);

\cor_asp|avgBuffer[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[12]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[12][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[12][12]~q\);

\cor_asp|avgBuffer[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[13]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[12][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[12][13]~q\);

\cor_asp|avgBuffer[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[14]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[12][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[12][14]~q\);

\cor_asp|avgBuffer[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[15]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[12][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[12][15]~q\);

\cor_asp|avgBuffer[8][0]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[8][0]~26_combout\ = ( \cor_asp|enable~q\ & ( \cor_asp|avgBuffer[0][0]~0_combout\ & ( (!\cor_asp|index\(3) & (((!\calc~input_o\ & !\cor_asp|flag~q\)))) # (\cor_asp|index\(3) & ((!\cor_asp|index\(2)) # ((!\calc~input_o\ & 
-- !\cor_asp|flag~q\)))) ) ) ) # ( \cor_asp|enable~q\ & ( !\cor_asp|avgBuffer[0][0]~0_combout\ & ( (!\calc~input_o\ & !\cor_asp|flag~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000000000000000001111010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(3),
	datab => \cor_asp|ALT_INV_index\(2),
	datac => \ALT_INV_calc~input_o\,
	datad => \cor_asp|ALT_INV_flag~q\,
	datae => \cor_asp|ALT_INV_enable~q\,
	dataf => \cor_asp|ALT_INV_avgBuffer[0][0]~0_combout\,
	combout => \cor_asp|avgBuffer[8][0]~26_combout\);

\cor_asp|avgBuffer[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[0]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[8][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[8][0]~q\);

\cor_asp|avgBuffer[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[1]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[8][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[8][1]~q\);

\cor_asp|avgBuffer[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[2]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[8][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[8][2]~q\);

\cor_asp|avgBuffer[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[3]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[8][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[8][3]~q\);

\cor_asp|avgBuffer[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[4]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[8][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[8][4]~q\);

\cor_asp|avgBuffer[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[5]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[8][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[8][5]~q\);

\cor_asp|avgBuffer[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[6]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[8][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[8][6]~q\);

\cor_asp|avgBuffer[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[7]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[8][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[8][7]~q\);

\cor_asp|avgBuffer[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[8]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[8][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[8][8]~q\);

\cor_asp|avgBuffer[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[9]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[8][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[8][9]~q\);

\cor_asp|avgBuffer[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[10]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[8][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[8][10]~q\);

\cor_asp|avgBuffer[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[11]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[8][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[8][11]~q\);

\cor_asp|avgBuffer[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[12]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[8][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[8][12]~q\);

\cor_asp|avgBuffer[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[13]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[8][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[8][13]~q\);

\cor_asp|avgBuffer[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[14]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[8][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[8][14]~q\);

\cor_asp|avgBuffer[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[15]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[8][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[8][15]~q\);

\cor_asp|avgBuffer[11][0]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[11][0]~27_combout\ = ( \cor_asp|avgBuffer[15][0]~15_combout\ & ( (\cor_asp|enable~q\ & ((!\cor_asp|index\(2)) # ((!\calc~input_o\ & !\cor_asp|flag~q\)))) ) ) # ( !\cor_asp|avgBuffer[15][0]~15_combout\ & ( (!\calc~input_o\ & 
-- (!\cor_asp|flag~q\ & \cor_asp|enable~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001110101000000000110000000000000011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(2),
	datab => \ALT_INV_calc~input_o\,
	datac => \cor_asp|ALT_INV_flag~q\,
	datad => \cor_asp|ALT_INV_enable~q\,
	datae => \cor_asp|ALT_INV_avgBuffer[15][0]~15_combout\,
	combout => \cor_asp|avgBuffer[11][0]~27_combout\);

\cor_asp|avgBuffer[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[0]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[11][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[11][0]~q\);

\cor_asp|avgBuffer[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[1]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[11][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[11][1]~q\);

\cor_asp|avgBuffer[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[2]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[11][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[11][2]~q\);

\cor_asp|avgBuffer[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[3]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[11][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[11][3]~q\);

\cor_asp|avgBuffer[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[4]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[11][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[11][4]~q\);

\cor_asp|avgBuffer[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[5]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[11][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[11][5]~q\);

\cor_asp|avgBuffer[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[6]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[11][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[11][6]~q\);

\cor_asp|avgBuffer[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[7]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[11][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[11][7]~q\);

\cor_asp|avgBuffer[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[8]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[11][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[11][8]~q\);

\cor_asp|avgBuffer[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[9]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[11][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[11][9]~q\);

\cor_asp|avgBuffer[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[10]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[11][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[11][10]~q\);

\cor_asp|avgBuffer[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[11]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[11][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[11][11]~q\);

\cor_asp|avgBuffer[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[12]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[11][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[11][12]~q\);

\cor_asp|avgBuffer[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[13]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[11][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[11][13]~q\);

\cor_asp|avgBuffer[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[14]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[11][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[11][14]~q\);

\cor_asp|avgBuffer[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[15]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[11][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[11][15]~q\);

\cor_asp|avgBuffer[9][0]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[9][0]~28_combout\ = ( \cor_asp|enable~q\ & ( \cor_asp|avgBuffer[1][0]~4_combout\ & ( (!\cor_asp|index\(3) & (((!\calc~input_o\ & !\cor_asp|flag~q\)))) # (\cor_asp|index\(3) & ((!\cor_asp|index\(2)) # ((!\calc~input_o\ & 
-- !\cor_asp|flag~q\)))) ) ) ) # ( \cor_asp|enable~q\ & ( !\cor_asp|avgBuffer[1][0]~4_combout\ & ( (!\calc~input_o\ & !\cor_asp|flag~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000000000000000001111010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(3),
	datab => \cor_asp|ALT_INV_index\(2),
	datac => \ALT_INV_calc~input_o\,
	datad => \cor_asp|ALT_INV_flag~q\,
	datae => \cor_asp|ALT_INV_enable~q\,
	dataf => \cor_asp|ALT_INV_avgBuffer[1][0]~4_combout\,
	combout => \cor_asp|avgBuffer[9][0]~28_combout\);

\cor_asp|avgBuffer[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[0]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[9][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[9][0]~q\);

\cor_asp|avgBuffer[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[1]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[9][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[9][1]~q\);

\cor_asp|avgBuffer[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[2]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[9][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[9][2]~q\);

\cor_asp|avgBuffer[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[3]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[9][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[9][3]~q\);

\cor_asp|avgBuffer[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[4]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[9][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[9][4]~q\);

\cor_asp|avgBuffer[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[5]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[9][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[9][5]~q\);

\cor_asp|avgBuffer[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[6]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[9][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[9][6]~q\);

\cor_asp|avgBuffer[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[7]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[9][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[9][7]~q\);

\cor_asp|avgBuffer[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[8]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[9][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[9][8]~q\);

\cor_asp|avgBuffer[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[9]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[9][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[9][9]~q\);

\cor_asp|avgBuffer[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[10]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[9][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[9][10]~q\);

\cor_asp|avgBuffer[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[11]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[9][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[9][11]~q\);

\cor_asp|avgBuffer[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[12]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[9][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[9][12]~q\);

\cor_asp|avgBuffer[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[13]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[9][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[9][13]~q\);

\cor_asp|avgBuffer[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[14]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[9][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[9][14]~q\);

\cor_asp|avgBuffer[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[15]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[9][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[9][15]~q\);

\cor_asp|avgBuffer[10][0]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|avgBuffer[10][0]~29_combout\ = ( \cor_asp|avgBuffer[10][0]~18_combout\ & ( (\cor_asp|enable~q\ & ((!\cor_asp|index\(2)) # ((!\calc~input_o\ & !\cor_asp|flag~q\)))) ) ) # ( !\cor_asp|avgBuffer[10][0]~18_combout\ & ( (!\calc~input_o\ & 
-- (!\cor_asp|flag~q\ & \cor_asp|enable~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001110101000000000110000000000000011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_index\(2),
	datab => \ALT_INV_calc~input_o\,
	datac => \cor_asp|ALT_INV_flag~q\,
	datad => \cor_asp|ALT_INV_enable~q\,
	datae => \cor_asp|ALT_INV_avgBuffer[10][0]~18_combout\,
	combout => \cor_asp|avgBuffer[10][0]~29_combout\);

\cor_asp|avgBuffer[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[0]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[10][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[10][0]~q\);

\cor_asp|avgBuffer[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[1]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[10][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[10][1]~q\);

\cor_asp|avgBuffer[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[2]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[10][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[10][2]~q\);

\cor_asp|avgBuffer[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[3]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[10][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[10][3]~q\);

\cor_asp|avgBuffer[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[4]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[10][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[10][4]~q\);

\cor_asp|avgBuffer[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[5]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[10][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[10][5]~q\);

\cor_asp|avgBuffer[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[6]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[10][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[10][6]~q\);

\cor_asp|avgBuffer[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[7]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[10][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[10][7]~q\);

\cor_asp|avgBuffer[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[8]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[10][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[10][8]~q\);

\cor_asp|avgBuffer[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[9]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[10][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[10][9]~q\);

\cor_asp|avgBuffer[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[10]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[10][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[10][10]~q\);

\cor_asp|avgBuffer[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[11]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[10][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[10][11]~q\);

\cor_asp|avgBuffer[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[12]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[10][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[10][12]~q\);

\cor_asp|avgBuffer[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[13]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[10][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[10][13]~q\);

\cor_asp|avgBuffer[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[14]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[10][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[10][14]~q\);

\cor_asp|avgBuffer[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \avgVal[15]~input_o\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|avgBuffer[10][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|avgBuffer[10][15]~q\);

\cor_asp|Add1~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 16,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 16,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 16,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 16,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_sumof2",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "true",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \cor_asp|Add1~8_AX_bus\,
	ay => \cor_asp|Add1~8_AY_bus\,
	bx => \cor_asp|Add1~8_BX_bus\,
	by => \cor_asp|Add1~8_BY_bus\,
	resulta => \cor_asp|Add1~8_RESULTA_bus\);

\cor_asp|Mult2~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 16,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 16,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 14,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \cor_asp|Mult2~mac_AX_bus\,
	ay => \cor_asp|Mult2~mac_AY_bus\,
	bx => \cor_asp|Mult2~mac_BX_bus\,
	by => \cor_asp|Mult2~mac_BY_bus\,
	resulta => \cor_asp|Mult2~mac_RESULTA_bus\);

\cor_asp|Mult3~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 16,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 16,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 14,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \cor_asp|Mult3~mac_AX_bus\,
	ay => \cor_asp|Mult3~mac_AY_bus\,
	bx => \cor_asp|Mult3~mac_BX_bus\,
	by => \cor_asp|Mult3~mac_BY_bus\,
	resulta => \cor_asp|Mult3~mac_RESULTA_bus\);

\cor_asp|Mult4~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 16,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 16,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 14,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \cor_asp|Mult4~mac_AX_bus\,
	ay => \cor_asp|Mult4~mac_AY_bus\,
	bx => \cor_asp|Mult4~mac_BX_bus\,
	by => \cor_asp|Mult4~mac_BY_bus\,
	resulta => \cor_asp|Mult4~mac_RESULTA_bus\);

\cor_asp|Mult5~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 16,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 16,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 14,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \cor_asp|Mult5~mac_AX_bus\,
	ay => \cor_asp|Mult5~mac_AY_bus\,
	bx => \cor_asp|Mult5~mac_BX_bus\,
	by => \cor_asp|Mult5~mac_BY_bus\,
	resulta => \cor_asp|Mult5~mac_RESULTA_bus\);

\cor_asp|Mult6~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 16,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 16,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 14,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \cor_asp|Mult6~mac_AX_bus\,
	ay => \cor_asp|Mult6~mac_AY_bus\,
	bx => \cor_asp|Mult6~mac_BX_bus\,
	by => \cor_asp|Mult6~mac_BY_bus\,
	resulta => \cor_asp|Mult6~mac_RESULTA_bus\);

\cor_asp|Mult7~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 16,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 16,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 14,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \cor_asp|Mult7~mac_AX_bus\,
	ay => \cor_asp|Mult7~mac_AY_bus\,
	bx => \cor_asp|Mult7~mac_BX_bus\,
	by => \cor_asp|Mult7~mac_BY_bus\,
	resulta => \cor_asp|Mult7~mac_RESULTA_bus\);

\cor_asp|Mult8~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 16,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 16,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 14,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \cor_asp|Mult8~mac_AX_bus\,
	ay => \cor_asp|Mult8~mac_AY_bus\,
	bx => \cor_asp|Mult8~mac_BX_bus\,
	by => \cor_asp|Mult8~mac_BY_bus\,
	resulta => \cor_asp|Mult8~mac_RESULTA_bus\);

\cor_asp|Mult9~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 16,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 16,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 14,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \cor_asp|Mult9~mac_AX_bus\,
	ay => \cor_asp|Mult9~mac_AY_bus\,
	bx => \cor_asp|Mult9~mac_BX_bus\,
	by => \cor_asp|Mult9~mac_BY_bus\,
	resulta => \cor_asp|Mult9~mac_RESULTA_bus\);

\cor_asp|index[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Add0~1_sumout\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(31));

\cor_asp|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~53_sumout\ = SUM(( \cor_asp|index\(5) ) + ( VCC ) + ( \cor_asp|Add0~126\ ))
-- \cor_asp|Add0~54\ = CARRY(( \cor_asp|index\(5) ) + ( VCC ) + ( \cor_asp|Add0~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_index\(5),
	cin => \cor_asp|Add0~126\,
	sumout => \cor_asp|Add0~53_sumout\,
	cout => \cor_asp|Add0~54\);

\cor_asp|index[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Add0~53_sumout\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(5));

\cor_asp|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~57_sumout\ = SUM(( \cor_asp|index\(6) ) + ( VCC ) + ( \cor_asp|Add0~54\ ))
-- \cor_asp|Add0~58\ = CARRY(( \cor_asp|index\(6) ) + ( VCC ) + ( \cor_asp|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_index\(6),
	cin => \cor_asp|Add0~54\,
	sumout => \cor_asp|Add0~57_sumout\,
	cout => \cor_asp|Add0~58\);

\cor_asp|index[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Add0~57_sumout\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(6));

\cor_asp|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~61_sumout\ = SUM(( \cor_asp|index\(7) ) + ( VCC ) + ( \cor_asp|Add0~58\ ))
-- \cor_asp|Add0~62\ = CARRY(( \cor_asp|index\(7) ) + ( VCC ) + ( \cor_asp|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_index\(7),
	cin => \cor_asp|Add0~58\,
	sumout => \cor_asp|Add0~61_sumout\,
	cout => \cor_asp|Add0~62\);

\cor_asp|index[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Add0~61_sumout\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(7));

\cor_asp|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~65_sumout\ = SUM(( \cor_asp|index\(8) ) + ( VCC ) + ( \cor_asp|Add0~62\ ))
-- \cor_asp|Add0~66\ = CARRY(( \cor_asp|index\(8) ) + ( VCC ) + ( \cor_asp|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_index\(8),
	cin => \cor_asp|Add0~62\,
	sumout => \cor_asp|Add0~65_sumout\,
	cout => \cor_asp|Add0~66\);

\cor_asp|index[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Add0~65_sumout\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(8));

\cor_asp|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~33_sumout\ = SUM(( \cor_asp|index\(9) ) + ( VCC ) + ( \cor_asp|Add0~66\ ))
-- \cor_asp|Add0~34\ = CARRY(( \cor_asp|index\(9) ) + ( VCC ) + ( \cor_asp|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_index\(9),
	cin => \cor_asp|Add0~66\,
	sumout => \cor_asp|Add0~33_sumout\,
	cout => \cor_asp|Add0~34\);

\cor_asp|index[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Add0~33_sumout\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(9));

\cor_asp|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~89_sumout\ = SUM(( \cor_asp|index\(10) ) + ( VCC ) + ( \cor_asp|Add0~34\ ))
-- \cor_asp|Add0~90\ = CARRY(( \cor_asp|index\(10) ) + ( VCC ) + ( \cor_asp|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_index\(10),
	cin => \cor_asp|Add0~34\,
	sumout => \cor_asp|Add0~89_sumout\,
	cout => \cor_asp|Add0~90\);

\cor_asp|index[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Add0~89_sumout\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(10));

\cor_asp|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~93_sumout\ = SUM(( \cor_asp|index\(11) ) + ( VCC ) + ( \cor_asp|Add0~90\ ))
-- \cor_asp|Add0~94\ = CARRY(( \cor_asp|index\(11) ) + ( VCC ) + ( \cor_asp|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_index\(11),
	cin => \cor_asp|Add0~90\,
	sumout => \cor_asp|Add0~93_sumout\,
	cout => \cor_asp|Add0~94\);

\cor_asp|index[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Add0~93_sumout\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(11));

\cor_asp|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~97_sumout\ = SUM(( \cor_asp|index\(12) ) + ( VCC ) + ( \cor_asp|Add0~94\ ))
-- \cor_asp|Add0~98\ = CARRY(( \cor_asp|index\(12) ) + ( VCC ) + ( \cor_asp|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_index\(12),
	cin => \cor_asp|Add0~94\,
	sumout => \cor_asp|Add0~97_sumout\,
	cout => \cor_asp|Add0~98\);

\cor_asp|index[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Add0~97_sumout\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(12));

\cor_asp|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~101_sumout\ = SUM(( \cor_asp|index\(13) ) + ( VCC ) + ( \cor_asp|Add0~98\ ))
-- \cor_asp|Add0~102\ = CARRY(( \cor_asp|index\(13) ) + ( VCC ) + ( \cor_asp|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_index\(13),
	cin => \cor_asp|Add0~98\,
	sumout => \cor_asp|Add0~101_sumout\,
	cout => \cor_asp|Add0~102\);

\cor_asp|index[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Add0~101_sumout\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(13));

\cor_asp|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~37_sumout\ = SUM(( \cor_asp|index\(14) ) + ( VCC ) + ( \cor_asp|Add0~102\ ))
-- \cor_asp|Add0~38\ = CARRY(( \cor_asp|index\(14) ) + ( VCC ) + ( \cor_asp|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_index\(14),
	cin => \cor_asp|Add0~102\,
	sumout => \cor_asp|Add0~37_sumout\,
	cout => \cor_asp|Add0~38\);

\cor_asp|index[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Add0~37_sumout\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(14));

\cor_asp|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~105_sumout\ = SUM(( \cor_asp|index\(15) ) + ( VCC ) + ( \cor_asp|Add0~38\ ))
-- \cor_asp|Add0~106\ = CARRY(( \cor_asp|index\(15) ) + ( VCC ) + ( \cor_asp|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_index\(15),
	cin => \cor_asp|Add0~38\,
	sumout => \cor_asp|Add0~105_sumout\,
	cout => \cor_asp|Add0~106\);

\cor_asp|index[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Add0~105_sumout\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(15));

\cor_asp|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~41_sumout\ = SUM(( \cor_asp|index\(16) ) + ( VCC ) + ( \cor_asp|Add0~106\ ))
-- \cor_asp|Add0~42\ = CARRY(( \cor_asp|index\(16) ) + ( VCC ) + ( \cor_asp|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_index\(16),
	cin => \cor_asp|Add0~106\,
	sumout => \cor_asp|Add0~41_sumout\,
	cout => \cor_asp|Add0~42\);

\cor_asp|index[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Add0~41_sumout\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(16));

\cor_asp|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~45_sumout\ = SUM(( \cor_asp|index\(17) ) + ( VCC ) + ( \cor_asp|Add0~42\ ))
-- \cor_asp|Add0~46\ = CARRY(( \cor_asp|index\(17) ) + ( VCC ) + ( \cor_asp|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_index\(17),
	cin => \cor_asp|Add0~42\,
	sumout => \cor_asp|Add0~45_sumout\,
	cout => \cor_asp|Add0~46\);

\cor_asp|index[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Add0~45_sumout\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(17));

\cor_asp|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~49_sumout\ = SUM(( \cor_asp|index\(18) ) + ( VCC ) + ( \cor_asp|Add0~46\ ))
-- \cor_asp|Add0~50\ = CARRY(( \cor_asp|index\(18) ) + ( VCC ) + ( \cor_asp|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_index\(18),
	cin => \cor_asp|Add0~46\,
	sumout => \cor_asp|Add0~49_sumout\,
	cout => \cor_asp|Add0~50\);

\cor_asp|index[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Add0~49_sumout\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(18));

\cor_asp|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~13_sumout\ = SUM(( \cor_asp|index\(19) ) + ( VCC ) + ( \cor_asp|Add0~50\ ))
-- \cor_asp|Add0~14\ = CARRY(( \cor_asp|index\(19) ) + ( VCC ) + ( \cor_asp|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_index\(19),
	cin => \cor_asp|Add0~50\,
	sumout => \cor_asp|Add0~13_sumout\,
	cout => \cor_asp|Add0~14\);

\cor_asp|index[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Add0~13_sumout\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(19));

\cor_asp|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~69_sumout\ = SUM(( \cor_asp|index\(20) ) + ( VCC ) + ( \cor_asp|Add0~14\ ))
-- \cor_asp|Add0~70\ = CARRY(( \cor_asp|index\(20) ) + ( VCC ) + ( \cor_asp|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_index\(20),
	cin => \cor_asp|Add0~14\,
	sumout => \cor_asp|Add0~69_sumout\,
	cout => \cor_asp|Add0~70\);

\cor_asp|index[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Add0~69_sumout\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(20));

\cor_asp|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~73_sumout\ = SUM(( \cor_asp|index\(21) ) + ( VCC ) + ( \cor_asp|Add0~70\ ))
-- \cor_asp|Add0~74\ = CARRY(( \cor_asp|index\(21) ) + ( VCC ) + ( \cor_asp|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_index\(21),
	cin => \cor_asp|Add0~70\,
	sumout => \cor_asp|Add0~73_sumout\,
	cout => \cor_asp|Add0~74\);

\cor_asp|index[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Add0~73_sumout\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(21));

\cor_asp|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~77_sumout\ = SUM(( \cor_asp|index\(22) ) + ( VCC ) + ( \cor_asp|Add0~74\ ))
-- \cor_asp|Add0~78\ = CARRY(( \cor_asp|index\(22) ) + ( VCC ) + ( \cor_asp|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_index\(22),
	cin => \cor_asp|Add0~74\,
	sumout => \cor_asp|Add0~77_sumout\,
	cout => \cor_asp|Add0~78\);

\cor_asp|index[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Add0~77_sumout\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(22));

\cor_asp|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~81_sumout\ = SUM(( \cor_asp|index\(23) ) + ( VCC ) + ( \cor_asp|Add0~78\ ))
-- \cor_asp|Add0~82\ = CARRY(( \cor_asp|index\(23) ) + ( VCC ) + ( \cor_asp|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_index\(23),
	cin => \cor_asp|Add0~78\,
	sumout => \cor_asp|Add0~81_sumout\,
	cout => \cor_asp|Add0~82\);

\cor_asp|index[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Add0~81_sumout\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(23));

\cor_asp|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~17_sumout\ = SUM(( \cor_asp|index\(24) ) + ( VCC ) + ( \cor_asp|Add0~82\ ))
-- \cor_asp|Add0~18\ = CARRY(( \cor_asp|index\(24) ) + ( VCC ) + ( \cor_asp|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_index\(24),
	cin => \cor_asp|Add0~82\,
	sumout => \cor_asp|Add0~17_sumout\,
	cout => \cor_asp|Add0~18\);

\cor_asp|index[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Add0~17_sumout\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(24));

\cor_asp|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~85_sumout\ = SUM(( \cor_asp|index\(25) ) + ( VCC ) + ( \cor_asp|Add0~18\ ))
-- \cor_asp|Add0~86\ = CARRY(( \cor_asp|index\(25) ) + ( VCC ) + ( \cor_asp|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_index\(25),
	cin => \cor_asp|Add0~18\,
	sumout => \cor_asp|Add0~85_sumout\,
	cout => \cor_asp|Add0~86\);

\cor_asp|index[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Add0~85_sumout\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(25));

\cor_asp|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~21_sumout\ = SUM(( \cor_asp|index\(26) ) + ( VCC ) + ( \cor_asp|Add0~86\ ))
-- \cor_asp|Add0~22\ = CARRY(( \cor_asp|index\(26) ) + ( VCC ) + ( \cor_asp|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_index\(26),
	cin => \cor_asp|Add0~86\,
	sumout => \cor_asp|Add0~21_sumout\,
	cout => \cor_asp|Add0~22\);

\cor_asp|index[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Add0~21_sumout\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(26));

\cor_asp|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~25_sumout\ = SUM(( \cor_asp|index\(27) ) + ( VCC ) + ( \cor_asp|Add0~22\ ))
-- \cor_asp|Add0~26\ = CARRY(( \cor_asp|index\(27) ) + ( VCC ) + ( \cor_asp|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_index\(27),
	cin => \cor_asp|Add0~22\,
	sumout => \cor_asp|Add0~25_sumout\,
	cout => \cor_asp|Add0~26\);

\cor_asp|index[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Add0~25_sumout\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(27));

\cor_asp|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~29_sumout\ = SUM(( \cor_asp|index\(28) ) + ( VCC ) + ( \cor_asp|Add0~26\ ))
-- \cor_asp|Add0~30\ = CARRY(( \cor_asp|index\(28) ) + ( VCC ) + ( \cor_asp|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_index\(28),
	cin => \cor_asp|Add0~26\,
	sumout => \cor_asp|Add0~29_sumout\,
	cout => \cor_asp|Add0~30\);

\cor_asp|index[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Add0~29_sumout\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(28));

\cor_asp|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~5_sumout\ = SUM(( \cor_asp|index\(29) ) + ( VCC ) + ( \cor_asp|Add0~30\ ))
-- \cor_asp|Add0~6\ = CARRY(( \cor_asp|index\(29) ) + ( VCC ) + ( \cor_asp|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_index\(29),
	cin => \cor_asp|Add0~30\,
	sumout => \cor_asp|Add0~5_sumout\,
	cout => \cor_asp|Add0~6\);

\cor_asp|index[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Add0~5_sumout\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(29));

\cor_asp|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~9_sumout\ = SUM(( \cor_asp|index\(30) ) + ( VCC ) + ( \cor_asp|Add0~6\ ))
-- \cor_asp|Add0~10\ = CARRY(( \cor_asp|index\(30) ) + ( VCC ) + ( \cor_asp|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_index\(30),
	cin => \cor_asp|Add0~6\,
	sumout => \cor_asp|Add0~9_sumout\,
	cout => \cor_asp|Add0~10\);

\cor_asp|index[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Add0~9_sumout\,
	sclr => \cor_asp|process_0~0_combout\,
	ena => \cor_asp|enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|index\(30));

\cor_asp|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|Add0~1_sumout\ = SUM(( \cor_asp|index\(31) ) + ( VCC ) + ( \cor_asp|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cor_asp|ALT_INV_index\(31),
	cin => \cor_asp|Add0~10\,
	sumout => \cor_asp|Add0~1_sumout\);

\cor_asp|correlation[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|correlation[0]~0_combout\ = (\cor_asp|enable~q\ & ((\cor_asp|flag~q\) # (\calc~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111000001110000011100000111000001110000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_calc~input_o\,
	datab => \cor_asp|ALT_INV_flag~q\,
	datac => \cor_asp|ALT_INV_enable~q\,
	combout => \cor_asp|correlation[0]~0_combout\);

\cor_asp|correlation[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|correlation[0]~1_combout\ = (!\cor_asp|Add0~53_sumout\ & (!\cor_asp|Add0~57_sumout\ & (!\cor_asp|Add0~61_sumout\ & !\cor_asp|Add0~65_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Add0~53_sumout\,
	datab => \cor_asp|ALT_INV_Add0~57_sumout\,
	datac => \cor_asp|ALT_INV_Add0~61_sumout\,
	datad => \cor_asp|ALT_INV_Add0~65_sumout\,
	combout => \cor_asp|correlation[0]~1_combout\);

\cor_asp|correlation[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|correlation[0]~2_combout\ = ( !\cor_asp|Add0~49_sumout\ & ( \cor_asp|correlation[0]~1_combout\ & ( (!\cor_asp|Add0~33_sumout\ & (!\cor_asp|Add0~37_sumout\ & (!\cor_asp|Add0~41_sumout\ & !\cor_asp|Add0~45_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Add0~33_sumout\,
	datab => \cor_asp|ALT_INV_Add0~37_sumout\,
	datac => \cor_asp|ALT_INV_Add0~41_sumout\,
	datad => \cor_asp|ALT_INV_Add0~45_sumout\,
	datae => \cor_asp|ALT_INV_Add0~49_sumout\,
	dataf => \cor_asp|ALT_INV_correlation[0]~1_combout\,
	combout => \cor_asp|correlation[0]~2_combout\);

\cor_asp|correlation[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|correlation[0]~3_combout\ = ( !\cor_asp|Add0~29_sumout\ & ( \cor_asp|correlation[0]~2_combout\ & ( (!\cor_asp|Add0~13_sumout\ & (!\cor_asp|Add0~17_sumout\ & (!\cor_asp|Add0~21_sumout\ & !\cor_asp|Add0~25_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Add0~13_sumout\,
	datab => \cor_asp|ALT_INV_Add0~17_sumout\,
	datac => \cor_asp|ALT_INV_Add0~21_sumout\,
	datad => \cor_asp|ALT_INV_Add0~25_sumout\,
	datae => \cor_asp|ALT_INV_Add0~29_sumout\,
	dataf => \cor_asp|ALT_INV_correlation[0]~2_combout\,
	combout => \cor_asp|correlation[0]~3_combout\);

\cor_asp|correlation[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|correlation[0]~4_combout\ = ( !\cor_asp|Add0~121_sumout\ & ( !\cor_asp|Add0~125_sumout\ & ( (\cor_asp|correlation[0]~0_combout\ & (!\cor_asp|Add0~109_sumout\ & (!\cor_asp|Add0~113_sumout\ & !\cor_asp|Add0~117_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_correlation[0]~0_combout\,
	datab => \cor_asp|ALT_INV_Add0~109_sumout\,
	datac => \cor_asp|ALT_INV_Add0~113_sumout\,
	datad => \cor_asp|ALT_INV_Add0~117_sumout\,
	datae => \cor_asp|ALT_INV_Add0~121_sumout\,
	dataf => \cor_asp|ALT_INV_Add0~125_sumout\,
	combout => \cor_asp|correlation[0]~4_combout\);

\cor_asp|correlation[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|correlation[0]~5_combout\ = ( !\cor_asp|Add0~105_sumout\ & ( \cor_asp|correlation[0]~4_combout\ & ( (!\cor_asp|Add0~89_sumout\ & (!\cor_asp|Add0~93_sumout\ & (!\cor_asp|Add0~97_sumout\ & !\cor_asp|Add0~101_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Add0~89_sumout\,
	datab => \cor_asp|ALT_INV_Add0~93_sumout\,
	datac => \cor_asp|ALT_INV_Add0~97_sumout\,
	datad => \cor_asp|ALT_INV_Add0~101_sumout\,
	datae => \cor_asp|ALT_INV_Add0~105_sumout\,
	dataf => \cor_asp|ALT_INV_correlation[0]~4_combout\,
	combout => \cor_asp|correlation[0]~5_combout\);

\cor_asp|correlation[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|correlation[0]~6_combout\ = ( !\cor_asp|Add0~85_sumout\ & ( \cor_asp|correlation[0]~5_combout\ & ( (!\cor_asp|Add0~69_sumout\ & (!\cor_asp|Add0~73_sumout\ & (!\cor_asp|Add0~77_sumout\ & !\cor_asp|Add0~81_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Add0~69_sumout\,
	datab => \cor_asp|ALT_INV_Add0~73_sumout\,
	datac => \cor_asp|ALT_INV_Add0~77_sumout\,
	datad => \cor_asp|ALT_INV_Add0~81_sumout\,
	datae => \cor_asp|ALT_INV_Add0~85_sumout\,
	dataf => \cor_asp|ALT_INV_correlation[0]~5_combout\,
	combout => \cor_asp|correlation[0]~6_combout\);

\cor_asp|correlation[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \cor_asp|correlation[0]~7_combout\ = ( \cor_asp|correlation[0]~3_combout\ & ( \cor_asp|correlation[0]~6_combout\ & ( (!\cor_asp|Add0~1_sumout\ & (((!\cor_asp|Add0~5_sumout\ & !\cor_asp|Add0~9_sumout\)))) # (\cor_asp|Add0~1_sumout\ & 
-- (((!\cor_asp|Add0~5_sumout\ & !\cor_asp|Add0~9_sumout\)) # (\cor_asp|correlation[0]~0_combout\))) ) ) ) # ( !\cor_asp|correlation[0]~3_combout\ & ( \cor_asp|correlation[0]~6_combout\ & ( (\cor_asp|Add0~1_sumout\ & \cor_asp|correlation[0]~0_combout\) ) ) ) 
-- # ( \cor_asp|correlation[0]~3_combout\ & ( !\cor_asp|correlation[0]~6_combout\ & ( (\cor_asp|Add0~1_sumout\ & \cor_asp|correlation[0]~0_combout\) ) ) ) # ( !\cor_asp|correlation[0]~3_combout\ & ( !\cor_asp|correlation[0]~6_combout\ & ( 
-- (\cor_asp|Add0~1_sumout\ & \cor_asp|correlation[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100011111000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cor_asp|ALT_INV_Add0~1_sumout\,
	datab => \cor_asp|ALT_INV_correlation[0]~0_combout\,
	datac => \cor_asp|ALT_INV_Add0~5_sumout\,
	datad => \cor_asp|ALT_INV_Add0~9_sumout\,
	datae => \cor_asp|ALT_INV_correlation[0]~3_combout\,
	dataf => \cor_asp|ALT_INV_correlation[0]~6_combout\,
	combout => \cor_asp|correlation[0]~7_combout\);

\cor_asp|correlation[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Mult9~mac_resulta\,
	ena => \cor_asp|correlation[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|correlation\(0));

\cor_asp|correlation[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Mult9~309\,
	ena => \cor_asp|correlation[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|correlation\(1));

\cor_asp|correlation[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Mult9~310\,
	ena => \cor_asp|correlation[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|correlation\(2));

\cor_asp|correlation[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Mult9~311\,
	ena => \cor_asp|correlation[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|correlation\(3));

\cor_asp|correlation[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Mult9~312\,
	ena => \cor_asp|correlation[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|correlation\(4));

\cor_asp|correlation[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Mult9~313\,
	ena => \cor_asp|correlation[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|correlation\(5));

\cor_asp|correlation[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Mult9~314\,
	ena => \cor_asp|correlation[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|correlation\(6));

\cor_asp|correlation[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Mult9~315\,
	ena => \cor_asp|correlation[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|correlation\(7));

\cor_asp|correlation[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Mult9~316\,
	ena => \cor_asp|correlation[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|correlation\(8));

\cor_asp|correlation[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Mult9~317\,
	ena => \cor_asp|correlation[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|correlation\(9));

\cor_asp|correlation[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Mult9~318\,
	ena => \cor_asp|correlation[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|correlation\(10));

\cor_asp|correlation[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Mult9~319\,
	ena => \cor_asp|correlation[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|correlation\(11));

\cor_asp|correlation[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Mult9~320\,
	ena => \cor_asp|correlation[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|correlation\(12));

\cor_asp|correlation[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Mult9~321\,
	ena => \cor_asp|correlation[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|correlation\(13));

\cor_asp|correlation[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Mult9~322\,
	ena => \cor_asp|correlation[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|correlation\(14));

\cor_asp|correlation[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Mult9~323\,
	ena => \cor_asp|correlation[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|correlation\(15));

\cor_asp|correlation[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Mult9~324\,
	ena => \cor_asp|correlation[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|correlation\(16));

\cor_asp|correlation[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Mult9~325\,
	ena => \cor_asp|correlation[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|correlation\(17));

\cor_asp|correlation[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Mult9~326\,
	ena => \cor_asp|correlation[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|correlation\(18));

\cor_asp|correlation[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Mult9~327\,
	ena => \cor_asp|correlation[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|correlation\(19));

\cor_asp|correlation[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Mult9~328\,
	ena => \cor_asp|correlation[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|correlation\(20));

\cor_asp|correlation[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Mult9~329\,
	ena => \cor_asp|correlation[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|correlation\(21));

\cor_asp|correlation[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Mult9~330\,
	ena => \cor_asp|correlation[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|correlation\(22));

\cor_asp|correlation[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Mult9~331\,
	ena => \cor_asp|correlation[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|correlation\(23));

\cor_asp|correlation[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Mult9~332\,
	ena => \cor_asp|correlation[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|correlation\(24));

\cor_asp|correlation[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Mult9~333\,
	ena => \cor_asp|correlation[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|correlation\(25));

\cor_asp|correlation[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Mult9~334\,
	ena => \cor_asp|correlation[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|correlation\(26));

\cor_asp|correlation[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Mult9~335\,
	ena => \cor_asp|correlation[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|correlation\(27));

\cor_asp|correlation[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Mult9~336\,
	ena => \cor_asp|correlation[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|correlation\(28));

\cor_asp|correlation[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Mult9~337\,
	ena => \cor_asp|correlation[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|correlation\(29));

\cor_asp|correlation[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Mult9~338\,
	ena => \cor_asp|correlation[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|correlation\(30));

\cor_asp|correlation[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \cor_asp|Mult9~339\,
	ena => \cor_asp|correlation[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cor_asp|correlation\(31));
END structure;


