<?xml version="1.0"?>
<!DOCTYPE image SYSTEM "weaver-1.0.dtd">
 <!-- This file is manually maintained, it is used as an input file to xmlcreate.pl. -->
 <!-- xmlrecate.pl will compare the memory definition in q6_memory_defns.h with qdsp6_8960.xml -->
 <!--If there is any inconsistency. q6_memory_defns.h has higher priority. -->  
 <!-- Then, qurt config xml will be generated by xmlcreate.pl and it will be used by qurt kernel only -->
<image>
    <machine>
       <!-- Interrupt configuration. -->
       <interrupt_mpd_privilege_check enabled="false" />
       <include file="../../core/api/systemdrivers/irqs/sdm845/cdsp/root_interrupts.xml" />

       <timer>
         <base value = "0x083A0000" />
         <intno value = "2" />
         <priority value="2" />
         <bitmask value = "0xff" />
         <IST_priority value="1" />
         <IST_bitmask value="0xff" />
       </timer>

		<chicken_bits>
		   <rgdr value="0x00000000" />       
		   <turkey value="0x00000000" />      
		   <duck value="0x00000000" />        
		   <chicken value="0x00000000" />    
		</chicken_bits>

		
        <Hexagon_ss_base value = "0x08380000" />
        <tcxo intmask="0xffffffff"/>

        <isdb_imem addr="0x06685940" />
        <etm_cfg_base addr="0x08590000" />
        <etm_atid value="38" />

        		
      <!-- For v4, disable all _*dprefetch -->
      <cache>
        <l1_iprefetch     enabled="true" lines="2"/>
        <l1_dprefetch     enabled="false" lines="0"/>
        <!--hack to set SYSCFG[28:25]to b0101 -->
        <l2_iprefetch 	  enabled="true" lines="2"/>
        <l2_dprefetch     enabled="false"/>
        <l2_partition     main="full"/>
        <l2_writeback     enabled="true"/>
        <l2_size          value="512"/>
      </cache>
	  
	 <st_pktcount> 
       <st_pktcount_monitor enabled="true"/>
       <st_pktcount_user enabled="true"/>
       <st_pktcount_guest enabled="true"/>
     </st_pktcount> 

      <cache_policy name="l1_wb_l2_uncacheable" value="0x0"/>
      <cache_policy name="writethrough" value="0x1"/>
      <cache_policy name="l1_wt_l2_cacheable" value="0x5"/>
      <cache_policy name="l1_wb_l2_cacheable" value="0x7"/> 
      <cache_policy name="uncached" value="0x4"/>
      <cache_policy name="uncache_shared" value="0x6"/>
      <timetest_port value="0x0" />
      
      <!-- If the enabled value is set to "true" DMT is enabled -->
      <dynamic_multi_threading enabled="true" />
      <hvx_default mode="128b" />
      
      <slave0_control value="1"/>
      <slave1_control value="1"/>
	  
      <l2_cfg>
        <register name="BLC_EN" offset="0x10" access="rw">0x1</register>
        <register name="BLC_ADDR" offset="0x14" access="rw">0x0</register>
        <register name="BLC_ADDRMASK" offset="0x18" access="rw">0x0</register>
        <register name="BLC_TXNCNT" offset="0x1C" access="rw">0x0</register>
        <register name="BLC_LATCNT0" offset="0x20" access="rw">0x0</register>
        <register name="BLC_LATCNT1" offset="0x24" access="rw">0x0</register>
        <register name="COPROC_EGY_CFG" offset="0x28" access="rw">0xC3E03FF5</register>
        <register name="COPROC_EGY_WEIGHTS" offset="0x2C" access="rw">0xA61686E7</register>
        <register name="CCCC_MAPPING_1_0" offset="0x50">0x00140014</register>
        <register name="CCCC_MAPPING_3_2" offset="0x54">0x00040005</register>
        <register name="CCCC_MAPPING_5_4" offset="0x58">0x00140005</register>
        <register name="CCCC_MAPPING_7_6" offset="0x5C">0x00140014</register>
        <register name="CCCC_MAPPING_9_8" offset="0x60">0x00140014</register> 
        <register name="CCCC_MAPPING_B_A" offset="0x64">0x00140014</register>
        <register name="CCCC_MAPPING_D_C" offset="0x68">0x00140004</register>
        <register name="CCCC_MAPPING_F_E" offset="0x6C">0x00140004</register>
        <register name="QOS_MODE" offset="0x100" access="rw">0x00022FBE</register>
        <register name="QOS_MAX_TRANS" offset="0x104" access="rw">0x7F7F7F7F</register>
        <register name="QOS_ISSUE_RATE" offset="0x108" access="rw">0x0</register>
        <register name="QOS_DANGER_ISSUE_RATE" offset="0x10C" access="rw">0x0000041C</register>
        <register name="QOS_SCOREBOARD_WATERMARK" offset="0x110" access="rw">0x001F1D1B</register>
        <register name="QOS_SYS_PRI" offset="0x114" access="rw">0x00020000</register>
        <register name="QOS_SLAVE" offset="0x118" access="rw">0x0</register>   
      </l2_cfg>
 
    </machine>

    <kernel>
      <hthread_mask value = "0xFF" />
      <heap_size value = "0X80000"/>
      <max_threads value = "320"/>
      <max_futexes value = "16384"/>      
      <trace_mask value = "0X020007ff"/>
      <trace_size value = "65536" />
      <qurtos_stack_size value = "4096"/>
      <max_threads_in_tcm value = "12"/>
      <page_table_size value = "0xA4000"/>
      <secure_process_sid value = "0x9"/>
      <max_mailboxes value = "16"/>
      <mailbox_bandwidth value = "1000"/>
    </kernel>

    <srm_resources>
        <region base="0x082E6000" size="0x00001000"/>
    </srm_resources>

    <physical_pool name="ADSP_DRIVER_POOL">
        <region base="0x0C9A0000" size="0x00001000" />
        <region base="0x08000000" size="0x00800000" />
    </physical_pool>

    <physical_pool name="DEFAULT_PHYSPOOL">
        <region base="0x94700000" size="0x0800000" />
    </physical_pool>

    <physical_pool name="DRIVER_POOL">
        <region base="0x91900000" size="0x00001000" />
        <region base="0x08000000" size="0x00280000" />
        <region base="0x08280000" size="0x00100000" />
    </physical_pool>    

    <physical_pool name="TCM_PHYSPOOL">
        <region base="0x08400000" size="0x400000" />
    </physical_pool>    
    
    <physical_pool name="VTCM_PHYSPOOL">
        <region base="0x08600000" size="0x40000" />
    </physical_pool>
  
     <!--physical_pool name="LPM_PHYSPOOL"-->
        <!--region base="0xfe090000" size="0x10000" /-->
    <!--/physical_pool-->

    <physical_pool name="qdsp6ss_reg_pool">
        <region base="0x08380000" size="0x40000" />
    </physical_pool>

    <!--smem pool    -->
    <physical_pool name="smem_pool">
        <region base="0x86000000" size="0x00200000" />
    </physical_pool>

    <physical_pool name="EBI1_pool">
		<region base="0x00000000" size="0x80000000" />
        <region base="0x80000000" size="0x7FFFF000" />
        <region base="0x100000000" size="0x80000000" />
        <region base="0x180000000" size="0x7FFFF000" />		
    </physical_pool>    

	<physical_pool name="SHARED_EFS">
        <region base="0x0FD60000" size="0x20000" />
    </physical_pool>

	
	<physical_pool name="HWIO_POOL">  
        <region base="0xFA000000" size="0x1000000" />
        <region base="0xFC300000" size="0x80000" />
    </physical_pool>

	
    <program name="LPASS">

      <stack_size value = "0x2000" />
	  <!-- This HAS TO BE kept the same as in q6_memory_defns.h-->
      <heap_size name="heap_size" value = "0x180000" />
      <main_priority value = "1" />
		<!-- Some of the following sections don't have the physical pool mentioned, so physical = virtual.-->
		<!-- Some sections later in the file have a physical pool mentioned, so, virtual address will be mapped to the mentioned physical pool.-->
		
	  <!-- HDMI CONTROL (hdmi_reg_pool) MMSS_HDMI_CTRL in IPCATLOG -->
      <memsection   direct="true" 
                    attach="RW" 

                    virt_addr="0x0C9A0000"
                    size="4K"
                    cache_policy="uncached" />

      <memsection   direct="true" 
                    attach="RW" 
                    physpool="smem_pool"
                    virt_addr="0x86000000"
                    size="1024K"
                    cache_policy="uncached" />
      <memsection   direct="true" 
                    attach="RW" 
                    physpool="smem_pool"
                    virt_addr="0x86100000"
                    size="1024K"
                    cache_policy="uncached" />  

      <include file="../../core/api/systemdrivers/hwio/sdm845/msmhwioplat.xml" />

      <memsection direct="true" 
                  attach="rw" 
                  virt_addr="0x08000000" 
                  size="0x00100000" 
                  cache_policy="uncached" /> <!-- TURING CC, TCSR, QSM register space -->   
     
   

      <memsection direct="true"
                  tlb_lock = "1"  
                  attach="RW" 
                  virt_addr="0x08300000"
                  size="1024K"
                  glob = "1"                          
                  cache_policy="uncached" /> 

     <!-- tlb_lock = "1" uncomment and add this line below if want to use ETM -->	
      <memsection direct="true" 
                  tlb_lock = "1"
                  attach="rw"			  
                  virt_addr="0x08590000"
                  size="0x00001000" 
                  cache_policy="uncached" />  <!-- ETM_BASE to be update --> 				  
                  
	   <!-- shared IMEM for debug purposes-->
	   <memsection direct="true"
                  attach="rw"
                  virt_addr="0x146BC000"
                  size="0x04000"
                  cache_policy="uncached" />
                  
	  <memsection direct="true" 
                  attach="rw" 
                  virt_addr="0x085A1000"
                  size="0x00004000" 
                  cache_policy="uncached" />  <!-- L2 configuration space: QoS Danger registers --> 	
                  
    <memsection direct="true"
                  attach="rw"
                  virt_addr="0x01438000"
                  size="4K"
                  cache_policy="uncached" /> <!-- BWMON register space -->
                  
    </program>

    <program name="ROOT_845.cdsp.prodQ.pbn">
    <internal_bus_priority enabled ="true"/>
    </program>

    <program name="AUDIO_845.adsp.prodQ.pbn">
	  <cache_partition>
        <l2_partition  attr="aux"/>  
      </cache_partition>
    <internal_bus_priority enabled ="true"/>
    </program>

</image>
