

================================================================
== Vivado HLS Report for 'reconstruct_complex_s'
================================================================
* Date:           Wed Aug 17 15:00:12 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dnn
* Solution:       wordlength_opt__21_8
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.502|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   57|   57|   57|   57|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- reconstruction  |   55|   55|         5|          1|          1|    52|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|      80|   1600|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     57|    -|
|Register         |        0|      -|     868|    192|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     948|   1849|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+----+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+----+-----+------------+------------+
    |add_ln792_fu_171_p2        |     +    |      0|   0|   15|           6|           7|
    |add_ln949_1_fu_556_p2      |     +    |      0|   0|   28|           6|          21|
    |add_ln949_fu_418_p2        |     +    |      0|   0|   28|           6|          21|
    |add_ln958_1_fu_596_p2      |     +    |      0|   0|   39|           6|          32|
    |add_ln958_fu_458_p2        |     +    |      0|   0|   39|           6|          32|
    |add_ln964_1_fu_705_p2      |     +    |      0|   0|    8|           8|           8|
    |add_ln964_fu_665_p2        |     +    |      0|   0|    8|           8|           8|
    |i_fu_156_p2                |     +    |      0|   0|   15|           6|           1|
    |lsb_index_1_fu_344_p2      |     +    |      0|   0|   39|           6|          32|
    |lsb_index_fu_289_p2        |     +    |      0|   0|   39|           6|          32|
    |m_12_fu_626_p2             |     +    |      0|   0|   39|          32|          32|
    |m_2_fu_488_p2              |     +    |      0|   0|   39|          32|          32|
    |sub_ln944_1_fu_334_p2      |     -    |      0|   0|   39|           5|          32|
    |sub_ln944_fu_279_p2        |     -    |      0|   0|   39|           5|          32|
    |sub_ln947_1_fu_364_p2      |     -    |      0|   0|   15|           4|           5|
    |sub_ln947_fu_309_p2        |     -    |      0|   0|   15|           4|           5|
    |sub_ln958_1_fu_607_p2      |     -    |      0|   0|   39|           5|          32|
    |sub_ln958_fu_469_p2        |     -    |      0|   0|   39|           5|          32|
    |sub_ln964_1_fu_700_p2      |     -    |      0|   0|    8|           4|           8|
    |sub_ln964_fu_660_p2        |     -    |      0|   0|    8|           4|           8|
    |tmp_V_4_fu_240_p2          |     -    |      0|   0|   28|           1|          21|
    |tmp_V_fu_202_p2            |     -    |      0|   0|   28|           1|          21|
    |a_1_fu_537_p2              |    and   |      0|   0|    2|           1|           1|
    |a_fu_399_p2                |    and   |      0|   0|    2|           1|           1|
    |and_ln949_1_fu_568_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln949_fu_430_p2        |    and   |      0|   0|    2|           1|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|   0|    2|           1|           1|
    |ap_block_state6_io         |    and   |      0|   0|    2|           1|           1|
    |p_Result_12_fu_526_p2      |    and   |      0|   0|   21|          21|          21|
    |p_Result_6_fu_388_p2       |    and   |      0|   0|   21|          21|          21|
    |l_1_fu_326_p3              |   cttz   |      0|  40|   36|          32|           0|
    |l_fu_271_p3                |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln787_fu_150_p2       |   icmp   |      0|   0|   11|           6|           5|
    |icmp_ln935_1_fu_226_p2     |   icmp   |      0|   0|   18|          21|           1|
    |icmp_ln935_fu_188_p2       |   icmp   |      0|   0|   18|          21|           1|
    |icmp_ln947_1_fu_393_p2     |   icmp   |      0|   0|   18|          21|           1|
    |icmp_ln947_2_fu_512_p2     |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln947_3_fu_531_p2     |   icmp   |      0|   0|   18|          21|           1|
    |icmp_ln947_fu_374_p2       |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln958_1_fu_591_p2     |   icmp   |      0|   0|   18|          32|           1|
    |icmp_ln958_fu_453_p2       |   icmp   |      0|   0|   18|          32|           1|
    |tmp_last_V_fu_182_p2       |   icmp   |      0|   0|   11|           6|           5|
    |lshr_ln947_1_fu_520_p2     |   lshr   |      0|   0|   57|           2|          21|
    |lshr_ln947_fu_382_p2       |   lshr   |      0|   0|   57|           2|          21|
    |lshr_ln958_1_fu_601_p2     |   lshr   |      0|   0|  101|          32|          32|
    |lshr_ln958_fu_463_p2       |   lshr   |      0|   0|  101|          32|          32|
    |or_ln949_2_fu_436_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln949_fu_574_p2         |    or    |      0|   0|    2|           1|           1|
    |m_10_fu_618_p3             |  select  |      0|   0|   32|           1|          32|
    |m_1_fu_480_p3              |  select  |      0|   0|   32|           1|          32|
    |select_ln162_1_fu_737_p3   |  select  |      0|   0|   32|           1|           1|
    |select_ln162_fu_730_p3     |  select  |      0|   0|   32|           1|           1|
    |select_ln964_1_fu_693_p3   |  select  |      0|   0|    7|           1|           7|
    |select_ln964_fu_653_p3     |  select  |      0|   0|    7|           1|           7|
    |tmp_V_7_fu_208_p3          |  select  |      0|   0|   21|           1|          21|
    |tmp_V_9_fu_246_p3          |  select  |      0|   0|   21|           1|          21|
    |shl_ln958_1_fu_612_p2      |    shl   |      0|   0|  101|          32|          32|
    |shl_ln958_fu_474_p2        |    shl   |      0|   0|  101|          32|          32|
    |ap_enable_pp0              |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|   0|    2|           2|           1|
    |xor_ln949_1_fu_550_p2      |    xor   |      0|   0|    2|           1|           2|
    |xor_ln949_fu_412_p2        |    xor   |      0|   0|    2|           1|           2|
    +---------------------------+----------+-------+----+-----+------------+------------+
    |Total                      |          |      0|  80| 1600|         647|         821|
    +---------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |DNN_out_TDATA_blk_n      |   9|          2|    1|          2|
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |i_0_reg_139              |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  57|         12|   10|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |i_0_reg_139                          |   6|   0|    6|          0|
    |icmp_ln787_reg_753                   |   1|   0|    1|          0|
    |icmp_ln935_1_reg_799                 |   1|   0|    1|          0|
    |icmp_ln935_reg_777                   |   1|   0|    1|          0|
    |lsb_index_1_reg_864                  |  32|   0|   32|          0|
    |lsb_index_reg_832                    |  32|   0|   32|          0|
    |m_3_reg_895                          |  31|   0|   31|          0|
    |m_s_reg_885                          |  31|   0|   31|          0|
    |p_Result_10_reg_816                  |  21|   0|   21|          0|
    |p_Result_15_reg_782                  |   1|   0|    1|          0|
    |p_Result_18_reg_804                  |   1|   0|    1|          0|
    |p_Result_s_reg_794                   |  21|   0|   21|          0|
    |sub_ln944_1_reg_853                  |  32|   0|   32|          0|
    |sub_ln944_reg_821                    |  32|   0|   32|          0|
    |sub_ln947_1_reg_875                  |   5|   0|    5|          0|
    |sub_ln947_reg_843                    |   5|   0|    5|          0|
    |tmp_10_reg_890                       |   1|   0|    1|          0|
    |tmp_12_reg_870                       |  31|   0|   31|          0|
    |tmp_14_reg_900                       |   1|   0|    1|          0|
    |tmp_8_reg_838                        |  31|   0|   31|          0|
    |tmp_V_7_reg_787                      |  21|   0|   21|          0|
    |tmp_V_7_reg_787_pp0_iter2_reg        |  21|   0|   21|          0|
    |tmp_V_9_reg_809                      |  21|   0|   21|          0|
    |tmp_V_9_reg_809_pp0_iter2_reg        |  21|   0|   21|          0|
    |tmp_last_V_reg_772                   |   1|   0|    1|          0|
    |trunc_ln943_1_reg_880                |   8|   0|    8|          0|
    |trunc_ln943_1_reg_880_pp0_iter3_reg  |   8|   0|    8|          0|
    |trunc_ln943_reg_848                  |   8|   0|    8|          0|
    |trunc_ln943_reg_848_pp0_iter3_reg    |   8|   0|    8|          0|
    |trunc_ln944_1_reg_859                |  21|   0|   21|          0|
    |trunc_ln944_reg_827                  |  21|   0|   21|          0|
    |icmp_ln787_reg_753                   |  64|  32|    1|          0|
    |icmp_ln935_1_reg_799                 |  64|  32|    1|          0|
    |icmp_ln935_reg_777                   |  64|  32|    1|          0|
    |p_Result_15_reg_782                  |  64|  32|    1|          0|
    |p_Result_18_reg_804                  |  64|  32|    1|          0|
    |tmp_last_V_reg_772                   |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 868| 192|  490|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------+-----+-----+------------+----------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|ap_start         |  in |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|ap_done          | out |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|ap_idle          | out |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|ap_ready         | out |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|y_L3_V_address0  | out |    7|  ap_memory |        y_L3_V        |     array    |
|y_L3_V_ce0       | out |    1|  ap_memory |        y_L3_V        |     array    |
|y_L3_V_q0        |  in |   21|  ap_memory |        y_L3_V        |     array    |
|y_L3_V_address1  | out |    7|  ap_memory |        y_L3_V        |     array    |
|y_L3_V_ce1       | out |    1|  ap_memory |        y_L3_V        |     array    |
|y_L3_V_q1        |  in |   21|  ap_memory |        y_L3_V        |     array    |
|DNN_out_TDATA    | out |   64|    axis    |    DNN_out_V_data    |    pointer   |
|DNN_out_TREADY   |  in |    1|    axis    |    DNN_out_V_data    |    pointer   |
|DNN_out_TVALID   | out |    1|    axis    |   DNN_out_V_last_V   |    pointer   |
|DNN_out_TLAST    | out |    1|    axis    |   DNN_out_V_last_V   |    pointer   |
+-----------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %DNN_out_V_data, i1* %DNN_out_V_last_V, [5 x i8]* @p_str18, i32 0, i32 0, [5 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [dnn/dnn.cpp:787]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.12>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %reconstruction ]"   --->   Operation 10 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.42ns)   --->   "%icmp_ln787 = icmp eq i6 %i_0, -12" [dnn/dnn.cpp:787]   --->   Operation 11 'icmp' 'icmp_ln787' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 52, i64 52, i64 52)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.82ns)   --->   "%i = add i6 %i_0, 1" [dnn/dnn.cpp:787]   --->   Operation 13 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln787, label %2, label %reconstruction" [dnn/dnn.cpp:787]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln787 = zext i6 %i_0 to i7" [dnn/dnn.cpp:787]   --->   Operation 15 'zext' 'zext_ln787' <Predicate = (!icmp_ln787)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln792 = zext i6 %i_0 to i64" [dnn/dnn.cpp:792]   --->   Operation 16 'zext' 'zext_ln792' <Predicate = (!icmp_ln787)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%y_L3_V_addr = getelementptr [104 x i21]* %y_L3_V, i64 0, i64 %zext_ln792" [dnn/dnn.cpp:792]   --->   Operation 17 'getelementptr' 'y_L3_V_addr' <Predicate = (!icmp_ln787)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (3.25ns)   --->   "%tmp_V_6 = load i21* %y_L3_V_addr, align 4" [dnn/dnn.cpp:792]   --->   Operation 18 'load' 'tmp_V_6' <Predicate = (!icmp_ln787)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 104> <RAM>
ST_2 : Operation 19 [1/1] (1.87ns)   --->   "%add_ln792 = add i7 52, %zext_ln787" [dnn/dnn.cpp:792]   --->   Operation 19 'add' 'add_ln792' <Predicate = (!icmp_ln787)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln792_1 = zext i7 %add_ln792 to i64" [dnn/dnn.cpp:792]   --->   Operation 20 'zext' 'zext_ln792_1' <Predicate = (!icmp_ln787)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%y_L3_V_addr_1 = getelementptr [104 x i21]* %y_L3_V, i64 0, i64 %zext_ln792_1" [dnn/dnn.cpp:792]   --->   Operation 21 'getelementptr' 'y_L3_V_addr_1' <Predicate = (!icmp_ln787)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (3.25ns)   --->   "%tmp_V_8 = load i21* %y_L3_V_addr_1, align 4" [dnn/dnn.cpp:792]   --->   Operation 22 'load' 'tmp_V_8' <Predicate = (!icmp_ln787)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 104> <RAM>
ST_2 : Operation 23 [1/1] (1.42ns)   --->   "%tmp_last_V = icmp eq i6 %i_0, -13" [dnn/dnn.cpp:798]   --->   Operation 23 'icmp' 'tmp_last_V' <Predicate = (!icmp_ln787)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.18>
ST_3 : Operation 24 [1/2] (3.25ns)   --->   "%tmp_V_6 = load i21* %y_L3_V_addr, align 4" [dnn/dnn.cpp:792]   --->   Operation 24 'load' 'tmp_V_6' <Predicate = (!icmp_ln787)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 104> <RAM>
ST_3 : Operation 25 [1/1] (2.44ns)   --->   "%icmp_ln935 = icmp eq i21 %tmp_V_6, 0" [dnn/dnn.cpp:792]   --->   Operation 25 'icmp' 'icmp_ln935' <Predicate = (!icmp_ln787)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %tmp_V_6, i32 20)" [dnn/dnn.cpp:792]   --->   Operation 26 'bitselect' 'p_Result_15' <Predicate = (!icmp_ln787)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.22ns)   --->   "%tmp_V = sub i21 0, %tmp_V_6" [dnn/dnn.cpp:792]   --->   Operation 27 'sub' 'tmp_V' <Predicate = (!icmp_ln787)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.70ns)   --->   "%tmp_V_7 = select i1 %p_Result_15, i21 %tmp_V, i21 %tmp_V_6" [dnn/dnn.cpp:792]   --->   Operation 28 'select' 'tmp_V_7' <Predicate = (!icmp_ln787)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_s = call i21 @llvm.part.select.i21(i21 %tmp_V_7, i32 20, i32 0) nounwind" [dnn/dnn.cpp:792]   --->   Operation 29 'partselect' 'p_Result_s' <Predicate = (!icmp_ln787)> <Delay = 0.00>
ST_3 : Operation 30 [1/2] (3.25ns)   --->   "%tmp_V_8 = load i21* %y_L3_V_addr_1, align 4" [dnn/dnn.cpp:792]   --->   Operation 30 'load' 'tmp_V_8' <Predicate = (!icmp_ln787)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 104> <RAM>
ST_3 : Operation 31 [1/1] (2.44ns)   --->   "%icmp_ln935_1 = icmp eq i21 %tmp_V_8, 0" [dnn/dnn.cpp:792]   --->   Operation 31 'icmp' 'icmp_ln935_1' <Predicate = (!icmp_ln787)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %tmp_V_8, i32 20)" [dnn/dnn.cpp:792]   --->   Operation 32 'bitselect' 'p_Result_18' <Predicate = (!icmp_ln787)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.22ns)   --->   "%tmp_V_4 = sub i21 0, %tmp_V_8" [dnn/dnn.cpp:792]   --->   Operation 33 'sub' 'tmp_V_4' <Predicate = (!icmp_ln787)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.70ns)   --->   "%tmp_V_9 = select i1 %p_Result_18, i21 %tmp_V_4, i21 %tmp_V_8" [dnn/dnn.cpp:792]   --->   Operation 34 'select' 'tmp_V_9' <Predicate = (!icmp_ln787)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_10 = call i21 @llvm.part.select.i21(i21 %tmp_V_9, i32 20, i32 0) nounwind" [dnn/dnn.cpp:792]   --->   Operation 35 'partselect' 'p_Result_10' <Predicate = (!icmp_ln787)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.50>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_16 = call i32 @_ssdm_op_BitConcatenate.i32.i11.i21(i11 -1, i21 %p_Result_s)" [dnn/dnn.cpp:792]   --->   Operation 36 'bitconcatenate' 'p_Result_16' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_16, i1 true) nounwind" [dnn/dnn.cpp:792]   --->   Operation 37 'cttz' 'l' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 21, %l" [dnn/dnn.cpp:792]   --->   Operation 38 'sub' 'sub_ln944' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i21" [dnn/dnn.cpp:792]   --->   Operation 39 'trunc' 'trunc_ln944' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [dnn/dnn.cpp:792]   --->   Operation 40 'add' 'lsb_index' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_8 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [dnn/dnn.cpp:792]   --->   Operation 41 'partselect' 'tmp_8' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i5" [dnn/dnn.cpp:792]   --->   Operation 42 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.78ns)   --->   "%sub_ln947 = sub i5 14, %trunc_ln947" [dnn/dnn.cpp:792]   --->   Operation 43 'sub' 'sub_ln947' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [dnn/dnn.cpp:792]   --->   Operation 44 'trunc' 'trunc_ln943' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_19 = call i32 @_ssdm_op_BitConcatenate.i32.i11.i21(i11 -1, i21 %p_Result_10)" [dnn/dnn.cpp:792]   --->   Operation 45 'bitconcatenate' 'p_Result_19' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (3.39ns)   --->   "%l_1 = call i32 @llvm.cttz.i32(i32 %p_Result_19, i1 true) nounwind" [dnn/dnn.cpp:792]   --->   Operation 46 'cttz' 'l_1' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (2.55ns)   --->   "%sub_ln944_1 = sub nsw i32 21, %l_1" [dnn/dnn.cpp:792]   --->   Operation 47 'sub' 'sub_ln944_1' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln944_1 = trunc i32 %sub_ln944_1 to i21" [dnn/dnn.cpp:792]   --->   Operation 48 'trunc' 'trunc_ln944_1' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.55ns)   --->   "%lsb_index_1 = add nsw i32 -24, %sub_ln944_1" [dnn/dnn.cpp:792]   --->   Operation 49 'add' 'lsb_index_1' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_12 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_1, i32 1, i32 31)" [dnn/dnn.cpp:792]   --->   Operation 50 'partselect' 'tmp_12' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln947_1 = trunc i32 %sub_ln944_1 to i5" [dnn/dnn.cpp:792]   --->   Operation 51 'trunc' 'trunc_ln947_1' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.78ns)   --->   "%sub_ln947_1 = sub i5 14, %trunc_ln947_1" [dnn/dnn.cpp:792]   --->   Operation 52 'sub' 'sub_ln947_1' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln943_1 = trunc i32 %l_1 to i8" [dnn/dnn.cpp:792]   --->   Operation 53 'trunc' 'trunc_ln943_1' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.06>
ST_5 : Operation 54 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_8, 0" [dnn/dnn.cpp:792]   --->   Operation 54 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i5 %sub_ln947 to i21" [dnn/dnn.cpp:792]   --->   Operation 55 'zext' 'zext_ln947' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i21 -1, %zext_ln947" [dnn/dnn.cpp:792]   --->   Operation 56 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_6 = and i21 %tmp_V_7, %lshr_ln947" [dnn/dnn.cpp:792]   --->   Operation 57 'and' 'p_Result_6' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i21 %p_Result_6, 0" [dnn/dnn.cpp:792]   --->   Operation 58 'icmp' 'icmp_ln947_1' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [dnn/dnn.cpp:792]   --->   Operation 59 'and' 'a' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [dnn/dnn.cpp:792]   --->   Operation 60 'bitselect' 'tmp_9' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_9, true" [dnn/dnn.cpp:792]   --->   Operation 61 'xor' 'xor_ln949' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (2.22ns)   --->   "%add_ln949 = add i21 -24, %trunc_ln944" [dnn/dnn.cpp:792]   --->   Operation 62 'add' 'add_ln949' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i21.i21(i21 %tmp_V_7, i21 %add_ln949)" [dnn/dnn.cpp:792]   --->   Operation 63 'bitselect' 'p_Result_7' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_7, %xor_ln949" [dnn/dnn.cpp:792]   --->   Operation 64 'and' 'and_ln949' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949_2 = or i1 %and_ln949, %a" [dnn/dnn.cpp:792]   --->   Operation 65 'or' 'or_ln949_2' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_2)" [dnn/dnn.cpp:792]   --->   Operation 66 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 0.97>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%m = zext i21 %tmp_V_7 to i32" [dnn/dnn.cpp:792]   --->   Operation 67 'zext' 'm' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [dnn/dnn.cpp:792]   --->   Operation 68 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [dnn/dnn.cpp:792]   --->   Operation 69 'add' 'add_ln958' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln958 = lshr i32 %m, %add_ln958" [dnn/dnn.cpp:792]   --->   Operation 70 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (2.55ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [dnn/dnn.cpp:792]   --->   Operation 71 'sub' 'sub_ln958' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln958 = shl i32 %m, %sub_ln958" [dnn/dnn.cpp:792]   --->   Operation 72 'shl' 'shl_ln958' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln958, i32 %lshr_ln958, i32 %shl_ln958" [dnn/dnn.cpp:792]   --->   Operation 73 'select' 'm_1' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_2 = add i32 %m_1, %or_ln" [dnn/dnn.cpp:792]   --->   Operation 74 'add' 'm_2' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%m_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_2, i32 1, i32 31)" [dnn/dnn.cpp:792]   --->   Operation 75 'partselect' 'm_s' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_2, i32 25)" [dnn/dnn.cpp:792]   --->   Operation 76 'bitselect' 'tmp_10' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (2.47ns)   --->   "%icmp_ln947_2 = icmp sgt i31 %tmp_12, 0" [dnn/dnn.cpp:792]   --->   Operation 77 'icmp' 'icmp_ln947_2' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%zext_ln947_1 = zext i5 %sub_ln947_1 to i21" [dnn/dnn.cpp:792]   --->   Operation 78 'zext' 'zext_ln947_1' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%lshr_ln947_1 = lshr i21 -1, %zext_ln947_1" [dnn/dnn.cpp:792]   --->   Operation 79 'lshr' 'lshr_ln947_1' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%p_Result_12 = and i21 %tmp_V_9, %lshr_ln947_1" [dnn/dnn.cpp:792]   --->   Operation 80 'and' 'p_Result_12' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_3 = icmp ne i21 %p_Result_12, 0" [dnn/dnn.cpp:792]   --->   Operation 81 'icmp' 'icmp_ln947_3' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%a_1 = and i1 %icmp_ln947_2, %icmp_ln947_3" [dnn/dnn.cpp:792]   --->   Operation 82 'and' 'a_1' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_1, i32 31)" [dnn/dnn.cpp:792]   --->   Operation 83 'bitselect' 'tmp_13' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%xor_ln949_1 = xor i1 %tmp_13, true" [dnn/dnn.cpp:792]   --->   Operation 84 'xor' 'xor_ln949_1' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (2.22ns)   --->   "%add_ln949_1 = add i21 -24, %trunc_ln944_1" [dnn/dnn.cpp:792]   --->   Operation 85 'add' 'add_ln949_1' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i21.i21(i21 %tmp_V_9, i21 %add_ln949_1)" [dnn/dnn.cpp:792]   --->   Operation 86 'bitselect' 'p_Result_13' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%and_ln949_1 = and i1 %p_Result_13, %xor_ln949_1" [dnn/dnn.cpp:792]   --->   Operation 87 'and' 'and_ln949_1' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%or_ln949 = or i1 %and_ln949_1, %a_1" [dnn/dnn.cpp:792]   --->   Operation 88 'or' 'or_ln949' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [dnn/dnn.cpp:792]   --->   Operation 89 'bitconcatenate' 'or_ln949_1' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 0.97>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%m_9 = zext i21 %tmp_V_9 to i32" [dnn/dnn.cpp:792]   --->   Operation 90 'zext' 'm_9' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (2.47ns)   --->   "%icmp_ln958_1 = icmp sgt i32 %lsb_index_1, 0" [dnn/dnn.cpp:792]   --->   Operation 91 'icmp' 'icmp_ln958_1' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (2.55ns)   --->   "%add_ln958_1 = add nsw i32 -25, %sub_ln944_1" [dnn/dnn.cpp:792]   --->   Operation 92 'add' 'add_ln958_1' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%lshr_ln958_1 = lshr i32 %m_9, %add_ln958_1" [dnn/dnn.cpp:792]   --->   Operation 93 'lshr' 'lshr_ln958_1' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (2.55ns)   --->   "%sub_ln958_1 = sub i32 25, %sub_ln944_1" [dnn/dnn.cpp:792]   --->   Operation 94 'sub' 'sub_ln958_1' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%shl_ln958_1 = shl i32 %m_9, %sub_ln958_1" [dnn/dnn.cpp:792]   --->   Operation 95 'shl' 'shl_ln958_1' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%m_10 = select i1 %icmp_ln958_1, i32 %lshr_ln958_1, i32 %shl_ln958_1" [dnn/dnn.cpp:792]   --->   Operation 96 'select' 'm_10' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_12 = add i32 %m_10, %or_ln949_1" [dnn/dnn.cpp:792]   --->   Operation 97 'add' 'm_12' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%m_3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_12, i32 1, i32 31)" [dnn/dnn.cpp:792]   --->   Operation 98 'partselect' 'm_3' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_12, i32 25)" [dnn/dnn.cpp:792]   --->   Operation 99 'bitselect' 'tmp_14' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.61>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str16) nounwind" [dnn/dnn.cpp:787]   --->   Operation 100 'specloopname' <Predicate = (!icmp_ln787)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str16)" [dnn/dnn.cpp:787]   --->   Operation 101 'specregionbegin' 'tmp' <Predicate = (!icmp_ln787)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [dnn/dnn.cpp:789]   --->   Operation 102 'specpipeline' <Predicate = (!icmp_ln787)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%m_15 = zext i31 %m_s to i32" [dnn/dnn.cpp:792]   --->   Operation 103 'zext' 'm_15' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_10, i8 127, i8 126" [dnn/dnn.cpp:792]   --->   Operation 104 'select' 'select_ln964' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 8, %trunc_ln943" [dnn/dnn.cpp:792]   --->   Operation 105 'sub' 'sub_ln964' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 106 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %select_ln964, %sub_ln964" [dnn/dnn.cpp:792]   --->   Operation 106 'add' 'add_ln964' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_4 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_15, i8 %add_ln964)" [dnn/dnn.cpp:792]   --->   Operation 107 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%p_Result_17 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_15, i9 %tmp_4, i32 23, i32 31)" [dnn/dnn.cpp:792]   --->   Operation 108 'partset' 'p_Result_17' <Predicate = (!icmp_ln787 & !icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%m_16 = zext i31 %m_3 to i32" [dnn/dnn.cpp:792]   --->   Operation 109 'zext' 'm_16' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (1.24ns)   --->   "%select_ln964_1 = select i1 %tmp_14, i8 127, i8 126" [dnn/dnn.cpp:792]   --->   Operation 110 'select' 'select_ln964_1' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_1 = sub i8 8, %trunc_ln943_1" [dnn/dnn.cpp:792]   --->   Operation 111 'sub' 'sub_ln964_1' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 112 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_1 = add i8 %select_ln964_1, %sub_ln964_1" [dnn/dnn.cpp:792]   --->   Operation 112 'add' 'add_ln964_1' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_6 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_18, i8 %add_ln964_1)" [dnn/dnn.cpp:792]   --->   Operation 113 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_20 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_16, i9 %tmp_6, i32 23, i32 31)" [dnn/dnn.cpp:792]   --->   Operation 114 'partset' 'p_Result_20' <Predicate = (!icmp_ln787 & !icmp_ln935_1)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.69ns)   --->   "%select_ln162 = select i1 %icmp_ln935, i32 0, i32 %p_Result_17" [dnn/dnn.cpp:801]   --->   Operation 115 'select' 'select_ln162' <Predicate = (!icmp_ln787)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.69ns)   --->   "%select_ln162_1 = select i1 %icmp_ln935_1, i32 0, i32 %p_Result_20" [dnn/dnn.cpp:801]   --->   Operation 116 'select' 'select_ln162_1' <Predicate = (!icmp_ln787)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_data = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %select_ln162_1, i32 %select_ln162)" [dnn/dnn.cpp:801]   --->   Operation 117 'bitconcatenate' 'tmp_data' <Predicate = (!icmp_ln787)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i1P(i64* %DNN_out_V_data, i1* %DNN_out_V_last_V, i64 %tmp_data, i1 %tmp_last_V)" [dnn/dnn.cpp:801]   --->   Operation 118 'write' <Predicate = (!icmp_ln787)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str16, i32 %tmp)" [dnn/dnn.cpp:802]   --->   Operation 119 'specregionend' 'empty_25' <Predicate = (!icmp_ln787)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "br label %1" [dnn/dnn.cpp:787]   --->   Operation 120 'br' <Predicate = (!icmp_ln787)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "ret void" [dnn/dnn.cpp:804]   --->   Operation 121 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y_L3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ DNN_out_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DNN_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 00000000]
br_ln787           (br               ) [ 01111110]
i_0                (phi              ) [ 00100000]
icmp_ln787         (icmp             ) [ 00111110]
empty              (speclooptripcount) [ 00000000]
i                  (add              ) [ 01111110]
br_ln787           (br               ) [ 00000000]
zext_ln787         (zext             ) [ 00000000]
zext_ln792         (zext             ) [ 00000000]
y_L3_V_addr        (getelementptr    ) [ 00110000]
add_ln792          (add              ) [ 00000000]
zext_ln792_1       (zext             ) [ 00000000]
y_L3_V_addr_1      (getelementptr    ) [ 00110000]
tmp_last_V         (icmp             ) [ 00111110]
tmp_V_6            (load             ) [ 00000000]
icmp_ln935         (icmp             ) [ 00101110]
p_Result_15        (bitselect        ) [ 00101110]
tmp_V              (sub              ) [ 00000000]
tmp_V_7            (select           ) [ 00101100]
p_Result_s         (partselect       ) [ 00101000]
tmp_V_8            (load             ) [ 00000000]
icmp_ln935_1       (icmp             ) [ 00101110]
p_Result_18        (bitselect        ) [ 00101110]
tmp_V_4            (sub              ) [ 00000000]
tmp_V_9            (select           ) [ 00101100]
p_Result_10        (partselect       ) [ 00101000]
p_Result_16        (bitconcatenate   ) [ 00000000]
l                  (cttz             ) [ 00000000]
sub_ln944          (sub              ) [ 00100100]
trunc_ln944        (trunc            ) [ 00100100]
lsb_index          (add              ) [ 00100100]
tmp_8              (partselect       ) [ 00100100]
trunc_ln947        (trunc            ) [ 00000000]
sub_ln947          (sub              ) [ 00100100]
trunc_ln943        (trunc            ) [ 00100110]
p_Result_19        (bitconcatenate   ) [ 00000000]
l_1                (cttz             ) [ 00000000]
sub_ln944_1        (sub              ) [ 00100100]
trunc_ln944_1      (trunc            ) [ 00100100]
lsb_index_1        (add              ) [ 00100100]
tmp_12             (partselect       ) [ 00100100]
trunc_ln947_1      (trunc            ) [ 00000000]
sub_ln947_1        (sub              ) [ 00100100]
trunc_ln943_1      (trunc            ) [ 00100110]
icmp_ln947         (icmp             ) [ 00000000]
zext_ln947         (zext             ) [ 00000000]
lshr_ln947         (lshr             ) [ 00000000]
p_Result_6         (and              ) [ 00000000]
icmp_ln947_1       (icmp             ) [ 00000000]
a                  (and              ) [ 00000000]
tmp_9              (bitselect        ) [ 00000000]
xor_ln949          (xor              ) [ 00000000]
add_ln949          (add              ) [ 00000000]
p_Result_7         (bitselect        ) [ 00000000]
and_ln949          (and              ) [ 00000000]
or_ln949_2         (or               ) [ 00000000]
or_ln              (bitconcatenate   ) [ 00000000]
m                  (zext             ) [ 00000000]
icmp_ln958         (icmp             ) [ 00000000]
add_ln958          (add              ) [ 00000000]
lshr_ln958         (lshr             ) [ 00000000]
sub_ln958          (sub              ) [ 00000000]
shl_ln958          (shl              ) [ 00000000]
m_1                (select           ) [ 00000000]
m_2                (add              ) [ 00000000]
m_s                (partselect       ) [ 00100010]
tmp_10             (bitselect        ) [ 00100010]
icmp_ln947_2       (icmp             ) [ 00000000]
zext_ln947_1       (zext             ) [ 00000000]
lshr_ln947_1       (lshr             ) [ 00000000]
p_Result_12        (and              ) [ 00000000]
icmp_ln947_3       (icmp             ) [ 00000000]
a_1                (and              ) [ 00000000]
tmp_13             (bitselect        ) [ 00000000]
xor_ln949_1        (xor              ) [ 00000000]
add_ln949_1        (add              ) [ 00000000]
p_Result_13        (bitselect        ) [ 00000000]
and_ln949_1        (and              ) [ 00000000]
or_ln949           (or               ) [ 00000000]
or_ln949_1         (bitconcatenate   ) [ 00000000]
m_9                (zext             ) [ 00000000]
icmp_ln958_1       (icmp             ) [ 00000000]
add_ln958_1        (add              ) [ 00000000]
lshr_ln958_1       (lshr             ) [ 00000000]
sub_ln958_1        (sub              ) [ 00000000]
shl_ln958_1        (shl              ) [ 00000000]
m_10               (select           ) [ 00000000]
m_12               (add              ) [ 00000000]
m_3                (partselect       ) [ 00100010]
tmp_14             (bitselect        ) [ 00100010]
specloopname_ln787 (specloopname     ) [ 00000000]
tmp                (specregionbegin  ) [ 00000000]
specpipeline_ln789 (specpipeline     ) [ 00000000]
m_15               (zext             ) [ 00000000]
select_ln964       (select           ) [ 00000000]
sub_ln964          (sub              ) [ 00000000]
add_ln964          (add              ) [ 00000000]
tmp_4              (bitconcatenate   ) [ 00000000]
p_Result_17        (partset          ) [ 00000000]
m_16               (zext             ) [ 00000000]
select_ln964_1     (select           ) [ 00000000]
sub_ln964_1        (sub              ) [ 00000000]
add_ln964_1        (add              ) [ 00000000]
tmp_6              (bitconcatenate   ) [ 00000000]
p_Result_20        (partset          ) [ 00000000]
select_ln162       (select           ) [ 00000000]
select_ln162_1     (select           ) [ 00000000]
tmp_data           (bitconcatenate   ) [ 00000000]
write_ln801        (write            ) [ 00000000]
empty_25           (specregionend    ) [ 00000000]
br_ln787           (br               ) [ 01111110]
ret_ln804          (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y_L3_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_L3_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DNN_out_V_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DNN_out_V_data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DNN_out_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DNN_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i21.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i21"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i11.i21"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i21.i21"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln801_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="0" index="3" bw="64" slack="0"/>
<pin id="109" dir="0" index="4" bw="1" slack="4"/>
<pin id="110" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln801/6 "/>
</bind>
</comp>

<comp id="114" class="1004" name="y_L3_V_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="21" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="6" slack="0"/>
<pin id="118" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_L3_V_addr/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="7" slack="0"/>
<pin id="123" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="0"/>
<pin id="134" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="135" dir="0" index="5" bw="21" slack="2147483647"/>
<pin id="136" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="21" slack="0"/>
<pin id="137" dir="1" index="7" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_6/2 tmp_V_8/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="y_L3_V_addr_1_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="21" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="7" slack="0"/>
<pin id="131" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_L3_V_addr_1/2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="i_0_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="6" slack="1"/>
<pin id="141" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="i_0_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="6" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln787_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="0"/>
<pin id="152" dir="0" index="1" bw="6" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln787/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln787_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln787/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln792_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln792/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln792_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="7" slack="0"/>
<pin id="173" dir="0" index="1" bw="6" slack="0"/>
<pin id="174" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln792/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln792_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln792_1/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_last_V_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="0" index="1" bw="6" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln935_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="21" slack="0"/>
<pin id="190" dir="0" index="1" bw="21" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_Result_15_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="21" slack="0"/>
<pin id="197" dir="0" index="2" bw="6" slack="0"/>
<pin id="198" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_15/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_V_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="21" slack="0"/>
<pin id="205" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_V_7_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="21" slack="0"/>
<pin id="211" dir="0" index="2" bw="21" slack="0"/>
<pin id="212" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_7/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_Result_s_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="21" slack="0"/>
<pin id="218" dir="0" index="1" bw="21" slack="0"/>
<pin id="219" dir="0" index="2" bw="6" slack="0"/>
<pin id="220" dir="0" index="3" bw="1" slack="0"/>
<pin id="221" dir="1" index="4" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln935_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="21" slack="0"/>
<pin id="228" dir="0" index="1" bw="21" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935_1/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_Result_18_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="21" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_18/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_V_4_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="21" slack="0"/>
<pin id="243" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V_4/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_V_9_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="21" slack="0"/>
<pin id="249" dir="0" index="2" bw="21" slack="0"/>
<pin id="250" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_9/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_Result_10_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="21" slack="0"/>
<pin id="256" dir="0" index="1" bw="21" slack="0"/>
<pin id="257" dir="0" index="2" bw="6" slack="0"/>
<pin id="258" dir="0" index="3" bw="1" slack="0"/>
<pin id="259" dir="1" index="4" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_10/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_Result_16_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="21" slack="1"/>
<pin id="268" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_16/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="l_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sub_ln944_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="6" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="trunc_ln944_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln944/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="lsb_index_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_8_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="31" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="0" index="3" bw="6" slack="0"/>
<pin id="300" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln947_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="sub_ln947_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="0"/>
<pin id="311" dir="0" index="1" bw="5" slack="0"/>
<pin id="312" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="trunc_ln943_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_Result_19_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="21" slack="1"/>
<pin id="323" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_19/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="l_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l_1/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="sub_ln944_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="6" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944_1/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="trunc_ln944_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln944_1/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="lsb_index_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="6" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index_1/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_12_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="31" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="0" index="3" bw="6" slack="0"/>
<pin id="355" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="trunc_ln947_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947_1/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sub_ln947_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="5" slack="0"/>
<pin id="366" dir="0" index="1" bw="5" slack="0"/>
<pin id="367" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947_1/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="trunc_ln943_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943_1/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln947_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="31" slack="1"/>
<pin id="376" dir="0" index="1" bw="31" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln947_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="1"/>
<pin id="381" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="lshr_ln947_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="5" slack="0"/>
<pin id="385" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="p_Result_6_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="21" slack="2"/>
<pin id="390" dir="0" index="1" bw="21" slack="0"/>
<pin id="391" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_6/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln947_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="21" slack="0"/>
<pin id="395" dir="0" index="1" bw="21" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_1/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="a_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_9_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="1"/>
<pin id="408" dir="0" index="2" bw="6" slack="0"/>
<pin id="409" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="xor_ln949_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln949_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="6" slack="0"/>
<pin id="420" dir="0" index="1" bw="21" slack="1"/>
<pin id="421" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln949/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_Result_7_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="21" slack="2"/>
<pin id="426" dir="0" index="2" bw="21" slack="0"/>
<pin id="427" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="and_ln949_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="or_ln949_2_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949_2/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="or_ln_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="m_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="21" slack="2"/>
<pin id="452" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="icmp_ln958_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln958_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="6" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="1"/>
<pin id="461" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="lshr_ln958_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="21" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="0"/>
<pin id="466" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="sub_ln958_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="6" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="1"/>
<pin id="472" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln958/5 "/>
</bind>
</comp>

<comp id="474" class="1004" name="shl_ln958_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="21" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln958/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="m_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="0" index="2" bw="32" slack="0"/>
<pin id="484" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="m_2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/5 "/>
</bind>
</comp>

<comp id="494" class="1004" name="m_s_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="31" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="0" index="2" bw="1" slack="0"/>
<pin id="498" dir="0" index="3" bw="6" slack="0"/>
<pin id="499" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_s/5 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_10_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="0" index="2" bw="6" slack="0"/>
<pin id="508" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="icmp_ln947_2_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="31" slack="1"/>
<pin id="514" dir="0" index="1" bw="31" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_2/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="zext_ln947_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="5" slack="1"/>
<pin id="519" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947_1/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="lshr_ln947_1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="5" slack="0"/>
<pin id="523" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947_1/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="p_Result_12_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="21" slack="2"/>
<pin id="528" dir="0" index="1" bw="21" slack="0"/>
<pin id="529" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_12/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="icmp_ln947_3_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="21" slack="0"/>
<pin id="533" dir="0" index="1" bw="21" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_3/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="a_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a_1/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_13_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="1"/>
<pin id="546" dir="0" index="2" bw="6" slack="0"/>
<pin id="547" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="550" class="1004" name="xor_ln949_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949_1/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="add_ln949_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="6" slack="0"/>
<pin id="558" dir="0" index="1" bw="21" slack="1"/>
<pin id="559" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln949_1/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="p_Result_13_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="21" slack="2"/>
<pin id="564" dir="0" index="2" bw="21" slack="0"/>
<pin id="565" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_13/5 "/>
</bind>
</comp>

<comp id="568" class="1004" name="and_ln949_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949_1/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="or_ln949_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949/5 "/>
</bind>
</comp>

<comp id="580" class="1004" name="or_ln949_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="0" index="2" bw="1" slack="0"/>
<pin id="584" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln949_1/5 "/>
</bind>
</comp>

<comp id="588" class="1004" name="m_9_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="21" slack="2"/>
<pin id="590" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_9/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="icmp_ln958_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="1"/>
<pin id="593" dir="0" index="1" bw="32" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958_1/5 "/>
</bind>
</comp>

<comp id="596" class="1004" name="add_ln958_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="6" slack="0"/>
<pin id="598" dir="0" index="1" bw="32" slack="1"/>
<pin id="599" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958_1/5 "/>
</bind>
</comp>

<comp id="601" class="1004" name="lshr_ln958_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="21" slack="0"/>
<pin id="603" dir="0" index="1" bw="32" slack="0"/>
<pin id="604" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958_1/5 "/>
</bind>
</comp>

<comp id="607" class="1004" name="sub_ln958_1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="6" slack="0"/>
<pin id="609" dir="0" index="1" bw="32" slack="1"/>
<pin id="610" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln958_1/5 "/>
</bind>
</comp>

<comp id="612" class="1004" name="shl_ln958_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="21" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln958_1/5 "/>
</bind>
</comp>

<comp id="618" class="1004" name="m_10_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="32" slack="0"/>
<pin id="621" dir="0" index="2" bw="32" slack="0"/>
<pin id="622" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_10/5 "/>
</bind>
</comp>

<comp id="626" class="1004" name="m_12_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="0" index="1" bw="32" slack="0"/>
<pin id="629" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_12/5 "/>
</bind>
</comp>

<comp id="632" class="1004" name="m_3_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="31" slack="0"/>
<pin id="634" dir="0" index="1" bw="32" slack="0"/>
<pin id="635" dir="0" index="2" bw="1" slack="0"/>
<pin id="636" dir="0" index="3" bw="6" slack="0"/>
<pin id="637" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_3/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_14_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="32" slack="0"/>
<pin id="645" dir="0" index="2" bw="6" slack="0"/>
<pin id="646" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="650" class="1004" name="m_15_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="31" slack="1"/>
<pin id="652" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_15/6 "/>
</bind>
</comp>

<comp id="653" class="1004" name="select_ln964_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="1"/>
<pin id="655" dir="0" index="1" bw="8" slack="0"/>
<pin id="656" dir="0" index="2" bw="8" slack="0"/>
<pin id="657" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964/6 "/>
</bind>
</comp>

<comp id="660" class="1004" name="sub_ln964_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="5" slack="0"/>
<pin id="662" dir="0" index="1" bw="8" slack="2"/>
<pin id="663" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964/6 "/>
</bind>
</comp>

<comp id="665" class="1004" name="add_ln964_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="0"/>
<pin id="667" dir="0" index="1" bw="8" slack="0"/>
<pin id="668" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964/6 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_4_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="9" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="3"/>
<pin id="674" dir="0" index="2" bw="8" slack="0"/>
<pin id="675" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="678" class="1004" name="p_Result_17_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="0"/>
<pin id="680" dir="0" index="1" bw="31" slack="0"/>
<pin id="681" dir="0" index="2" bw="9" slack="0"/>
<pin id="682" dir="0" index="3" bw="6" slack="0"/>
<pin id="683" dir="0" index="4" bw="6" slack="0"/>
<pin id="684" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_17/6 "/>
</bind>
</comp>

<comp id="690" class="1004" name="m_16_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="31" slack="1"/>
<pin id="692" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_16/6 "/>
</bind>
</comp>

<comp id="693" class="1004" name="select_ln964_1_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="1"/>
<pin id="695" dir="0" index="1" bw="8" slack="0"/>
<pin id="696" dir="0" index="2" bw="8" slack="0"/>
<pin id="697" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964_1/6 "/>
</bind>
</comp>

<comp id="700" class="1004" name="sub_ln964_1_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="5" slack="0"/>
<pin id="702" dir="0" index="1" bw="8" slack="2"/>
<pin id="703" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964_1/6 "/>
</bind>
</comp>

<comp id="705" class="1004" name="add_ln964_1_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8" slack="0"/>
<pin id="707" dir="0" index="1" bw="8" slack="0"/>
<pin id="708" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964_1/6 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_6_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="9" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="3"/>
<pin id="714" dir="0" index="2" bw="8" slack="0"/>
<pin id="715" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="718" class="1004" name="p_Result_20_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="0"/>
<pin id="720" dir="0" index="1" bw="31" slack="0"/>
<pin id="721" dir="0" index="2" bw="9" slack="0"/>
<pin id="722" dir="0" index="3" bw="6" slack="0"/>
<pin id="723" dir="0" index="4" bw="6" slack="0"/>
<pin id="724" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_20/6 "/>
</bind>
</comp>

<comp id="730" class="1004" name="select_ln162_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="3"/>
<pin id="732" dir="0" index="1" bw="32" slack="0"/>
<pin id="733" dir="0" index="2" bw="32" slack="0"/>
<pin id="734" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln162/6 "/>
</bind>
</comp>

<comp id="737" class="1004" name="select_ln162_1_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="3"/>
<pin id="739" dir="0" index="1" bw="32" slack="0"/>
<pin id="740" dir="0" index="2" bw="32" slack="0"/>
<pin id="741" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln162_1/6 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_data_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="64" slack="0"/>
<pin id="746" dir="0" index="1" bw="32" slack="0"/>
<pin id="747" dir="0" index="2" bw="32" slack="0"/>
<pin id="748" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_data/6 "/>
</bind>
</comp>

<comp id="753" class="1005" name="icmp_ln787_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="1"/>
<pin id="755" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln787 "/>
</bind>
</comp>

<comp id="757" class="1005" name="i_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="6" slack="0"/>
<pin id="759" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="762" class="1005" name="y_L3_V_addr_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="7" slack="1"/>
<pin id="764" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="y_L3_V_addr "/>
</bind>
</comp>

<comp id="767" class="1005" name="y_L3_V_addr_1_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="7" slack="1"/>
<pin id="769" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="y_L3_V_addr_1 "/>
</bind>
</comp>

<comp id="772" class="1005" name="tmp_last_V_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="4"/>
<pin id="774" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="777" class="1005" name="icmp_ln935_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="1"/>
<pin id="779" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln935 "/>
</bind>
</comp>

<comp id="782" class="1005" name="p_Result_15_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="3"/>
<pin id="784" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_15 "/>
</bind>
</comp>

<comp id="787" class="1005" name="tmp_V_7_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="21" slack="2"/>
<pin id="789" dir="1" index="1" bw="21" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_7 "/>
</bind>
</comp>

<comp id="794" class="1005" name="p_Result_s_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="21" slack="1"/>
<pin id="796" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="799" class="1005" name="icmp_ln935_1_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="1"/>
<pin id="801" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln935_1 "/>
</bind>
</comp>

<comp id="804" class="1005" name="p_Result_18_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="3"/>
<pin id="806" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_18 "/>
</bind>
</comp>

<comp id="809" class="1005" name="tmp_V_9_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="21" slack="2"/>
<pin id="811" dir="1" index="1" bw="21" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_9 "/>
</bind>
</comp>

<comp id="816" class="1005" name="p_Result_10_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="21" slack="1"/>
<pin id="818" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_10 "/>
</bind>
</comp>

<comp id="821" class="1005" name="sub_ln944_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="1"/>
<pin id="823" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944 "/>
</bind>
</comp>

<comp id="827" class="1005" name="trunc_ln944_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="21" slack="1"/>
<pin id="829" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln944 "/>
</bind>
</comp>

<comp id="832" class="1005" name="lsb_index_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="1"/>
<pin id="834" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lsb_index "/>
</bind>
</comp>

<comp id="838" class="1005" name="tmp_8_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="31" slack="1"/>
<pin id="840" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="843" class="1005" name="sub_ln947_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="5" slack="1"/>
<pin id="845" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln947 "/>
</bind>
</comp>

<comp id="848" class="1005" name="trunc_ln943_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="8" slack="2"/>
<pin id="850" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln943 "/>
</bind>
</comp>

<comp id="853" class="1005" name="sub_ln944_1_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="1"/>
<pin id="855" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944_1 "/>
</bind>
</comp>

<comp id="859" class="1005" name="trunc_ln944_1_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="21" slack="1"/>
<pin id="861" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln944_1 "/>
</bind>
</comp>

<comp id="864" class="1005" name="lsb_index_1_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="1"/>
<pin id="866" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lsb_index_1 "/>
</bind>
</comp>

<comp id="870" class="1005" name="tmp_12_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="31" slack="1"/>
<pin id="872" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="875" class="1005" name="sub_ln947_1_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="5" slack="1"/>
<pin id="877" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln947_1 "/>
</bind>
</comp>

<comp id="880" class="1005" name="trunc_ln943_1_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="8" slack="2"/>
<pin id="882" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln943_1 "/>
</bind>
</comp>

<comp id="885" class="1005" name="m_s_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="31" slack="1"/>
<pin id="887" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="m_s "/>
</bind>
</comp>

<comp id="890" class="1005" name="tmp_10_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="1"/>
<pin id="892" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="895" class="1005" name="m_3_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="31" slack="1"/>
<pin id="897" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="m_3 "/>
</bind>
</comp>

<comp id="900" class="1005" name="tmp_14_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="1"/>
<pin id="902" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="100" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="127" pin="3"/><net_sink comp="121" pin=2"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="143" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="143" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="143" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="143" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="162" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="171" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="186"><net_src comp="143" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="121" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="32" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="34" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="121" pin="3"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="206"><net_src comp="32" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="121" pin="3"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="194" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="202" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="121" pin="3"/><net_sink comp="208" pin=2"/></net>

<net id="222"><net_src comp="38" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="208" pin="3"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="10" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="230"><net_src comp="121" pin="7"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="34" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="121" pin="7"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="36" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="32" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="121" pin="7"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="232" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="240" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="121" pin="7"/><net_sink comp="246" pin=2"/></net>

<net id="260"><net_src comp="38" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="246" pin="3"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="36" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="10" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="42" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="44" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="264" pin="3"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="46" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="283"><net_src comp="48" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="271" pin="3"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="50" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="279" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="52" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="289" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="303"><net_src comp="54" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="304"><net_src comp="56" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="308"><net_src comp="279" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="58" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="305" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="271" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="40" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="42" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="44" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="319" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="46" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="338"><net_src comp="48" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="326" pin="3"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="334" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="50" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="334" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="356"><net_src comp="52" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="344" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="54" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="56" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="363"><net_src comp="334" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="58" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="360" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="326" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="60" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="386"><net_src comp="62" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="379" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="382" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="388" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="32" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="374" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="393" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="410"><net_src comp="64" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="56" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="416"><net_src comp="405" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="46" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="66" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="68" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="418" pin="2"/><net_sink comp="423" pin=2"/></net>

<net id="434"><net_src comp="423" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="412" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="399" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="70" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="60" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="436" pin="2"/><net_sink comp="442" pin=2"/></net>

<net id="457"><net_src comp="10" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="72" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="467"><net_src comp="450" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="458" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="74" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="478"><net_src comp="450" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="469" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="485"><net_src comp="453" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="463" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="474" pin="2"/><net_sink comp="480" pin=2"/></net>

<net id="492"><net_src comp="480" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="442" pin="3"/><net_sink comp="488" pin=1"/></net>

<net id="500"><net_src comp="52" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="488" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="54" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="503"><net_src comp="56" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="509"><net_src comp="64" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="488" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="74" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="516"><net_src comp="60" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="524"><net_src comp="62" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="517" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="520" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="535"><net_src comp="526" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="32" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="512" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="531" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="548"><net_src comp="64" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="56" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="554"><net_src comp="543" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="46" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="66" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="566"><net_src comp="68" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="556" pin="2"/><net_sink comp="561" pin=2"/></net>

<net id="572"><net_src comp="561" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="550" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="568" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="537" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="585"><net_src comp="70" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="60" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="574" pin="2"/><net_sink comp="580" pin=2"/></net>

<net id="595"><net_src comp="10" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="72" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="605"><net_src comp="588" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="596" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="74" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="616"><net_src comp="588" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="607" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="623"><net_src comp="591" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="601" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="625"><net_src comp="612" pin="2"/><net_sink comp="618" pin=2"/></net>

<net id="630"><net_src comp="618" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="580" pin="3"/><net_sink comp="626" pin=1"/></net>

<net id="638"><net_src comp="52" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="626" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="640"><net_src comp="54" pin="0"/><net_sink comp="632" pin=2"/></net>

<net id="641"><net_src comp="56" pin="0"/><net_sink comp="632" pin=3"/></net>

<net id="647"><net_src comp="64" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="626" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="649"><net_src comp="74" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="658"><net_src comp="86" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="659"><net_src comp="88" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="664"><net_src comp="90" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="669"><net_src comp="653" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="660" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="676"><net_src comp="92" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="665" pin="2"/><net_sink comp="671" pin=2"/></net>

<net id="685"><net_src comp="94" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="686"><net_src comp="650" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="687"><net_src comp="671" pin="3"/><net_sink comp="678" pin=2"/></net>

<net id="688"><net_src comp="96" pin="0"/><net_sink comp="678" pin=3"/></net>

<net id="689"><net_src comp="56" pin="0"/><net_sink comp="678" pin=4"/></net>

<net id="698"><net_src comp="86" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="699"><net_src comp="88" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="704"><net_src comp="90" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="709"><net_src comp="693" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="700" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="716"><net_src comp="92" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="705" pin="2"/><net_sink comp="711" pin=2"/></net>

<net id="725"><net_src comp="94" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="690" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="727"><net_src comp="711" pin="3"/><net_sink comp="718" pin=2"/></net>

<net id="728"><net_src comp="96" pin="0"/><net_sink comp="718" pin=3"/></net>

<net id="729"><net_src comp="56" pin="0"/><net_sink comp="718" pin=4"/></net>

<net id="735"><net_src comp="10" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="736"><net_src comp="678" pin="5"/><net_sink comp="730" pin=2"/></net>

<net id="742"><net_src comp="10" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="743"><net_src comp="718" pin="5"/><net_sink comp="737" pin=2"/></net>

<net id="749"><net_src comp="98" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="750"><net_src comp="737" pin="3"/><net_sink comp="744" pin=1"/></net>

<net id="751"><net_src comp="730" pin="3"/><net_sink comp="744" pin=2"/></net>

<net id="752"><net_src comp="744" pin="3"/><net_sink comp="104" pin=3"/></net>

<net id="756"><net_src comp="150" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="760"><net_src comp="156" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="765"><net_src comp="114" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="770"><net_src comp="127" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="775"><net_src comp="182" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="104" pin=4"/></net>

<net id="780"><net_src comp="188" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="785"><net_src comp="194" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="790"><net_src comp="208" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="793"><net_src comp="787" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="797"><net_src comp="216" pin="4"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="802"><net_src comp="226" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="807"><net_src comp="232" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="812"><net_src comp="246" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="815"><net_src comp="809" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="819"><net_src comp="254" pin="4"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="824"><net_src comp="279" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="830"><net_src comp="285" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="835"><net_src comp="289" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="841"><net_src comp="295" pin="4"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="846"><net_src comp="309" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="851"><net_src comp="315" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="856"><net_src comp="334" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="862"><net_src comp="340" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="867"><net_src comp="344" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="869"><net_src comp="864" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="873"><net_src comp="350" pin="4"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="878"><net_src comp="364" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="883"><net_src comp="370" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="888"><net_src comp="494" pin="4"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="893"><net_src comp="504" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="898"><net_src comp="632" pin="4"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="903"><net_src comp="642" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="693" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DNN_out_V_data | {6 }
	Port: DNN_out_V_last_V | {6 }
 - Input state : 
	Port: reconstruct_complex_ : y_L3_V | {2 3 }
	Port: reconstruct_complex_ : DNN_out_V_data | {}
	Port: reconstruct_complex_ : DNN_out_V_last_V | {}
  - Chain level:
	State 1
	State 2
		icmp_ln787 : 1
		i : 1
		br_ln787 : 2
		zext_ln787 : 1
		zext_ln792 : 1
		y_L3_V_addr : 2
		tmp_V_6 : 3
		add_ln792 : 2
		zext_ln792_1 : 3
		y_L3_V_addr_1 : 4
		tmp_V_8 : 5
		tmp_last_V : 1
	State 3
		icmp_ln935 : 1
		p_Result_15 : 1
		tmp_V : 1
		tmp_V_7 : 2
		p_Result_s : 3
		icmp_ln935_1 : 1
		p_Result_18 : 1
		tmp_V_4 : 1
		tmp_V_9 : 2
		p_Result_10 : 3
	State 4
		l : 1
		sub_ln944 : 2
		trunc_ln944 : 3
		lsb_index : 3
		tmp_8 : 4
		trunc_ln947 : 3
		sub_ln947 : 4
		trunc_ln943 : 2
		l_1 : 1
		sub_ln944_1 : 2
		trunc_ln944_1 : 3
		lsb_index_1 : 3
		tmp_12 : 4
		trunc_ln947_1 : 3
		sub_ln947_1 : 4
		trunc_ln943_1 : 2
	State 5
		lshr_ln947 : 1
		p_Result_6 : 2
		icmp_ln947_1 : 2
		a : 3
		xor_ln949 : 1
		p_Result_7 : 1
		and_ln949 : 2
		or_ln949_2 : 3
		or_ln : 3
		lshr_ln958 : 1
		shl_ln958 : 1
		m_1 : 2
		m_2 : 4
		m_s : 5
		tmp_10 : 5
		lshr_ln947_1 : 1
		p_Result_12 : 2
		icmp_ln947_3 : 2
		a_1 : 3
		xor_ln949_1 : 1
		p_Result_13 : 1
		and_ln949_1 : 2
		or_ln949 : 3
		or_ln949_1 : 3
		lshr_ln958_1 : 1
		shl_ln958_1 : 1
		m_10 : 2
		m_12 : 4
		m_3 : 5
		tmp_14 : 5
	State 6
		add_ln964 : 1
		tmp_4 : 2
		p_Result_17 : 3
		add_ln964_1 : 1
		tmp_6 : 2
		p_Result_20 : 3
		select_ln162 : 4
		select_ln162_1 : 4
		tmp_data : 5
		write_ln801 : 6
		empty_25 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |         i_fu_156         |    0    |    15   |
|          |     add_ln792_fu_171     |    0    |    15   |
|          |     lsb_index_fu_289     |    0    |    39   |
|          |    lsb_index_1_fu_344    |    0    |    39   |
|          |     add_ln949_fu_418     |    0    |    28   |
|    add   |     add_ln958_fu_458     |    0    |    39   |
|          |        m_2_fu_488        |    0    |    39   |
|          |    add_ln949_1_fu_556    |    0    |    28   |
|          |    add_ln958_1_fu_596    |    0    |    39   |
|          |        m_12_fu_626       |    0    |    39   |
|          |     add_ln964_fu_665     |    0    |    8    |
|          |    add_ln964_1_fu_705    |    0    |    8    |
|----------|--------------------------|---------|---------|
|          |       tmp_V_fu_202       |    0    |    28   |
|          |      tmp_V_4_fu_240      |    0    |    28   |
|          |     sub_ln944_fu_279     |    0    |    39   |
|          |     sub_ln947_fu_309     |    0    |    15   |
|    sub   |    sub_ln944_1_fu_334    |    0    |    39   |
|          |    sub_ln947_1_fu_364    |    0    |    15   |
|          |     sub_ln958_fu_469     |    0    |    39   |
|          |    sub_ln958_1_fu_607    |    0    |    39   |
|          |     sub_ln964_fu_660     |    0    |    8    |
|          |    sub_ln964_1_fu_700    |    0    |    8    |
|----------|--------------------------|---------|---------|
|          |     lshr_ln947_fu_382    |    0    |    12   |
|   lshr   |     lshr_ln958_fu_463    |    0    |   101   |
|          |    lshr_ln947_1_fu_520   |    0    |    12   |
|          |    lshr_ln958_1_fu_601   |    0    |   101   |
|----------|--------------------------|---------|---------|
|    shl   |     shl_ln958_fu_474     |    0    |   101   |
|          |    shl_ln958_1_fu_612    |    0    |   101   |
|----------|--------------------------|---------|---------|
|          |      tmp_V_7_fu_208      |    0    |    21   |
|          |      tmp_V_9_fu_246      |    0    |    21   |
|          |        m_1_fu_480        |    0    |    32   |
|  select  |        m_10_fu_618       |    0    |    32   |
|          |    select_ln964_fu_653   |    0    |    8    |
|          |   select_ln964_1_fu_693  |    0    |    8    |
|          |    select_ln162_fu_730   |    0    |    32   |
|          |   select_ln162_1_fu_737  |    0    |    32   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln787_fu_150    |    0    |    11   |
|          |     tmp_last_V_fu_182    |    0    |    11   |
|          |     icmp_ln935_fu_188    |    0    |    18   |
|          |    icmp_ln935_1_fu_226   |    0    |    18   |
|   icmp   |     icmp_ln947_fu_374    |    0    |    18   |
|          |    icmp_ln947_1_fu_393   |    0    |    18   |
|          |     icmp_ln958_fu_453    |    0    |    18   |
|          |    icmp_ln947_2_fu_512   |    0    |    18   |
|          |    icmp_ln947_3_fu_531   |    0    |    18   |
|          |    icmp_ln958_1_fu_591   |    0    |    18   |
|----------|--------------------------|---------|---------|
|   cttz   |         l_fu_271         |    40   |    36   |
|          |        l_1_fu_326        |    40   |    36   |
|----------|--------------------------|---------|---------|
|          |     p_Result_6_fu_388    |    0    |    21   |
|          |         a_fu_399         |    0    |    2    |
|    and   |     and_ln949_fu_430     |    0    |    2    |
|          |    p_Result_12_fu_526    |    0    |    21   |
|          |        a_1_fu_537        |    0    |    2    |
|          |    and_ln949_1_fu_568    |    0    |    2    |
|----------|--------------------------|---------|---------|
|    xor   |     xor_ln949_fu_412     |    0    |    2    |
|          |    xor_ln949_1_fu_550    |    0    |    2    |
|----------|--------------------------|---------|---------|
|    or    |     or_ln949_2_fu_436    |    0    |    2    |
|          |      or_ln949_fu_574     |    0    |    2    |
|----------|--------------------------|---------|---------|
|   write  | write_ln801_write_fu_104 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln787_fu_162    |    0    |    0    |
|          |     zext_ln792_fu_166    |    0    |    0    |
|          |    zext_ln792_1_fu_177   |    0    |    0    |
|          |     zext_ln947_fu_379    |    0    |    0    |
|   zext   |         m_fu_450         |    0    |    0    |
|          |    zext_ln947_1_fu_517   |    0    |    0    |
|          |        m_9_fu_588        |    0    |    0    |
|          |        m_15_fu_650       |    0    |    0    |
|          |        m_16_fu_690       |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    p_Result_15_fu_194    |    0    |    0    |
|          |    p_Result_18_fu_232    |    0    |    0    |
|          |       tmp_9_fu_405       |    0    |    0    |
| bitselect|     p_Result_7_fu_423    |    0    |    0    |
|          |       tmp_10_fu_504      |    0    |    0    |
|          |       tmp_13_fu_543      |    0    |    0    |
|          |    p_Result_13_fu_561    |    0    |    0    |
|          |       tmp_14_fu_642      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     p_Result_s_fu_216    |    0    |    0    |
|          |    p_Result_10_fu_254    |    0    |    0    |
|partselect|       tmp_8_fu_295       |    0    |    0    |
|          |       tmp_12_fu_350      |    0    |    0    |
|          |        m_s_fu_494        |    0    |    0    |
|          |        m_3_fu_632        |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    p_Result_16_fu_264    |    0    |    0    |
|          |    p_Result_19_fu_319    |    0    |    0    |
|          |       or_ln_fu_442       |    0    |    0    |
|bitconcatenate|     or_ln949_1_fu_580    |    0    |    0    |
|          |       tmp_4_fu_671       |    0    |    0    |
|          |       tmp_6_fu_711       |    0    |    0    |
|          |      tmp_data_fu_744     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    trunc_ln944_fu_285    |    0    |    0    |
|          |    trunc_ln947_fu_305    |    0    |    0    |
|   trunc  |    trunc_ln943_fu_315    |    0    |    0    |
|          |   trunc_ln944_1_fu_340   |    0    |    0    |
|          |   trunc_ln947_1_fu_360   |    0    |    0    |
|          |   trunc_ln943_1_fu_370   |    0    |    0    |
|----------|--------------------------|---------|---------|
|  partset |    p_Result_17_fu_678    |    0    |    0    |
|          |    p_Result_20_fu_718    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    80   |   1504  |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     i_0_reg_139     |    6   |
|      i_reg_757      |    6   |
|  icmp_ln787_reg_753 |    1   |
| icmp_ln935_1_reg_799|    1   |
|  icmp_ln935_reg_777 |    1   |
| lsb_index_1_reg_864 |   32   |
|  lsb_index_reg_832  |   32   |
|     m_3_reg_895     |   31   |
|     m_s_reg_885     |   31   |
| p_Result_10_reg_816 |   21   |
| p_Result_15_reg_782 |    1   |
| p_Result_18_reg_804 |    1   |
|  p_Result_s_reg_794 |   21   |
| sub_ln944_1_reg_853 |   32   |
|  sub_ln944_reg_821  |   32   |
| sub_ln947_1_reg_875 |    5   |
|  sub_ln947_reg_843  |    5   |
|    tmp_10_reg_890   |    1   |
|    tmp_12_reg_870   |   31   |
|    tmp_14_reg_900   |    1   |
|    tmp_8_reg_838    |   31   |
|   tmp_V_7_reg_787   |   21   |
|   tmp_V_9_reg_809   |   21   |
|  tmp_last_V_reg_772 |    1   |
|trunc_ln943_1_reg_880|    8   |
| trunc_ln943_reg_848 |    8   |
|trunc_ln944_1_reg_859|   21   |
| trunc_ln944_reg_827 |   21   |
|y_L3_V_addr_1_reg_767|    7   |
| y_L3_V_addr_reg_762 |    7   |
+---------------------+--------+
|        Total        |   438  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_121 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_121 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   14   ||  3.538  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   80   |  1504  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   438  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   518  |  1522  |
+-----------+--------+--------+--------+
