m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/RTL_FPGA/VERILOG/aula24_ula/sim_ula2
T_opt
!s110 1747157733
V<WRV4dE4BGFW0@WPaZG801
04 11 4 work ula_ula2_tf fast 0
=1-ac675dfda9e9-682382e4-304-4460
R0
!s12f OEM25U2 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2024.2;79
vula_ula2
2D:/RTL_FPGA/VERILOG/aula24_ula/sim_ula2/ula2.v
Z3 !s110 1747157731
!i10b 1
!s100 KX8?DPUDhG`^7Hn2K3EhB0
IJkK82CVS?OOKUlSVTljf51
R1
w1747157010
8D:/RTL_FPGA/VERILOG/aula24_ula/sim_ula2/ula2.v
FD:/RTL_FPGA/VERILOG/aula24_ula/sim_ula2/ula2.v
!i122 0
L0 1 19
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2024.2;79
r1
!s85 0
31
Z6 !s108 1747157731.000000
!s107 D:/RTL_FPGA/VERILOG/aula24_ula/sim_ula2/ula2.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/VERILOG/aula24_ula/sim_ula2|-work|work|D:/RTL_FPGA/VERILOG/aula24_ula/sim_ula2/ula2.v|
!i113 0
Z7 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 +incdir+D:/RTL_FPGA/VERILOG/aula24_ula/sim_ula2 -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vula_ula2_tf
2D:/RTL_FPGA/VERILOG/aula24_ula/sim_ula2/ula_ula2_tf.v
R3
!i10b 1
!s100 kGUd?Di0>BHBkMC5Zh@;M2
I1IJgVf@2WGbAOX??NRK@j1
R1
w1747157492
8D:/RTL_FPGA/VERILOG/aula24_ula/sim_ula2/ula_ula2_tf.v
FD:/RTL_FPGA/VERILOG/aula24_ula/sim_ula2/ula_ula2_tf.v
!i122 1
L0 18 41
R4
R5
r1
!s85 0
31
R6
!s107 D:/RTL_FPGA/VERILOG/aula24_ula/sim_ula2/ula_ula2_tf.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/VERILOG/aula24_ula/sim_ula2|-work|work|D:/RTL_FPGA/VERILOG/aula24_ula/sim_ula2/ula_ula2_tf.v|
!i113 0
R7
R8
R2
