{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705138906105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705138906121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 13 01:41:46 2024 " "Processing started: Sat Jan 13 01:41:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705138906121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705138906121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705138906121 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1705138906699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705138906699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parking_lot_change.sv 2 2 " "Found 2 design units, including 2 entities, in source file parking_lot_change.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parking_lot_change " "Found entity 1: parking_lot_change" {  } { { "parking_lot_change.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/parking_lot_change.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705138914260 ""} { "Info" "ISGN_ENTITY_NAME" "2 parking_lot_change_testbench " "Found entity 2: parking_lot_change_testbench" {  } { { "parking_lot_change.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/parking_lot_change.sv" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705138914260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705138914260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "five_bit_counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file five_bit_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 five_bit_counter " "Found entity 1: five_bit_counter" {  } { { "five_bit_counter.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/five_bit_counter.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705138914279 ""} { "Info" "ISGN_ENTITY_NAME" "2 five_bit_counter_testbench " "Found entity 2: five_bit_counter_testbench" {  } { { "five_bit_counter.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/five_bit_counter.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705138914279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705138914279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705138914300 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_testbench " "Found entity 2: DE1_SoC_testbench" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705138914300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705138914300 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "display_num_on_hex.sv(29) " "Verilog HDL warning at display_num_on_hex.sv(29): extended using \"x\" or \"z\"" {  } { { "display_num_on_hex.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/display_num_on_hex.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1705138914326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_num_on_hex.sv 2 2 " "Found 2 design units, including 2 entities, in source file display_num_on_hex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_num_on_hex " "Found entity 1: display_num_on_hex" {  } { { "display_num_on_hex.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/display_num_on_hex.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705138914330 ""} { "Info" "ISGN_ENTITY_NAME" "2 display_num_on_hex_testbench " "Found entity 2: display_num_on_hex_testbench" {  } { { "display_num_on_hex.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/display_num_on_hex.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705138914330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705138914330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car_count_display.sv 2 2 " "Found 2 design units, including 2 entities, in source file car_count_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 car_count_display " "Found entity 1: car_count_display" {  } { { "car_count_display.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/car_count_display.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705138914357 ""} { "Info" "ISGN_ENTITY_NAME" "2 car_count_display_testbench " "Found entity 2: car_count_display_testbench" {  } { { "car_count_display.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/car_count_display.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705138914357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705138914357 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DE1_SoC.sv(51) " "Verilog HDL Instantiation warning at DE1_SoC.sv(51): instance has no name" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1705138914358 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705138914479 ""}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "V_GPIO\[27\] V_GPIO\[29\] DE1_SoC.sv(14) " "Bidirectional port \"V_GPIO\[29\]\" at DE1_SoC.sv(14) has a one-way connection to bidirectional port \"V_GPIO\[27\]\"" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705138914480 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "V_GPIO\[26\] V_GPIO\[28\] DE1_SoC.sv(14) " "Bidirectional port \"V_GPIO\[28\]\" at DE1_SoC.sv(14) has a one-way connection to bidirectional port \"V_GPIO\[26\]\"" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705138914480 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parking_lot_change parking_lot_change:parking " "Elaborating entity \"parking_lot_change\" for hierarchy \"parking_lot_change:parking\"" {  } { { "DE1_SoC.sv" "parking" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705138914508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "five_bit_counter five_bit_counter:counter " "Elaborating entity \"five_bit_counter\" for hierarchy \"five_bit_counter:counter\"" {  } { { "DE1_SoC.sv" "counter" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705138914558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car_count_display car_count_display:comb_10 " "Elaborating entity \"car_count_display\" for hierarchy \"car_count_display:comb_10\"" {  } { { "DE1_SoC.sv" "comb_10" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705138914566 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 car_count_display.sv(18) " "Verilog HDL assignment warning at car_count_display.sv(18): truncated value with size 32 to match size of target (4)" {  } { { "car_count_display.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/car_count_display.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705138914569 "|DE1_SoC|car_count_display:comb_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 car_count_display.sv(19) " "Verilog HDL assignment warning at car_count_display.sv(19): truncated value with size 32 to match size of target (4)" {  } { { "car_count_display.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/car_count_display.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705138914569 "|DE1_SoC|car_count_display:comb_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_num_on_hex car_count_display:comb_10\|display_num_on_hex:ones " "Elaborating entity \"display_num_on_hex\" for hierarchy \"car_count_display:comb_10\|display_num_on_hex:ones\"" {  } { { "car_count_display.sv" "ones" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/car_count_display.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705138914572 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "car_count_display:comb_10\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"car_count_display:comb_10\|Mod0\"" {  } { { "car_count_display.sv" "Mod0" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/car_count_display.sv" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705138914936 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "car_count_display:comb_10\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"car_count_display:comb_10\|Div0\"" {  } { { "car_count_display.sv" "Div0" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/car_count_display.sv" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705138914936 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1705138914936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "car_count_display:comb_10\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"car_count_display:comb_10\|lpm_divide:Mod0\"" {  } { { "car_count_display.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/car_count_display.sv" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705138914995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "car_count_display:comb_10\|lpm_divide:Mod0 " "Instantiated megafunction \"car_count_display:comb_10\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705138914995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705138914995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705138914995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705138914995 ""}  } { { "car_count_display.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/car_count_display.sv" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705138914995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_52m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_52m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_52m " "Found entity 1: lpm_divide_52m" {  } { { "db/lpm_divide_52m.tdf" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/db/lpm_divide_52m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705138915049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705138915049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705138915094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705138915094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mse " "Found entity 1: alt_u_div_mse" {  } { { "db/alt_u_div_mse.tdf" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/db/alt_u_div_mse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705138915142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705138915142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "car_count_display:comb_10\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"car_count_display:comb_10\|lpm_divide:Div0\"" {  } { { "car_count_display.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/car_count_display.sv" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705138915166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "car_count_display:comb_10\|lpm_divide:Div0 " "Instantiated megafunction \"car_count_display:comb_10\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705138915166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705138915166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705138915166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705138915166 ""}  } { { "car_count_display.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/car_count_display.sv" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705138915166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2am " "Found entity 1: lpm_divide_2am" {  } { { "db/lpm_divide_2am.tdf" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/db/lpm_divide_2am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705138915227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705138915227 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[28\] " "bidirectional pin \"V_GPIO\[28\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[29\] " "bidirectional pin \"V_GPIO\[29\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[30\] " "bidirectional pin \"V_GPIO\[30\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[0\] " "bidirectional pin \"V_GPIO\[0\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[1\] " "bidirectional pin \"V_GPIO\[1\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[2\] " "bidirectional pin \"V_GPIO\[2\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[3\] " "bidirectional pin \"V_GPIO\[3\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[4\] " "bidirectional pin \"V_GPIO\[4\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[5\] " "bidirectional pin \"V_GPIO\[5\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[6\] " "bidirectional pin \"V_GPIO\[6\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[7\] " "bidirectional pin \"V_GPIO\[7\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[8\] " "bidirectional pin \"V_GPIO\[8\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[9\] " "bidirectional pin \"V_GPIO\[9\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[10\] " "bidirectional pin \"V_GPIO\[10\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[11\] " "bidirectional pin \"V_GPIO\[11\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[12\] " "bidirectional pin \"V_GPIO\[12\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[13\] " "bidirectional pin \"V_GPIO\[13\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[14\] " "bidirectional pin \"V_GPIO\[14\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[15\] " "bidirectional pin \"V_GPIO\[15\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[16\] " "bidirectional pin \"V_GPIO\[16\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[17\] " "bidirectional pin \"V_GPIO\[17\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[18\] " "bidirectional pin \"V_GPIO\[18\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[19\] " "bidirectional pin \"V_GPIO\[19\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[20\] " "bidirectional pin \"V_GPIO\[20\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[21\] " "bidirectional pin \"V_GPIO\[21\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[22\] " "bidirectional pin \"V_GPIO\[22\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[23\] " "bidirectional pin \"V_GPIO\[23\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[24\] " "bidirectional pin \"V_GPIO\[24\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[25\] " "bidirectional pin \"V_GPIO\[25\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[31\] " "bidirectional pin \"V_GPIO\[31\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[32\] " "bidirectional pin \"V_GPIO\[32\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[33\] " "bidirectional pin \"V_GPIO\[33\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[34\] " "bidirectional pin \"V_GPIO\[34\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[35\] " "bidirectional pin \"V_GPIO\[35\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 1 0 "Design Software" 0 -1 1705138915397 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1705138915397 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SW0~synth " "Node \"SW0~synth\"" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705138915439 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SW1~synth " "Node \"SW1~synth\"" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705138915439 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1705138915439 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705138915440 "|DE1_SoC|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705138915440 "|DE1_SoC|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705138915440 "|DE1_SoC|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705138915440 "|DE1_SoC|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705138915440 "|DE1_SoC|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705138915440 "|DE1_SoC|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705138915440 "|DE1_SoC|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/DE1_SoC.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705138915440 "|DE1_SoC|HEX5[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1705138915440 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1705138915496 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file G:/My Drive/Life/UW/2024 Winter Quater/CSE 371/Lab 1/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705138915682 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705138915989 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705138915989 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "151 " "Implemented 151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705138916143 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705138916143 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1705138916143 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705138916143 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705138916143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705138916202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 13 01:41:56 2024 " "Processing ended: Sat Jan 13 01:41:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705138916202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705138916202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705138916202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705138916202 ""}
