m255
K3
13
cModel Technology
dC:\Users\Kevin\Documents\VHDL\vhdl_lab7_components_tests_v2\serial_ctrl_v2
Edc_disp
Z0 w1686137957
Z1 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z4 dC:\Users\Kevin\Documents\VHDL\vhdl_lab7_components_tests_v2\pwm_ctrl_v2
Z5 8C:/Users/Kevin/Documents/VHDL/vhdl_lab7_components_tests_v2/dc_disp_ctrl_v2/dc_disp.vhd
Z6 FC:/Users/Kevin/Documents/VHDL/vhdl_lab7_components_tests_v2/dc_disp_ctrl_v2/dc_disp.vhd
l0
L5
VA8BcZ^iDh^iRT3I_YEK4W3
Z7 OV;C;10.1d;51
32
Z8 !s108 1686209075.201000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/Kevin/Documents/VHDL/vhdl_lab7_components_tests_v2/dc_disp_ctrl_v2/dc_disp.vhd|
Z10 !s107 C:/Users/Kevin/Documents/VHDL/vhdl_lab7_components_tests_v2/dc_disp_ctrl_v2/dc_disp.vhd|
Z11 o-work work -2002 -explicit -O0
Z12 tExplicit 1
!s100 _OkdMFbBIC<]M22I7RNjK2
!i10b 1
Artl
R1
R2
R3
DEx4 work 7 dc_disp 0 22 A8BcZ^iDh^iRT3I_YEK4W3
l118
L27
VX1f^6K4CoT3G5KdK7S0kk2
R7
32
R8
R9
R10
R11
R12
!s100 AR=[6C`fHmQeCSiX5imh63
!i10b 1
Ekey_ctrl
Z13 w1686039998
R1
R2
R3
R4
Z14 8C:/Users/Kevin/Documents/VHDL/vhdl_lab7_components_tests_v2/key_ctrl_v2/key_ctrl.vhd
Z15 FC:/Users/Kevin/Documents/VHDL/vhdl_lab7_components_tests_v2/key_ctrl_v2/key_ctrl.vhd
l0
L24
V67X`h134E7UHZngRb<S1D1
R7
32
Z16 !s108 1686209075.371000
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/Kevin/Documents/VHDL/vhdl_lab7_components_tests_v2/key_ctrl_v2/key_ctrl.vhd|
Z18 !s107 C:/Users/Kevin/Documents/VHDL/vhdl_lab7_components_tests_v2/key_ctrl_v2/key_ctrl.vhd|
R11
R12
!s100 iXn8]LYGOS`h44OC;D[ak2
!i10b 1
Artl
R1
R2
R3
DEx4 work 8 key_ctrl 0 22 67X`h134E7UHZngRb<S1D1
l58
L38
VUh^fOiDbDR=9XIa<zKR:H1
R7
32
R16
R17
R18
R11
R12
!s100 QNNdKcX:fRZa`joINZ_zW1
!i10b 1
Epwm_ctrl
Z19 w1686298154
R3
R2
R1
R4
Z20 8C:/Users/Kevin/Documents/VHDL/vhdl_lab7_components_tests_v2/pwm_ctrl_v2/pwm_ctrl.vhd
Z21 FC:/Users/Kevin/Documents/VHDL/vhdl_lab7_components_tests_v2/pwm_ctrl_v2/pwm_ctrl.vhd
l0
L7
VeXUN2Ejh7mbY7SBVN5LjF0
R7
32
Z22 !s108 1686298158.681000
Z23 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/Kevin/Documents/VHDL/vhdl_lab7_components_tests_v2/pwm_ctrl_v2/pwm_ctrl.vhd|
Z24 !s107 C:/Users/Kevin/Documents/VHDL/vhdl_lab7_components_tests_v2/pwm_ctrl_v2/pwm_ctrl.vhd|
R11
R12
!s100 nj^c_613g]lS20bU;zzjF0
!i10b 1
Artl
R3
R2
R1
Z25 DEx4 work 8 pwm_ctrl 0 22 eXUN2Ejh7mbY7SBVN5LjF0
l75
L40
VKN``Mlgi:BE7QDB^j[Xll3
R7
32
R22
R23
R24
R11
R12
!s100 c54XD97R9OH@0hDJFkQj:0
!i10b 1
Eserial_ctrl
Z26 w1685969283
R3
R2
R1
R4
Z27 8C:/Users/Kevin/Documents/VHDL/vhdl_lab7_components_tests_v2/serial_ctrl_v2/serial_ctrl.vhd
Z28 FC:/Users/Kevin/Documents/VHDL/vhdl_lab7_components_tests_v2/serial_ctrl_v2/serial_ctrl.vhd
l0
L6
V2K:<U@^?jU;;K47UHIz>j2
R7
32
Z29 !s108 1686209075.286000
Z30 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/Kevin/Documents/VHDL/vhdl_lab7_components_tests_v2/serial_ctrl_v2/serial_ctrl.vhd|
Z31 !s107 C:/Users/Kevin/Documents/VHDL/vhdl_lab7_components_tests_v2/serial_ctrl_v2/serial_ctrl.vhd|
R11
R12
!s100 g2:o_TUIlhDWiK1>1OXDV3
!i10b 1
Artl
R3
R2
R1
DEx4 work 11 serial_ctrl 0 22 2K:<U@^?jU;;K47UHIz>j2
l36
L21
V67?0VYCTXU]Zif`a3lSL;1
R7
32
R29
R30
R31
R11
R12
!s100 85IT>8k?heVF<BMUEi]^J2
!i10b 1
Eserial_uart
Z32 w1652868755
R2
R1
R4
Z33 8C:/Users/Kevin/Documents/VHDL/vhdl_lab7_components_tests_v2/serial_uart_rtl.vhd
Z34 FC:/Users/Kevin/Documents/VHDL/vhdl_lab7_components_tests_v2/serial_uart_rtl.vhd
l0
L15
Voz[^Hl>E;I`kG6IW74>Hi3
R7
32
Z35 !s108 1686209075.117000
Z36 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/Kevin/Documents/VHDL/vhdl_lab7_components_tests_v2/serial_uart_rtl.vhd|
Z37 !s107 C:/Users/Kevin/Documents/VHDL/vhdl_lab7_components_tests_v2/serial_uart_rtl.vhd|
R11
R12
!s100 _lORiQMOSZ:cI3i5dBzQ70
!i10b 1
Artl
R2
R1
DEx4 work 11 serial_uart 0 22 oz[^Hl>E;I`kG6IW74>Hi3
l80
L37
V7baQl>>o2UPGMXGc0ozz12
R7
32
R35
R36
R37
R11
R12
!s100 hhYKh4djIB>LhRe5LS3832
!i10b 1
Etb
Z38 w1686297949
R1
R2
R3
R4
Z39 8C:/Users/Kevin/Documents/VHDL/vhdl_lab7_components_tests_v2/pwm_ctrl_v2/pwm_tb.vhd
Z40 FC:/Users/Kevin/Documents/VHDL/vhdl_lab7_components_tests_v2/pwm_ctrl_v2/pwm_tb.vhd
l0
L8
VCo`VNHbI4WT_5ih[=2dbX0
!s100 l7;mWXmlCH`50F=oS=O3f0
R7
32
!i10b 1
Z41 !s108 1686298158.791000
Z42 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/Kevin/Documents/VHDL/vhdl_lab7_components_tests_v2/pwm_ctrl_v2/pwm_tb.vhd|
Z43 !s107 C:/Users/Kevin/Documents/VHDL/vhdl_lab7_components_tests_v2/pwm_ctrl_v2/pwm_tb.vhd|
R11
R12
Abehave
R25
R1
R2
R3
Z44 DEx4 work 2 tb 0 22 Co`VNHbI4WT_5ih[=2dbX0
l67
L11
Z45 VVY0<Aj>0ejlhLU^7m0RSV0
Z46 !s100 X[P3>8bQ4Id;e<0;<13CV3
R7
32
!i10b 1
R41
R42
R43
R11
R12
