$date
	Sat Jul 22 14:58:30 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module Master_controller_TB $end
$var wire 1 ! idle $end
$var wire 1 " Shifter_en $end
$var wire 1 # SPIF $end
$var wire 1 $ SPDR_wr_en $end
$var wire 1 % SPDR_rd_en $end
$var wire 1 & Reg_write_en $end
$var wire 1 ' M_BaudRate $end
$var wire 1 ( BRG_clr $end
$var reg 1 ) BaudRate $end
$var reg 1 * MSTR $end
$var reg 1 + SPE $end
$var reg 1 , SS $end
$var reg 1 - rst $end
$scope module inst1 $end
$var wire 1 ( BRG_clr $end
$var wire 1 ) BaudRate $end
$var wire 1 * MSTR $end
$var wire 1 ' M_BaudRate $end
$var wire 1 + SPE $end
$var wire 1 , SS $end
$var wire 1 - rst $end
$var parameter 32 . Idle $end
$var parameter 32 / Run $end
$var parameter 32 0 Update $end
$var reg 1 & Reg_write_en $end
$var reg 1 % SPDR_rd_en $end
$var reg 1 $ SPDR_wr_en $end
$var reg 1 # SPIF $end
$var reg 1 " Shifter_en $end
$var reg 3 1 counter [2:0] $end
$var reg 1 2 counter_enable $end
$var reg 2 3 current_state [1:0] $end
$var reg 1 ! idle $end
$var reg 2 4 next_state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 0
b1 /
b0 .
$end
#0
$dumpvars
b0 4
b0 3
02
b0 1
0-
x,
x+
x*
0)
x(
0'
0&
1%
0$
0#
0"
1!
$end
#20
1)
#30
1(
0*
1+
0,
1-
#40
0)
#60
1)
#80
0(
b1 4
0)
1*
#100
12
1"
0%
0!
b1 3
1)
#120
1'
0)
#140
b1 1
0'
1)
#160
1'
0)
#180
b10 1
0'
1)
#200
1'
0)
#220
b11 1
0'
1)
#240
1'
0)
#260
b100 1
0'
1)
#280
1'
0)
#300
b101 1
0'
1)
#320
1'
0)
#340
b110 1
0'
1)
#360
1'
0)
#380
b10 4
b111 1
0'
1)
#400
1'
0)
#420
1&
1#
1$
1!
02
0"
b0 4
b10 3
b0 1
0'
1)
#440
0)
#460
1%
0&
0#
0$
1!
b1 4
b0 3
1)
#480
0)
