#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Feb 12 22:20:11 2024
# Process ID: 14148
# Current directory: C:/Users/C27Brandon.Sweitzer/code/ece281-lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5740 C:\Users\C27Brandon.Sweitzer\code\ece281-lab1\thirtyoneday.xpr
# Log file: C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/vivado.log
# Journal file: C:/Users/C27Brandon.Sweitzer/code/ece281-lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/thirtyoneday.xpr
INFO: [Project 1-313] Project file moved from './ece281-lab1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/thirtyoneday.ip_user_files', nor could it be found using path 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/ece281-lab1/thirtyoneday.ip_user_files'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 731.387 ; gain = 46.875
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/thirtyoneday.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'thirtyOneDayMonth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/thirtyoneday.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj thirtyOneDayMonth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity thirtyOneDayMonth
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity thirtyOneDayMonth_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/thirtyoneday.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 18e549aa9d8242a2ab04ddd235a414bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot thirtyOneDayMonth_tb_behav xil_defaultlib.thirtyOneDayMonth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth.vhd:87]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth.vhd:88]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth.vhd:89]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth.vhd:90]
ERROR: [VRFC 10-664] expression has 8 elements ; expected 4 [C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth_tb.vhd:113]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit thirtyonedaymonth_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/thirtyoneday.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/thirtyoneday.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/thirtyoneday.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'thirtyOneDayMonth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/thirtyoneday.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj thirtyOneDayMonth_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/thirtyoneday.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 18e549aa9d8242a2ab04ddd235a414bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot thirtyOneDayMonth_tb_behav xil_defaultlib.thirtyOneDayMonth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth.vhd:87]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth.vhd:88]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth.vhd:89]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth.vhd:90]
ERROR: [VRFC 10-664] expression has 8 elements ; expected 4 [C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth_tb.vhd:113]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit thirtyonedaymonth_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/thirtyoneday.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/thirtyoneday.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 01:03:19 2024...
