#ifndef __SOC_INTERRUPTS_M3_H__
#define __SOC_INTERRUPTS_M3_H__ 
#ifdef __cplusplus
extern "C" {
#endif
#define M3_IPCM_INT0_2 16
#define M3_IPCM_INT1_2 17
#define M3_APPA9_EVENTO_INT 18
#define M3_MDMA9_EVENTO_INT 19
#define M3_RTC_INT 20
#define M3_WDT_INT 21
#define M3_TSENSOR_INT 22
#define M3_EXT_INT0 23
#define M3_EXT_INT1 23
#define M3_EXT_INT2 23
#define M3_EXT_INT3 23
#define M3_EXT_INT4 23
#define M3_EXT_INT5 23
#define M3_EXT_INT6 23
#define M3_EXT_INT7 23
#define M3_EXT_INT8 23
#define M3_EXT_INT9 23
#define M3_EXT_INT10 23
#define M3_IPCM_INT0_4 34
#define M3_TIMER0_INT 35
#define M3_TIMER1_INT 36
#define M3_TIMER2_INT 37
#define M3_TIMER3_INT 38
#define M3_TIMER4_INT 39
#define M3_TIMER5_INT 40
#define M3_TIMER6_INT 41
#define M3_TIMER7_INT 42
#define M3_TIMER8_INT 43
#define M3_TIMER9_INT 44
#define M3_TIMER10_INT 45
#define M3_TIMER11_INT 46
#define M3_TIMER12_INT 47
#define M3_TIMER13_INT 48
#define M3_TIMER14_INT 49
#define M3_TIMER15_INT 50
#define M3_SCI0_INT 51
#define M3_SCI1_INT 52
#define M3_DW_SSI0_INT 53
#define M3_DW_SSI1_INT 54
#define M3_IPCM_INT1_4 55
#define M3_TCSSI1_INT 56
#define M3_USB3_PME_INT 57
#define M3_MIPI0_INT 58
#define M3_HS_UART_INT 59
#define M3_UART0_INT 60
#define M3_UART1_INT 61
#define M3_UART2_INT 62
#define M3_UART3_INT 63
#define M3_NANDC_INT 64
#define M3_RESERVE0 65
#define M3_RESERVE1 66
#define M3_MIPI1_INT 67
#define M3_RESERVE2 68
#define M3_I2C0_INT 69
#define M3_GPIO_GROUP0_INT 70
#define M3_GPIO_GROUP1_INT 71
#define M3_GPIO_GROUP2_INT 72
#define M3_GPIO_GROUP3_INT 73
#define M3_I2C1_INT 74
#define M3_IPCM_APP_INT0 75
#define M3_IPCM_APP_INT1 76
#define M3_EDMAC_INT0 77
#define M3_EDMAC_INT1 78
#define M3_AMON_INT 79
#define M3_RESERVE3 80
#define M3_APPA9_PMUIREQ_INT 81
#define M3_MDMA9_PMUIREQ_INT 82
#define M3_RESERVE4 83
#define M3_RESERVE5 84
#define M3_PMU_INT 85
#define M3_USB3_OTG_INT 86
#define M3_X2H_X2P_ERR 87
#define M3_AXI_ERR 88
#define M3_USBOTG_BC_INT 89
#define M3_SYS_CONTROL_INT4 90
#define M3_SYS_CONTROL_INT5 91
#define M3_TIMER16_INT 92
#define M3_TIMER17_INT 93
#define M3_TIMER18_INT 94
#define M3_TIMER19_INT 95
#define M3_TIMER20_INT 96
#define M3_TIMER21_INT 97
#define M3_TIMER22_INT 98
#define M3_TIMER23_INT 99
#define M3_RESERVE6 100
#define M3_CPU_AXI_DLOCK_INT 101
#define M3_GLb_AXI_DLOCK_INT 102
#define M3_MST_AXI_DLOCK_INT 103
#define M3_AMON_AXI_DLOCK_INT 104
#define M3_BBPHY_AXI_DLOCK_INT 105
#define M3_WAKEUP_INT 111
#define M3_USBOTG_PHY_INT 112
#define M3_APPA9_L2CC_INT 113
#define M3_IPCM_MDM_INT0 114
#define M3_SDCC_PULL_INT 115
#define M3_USB3_INT 116
#define M3_IPCM_MDM_INT1 117
#define M3_APPA9_ARM_WD_SRST_REQ 118
#define M3_MODA9_ARM_WD_SRST_REQ 119
#define M3_PCIE0_LINK_DOWN_INT 128
#define M3_PCIE0_EDMA_INT 129
#define M3_PCIE0_PM_INT 130
#define M3_PCIE0_RADM_INTA 131
#define M3_PCIE0_RADM_INTB 132
#define M3_PCIE0_RADM_INTC 133
#define M3_PCIE0_RADM_INTD 134
#define M3_IPCM_INT0_3 135
#define M3_IPCM_INT1_3 136
#define M3_EDMAC_CH4_INT0 137
#define M3_EDMAC_CH4_INT1 138
#define M3_EDMAC_CH4_INT2 139
#define M3_IPF_INT0 140
#define M3_IPF_INT1 141
#define M3_SOCP_INT0 142
#define M3_SOCP_INT1 143
#define M3_PCIE1_LINK_DOWN_INT 144
#define M3_PCIE1_EDMA_INT 145
#define M3_PCIE1_PM_INT 146
#define M3_PCIE1_RADM_INTA 147
#define M3_PCIE1_RADM_INTB 148
#define M3_PCIE1_RADM_INTC 149
#define M3_PCIE1_RADM_INTD 150
#define M3_EXT_INT23 151
#define M3_EXT_INT24 152
#define M3_USB3_INT1 153
#define M3_APPA9_TO_M3_INT23 154
#define M3_MDMA9_TO_M3_INT23 155
#define M3_EXT_INT25 156
#define M3_EXT_INT26 157
#define M3_EXT_INT27 158
#define M3_EXT_INT28 159
#define M3_EXT_INT29 160
#define M3_EXT_INT30 161
#define M3_EXT_INT31 162
#define M3_USB3_INT2 163
#define M3_IPCM_INT0_5 164
#define M3_IPCM_INT1_5 165
#define M3_DRX_TIMER_INT M3_TIMER23_INT
#ifdef __cplusplus
}
#endif
#endif
