simSeconds 0.059509206555000006
simTicks 59509371351.25951
finalTick 886964858642156.2
simFreq 1000000000000.0
hostSeconds 174.71669391
hostTickRate 344134455.282008
hostMemory 54692996.25217599
simInsts 110000020.569047
simOps 112506312.97814098
hostInstRate 658730.1047280001
hostOpRate 674044.348767
system.clk_domain.clock 999.9999999999999
system.cpu_clk_domain.clock 499.99999999999994
system.cpu_voltage_domain.voltage 1.0
system.l2.demandHits::switch_cpus.inst 822.0441900000001
system.l2.demandHits::switch_cpus.data 748186.3157299999
system.l2.demandHits::total 749008.3599200002
system.l2.overallHits::switch_cpus.inst 822.0441900000001
system.l2.overallHits::switch_cpus.data 748186.3157299999
system.l2.overallHits::total 749008.3599200002
system.l2.demandMisses::cpu.inst 2.5277060000000002
system.l2.demandMisses::cpu.data 2.102329
system.l2.demandMisses::switch_cpus.inst 41.362097999999996
system.l2.demandMisses::switch_cpus.data 192981.969212
system.l2.demandMisses::total 193021.79014399997
system.l2.overallMisses::cpu.inst 2.5277060000000002
system.l2.overallMisses::cpu.data 2.102329
system.l2.overallMisses::switch_cpus.inst 41.362097999999996
system.l2.overallMisses::switch_cpus.data 192981.969212
system.l2.overallMisses::total 193021.79014399997
system.l2.demandMissLatency::switch_cpus.inst 4427891.024
system.l2.demandMissLatency::switch_cpus.data 18268080259.0385
system.l2.demandMissLatency::total 18272394671.5765
system.l2.overallMissLatency::switch_cpus.inst 4427891.024
system.l2.overallMissLatency::switch_cpus.data 18268080259.0385
system.l2.overallMissLatency::total 18272394671.5765
system.l2.demandAccesses::cpu.inst 2.5277060000000002
system.l2.demandAccesses::cpu.data 2.102329
system.l2.demandAccesses::switch_cpus.inst 863.4062879999999
system.l2.demandAccesses::switch_cpus.data 941168.2849419999
system.l2.demandAccesses::total 942030.1500639999
system.l2.overallAccesses::cpu.inst 2.5277060000000002
system.l2.overallAccesses::cpu.data 2.102329
system.l2.overallAccesses::switch_cpus.inst 863.4062879999999
system.l2.overallAccesses::switch_cpus.data 941168.2849419999
system.l2.overallAccesses::total 942030.1500639999
system.l2.demandMissRate::cpu.inst 1.0
system.l2.demandMissRate::cpu.data 0.718588
system.l2.demandMissRate::switch_cpus.inst 0.140609121918
system.l2.demandMissRate::switch_cpus.data 0.25567426893899997
system.l2.demandMissRate::total 0.255351623057
system.l2.overallMissRate::cpu.inst 1.0
system.l2.overallMissRate::cpu.data 0.718588
system.l2.overallMissRate::switch_cpus.inst 0.140609121918
system.l2.overallMissRate::switch_cpus.data 0.25567426893899997
system.l2.overallMissRate::total 0.255351623057
system.l2.demandAvgMissLatency::switch_cpus.inst 102710.67748862655
system.l2.demandAvgMissLatency::switch_cpus.data 94805.15521951955
system.l2.demandAvgMissLatency::total 94808.03720785385
system.l2.overallAvgMissLatency::switch_cpus.inst 102710.67748862655
system.l2.overallAvgMissLatency::switch_cpus.data 94805.15521951955
system.l2.overallAvgMissLatency::total 94808.03720785385
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 133547.796904
system.l2.writebacks::total 133547.796904
system.l2.demandMshrMisses::switch_cpus.inst 41.362097999999996
system.l2.demandMshrMisses::switch_cpus.data 192981.969212
system.l2.demandMshrMisses::total 193021.79014399997
system.l2.overallMshrMisses::switch_cpus.inst 41.362097999999996
system.l2.overallMshrMisses::switch_cpus.data 192981.969212
system.l2.overallMshrMisses::total 193021.79014399997
system.l2.demandMshrMissLatency::switch_cpus.inst 4014270.0439999993
system.l2.demandMshrMissLatency::switch_cpus.data 16338261776.808502
system.l2.demandMshrMissLatency::total 16342177980.026497
system.l2.overallMshrMissLatency::switch_cpus.inst 4014270.0439999993
system.l2.overallMshrMissLatency::switch_cpus.data 16338261776.808502
system.l2.overallMshrMissLatency::total 16342177980.026497
system.l2.demandMshrMissRate::switch_cpus.inst 0.140609121918
system.l2.demandMshrMissRate::switch_cpus.data 0.25567426893899997
system.l2.demandMshrMissRate::total 0.255351623057
system.l2.overallMshrMissRate::switch_cpus.inst 0.140609121918
system.l2.overallMshrMissRate::switch_cpus.data 0.25567426893899997
system.l2.overallMshrMissRate::total 0.255351623057
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 92710.67748862653
system.l2.demandAvgMshrMissLatency::switch_cpus.data 84805.16213268504
system.l2.demandAvgMshrMissLatency::total 84808.04411994774
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 92710.67748862653
system.l2.overallAvgMshrMissLatency::switch_cpus.data 84805.16213268504
system.l2.overallAvgMshrMissLatency::total 84808.04411994774
system.l2.replacements 183366.63730599996
system.l2.ReadCleanReq.hits::switch_cpus.inst 822.0441900000001
system.l2.ReadCleanReq.hits::total 822.0441900000001
system.l2.ReadCleanReq.misses::cpu.inst 2.5277060000000002
system.l2.ReadCleanReq.misses::switch_cpus.inst 41.362097999999996
system.l2.ReadCleanReq.misses::total 41.524325999999995
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 4427891.024
system.l2.ReadCleanReq.missLatency::total 4427891.024
system.l2.ReadCleanReq.accesses::cpu.inst 2.5277060000000002
system.l2.ReadCleanReq.accesses::switch_cpus.inst 863.4062879999999
system.l2.ReadCleanReq.accesses::total 863.568516
system.l2.ReadCleanReq.missRate::cpu.inst 1.0
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.140609121918
system.l2.ReadCleanReq.missRate::total 0.140609121918
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 102710.67748862655
system.l2.ReadCleanReq.avgMissLatency::total 102141.86302248716
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 41.362097999999996
system.l2.ReadCleanReq.mshrMisses::total 41.362097999999996
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 4014270.0439999993
system.l2.ReadCleanReq.mshrMissLatency::total 4014270.0439999993
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.140609121918
system.l2.ReadCleanReq.mshrMissRate::total 0.13288398678600002
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 92710.67748862653
system.l2.ReadCleanReq.avgMshrMissLatency::total 92710.67748862653
system.l2.ReadExReq.hits::switch_cpus.data 127840.14643100002
system.l2.ReadExReq.hits::total 127840.14643100002
system.l2.ReadExReq.misses::switch_cpus.data 41466.67466699999
system.l2.ReadExReq.misses::total 41466.67466699999
system.l2.ReadExReq.missLatency::switch_cpus.data 3645753157.2909994
system.l2.ReadExReq.missLatency::total 3645753157.2909994
system.l2.ReadExReq.accesses::switch_cpus.data 169306.82109800001
system.l2.ReadExReq.accesses::total 169306.82109800001
system.l2.ReadExReq.missRate::switch_cpus.data 0.279204295884
system.l2.ReadExReq.missRate::total 0.279204295884
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 89038.28073625804
system.l2.ReadExReq.avgMissLatency::total 89038.28073625804
system.l2.ReadExReq.mshrMisses::switch_cpus.data 41466.67466699999
system.l2.ReadExReq.mshrMisses::total 41466.67466699999
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 3231086737.1809993
system.l2.ReadExReq.mshrMissLatency::total 3231086737.1809993
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.279204295884
system.l2.ReadExReq.mshrMissRate::total 0.279204295884
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 79038.28816767689
system.l2.ReadExReq.avgMshrMissLatency::total 79038.28816767689
system.l2.ReadSharedReq.hits::switch_cpus.data 620346.1692990001
system.l2.ReadSharedReq.hits::total 620346.1692990001
system.l2.ReadSharedReq.misses::cpu.data 1.8303079999999998
system.l2.ReadSharedReq.misses::switch_cpus.data 151515.375659
system.l2.ReadSharedReq.misses::total 151515.375659
system.l2.ReadSharedReq.missLatency::switch_cpus.data 14622333915.323496
system.l2.ReadSharedReq.missLatency::total 14622333915.323496
system.l2.ReadSharedReq.accesses::cpu.data 1.8303079999999998
system.l2.ReadSharedReq.accesses::switch_cpus.data 771861.544958
system.l2.ReadSharedReq.accesses::total 771861.544958
system.l2.ReadSharedReq.missRate::cpu.data 0.718588
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.240063220253
system.l2.ReadSharedReq.missRate::total 0.240063220253
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 96318.78503194587
system.l2.ReadSharedReq.avgMissLatency::total 96318.78503194587
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 151515.375659
system.l2.ReadSharedReq.mshrMisses::total 151515.375659
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 13107181042.0635
system.l2.ReadSharedReq.mshrMissLatency::total 13107181042.0635
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.240063220253
system.l2.ReadSharedReq.mshrMissRate::total 0.240063220253
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 86318.78985210104
system.l2.ReadSharedReq.avgMshrMissLatency::total 86318.78985210104
system.l2.WritebackClean.hits::writebacks 851.4522910000002
system.l2.WritebackClean.hits::total 851.4522910000002
system.l2.WritebackClean.accesses::writebacks 851.4522910000002
system.l2.WritebackClean.accesses::total 851.4522910000002
system.l2.WritebackDirty.hits::writebacks 749638.9258709999
system.l2.WritebackDirty.hits::total 749638.9258709999
system.l2.WritebackDirty.accesses::writebacks 749638.9258709999
system.l2.WritebackDirty.accesses::total 749638.9258709999
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 59509371351.25951
system.l2.tags.tagsInUse 31820.770968066714
system.l2.tags.totalRefs 2061379.2048960002
system.l2.tags.sampledRefs 216134.637306
system.l2.tags.avgRefs 10.42390839947
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::writebacks 7.608827269473999
system.l2.tags.occupancies::cpu.inst 0.264550208415
system.l2.tags.occupancies::cpu.data 1.5933846379099998
system.l2.tags.occupancies::switch_cpus.inst 36.856263017374005
system.l2.tags.occupancies::switch_cpus.data 31774.708920385016
system.l2.tags.avgOccs::writebacks 0.00023224551999999997
system.l2.tags.avgOccs::cpu.inst 8.067187e-06
system.l2.tags.avgOccs::cpu.data 4.8615418e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.0011247915
system.l2.tags.avgOccs::switch_cpus.data 0.9696872391090002
system.l2.tags.avgOccs::total 0.971092931615
system.l2.tags.occupanciesTaskId::1024 32768.0
system.l2.tags.ageTaskId_1024::0 23.301058999999995
system.l2.tags.ageTaskId_1024::1 220.73301300000003
system.l2.tags.ageTaskId_1024::2 2440.9704189999993
system.l2.tags.ageTaskId_1024::3 17641.868668
system.l2.tags.ratioOccsTaskId::1024 1.0
system.l2.tags.tagAccesses 15265265.901668
system.l2.tags.dataAccesses 15265265.901668
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 59509371351.25951
system.mem_ctrls.avgPriority_writebacks::samples 133547.796904
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 41.362097999999996
system.mem_ctrls.avgPriority_switch_cpus.data::samples 192892.74724299993
system.mem_ctrls.priorityMinLatency 1.8749999999999996e-08
system.mem_ctrls.priorityMaxLatency 0.0014443381750560002
system.mem_ctrls.numReadWriteTurnArounds 7890.808189
system.mem_ctrls.numWriteReadTurnArounds 7890.808189
system.mem_ctrls.numStayReadState 518482.95323000004
system.mem_ctrls.numStayWriteState 125854.900582
system.mem_ctrls.readReqs 193021.79014399997
system.mem_ctrls.writeReqs 133547.796904
system.mem_ctrls.readBursts 193021.79014399997
system.mem_ctrls.writeBursts 133547.796904
system.mem_ctrls.servicedByWrQ 89.221969
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.16805976
system.mem_ctrls.avgWrQLen 22.951769680000005
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 193021.79014399997
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 133547.796904
system.mem_ctrls.rdQLenPdf::0 151089.360732
system.mem_ctrls.rdQLenPdf::1 40497.69072200001
system.mem_ctrls.rdQLenPdf::2 1299.558387
system.mem_ctrls.rdQLenPdf::3 45.652879000000006
system.mem_ctrls.rdQLenPdf::4 0.30545500000000003
system.mem_ctrls.rdQLenPdf::5 0.0
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.0
system.mem_ctrls.wrQLenPdf::1 0.026949
system.mem_ctrls.wrQLenPdf::2 0.026949
system.mem_ctrls.wrQLenPdf::3 0.060263000000000004
system.mem_ctrls.wrQLenPdf::4 0.060263000000000004
system.mem_ctrls.wrQLenPdf::5 0.060263000000000004
system.mem_ctrls.wrQLenPdf::6 0.060263000000000004
system.mem_ctrls.wrQLenPdf::7 0.060263000000000004
system.mem_ctrls.wrQLenPdf::8 0.060263000000000004
system.mem_ctrls.wrQLenPdf::9 0.060263000000000004
system.mem_ctrls.wrQLenPdf::10 0.140426
system.mem_ctrls.wrQLenPdf::11 0.140426
system.mem_ctrls.wrQLenPdf::12 0.140426
system.mem_ctrls.wrQLenPdf::13 0.140426
system.mem_ctrls.wrQLenPdf::14 0.140426
system.mem_ctrls.wrQLenPdf::15 3319.042046
system.mem_ctrls.wrQLenPdf::16 3429.668011
system.mem_ctrls.wrQLenPdf::17 7105.958028
system.mem_ctrls.wrQLenPdf::18 7880.549155
system.mem_ctrls.wrQLenPdf::19 7911.11035
system.mem_ctrls.wrQLenPdf::20 7914.576227
system.mem_ctrls.wrQLenPdf::21 7923.759351000001
system.mem_ctrls.wrQLenPdf::22 7931.258721
system.mem_ctrls.wrQLenPdf::23 7930.131715
system.mem_ctrls.wrQLenPdf::24 7939.240236999999
system.mem_ctrls.wrQLenPdf::25 7958.944629
system.mem_ctrls.wrQLenPdf::26 7966.043734
system.mem_ctrls.wrQLenPdf::27 8031.189007999999
system.mem_ctrls.wrQLenPdf::28 8043.368719
system.mem_ctrls.wrQLenPdf::29 8316.769233
system.mem_ctrls.wrQLenPdf::30 8064.934503999999
system.mem_ctrls.wrQLenPdf::31 7979.04657
system.mem_ctrls.wrQLenPdf::32 7892.732144
system.mem_ctrls.wrQLenPdf::33 8.106208
system.mem_ctrls.wrQLenPdf::34 0.19044499999999998
system.mem_ctrls.wrQLenPdf::35 0.0
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.rdPerTurnAround::samples 7890.808189
system.mem_ctrls.rdPerTurnAround::mean 22.374548585038998
system.mem_ctrls.rdPerTurnAround::gmean 20.962321718201995
system.mem_ctrls.rdPerTurnAround::stdev 54.080926373229005
system.mem_ctrls.rdPerTurnAround::0-511 277.440574
system.mem_ctrls.rdPerTurnAround::512-1023 1.934178
system.mem_ctrls.rdPerTurnAround::14336-14847 0.149278
system.mem_ctrls.rdPerTurnAround::total 7890.808189
system.mem_ctrls.wrPerTurnAround::samples 7890.808189
system.mem_ctrls.wrPerTurnAround::mean 15.627850040691003
system.mem_ctrls.wrPerTurnAround::gmean 15.596957689207997
system.mem_ctrls.wrPerTurnAround::stdev 0.9879625181400001
system.mem_ctrls.wrPerTurnAround::16 4432.846598
system.mem_ctrls.wrPerTurnAround::17 114.21393700000002
system.mem_ctrls.wrPerTurnAround::18 2882.038359
system.mem_ctrls.wrPerTurnAround::19 435.05150999999995
system.mem_ctrls.wrPerTurnAround::total 7890.808189
system.mem_ctrls.bytesReadWrQ 5710.206016
system.mem_ctrls.bytesReadSys 12353394.569215998
system.mem_ctrls.bytesWrittenSys 8547059.001856
system.mem_ctrls.avgRdBWSys 186544354.3592294
system.mem_ctrls.avgWrBWSys 129726552.28143091
system.mem_ctrls.totGap 59509516585.69251
system.mem_ctrls.avgGap 246179.5556639
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 2647.1742719999997
system.mem_ctrls.requestorReadBytes::switch_cpus.data 12345135.823551996
system.mem_ctrls.requestorWriteBytes::writebacks 8546848.448384
system.mem_ctrls.requestorReadRate::switch_cpus.inst 63181.17269876442
system.mem_ctrls.requestorReadRate::switch_cpus.data 186413968.42539313
system.mem_ctrls.requestorWriteRate::writebacks 129722763.44767548
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 41.362097999999996
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 192981.969212
system.mem_ctrls.requestorWriteAccesses::writebacks 133547.796904
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 2309704.9085
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 8374652108.46925
system.mem_ctrls.requestorWriteTotalLat::writebacks 1345523565388.5042
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 51495.14202861001
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 43556.22214578999
system.mem_ctrls.requestorWriteAvgLat::writebacks 11233059.41901338
system.mem_ctrls.dram.bytesRead::cpu.inst 161.77318400000001
system.mem_ctrls.dram.bytesRead::cpu.data 134.549056
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 2647.1742719999997
system.mem_ctrls.dram.bytesRead::switch_cpus.data 12350840.418368
system.mem_ctrls.dram.bytesRead::total 12353388.958015999
system.mem_ctrls.dram.bytesInstRead::cpu.inst 161.77318400000001
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 2647.1742719999997
system.mem_ctrls.dram.bytesInstRead::total 2657.5568639999997
system.mem_ctrls.dram.bytesWritten::writebacks 8547059.001856
system.mem_ctrls.dram.bytesWritten::total 8547059.001856
system.mem_ctrls.dram.numReads::cpu.inst 2.5277060000000002
system.mem_ctrls.dram.numReads::cpu.data 2.102329
system.mem_ctrls.dram.numReads::switch_cpus.inst 41.362097999999996
system.mem_ctrls.dram.numReads::switch_cpus.data 192981.881537
system.mem_ctrls.dram.numReads::total 193021.70246899998
system.mem_ctrls.dram.numWrites::writebacks 133547.796904
system.mem_ctrls.dram.numWrites::total 133547.796904
system.mem_ctrls.dram.bwRead::cpu.inst 26028.161239
system.mem_ctrls.dram.bwRead::cpu.data 21976.199015999995
system.mem_ctrls.dram.bwRead::switch_cpus.inst 63181.09722799999
system.mem_ctrls.dram.bwRead::switch_cpus.data 186504294.54137
system.mem_ctrls.dram.bwRead::total 186544259.32052898
system.mem_ctrls.dram.bwInstRead::cpu.inst 26028.161239
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 63181.09722799999
system.mem_ctrls.dram.bwInstRead::total 65624.89981999999
system.mem_ctrls.dram.bwWrite::writebacks 129726552.28944099
system.mem_ctrls.dram.bwWrite::total 129726552.28944099
system.mem_ctrls.dram.bwTotal::writebacks 129726552.28944099
system.mem_ctrls.dram.bwTotal::cpu.inst 26028.161239
system.mem_ctrls.dram.bwTotal::cpu.data 21976.199015999995
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 63181.09722799999
system.mem_ctrls.dram.bwTotal::switch_cpus.data 186504294.54137
system.mem_ctrls.dram.bwTotal::total 316270811.393504
system.mem_ctrls.dram.readBursts 192932.56817500002
system.mem_ctrls.dram.writeBursts 133544.507006
system.mem_ctrls.dram.perBankRdBursts::0 11715.271075000002
system.mem_ctrls.dram.perBankRdBursts::1 12801.127570000004
system.mem_ctrls.dram.perBankRdBursts::2 11908.608912
system.mem_ctrls.dram.perBankRdBursts::3 12261.026654000001
system.mem_ctrls.dram.perBankRdBursts::4 12078.220862999999
system.mem_ctrls.dram.perBankRdBursts::5 12113.677618
system.mem_ctrls.dram.perBankRdBursts::6 12653.174611000002
system.mem_ctrls.dram.perBankRdBursts::7 12087.550483000003
system.mem_ctrls.dram.perBankRdBursts::8 12189.421556000001
system.mem_ctrls.dram.perBankRdBursts::9 11510.166727999998
system.mem_ctrls.dram.perBankRdBursts::10 12152.809809
system.mem_ctrls.dram.perBankRdBursts::11 11887.695279
system.mem_ctrls.dram.perBankRdBursts::12 12108.366245
system.mem_ctrls.dram.perBankRdBursts::13 11887.786723
system.mem_ctrls.dram.perBankRdBursts::14 11858.938637000003
system.mem_ctrls.dram.perBankRdBursts::15 11718.725412000002
system.mem_ctrls.dram.perBankWrBursts::0 8193.377951
system.mem_ctrls.dram.perBankWrBursts::1 8844.624730000001
system.mem_ctrls.dram.perBankWrBursts::2 8318.013542
system.mem_ctrls.dram.perBankWrBursts::3 8489.312725000002
system.mem_ctrls.dram.perBankWrBursts::4 8464.226953
system.mem_ctrls.dram.perBankWrBursts::5 8299.577637
system.mem_ctrls.dram.perBankWrBursts::6 8782.604235
system.mem_ctrls.dram.perBankWrBursts::7 8330.066148
system.mem_ctrls.dram.perBankWrBursts::8 8424.555473
system.mem_ctrls.dram.perBankWrBursts::9 8028.416035999998
system.mem_ctrls.dram.perBankWrBursts::10 8372.194218999999
system.mem_ctrls.dram.perBankWrBursts::11 8233.545721
system.mem_ctrls.dram.perBankWrBursts::12 8275.679446
system.mem_ctrls.dram.perBankWrBursts::13 8228.479099999999
system.mem_ctrls.dram.perBankWrBursts::14 8122.528565
system.mem_ctrls.dram.perBankWrBursts::15 8137.3045250000005
system.mem_ctrls.dram.totQLat 4759441179.684001
system.mem_ctrls.dram.totBusLat 964662840.8750001
system.mem_ctrls.dram.totMemAccLat 8376926832.965251
system.mem_ctrls.dram.avgQLat 24830.28170622
system.mem_ctrls.dram.avgBusLat 5000.0
system.mem_ctrls.dram.avgMemAccLat 43580.28170622
system.mem_ctrls.dram.readRowHits 52896.34245399998
system.mem_ctrls.dram.writeRowHits 21536.023925000005
system.mem_ctrls.dram.readRowHitRate 27.80616576
system.mem_ctrls.dram.writeRowHitRate 12.1979922
system.mem_ctrls.dram.bytesPerActivate::samples 252043.84419999996
system.mem_ctrls.dram.bytesPerActivate::mean 139.93206827454503
system.mem_ctrls.dram.bytesPerActivate::gmean 124.18558638166701
system.mem_ctrls.dram.bytesPerActivate::stdev 76.83346599459298
system.mem_ctrls.dram.bytesPerActivate::0-127 228041.37555699996
system.mem_ctrls.dram.bytesPerActivate::128-255 17572.749628
system.mem_ctrls.dram.bytesPerActivate::256-383 2007.7870199999998
system.mem_ctrls.dram.bytesPerActivate::384-511 990.459616
system.mem_ctrls.dram.bytesPerActivate::512-639 548.307498
system.mem_ctrls.dram.bytesPerActivate::640-767 307.535159
system.mem_ctrls.dram.bytesPerActivate::768-895 286.55591200000003
system.mem_ctrls.dram.bytesPerActivate::896-1023 238.761116
system.mem_ctrls.dram.bytesPerActivate::1024-1151 1615.05497
system.mem_ctrls.dram.bytesPerActivate::total 252043.84419999996
system.mem_ctrls.dram.dramBytesRead 12347684.363200001
system.mem_ctrls.dram.dramBytesWritten 8546848.448384
system.mem_ctrls.dram.avgRdBW 186.453932602258
system.mem_ctrls.dram.avgWrBW 129.722763362996
system.mem_ctrls.dram.peakBW 12800.000000000002
system.mem_ctrls.dram.busUtil 2.46950855
system.mem_ctrls.dram.busUtilRead 1.4562561500000002
system.mem_ctrls.dram.busUtilWrite 1.01420915
system.mem_ctrls.dram.pageHitRate 24.40263971
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 59509371351.25951
system.mem_ctrls.dram.rank0.actEnergy 913380624.3937201
system.mem_ctrls.dram.rank0.preEnergy 485471829.8741849
system.mem_ctrls.dram.rank0.readEnergy 696997216.59204
system.mem_ctrls.dram.rank0.writeEnergy 353507816.46762
system.mem_ctrls.dram.rank0.refreshEnergy 4697572245.996241
system.mem_ctrls.dram.rank0.actBackEnergy 21594787918.749836
system.mem_ctrls.dram.rank0.preBackEnergy 4666510690.91328
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 33408228342.986923
system.mem_ctrls.dram.rank0.averagePower 557.104961834162
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 11924151836.934998
system.mem_ctrls.dram.rank0.pwrStateTime::REF 1987140786.6525
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 45598078727.672
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 886218596.4525602
system.mem_ctrls.dram.rank1.preEnergy 471034558.86481494
system.mem_ctrls.dram.rank1.readEnergy 680541320.17746
system.mem_ctrls.dram.rank1.writeEnergy 343594510.1036999
system.mem_ctrls.dram.rank1.refreshEnergy 4697572245.996241
system.mem_ctrls.dram.rank1.actBackEnergy 21629794981.074394
system.mem_ctrls.dram.rank1.preBackEnergy 4637031059.48208
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 33345787272.151253
system.mem_ctrls.dram.rank1.averagePower 556.3137021506119
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 11845759248.141748
system.mem_ctrls.dram.rank1.pwrStateTime::REF 1987140786.6525
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 45676471316.465256
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 59509371351.25951
system.membus.transDist::ReadResp 151555.108258
system.membus.transDist::WritebackDirty 133547.796904
system.membus.transDist::CleanEvict 49567.45412300001
system.membus.transDist::ReadExReq 41466.67466699999
system.membus.transDist::ReadExResp 41466.642010999996
system.membus.transDist::ReadSharedReq 151555.196591
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 569158.7103260001
system.membus.pktCount::total 569158.7103260001
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 20900445.827776
system.membus.pktSize::total 20900445.827776
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 193021.79014399997
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 193021.79014399997
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 193021.79014399997
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 59509371351.25951
system.membus.reqLayer0.occupancy 956026732.4785
system.membus.reqLayer0.utilization 6.58e-05
system.membus.respLayer1.occupancy 1062234102.65625
system.membus.respLayer1.utilization 6.58e-05
system.membus.snoop_filter.totRequests 376137.04117099993
system.membus.snoop_filter.hitSingleRequests 183135.53667499998
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 119018742.70251901
system.switch_cpus.cpi 1.1901172912299998
system.switch_cpus.ipc 0.8663838014499999
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 119403726.884203
system.switch_cpus.instsIssued 114693531.913958
system.switch_cpus.squashedInstsIssued 1712.1609560000002
system.switch_cpus.squashedInstsExamined 17123527.401084997
system.switch_cpus.squashedOperandsExamined 12956321.942825
system.switch_cpus.numIssuedDist::samples 119011895.585205
system.switch_cpus.numIssuedDist::mean 0.9868656981559999
system.switch_cpus.numIssuedDist::stdev 1.174889055774
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 57620272.174248
system.switch_cpus.numIssuedDist::1 27532013.458111
system.switch_cpus.numIssuedDist::2 18992334.945228003
system.switch_cpus.numIssuedDist::3 12114160.598334
system.switch_cpus.numIssuedDist::4 1790079.428694
system.switch_cpus.numIssuedDist::5 510710.84689299995
system.switch_cpus.numIssuedDist::6 191474.39799599996
system.switch_cpus.numIssuedDist::7 115149.452436
system.switch_cpus.numIssuedDist::8 145700.283265
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.918228
system.switch_cpus.numIssuedDist::total 119011895.585205
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 0.0
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 22855.809690000002
system.switch_cpus.statFuBusy::MemWrite 392.92949400000003
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 0.0
system.switch_cpus.statIssuedInstType_0::IntAlu 83222209.142676
system.switch_cpus.statIssuedInstType_0::IntMult 1048521.4048169999
system.switch_cpus.statIssuedInstType_0::IntDiv 0.0
system.switch_cpus.statIssuedInstType_0::FloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::FloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::FloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::FloatMult 0.0
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::FloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::FloatMisc 57095.088185
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 10813.150826
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 50890.631156999996
system.switch_cpus.statIssuedInstType_0::SimdCmp 9864.600634999999
system.switch_cpus.statIssuedInstType_0::SimdCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdMisc 114164.70146399998
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 37479.005155000006
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 23851048.681525
system.switch_cpus.statIssuedInstType_0::MemWrite 6291445.507518001
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 114693531.913958
system.switch_cpus.issueRate 0.986814885075
system.switch_cpus.fuBusy 23248.739184000002
system.switch_cpus.fuBusyRate 0.00020017162500000001
system.switch_cpus.intInstQueueReads 346816710.83626294
system.switch_cpus.intInstQueueWrites 135714846.63029802
system.switch_cpus.intInstQueueWakeupAccesses 111631437.277903
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 1607210.126106
system.switch_cpus.vecInstQueueWrites 812407.65499
system.switch_cpus.vecInstQueueWakeupAccesses 780954.201128
system.switch_cpus.intAluAccesses 113913104.90351301
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 803675.749629
system.switch_cpus.numSquashedInsts 1344650.6222709997
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 592.104346
system.switch_cpus.idleCycles 7008.777516000001
system.switch_cpus.MemDepUnit__0.insertedLoads 24483880.768759
system.switch_cpus.MemDepUnit__0.insertedStores 6497977.032393999
system.switch_cpus.MemDepUnit__0.conflictingLoads 3976280.192403001
system.switch_cpus.MemDepUnit__0.conflictingStores 0.0
system.switch_cpus.MemDepUnit__0.MDPLookups 24483880.768759
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 2758552.919005
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 330225.24285599997
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 99531.95398600001
system.switch_cpus.branchPred.lookups_0::CallDirect 37164.725415
system.switch_cpus.branchPred.lookups_0::CallIndirect 41321.057176
system.switch_cpus.branchPred.lookups_0::DirectCond 19925410.984374
system.switch_cpus.branchPred.lookups_0::DirectUncond 851046.7916420001
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 6097.415791000001
system.switch_cpus.branchPred.lookups_0::total 20960572.928384002
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 23847.910765
system.switch_cpus.branchPred.squashes_0::CallDirect 1124.055541
system.switch_cpus.branchPred.squashes_0::CallIndirect 1678.0016520000004
system.switch_cpus.branchPred.squashes_0::DirectCond 4958332.754993
system.switch_cpus.branchPred.squashes_0::DirectUncond 174468.44632799996
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 227.471523
system.switch_cpus.branchPred.squashes_0::total 5159678.640802001
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 0.012289999999999999
system.switch_cpus.branchPred.corrected_0::CallDirect 29.356125
system.switch_cpus.branchPred.corrected_0::CallIndirect 91.16035999999998
system.switch_cpus.branchPred.corrected_0::DirectCond 1455657.772188
system.switch_cpus.branchPred.corrected_0::DirectUncond 127.50984
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 21.950504000000002
system.switch_cpus.branchPred.corrected_0::total 1455927.761307
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 75684.100362
system.switch_cpus.branchPred.committed_0::CallDirect 36040.669874
system.switch_cpus.branchPred.committed_0::CallIndirect 39643.055523999996
system.switch_cpus.branchPred.committed_0::DirectCond 14967077.705772
system.switch_cpus.branchPred.committed_0::DirectUncond 676578.1293839999
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 5869.944268000001
system.switch_cpus.branchPred.committed_0::total 15800893.605183998
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 0.000658
system.switch_cpus.branchPred.mispredicted_0::CallDirect 25.665754
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 85.401482
system.switch_cpus.branchPred.mispredicted_0::DirectCond 1392016.6110099994
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 91.146712
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 20.751644
system.switch_cpus.branchPred.mispredicted_0::total 1392239.5772600002
system.switch_cpus.branchPred.targetProvider_0::NoTarget 9909882.673389
system.switch_cpus.branchPred.targetProvider_0::BTB 10904174.232329004
system.switch_cpus.branchPred.targetProvider_0::RAS 99531.95201200001
system.switch_cpus.branchPred.targetProvider_0::Indirect 46984.070653999996
system.switch_cpus.branchPred.targetProvider_0::total 20960572.928384002
system.switch_cpus.branchPred.targetWrong_0::NoBranch 677555.7043120001
system.switch_cpus.branchPred.targetWrong_0::Return 778364.8082580001
system.switch_cpus.branchPred.targetWrong_0::CallDirect 0.010974
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 7.237763
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 1455927.761307
system.switch_cpus.branchPred.condPredicted 19925410.984374
system.switch_cpus.branchPred.condPredictedTaken 10037199.126765
system.switch_cpus.branchPred.condIncorrect 1455927.761307
system.switch_cpus.branchPred.predTakenBTBMiss 5261.119683999999
system.switch_cpus.branchPred.NotTakenMispredicted 677562.953049
system.switch_cpus.branchPred.TakenMispredicted 778364.8082580001
system.switch_cpus.branchPred.BTBLookups 20960572.928384002
system.switch_cpus.branchPred.BTBUpdates 677449.829895
system.switch_cpus.branchPred.BTBHits 20035864.466537002
system.switch_cpus.branchPred.BTBHitRatio 0.953578439696
system.switch_cpus.branchPred.BTBMispredicted 6939.4748420000005
system.switch_cpus.branchPred.indirectLookups 47418.472966999994
system.switch_cpus.branchPred.indirectHits 46984.070653999996
system.switch_cpus.branchPred.indirectMisses 434.40231300000005
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 99531.95398600001
system.switch_cpus.branchPred.btb.lookups::CallDirect 37164.725415
system.switch_cpus.branchPred.btb.lookups::CallIndirect 41321.057176
system.switch_cpus.branchPred.btb.lookups::DirectCond 19925410.984374
system.switch_cpus.branchPred.btb.lookups::DirectUncond 851046.7916420001
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 6097.415791000001
system.switch_cpus.branchPred.btb.lookups::total 20960572.928384002
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 99531.95398600001
system.switch_cpus.branchPred.btb.misses::CallDirect 56.217207
system.switch_cpus.branchPred.btb.misses::CallIndirect 41321.057176
system.switch_cpus.branchPred.btb.misses::DirectCond 777550.806871
system.switch_cpus.branchPred.btb.misses::DirectUncond 151.010816
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 6097.415791000001
system.switch_cpus.branchPred.btb.misses::total 924708.461847
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 29.356125
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 677292.9639300001
system.switch_cpus.branchPred.btb.updates::DirectUncond 127.50984
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 677449.829895
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 29.356125
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 677292.9639300001
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 127.50984
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 677449.829895
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 59509371351.25951
system.switch_cpus.branchPred.indirectBranchPred.lookups 47418.472966999994
system.switch_cpus.branchPred.indirectBranchPred.hits 46984.070653999996
system.switch_cpus.branchPred.indirectBranchPred.misses 434.40231300000005
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 113.11086399999998
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 47531.583831
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 102333.693356
system.switch_cpus.branchPred.ras.pops 102334.011179
system.switch_cpus.branchPred.ras.squashes 26649.967958000005
system.switch_cpus.branchPred.ras.used 75684.100362
system.switch_cpus.branchPred.ras.correct 75684.09970400001
system.switch_cpus.branchPred.ras.incorrect 0.000658
system.switch_cpus.commit.commitSquashedInsts 17125047.890283003
system.switch_cpus.commit.branchMispredicts 1455770.8953420003
system.switch_cpus.commit.numCommittedDist::samples 112667076.08197
system.switch_cpus.commit.numCommittedDist::mean 0.931926929737
system.switch_cpus.commit.numCommittedDist::stdev 1.1414222117499997
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 60219766.65114898
system.switch_cpus.commit.numCommittedDist::1 21706995.793514997
system.switch_cpus.commit.numCommittedDist::2 11641901.675801001
system.switch_cpus.commit.numCommittedDist::3 19098411.961505
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 2.9999999999999996
system.switch_cpus.commit.numCommittedDist::total 112667076.08197
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.0
system.switch_cpus.commit.functionCalls 75683.725398
system.switch_cpus.commit.committedInstType_0::No_OpClass 0.0
system.switch_cpus.commit.committedInstType_0::IntAlu 74503334.67901601
system.switch_cpus.commit.committedInstType_0::IntMult 1001093.136498
system.switch_cpus.commit.committedInstType_0::IntDiv 0.0
system.switch_cpus.commit.committedInstType_0::FloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::FloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::FloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::FloatMult 0.0
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::FloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::FloatMisc 57085.50992
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 10576.20305
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 50576.327914
system.switch_cpus.commit.committedInstType_0::SimdCmp 8281.405428
system.switch_cpus.commit.committedInstType_0::SimdCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdMisc 108500.78785700002
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 37474.673962999994
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 20953895.860121995
system.switch_cpus.commit.committedInstType_0::MemWrite 5555216.445863999
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 102286035.02963202
system.switch_cpus.commit.commitEligibleSamples 19098411.961505
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 0.0
system.switch_cpus.commitStats0.numInsts 100005837.33859201
system.switch_cpus.commitStats0.numOps 102286035.02963202
system.switch_cpus.commitStats0.numInstsNotNOP 99999999.78101999
system.switch_cpus.commitStats0.numOpsNotNOP 102280197.47206001
system.switch_cpus.commitStats0.cpi 1.1901172912299998
system.switch_cpus.commitStats0.ipc 0.8663838014499999
system.switch_cpus.commitStats0.numMemRefs 26509112.305986
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 88118944.512673
system.switch_cpus.commitStats0.numLoadInsts 20953895.860121995
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 5555216.445863999
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 774822.9491980001
system.switch_cpus.commitStats0.committedInstType::No_OpClass 0.0
system.switch_cpus.commitStats0.committedInstType::IntAlu 74503334.67901601
system.switch_cpus.commitStats0.committedInstType::IntMult 1001093.136498
system.switch_cpus.commitStats0.committedInstType::IntDiv 0.0
system.switch_cpus.commitStats0.committedInstType::FloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::FloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMisc 57085.50992
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 10576.20305
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 50576.327914
system.switch_cpus.commitStats0.committedInstType::SimdCmp 8281.405428
system.switch_cpus.commitStats0.committedInstType::SimdCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMisc 108500.78785700002
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 37474.673962999994
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 20953895.860121995
system.switch_cpus.commitStats0.committedInstType::MemWrite 5555216.445863999
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 102286035.02963202
system.switch_cpus.commitStats0.committedControl::IsControl 15800893.803725999
system.switch_cpus.commitStats0.committedControl::IsDirectControl 15679696.703572003
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 121197.10015400001
system.switch_cpus.commitStats0.committedControl::IsCondControl 14967077.968039999
system.switch_cpus.commitStats0.committedControl::IsUncondControl 833815.8356860001
system.switch_cpus.commitStats0.committedControl::IsCall 75683.725398
system.switch_cpus.commitStats0.committedControl::IsReturn 75684.100362
system.switch_cpus.decode.idleCycles 35349176.787296996
system.switch_cpus.decode.blockedCycles 23736187.190482
system.switch_cpus.decode.runCycles 57357427.27918801
system.switch_cpus.decode.unblockCycles 1113220.96622
system.switch_cpus.decode.squashCycles 1455883.3620179999
system.switch_cpus.decode.branchResolved 10352968.799895
system.switch_cpus.decode.branchMispred 167.80076400000002
system.switch_cpus.decode.decodedInsts 125213341.60711901
system.switch_cpus.decode.squashedInsts 111.53039099999998
system.switch_cpus.executeStats0.numInsts 113348881.940795
system.switch_cpus.executeStats0.numNop 5855.954635000001
system.switch_cpus.executeStats0.numBranches 17578266.367558002
system.switch_cpus.executeStats0.numLoadInsts 23374736.165998
system.switch_cpus.executeStats0.numStoreInsts 6216057.360152
system.switch_cpus.executeStats0.instRate 0.9756581281669999
system.switch_cpus.executeStats0.numCCRegReads 53427578.990853
system.switch_cpus.executeStats0.numCCRegWrites 53862349.39166398
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 151581046.38188198
system.switch_cpus.executeStats0.numIntRegWrites 73046140.48616701
system.switch_cpus.executeStats0.numMemRefs 29590793.52615
system.switch_cpus.executeStats0.numMiscRegReads 10546712.023920998
system.switch_cpus.executeStats0.numMiscRegWrites 1.0
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 24864.654462000002
system.switch_cpus.executeStats0.numVecPredRegWrites 9686.310302
system.switch_cpus.executeStats0.numVecRegReads 619258.6086099999
system.switch_cpus.executeStats0.numVecRegWrites 320448.697466
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 11050690.254995
system.switch_cpus.fetch.cycles 77842486.69336699
system.switch_cpus.fetch.squashCycles 2912080.455966
system.switch_cpus.fetch.cacheLines 38834571.93999
system.switch_cpus.fetch.icacheSquashes 508047.028347
system.switch_cpus.fetch.nisnDist::samples 119011895.585205
system.switch_cpus.fetch.nisnDist::mean 1.107792335208
system.switch_cpus.fetch.nisnDist::stdev 1.256710156165
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 56964271.347471006
system.switch_cpus.fetch.nisnDist::1 26609100.678980004
system.switch_cpus.fetch.nisnDist::2 3310062.4972100006
system.switch_cpus.fetch.nisnDist::3 32128461.061544
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 2.9999999999999996
system.switch_cpus.fetch.nisnDist::total 119011895.585205
system.switch_cpus.fetchStats0.numInsts 126998874.635727
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 1.08549321289
system.switch_cpus.fetchStats0.numBranches 20960572.928384002
system.switch_cpus.fetchStats0.branchRate 0.174817586181
system.switch_cpus.fetchStats0.icacheStallCycles 39713368.66385501
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 1455883.3620179999
system.switch_cpus.iew.blockCycles 8861951.154695
system.switch_cpus.iew.unblockCycles 874340.601847
system.switch_cpus.iew.dispatchedInsts 119409582.83883798
system.switch_cpus.iew.dispSquashedInsts 246258.10065200002
system.switch_cpus.iew.dispLoadInsts 24483880.768759
system.switch_cpus.iew.dispStoreInsts 6497977.032393999
system.switch_cpus.iew.dispNonSpecInsts 0.0
system.switch_cpus.iew.iqFullEvents 23816.417711
system.switch_cpus.iew.lsqFullEvents 817735.4326579999
system.switch_cpus.iew.predictedTakenIncorrect 856550.6010289999
system.switch_cpus.iew.predictedNotTakenIncorrect 741583.915412
system.switch_cpus.iew.branchMispredicts 1598134.516441
system.switch_cpus.iew.instsToCommit 112725430.15476799
system.switch_cpus.iew.writebackCount 112412391.47903101
system.switch_cpus.iew.producerInst 61290851.341993004
system.switch_cpus.iew.consumerInst 100144956.89382
system.switch_cpus.iew.wbRate 0.967923837536
system.switch_cpus.iew.wbFanout 0.623990522615
system.switch_cpus.lsq0.forwLoads 229166.52246900002
system.switch_cpus.lsq0.squashedLoads 3529984.978579
system.switch_cpus.lsq0.ignoredResponses 680.109067
system.switch_cpus.lsq0.memOrderViolation 0.0
system.switch_cpus.lsq0.squashedStores 942761.0445079999
system.switch_cpus.lsq0.rescheduledLoads 18035.177635000004
system.switch_cpus.lsq0.blockedByCache 4152.820763000001
system.switch_cpus.lsq0.loadToUse::samples 20953895.443332996
system.switch_cpus.lsq0.loadToUse::mean 5.715589366813
system.switch_cpus.lsq0.loadToUse::stdev 18.980149999692
system.switch_cpus.lsq0.loadToUse::0-9 19906471.500152998
system.switch_cpus.lsq0.loadToUse::10-19 75576.897521
system.switch_cpus.lsq0.loadToUse::20-29 679794.4669559998
system.switch_cpus.lsq0.loadToUse::30-39 79686.992005
system.switch_cpus.lsq0.loadToUse::40-49 1065.555462
system.switch_cpus.lsq0.loadToUse::50-59 1667.079682
system.switch_cpus.lsq0.loadToUse::60-69 1609.5822959999998
system.switch_cpus.lsq0.loadToUse::70-79 1552.9052299999998
system.switch_cpus.lsq0.loadToUse::80-89 1635.1524800000004
system.switch_cpus.lsq0.loadToUse::90-99 2321.643763
system.switch_cpus.lsq0.loadToUse::100-109 2545.5647449999997
system.switch_cpus.lsq0.loadToUse::110-119 3765.926509
system.switch_cpus.lsq0.loadToUse::120-129 3908.680229
system.switch_cpus.lsq0.loadToUse::130-139 15110.430148
system.switch_cpus.lsq0.loadToUse::140-149 44519.191266
system.switch_cpus.lsq0.loadToUse::150-159 4576.421648999999
system.switch_cpus.lsq0.loadToUse::160-169 5451.015853
system.switch_cpus.lsq0.loadToUse::170-179 47623.964481999996
system.switch_cpus.lsq0.loadToUse::180-189 4360.540327999999
system.switch_cpus.lsq0.loadToUse::190-199 4586.968162
system.switch_cpus.lsq0.loadToUse::200-209 50341.93907700001
system.switch_cpus.lsq0.loadToUse::210-219 2161.4303509999995
system.switch_cpus.lsq0.loadToUse::220-229 180.503556
system.switch_cpus.lsq0.loadToUse::230-239 230.09565600000002
system.switch_cpus.lsq0.loadToUse::240-249 212.807197
system.switch_cpus.lsq0.loadToUse::250-259 262.46281600000003
system.switch_cpus.lsq0.loadToUse::260-269 414.438994
system.switch_cpus.lsq0.loadToUse::270-279 310.662716
system.switch_cpus.lsq0.loadToUse::280-289 290.0965520000001
system.switch_cpus.lsq0.loadToUse::290-299 513.407453
system.switch_cpus.lsq0.loadToUse::overflows 11148.433661999998
system.switch_cpus.lsq0.loadToUse::min_value 1.1968580000000002
system.switch_cpus.lsq0.loadToUse::max_value 1720.876928
system.switch_cpus.lsq0.loadToUse::total 20953895.443332996
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 59509371351.25951
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 59509371351.25951
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 59509371351.25951
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 59509371351.25951
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 59509371351.25951
system.switch_cpus.rename.squashCycles 1455883.3620179999
system.switch_cpus.rename.idleCycles 36335444.160133995
system.switch_cpus.rename.blockCycles 20433672.752058003
system.switch_cpus.rename.serializeStallCycles 68.006011
system.switch_cpus.rename.runCycles 57302839.146424
system.switch_cpus.rename.unblockCycles 3483988.1585600004
system.switch_cpus.rename.renamedInsts 123723018.763428
system.switch_cpus.rename.ROBFullEvents 394741.584587
system.switch_cpus.rename.IQFullEvents 103234.462118
system.switch_cpus.rename.LQFullEvents 359477.600101
system.switch_cpus.rename.SQFullEvents 2488295.491975
system.switch_cpus.rename.fullRegistersEvents 65115.55474599999
system.switch_cpus.rename.renamedOperands 158757536.811526
system.switch_cpus.rename.lookups 235645016.997195
system.switch_cpus.rename.intLookups 164854779.07266703
system.switch_cpus.rename.vecLookups 628655.792377
system.switch_cpus.rename.vecPredLookups 19391.968149
system.switch_cpus.rename.committedMaps 130105176.79479899
system.switch_cpus.rename.undoneMaps 28652354.838635
system.switch_cpus.rename.serializing 4.306461
system.switch_cpus.rename.tempSerializing 0.0
system.switch_cpus.rename.skidInsts 1046620.9470379998
system.switch_cpus.rob.reads 212978284.973592
system.switch_cpus.rob.writes 245184381.41483
system.switch_cpus.rob.squashedLoads 3635846.6504849996
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 962759.379539
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999999.78101999
system.switch_cpus.thread_0.numOps 102280197.47206001
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 772723.067284
system.tol2bus.transDist::WritebackDirty 883186.7227750001
system.tol2bus.transDist::WritebackClean 851.4522910000002
system.tol2bus.transDist::CleanEvict 241347.90793999998
system.tol2bus.transDist::ReadExReq 169306.82109800001
system.tol2bus.transDist::ReadExResp 169306.78844200002
system.tol2bus.transDist::ReadCleanReq 863.568516
system.tol2bus.transDist::ReadSharedReq 771861.544958
system.tol2bus.pktCount::total 2826079.370376
system.tol2bus.pktSize::total 108321289.777536
system.tol2bus.snoops 183366.63730599996
system.tol2bus.snoopTraffic 8547059.001856
system.tol2bus.snoopFanout::samples 1125396.78737
system.tol2bus.snoopFanout::mean 0.00028203176
system.tol2bus.snoopFanout::stdev 0.016480085117999997
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 1125121.893779
system.tol2bus.snoopFanout::1 274.893591
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9993420000000001
system.tol2bus.snoopFanout::total 1125396.78737
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 59509371351.25951
system.tol2bus.reqLayer0.occupancy 1692515176.044
system.tol2bus.reqLayer0.utilization 0.0
system.tol2bus.respLayer0.occupancy 1310621.1189549998
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 1411752019.762322
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 1884049.5957640002
system.tol2bus.snoop_filter.hitSingleRequests 942019.3573670001
system.tol2bus.snoop_filter.hitMultiRequests 23.595644999999998
system.tol2bus.snoop_filter.totSnoops 251.38627899999997
system.tol2bus.snoop_filter.hitSingleSnoops 251.38627899999997
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 1.0
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.tags.ageTaskId_1024::4 12441.126840999998
system.mem_ctrls.rdPerTurnAround::12-15 4.361235
system.mem_ctrls.rdPerTurnAround::16-19 456.19986
system.mem_ctrls.rdPerTurnAround::20-23 1289.0421
system.mem_ctrls.rdPerTurnAround::24-27 763.349664
system.mem_ctrls.rdPerTurnAround::28-31 195.60829200000003
system.mem_ctrls.rdPerTurnAround::32-35 61.368636
system.mem_ctrls.rdPerTurnAround::36-39 28.803525
system.mem_ctrls.rdPerTurnAround::40-43 16.420218
system.mem_ctrls.rdPerTurnAround::44-47 11.100918
system.mem_ctrls.rdPerTurnAround::48-51 6.312576
system.mem_ctrls.rdPerTurnAround::52-55 5.525678999999999
system.mem_ctrls.rdPerTurnAround::56-59 3.06414
system.mem_ctrls.rdPerTurnAround::60-63 2.988732
system.mem_ctrls.rdPerTurnAround::64-67 2.8355249999999996
system.mem_ctrls.rdPerTurnAround::68-71 1.61511
system.mem_ctrls.rdPerTurnAround::72-75 0.884133
system.mem_ctrls.rdPerTurnAround::88-91 0.120744
system.mem_ctrls.rdPerTurnAround::104-107 0.120744
system.mem_ctrls.wrPerTurnAround::20 25.158128
system.mem_ctrls.rdPerTurnAround::15872-16383 0.346284
system.mem_ctrls.rdPerTurnAround::76-79 0.82053
system.mem_ctrls.rdPerTurnAround::80-83 0.254463
system.mem_ctrls.rdPerTurnAround::108-111 0.254463
system.mem_ctrls.dram.bytesPerActivate::64-127 13.870494
system.mem_ctrls.dram.bytesPerActivate::192-255 13.870494
system.mem_ctrls.dram.bytesPerActivate::320-383 13.789380000000001
system.mem_ctrls.dram.bytesPerActivate::448-511 13.789380000000001
system.mem_ctrls.dram.bytesPerActivate::576-639 13.870494
system.mem_ctrls.dram.bytesPerActivate::704-767 13.870494
system.mem_ctrls.dram.bytesPerActivate::768-831 401.027616
system.mem_ctrls.rdPerTurnAround::1024-1535 0.257585
system.mem_ctrls.rdPerTurnAround::12-13 0.138815
system.mem_ctrls.rdPerTurnAround::14-15 6.016363999999999
system.mem_ctrls.rdPerTurnAround::16-17 135.011734
system.mem_ctrls.rdPerTurnAround::18-19 445.841546
system.mem_ctrls.rdPerTurnAround::20-21 694.1658749999999
system.mem_ctrls.rdPerTurnAround::22-23 632.09897
system.mem_ctrls.rdPerTurnAround::24-25 438.752975
system.mem_ctrls.rdPerTurnAround::26-27 256.287673
system.mem_ctrls.rdPerTurnAround::28-29 127.027942
system.mem_ctrls.rdPerTurnAround::30-31 52.122437000000005
system.mem_ctrls.rdPerTurnAround::32-33 20.153663
system.mem_ctrls.rdPerTurnAround::34-35 7.646103999999999
system.mem_ctrls.rdPerTurnAround::36-37 2.996803
system.mem_ctrls.rdPerTurnAround::38-39 1.745661
system.mem_ctrls.rdPerTurnAround::40-41 0.40766899999999995
system.mem_ctrls.rdPerTurnAround::44-45 0.028534
system.mem_ctrls.wrPerTurnAround::21 1.499657
system.l2.ReadExReq.misses::cpu.data 0.272021
system.l2.ReadExReq.accesses::cpu.data 0.272021
system.l2.ReadExReq.missRate::cpu.data 0.260389
system.mem_ctrls.rdPerTurnAround::0-2047 50.731142
system.mem_ctrls.rdPerTurnAround::32768-34815 0.000658
system.mem_ctrls.rdPerTurnAround::0-127 450.023308
system.mem_ctrls.rdPerTurnAround::128-255 0.000658
system.mem_ctrls.rdPerTurnAround::1408-1535 0.000658
system.mem_ctrls.rdPerTurnAround::2304-2431 0.000658
system.mem_ctrls.rdPerTurnAround::14848-15359 0.066359
system.mem_ctrls.rdPerTurnAround::0-15 0.276925
system.mem_ctrls.rdPerTurnAround::16-31 279.638865
system.mem_ctrls.rdPerTurnAround::32-47 11.40931
system.mem_ctrls.rdPerTurnAround::48-63 2.65848
system.mem_ctrls.rdPerTurnAround::64-79 0.99693
system.mem_ctrls.rdPerTurnAround::80-95 0.38769499999999996
system.mem_ctrls.rdPerTurnAround::96-111 0.609235
system.mem_ctrls.rdPerTurnAround::112-127 0.276925
system.mem_ctrls.rdPerTurnAround::128-143 0.22154
system.mem_ctrls.rdPerTurnAround::144-159 0.33231
system.mem_ctrls.rdPerTurnAround::160-175 0.055385
system.mem_ctrls.rdPerTurnAround::288-303 0.055385
system.mem_ctrls.rdPerTurnAround::0-1023 1201.728778
system.mem_ctrls.rdPerTurnAround::16384-17407 0.032582
system.mem_ctrls.rdPerTurnAround::8-15 0.521312
system.mem_ctrls.rdPerTurnAround::16-23 121.04213
system.mem_ctrls.rdPerTurnAround::24-31 62.101292
system.mem_ctrls.rdPerTurnAround::32-39 5.929924
system.mem_ctrls.rdPerTurnAround::40-47 2.182994
system.mem_ctrls.rdPerTurnAround::48-55 1.1403699999999999
system.mem_ctrls.rdPerTurnAround::56-63 0.586476
system.mem_ctrls.rdPerTurnAround::64-71 0.260656
system.mem_ctrls.rdPerTurnAround::72-79 0.228074
system.mem_ctrls.rdPerTurnAround::80-87 0.358402
system.mem_ctrls.rdPerTurnAround::88-95 0.195492
system.mem_ctrls.rdPerTurnAround::96-103 0.228074
system.mem_ctrls.rdPerTurnAround::104-111 0.065164
system.mem_ctrls.rdPerTurnAround::112-119 0.097746
system.mem_ctrls.rdPerTurnAround::120-127 0.097746
system.mem_ctrls.rdPerTurnAround::128-135 0.097746
system.mem_ctrls.rdPerTurnAround::144-151 0.032582
system.mem_ctrls.rdPerTurnAround::24576-25599 0.024607
system.mem_ctrls.rdPerTurnAround::17408-18431 0.113477
system.mem_ctrls.rdPerTurnAround::12800-13311 0.070359
system.mem_ctrls.rdPerTurnAround::15360-15871 0.088333
system.mem_ctrls.rdPerTurnAround::42-43 0.088333
system.mem_ctrls.rdPerTurnAround::54-55 0.088333
system.mem_ctrls.rdPerTurnAround::2048-3071 0.026949
system.mem_ctrls.rdPerTurnAround::19456-20479 0.026949
CPI 1.1901874296314627

Per-Address PND Load Violations:
