library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Control_Data is
	port(KEY      : in std_logic_vector(2 downto 0);
		  CLOCK_50 : in std_logic);
end Control_Data;

architecture Structural of Control_Data is
begin
	
	Control_Path : entity work.Control_Path(Behavioral)
						
		  