

================================================================
== Vitis HLS Report for 'quantl'
================================================================
* Date:           Wed Jul  9 03:19:59 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.541 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       62|       64|  0.496 us|  0.512 us|   62|   64|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |                 |       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |     Instance    | Module|   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |wd_abs_r_fu_116  |abs_r  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        +-----------------+-------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- quantl_label9  |       60|       61|         2|          -|          -|    30|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.10>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%mil = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:485]   --->   Operation 5 'alloca' 'mil' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:27]   --->   Operation 6 'specpipeline' 'specpipeline_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%detl_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %detl" [data/benchmarks/adpcm/adpcm.c:489]   --->   Operation 7 'read' 'detl_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%el_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %el" [data/benchmarks/adpcm/adpcm.c:489]   --->   Operation 8 'read' 'el_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.10ns)   --->   "%wd = call i32 @abs, i32 %el_read" [data/benchmarks/adpcm/adpcm.c:489]   --->   Operation 9 'call' 'wd' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln493 = zext i15 %detl_read" [data/benchmarks/adpcm/adpcm.c:493]   --->   Operation 10 'zext' 'zext_ln493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln485 = store i5 0, i5 %mil" [data/benchmarks/adpcm/adpcm.c:485]   --->   Operation 11 'store' 'store_ln485' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln493 = br void %for.body" [data/benchmarks/adpcm/adpcm.c:493]   --->   Operation 12 'br' 'br_ln493' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%mil_1 = load i5 %mil" [data/benchmarks/adpcm/adpcm.c:493]   --->   Operation 13 'load' 'mil_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.70ns)   --->   "%icmp_ln493 = icmp_eq  i5 %mil_1, i5 30" [data/benchmarks/adpcm/adpcm.c:493]   --->   Operation 14 'icmp' 'icmp_ln493' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.70ns)   --->   "%add_ln493 = add i5 %mil_1, i5 1" [data/benchmarks/adpcm/adpcm.c:493]   --->   Operation 15 'add' 'add_ln493' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.38ns)   --->   "%br_ln493 = br i1 %icmp_ln493, void %for.body.split, void %for.end_ifconv" [data/benchmarks/adpcm/adpcm.c:493]   --->   Operation 16 'br' 'br_ln493' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln493_1 = zext i5 %mil_1" [data/benchmarks/adpcm/adpcm.c:493]   --->   Operation 17 'zext' 'zext_ln493_1' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%decis_levl_addr = getelementptr i15 %decis_levl, i64 0, i64 %zext_ln493_1" [data/benchmarks/adpcm/adpcm.c:495]   --->   Operation 18 'getelementptr' 'decis_levl_addr' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (0.68ns)   --->   "%decis_levl_load = load i5 %decis_levl_addr" [data/benchmarks/adpcm/adpcm.c:495]   --->   Operation 19 'load' 'decis_levl_load' <Predicate = (!icmp_ln493)> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 30> <ROM>

State 3 <SV = 2> <Delay = 4.54>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln494 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30" [data/benchmarks/adpcm/adpcm.c:494]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln494' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln498 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [data/benchmarks/adpcm/adpcm.c:498]   --->   Operation 21 'specloopname' 'specloopname_ln498' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (0.68ns)   --->   "%decis_levl_load = load i5 %decis_levl_addr" [data/benchmarks/adpcm/adpcm.c:495]   --->   Operation 22 'load' 'decis_levl_load' <Predicate = (!icmp_ln493)> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 30> <ROM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln495 = zext i15 %decis_levl_load" [data/benchmarks/adpcm/adpcm.c:495]   --->   Operation 23 'zext' 'zext_ln495' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.92ns)   --->   "%mul_ln495 = mul i30 %zext_ln495, i30 %zext_ln493" [data/benchmarks/adpcm/adpcm.c:495]   --->   Operation 24 'mul' 'mul_ln495' <Predicate = (!icmp_ln493)> <Delay = 1.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%decis = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln495, i32 15, i32 29" [data/benchmarks/adpcm/adpcm.c:495]   --->   Operation 25 'partselect' 'decis' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln486 = zext i15 %decis" [data/benchmarks/adpcm/adpcm.c:486]   --->   Operation 26 'zext' 'zext_ln486' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.88ns)   --->   "%icmp_ln496 = icmp_slt  i32 %zext_ln486, i32 %wd" [data/benchmarks/adpcm/adpcm.c:496]   --->   Operation 27 'icmp' 'icmp_ln496' <Predicate = (!icmp_ln493)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.38ns)   --->   "%br_ln496 = br i1 %icmp_ln496, void %for.end_ifconv, void %for.inc" [data/benchmarks/adpcm/adpcm.c:496]   --->   Operation 28 'br' 'br_ln496' <Predicate = (!icmp_ln493)> <Delay = 0.38>
ST_3 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln485 = store i5 %add_ln493, i5 %mil" [data/benchmarks/adpcm/adpcm.c:485]   --->   Operation 29 'store' 'store_ln485' <Predicate = (!icmp_ln493 & icmp_ln496)> <Delay = 0.38>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln493 = br void %for.body" [data/benchmarks/adpcm/adpcm.c:493]   --->   Operation 30 'br' 'br_ln493' <Predicate = (!icmp_ln493 & icmp_ln496)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%mil_02 = phi i5 %mil_1, void %for.body.split, i5 30, void %for.body"   --->   Operation 31 'phi' 'mil_02' <Predicate = (!icmp_ln496) | (icmp_ln493)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %el_read, i32 31" [data/benchmarks/adpcm/adpcm.c:501]   --->   Operation 32 'bitselect' 'tmp' <Predicate = (!icmp_ln496) | (icmp_ln493)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i5 %mil_02" [data/benchmarks/adpcm/adpcm.c:502]   --->   Operation 33 'zext' 'zext_ln502' <Predicate = (!icmp_ln496) | (icmp_ln493)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%quant26bt_pos_addr = getelementptr i6 %quant26bt_pos, i64 0, i64 %zext_ln502" [data/benchmarks/adpcm/adpcm.c:502]   --->   Operation 34 'getelementptr' 'quant26bt_pos_addr' <Predicate = (!icmp_ln496) | (icmp_ln493)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (0.66ns)   --->   "%ril = load i5 %quant26bt_pos_addr" [data/benchmarks/adpcm/adpcm.c:502]   --->   Operation 35 'load' 'ril' <Predicate = (!icmp_ln496) | (icmp_ln493)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 31> <ROM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%quant26bt_neg_addr = getelementptr i6 %quant26bt_neg, i64 0, i64 %zext_ln502" [data/benchmarks/adpcm/adpcm.c:504]   --->   Operation 36 'getelementptr' 'quant26bt_neg_addr' <Predicate = (!icmp_ln496) | (icmp_ln493)> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (0.66ns)   --->   "%ril_1 = load i5 %quant26bt_neg_addr" [data/benchmarks/adpcm/adpcm.c:504]   --->   Operation 37 'load' 'ril_1' <Predicate = (!icmp_ln496) | (icmp_ln493)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 31> <ROM>

State 4 <SV = 3> <Delay = 0.96>
ST_4 : Operation 38 [1/2] (0.66ns)   --->   "%ril = load i5 %quant26bt_pos_addr" [data/benchmarks/adpcm/adpcm.c:502]   --->   Operation 38 'load' 'ril' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 31> <ROM>
ST_4 : Operation 39 [1/2] (0.66ns)   --->   "%ril_1 = load i5 %quant26bt_neg_addr" [data/benchmarks/adpcm/adpcm.c:504]   --->   Operation 39 'load' 'ril_1' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 31> <ROM>
ST_4 : Operation 40 [1/1] (0.29ns)   --->   "%ril_2 = select i1 %tmp, i6 %ril_1, i6 %ril" [data/benchmarks/adpcm/adpcm.c:501]   --->   Operation 40 'select' 'ril_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln505 = ret i6 %ril_2" [data/benchmarks/adpcm/adpcm.c:505]   --->   Operation 41 'ret' 'ret_ln505' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ el]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ detl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ decis_levl]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ quant26bt_pos]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ quant26bt_neg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mil                     (alloca           ) [ 01110]
specpipeline_ln27       (specpipeline     ) [ 00000]
detl_read               (read             ) [ 00000]
el_read                 (read             ) [ 00110]
wd                      (call             ) [ 00110]
zext_ln493              (zext             ) [ 00110]
store_ln485             (store            ) [ 00000]
br_ln493                (br               ) [ 00000]
mil_1                   (load             ) [ 00110]
icmp_ln493              (icmp             ) [ 00110]
add_ln493               (add              ) [ 00010]
br_ln493                (br               ) [ 00110]
zext_ln493_1            (zext             ) [ 00000]
decis_levl_addr         (getelementptr    ) [ 00010]
speclooptripcount_ln494 (speclooptripcount) [ 00000]
specloopname_ln498      (specloopname     ) [ 00000]
decis_levl_load         (load             ) [ 00000]
zext_ln495              (zext             ) [ 00000]
mul_ln495               (mul              ) [ 00000]
decis                   (partselect       ) [ 00000]
zext_ln486              (zext             ) [ 00000]
icmp_ln496              (icmp             ) [ 00110]
br_ln496                (br               ) [ 00000]
store_ln485             (store            ) [ 00000]
br_ln493                (br               ) [ 00000]
mil_02                  (phi              ) [ 00010]
tmp                     (bitselect        ) [ 00001]
zext_ln502              (zext             ) [ 00000]
quant26bt_pos_addr      (getelementptr    ) [ 00001]
quant26bt_neg_addr      (getelementptr    ) [ 00001]
ril                     (load             ) [ 00000]
ril_1                   (load             ) [ 00000]
ril_2                   (select           ) [ 00000]
ret_ln505               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="el">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="el"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="detl">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="detl"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="decis_levl">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decis_levl"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="quant26bt_pos">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quant26bt_pos"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="quant26bt_neg">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quant26bt_neg"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="abs"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="mil_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mil/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="detl_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="15" slack="0"/>
<pin id="56" dir="0" index="1" bw="15" slack="0"/>
<pin id="57" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="detl_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="el_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="el_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="decis_levl_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="15" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="5" slack="0"/>
<pin id="70" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decis_levl_addr/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="5" slack="0"/>
<pin id="75" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="decis_levl_load/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="quant26bt_pos_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="6" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="5" slack="0"/>
<pin id="83" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="quant26bt_pos_addr/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ril/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="quant26bt_neg_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="5" slack="0"/>
<pin id="96" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="quant26bt_neg_addr/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="5" slack="0"/>
<pin id="101" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ril_1/3 "/>
</bind>
</comp>

<comp id="105" class="1005" name="mil_02_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="1"/>
<pin id="107" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mil_02 (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="mil_02_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="2" slack="1"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mil_02/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="wd_abs_r_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="wd/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln493_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="15" slack="0"/>
<pin id="124" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln493/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln485_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="5" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln485/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="mil_1_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="1"/>
<pin id="133" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mil_1/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln493_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="0"/>
<pin id="136" dir="0" index="1" bw="2" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln493/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln493_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln493/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln493_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln493_1/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln495_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="15" slack="0"/>
<pin id="153" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln495/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="mul_ln495_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="15" slack="0"/>
<pin id="157" dir="0" index="1" bw="15" slack="2"/>
<pin id="158" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln495/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="decis_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="15" slack="0"/>
<pin id="162" dir="0" index="1" bw="30" slack="0"/>
<pin id="163" dir="0" index="2" bw="5" slack="0"/>
<pin id="164" dir="0" index="3" bw="6" slack="0"/>
<pin id="165" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="decis/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln486_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="15" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln486/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln496_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="15" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="2"/>
<pin id="177" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln496/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln485_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="1"/>
<pin id="181" dir="0" index="1" bw="5" slack="2"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln485/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="2"/>
<pin id="186" dir="0" index="2" bw="6" slack="0"/>
<pin id="187" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln502_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln502/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="ril_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="6" slack="0"/>
<pin id="199" dir="0" index="2" bw="6" slack="0"/>
<pin id="200" dir="1" index="3" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ril_2/4 "/>
</bind>
</comp>

<comp id="203" class="1005" name="mil_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="0"/>
<pin id="205" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="mil "/>
</bind>
</comp>

<comp id="210" class="1005" name="el_read_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="2"/>
<pin id="212" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="el_read "/>
</bind>
</comp>

<comp id="215" class="1005" name="wd_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="2"/>
<pin id="217" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="wd "/>
</bind>
</comp>

<comp id="220" class="1005" name="zext_ln493_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="30" slack="2"/>
<pin id="222" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln493 "/>
</bind>
</comp>

<comp id="228" class="1005" name="icmp_ln493_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln493 "/>
</bind>
</comp>

<comp id="232" class="1005" name="add_ln493_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="1"/>
<pin id="234" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln493 "/>
</bind>
</comp>

<comp id="237" class="1005" name="decis_levl_addr_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="1"/>
<pin id="239" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="decis_levl_addr "/>
</bind>
</comp>

<comp id="245" class="1005" name="tmp_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="250" class="1005" name="quant26bt_pos_addr_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="1"/>
<pin id="252" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="quant26bt_pos_addr "/>
</bind>
</comp>

<comp id="255" class="1005" name="quant26bt_neg_addr_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="1"/>
<pin id="257" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="quant26bt_neg_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="18" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="20" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="30" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="30" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="60" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="54" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="131" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="131" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="131" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="154"><net_src comp="73" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="155" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="44" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="173"><net_src comp="160" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="188"><net_src comp="46" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="48" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="193"><net_src comp="109" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="201"><net_src comp="99" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="202"><net_src comp="86" pin="3"/><net_sink comp="196" pin=2"/></net>

<net id="206"><net_src comp="50" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="208"><net_src comp="203" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="209"><net_src comp="203" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="213"><net_src comp="60" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="218"><net_src comp="116" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="223"><net_src comp="122" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="231"><net_src comp="134" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="140" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="240"><net_src comp="66" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="248"><net_src comp="183" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="253"><net_src comp="79" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="258"><net_src comp="92" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="99" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: quantl : el | {1 }
	Port: quantl : detl | {1 }
	Port: quantl : decis_levl | {2 3 }
	Port: quantl : quant26bt_pos | {3 4 }
	Port: quantl : quant26bt_neg | {3 4 }
  - Chain level:
	State 1
		store_ln485 : 1
	State 2
		icmp_ln493 : 1
		add_ln493 : 1
		br_ln493 : 2
		zext_ln493_1 : 1
		decis_levl_addr : 2
		decis_levl_load : 3
	State 3
		zext_ln495 : 1
		mul_ln495 : 2
		decis : 3
		zext_ln486 : 4
		icmp_ln496 : 5
		br_ln496 : 6
		mil_02 : 7
		zext_ln502 : 8
		quant26bt_pos_addr : 9
		ril : 10
		quant26bt_neg_addr : 9
		ril_1 : 10
	State 4
		ril_2 : 1
		ret_ln505 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   call   |    wd_abs_r_fu_116   |    0    |    0    |    71   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln493_fu_134  |    0    |    0    |    12   |
|          |   icmp_ln496_fu_174  |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|    add   |   add_ln493_fu_140   |    0    |    0    |    12   |
|----------|----------------------|---------|---------|---------|
|  select  |     ril_2_fu_196     |    0    |    0    |    6    |
|----------|----------------------|---------|---------|---------|
|    mul   |   mul_ln495_fu_155   |    1    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|   read   | detl_read_read_fu_54 |    0    |    0    |    0    |
|          |  el_read_read_fu_60  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln493_fu_122  |    0    |    0    |    0    |
|          |  zext_ln493_1_fu_146 |    0    |    0    |    0    |
|   zext   |   zext_ln495_fu_151  |    0    |    0    |    0    |
|          |   zext_ln486_fu_170  |    0    |    0    |    0    |
|          |   zext_ln502_fu_190  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|     decis_fu_160     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|      tmp_fu_183      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   142   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln493_reg_232    |    5   |
|  decis_levl_addr_reg_237 |    5   |
|      el_read_reg_210     |   32   |
|    icmp_ln493_reg_228    |    1   |
|      mil_02_reg_105      |    5   |
|        mil_reg_203       |    5   |
|quant26bt_neg_addr_reg_255|    5   |
|quant26bt_pos_addr_reg_250|    5   |
|        tmp_reg_245       |    1   |
|        wd_reg_215        |   32   |
|    zext_ln493_reg_220    |   30   |
+--------------------------+--------+
|           Total          |   126  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_73 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_86 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_99 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   30   ||  1.161  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   142  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   126  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   126  |   169  |
+-----------+--------+--------+--------+--------+
