Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Documents and Settings/Administrator/My Documents/3150102418/Exp9/D_Trigger/D_Trig_D_Trig_sch_tb_isim_beh.exe -prj C:/Documents and Settings/Administrator/My Documents/3150102418/Exp9/D_Trigger/D_Trig_D_Trig_sch_tb_beh.prj work.D_Trig_D_Trig_sch_tb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Documents and Settings/Administrator/My Documents/3150102418/Exp9/D_Trigger/RS_NAND.vf" into library work
Analyzing Verilog file "C:/Documents and Settings/Administrator/My Documents/3150102418/Exp9/D_Trigger/RS_EN.vf" into library work
Analyzing Verilog file "C:/Documents and Settings/Administrator/My Documents/3150102418/Exp9/D_Trigger/D_EN.vf" into library work
Analyzing Verilog file "C:/Documents and Settings/Administrator/My Documents/3150102418/Exp9/D_Trigger/D_Trig.vf" into library work
Analyzing Verilog file "C:/Documents and Settings/Administrator/My Documents/3150102418/Exp9/D_Trigger/D_Trig_Test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 65792 KB
Fuse CPU Usage: 484 ms
Compiling module NAND2
Compiling module RS_NAND_MUSER_D_Trig
Compiling module RS_EN_MUSER_D_Trig
Compiling module INV
Compiling module D_EN_MUSER_D_Trig
Compiling module D_Trig
Compiling module D_Trig_D_Trig_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable C:/Documents and Settings/Administrator/My Documents/3150102418/Exp9/D_Trigger/D_Trig_D_Trig_sch_tb_isim_beh.exe
Fuse Memory Usage: 71300 KB
Fuse CPU Usage: 686 ms
