// Copyright (C) 1991-2011 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version"

// DATE "10/09/2013 00:26:54"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	BP1,
	ADCLK,
	ADCSN,
	DS_A,
	DS_B,
	DS_E,
	DS_F,
	DS_EN1,
	DS_EN2,
	DS_EN3,
	DS_EN4,
	DS_C,
	DS_D,
	DS_G,
	DS_DP,
	V_G,
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	CLK,
	KEY1,
	KEY2,
	KEY3,
	KEY4,
	IRDA,
	ADDAT);
output 	BP1;
output 	ADCLK;
output 	ADCSN;
output 	DS_A;
output 	DS_B;
output 	DS_E;
output 	DS_F;
output 	DS_EN1;
output 	DS_EN2;
output 	DS_EN3;
output 	DS_EN4;
output 	DS_C;
output 	DS_D;
output 	DS_G;
output 	DS_DP;
output 	[5:0] V_G;
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	CLK;
input 	KEY1;
input 	KEY2;
input 	KEY3;
input 	KEY4;
input 	IRDA;
input 	ADDAT;

// Design Ports Information
// KEY2	=>  Location: PIN_91,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY3	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BP1	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADCLK	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADCSN	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DS_A	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DS_B	=>  Location: PIN_144,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DS_E	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DS_F	=>  Location: PIN_138,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DS_EN1	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DS_EN2	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DS_EN3	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DS_EN4	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DS_C	=>  Location: PIN_1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DS_D	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DS_G	=>  Location: PIN_2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DS_DP	=>  Location: PIN_3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_G[0]	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_G[1]	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_G[2]	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_G[3]	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_G[4]	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_G[5]	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDAT	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY1	=>  Location: PIN_90,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY4	=>  Location: PIN_89,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IRDA	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_20,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("top_v.sdo");
// synopsys translate_on

wire \Add1~0_combout ;
wire \Add1~4_combout ;
wire \Add1~6_combout ;
wire \Add1~16_combout ;
wire \Add1~20_combout ;
wire \Add1~24_combout ;
wire \Add1~32_combout ;
wire \Add1~36_combout ;
wire \Add1~38_combout ;
wire \beep_ct|Add0~10_combout ;
wire \beep_ct|Add0~12_combout ;
wire \beep_ct|Add0~38_combout ;
wire \beep_ct|Add0~54_combout ;
wire \ad_ct|Add0~6_combout ;
wire \ad_ct|Add0~8_combout ;
wire \ir_ct|cnt_h[0]~17 ;
wire \ir_ct|cnt_h[0]~16_combout ;
wire \ir_ct|cnt_h[1]~19 ;
wire \ir_ct|cnt_h[1]~18_combout ;
wire \ir_ct|cnt_h[2]~21 ;
wire \ir_ct|cnt_h[2]~20_combout ;
wire \ir_ct|cnt_h[3]~23 ;
wire \ir_ct|cnt_h[3]~22_combout ;
wire \ir_ct|cnt_h[4]~25 ;
wire \ir_ct|cnt_h[4]~24_combout ;
wire \ir_ct|cnt_h[5]~27 ;
wire \ir_ct|cnt_h[5]~26_combout ;
wire \ir_ct|cnt_h[6]~29 ;
wire \ir_ct|cnt_h[6]~28_combout ;
wire \ir_ct|cnt_h[7]~31 ;
wire \ir_ct|cnt_h[7]~30_combout ;
wire \ir_ct|cnt_h[8]~33 ;
wire \ir_ct|cnt_h[8]~32_combout ;
wire \ir_ct|cnt_h[9]~35 ;
wire \ir_ct|cnt_h[9]~34_combout ;
wire \ir_ct|cnt_h[10]~37 ;
wire \ir_ct|cnt_h[10]~36_combout ;
wire \ir_ct|cnt_h[11]~39 ;
wire \ir_ct|cnt_h[11]~38_combout ;
wire \ir_ct|cnt_h[12]~41 ;
wire \ir_ct|cnt_h[12]~40_combout ;
wire \ir_ct|cnt_h[13]~43 ;
wire \ir_ct|cnt_h[13]~42_combout ;
wire \ir_ct|cnt_h[14]~45 ;
wire \ir_ct|cnt_h[14]~44_combout ;
wire \ir_ct|cnt_h[15]~46_combout ;
wire \ir_ct|cnt_l[0]~17 ;
wire \ir_ct|cnt_l[0]~16_combout ;
wire \ir_ct|cnt_l[1]~19 ;
wire \ir_ct|cnt_l[1]~18_combout ;
wire \ir_ct|cnt_l[2]~21 ;
wire \ir_ct|cnt_l[2]~20_combout ;
wire \ir_ct|cnt_l[3]~23 ;
wire \ir_ct|cnt_l[3]~22_combout ;
wire \ir_ct|cnt_l[4]~25 ;
wire \ir_ct|cnt_l[4]~24_combout ;
wire \ir_ct|cnt_l[5]~27 ;
wire \ir_ct|cnt_l[5]~26_combout ;
wire \ir_ct|cnt_l[6]~29 ;
wire \ir_ct|cnt_l[6]~28_combout ;
wire \ir_ct|cnt_l[7]~31 ;
wire \ir_ct|cnt_l[7]~30_combout ;
wire \ir_ct|cnt_l[8]~33 ;
wire \ir_ct|cnt_l[8]~32_combout ;
wire \ir_ct|cnt_l[9]~35 ;
wire \ir_ct|cnt_l[9]~34_combout ;
wire \ir_ct|cnt_l[10]~37 ;
wire \ir_ct|cnt_l[10]~36_combout ;
wire \ir_ct|cnt_l[11]~39 ;
wire \ir_ct|cnt_l[11]~38_combout ;
wire \ir_ct|cnt_l[12]~41 ;
wire \ir_ct|cnt_l[12]~40_combout ;
wire \ir_ct|cnt_l[13]~43 ;
wire \ir_ct|cnt_l[13]~42_combout ;
wire \ir_ct|cnt_l[14]~45 ;
wire \ir_ct|cnt_l[14]~44_combout ;
wire \ir_ct|cnt_l[15]~46_combout ;
wire \ir_ct|cnt_val[1]~16 ;
wire \ir_ct|cnt_val[1]~15_combout ;
wire \ir_ct|cnt_val[2]~18 ;
wire \ir_ct|cnt_val[2]~17_combout ;
wire \ir_ct|cnt_val[3]~20 ;
wire \ir_ct|cnt_val[3]~19_combout ;
wire \ir_ct|cnt_val[4]~22 ;
wire \ir_ct|cnt_val[4]~21_combout ;
wire \ir_ct|cnt_val[5]~24 ;
wire \ir_ct|cnt_val[5]~23_combout ;
wire \ir_ct|cnt_val[6]~26 ;
wire \ir_ct|cnt_val[6]~25_combout ;
wire \ir_ct|cnt_val[7]~28 ;
wire \ir_ct|cnt_val[7]~27_combout ;
wire \ir_ct|cnt_val[8]~30 ;
wire \ir_ct|cnt_val[8]~29_combout ;
wire \ir_ct|cnt_val[9]~32 ;
wire \ir_ct|cnt_val[9]~31_combout ;
wire \ir_ct|cnt_val[10]~34 ;
wire \ir_ct|cnt_val[10]~33_combout ;
wire \ir_ct|cnt_val[11]~36 ;
wire \ir_ct|cnt_val[11]~35_combout ;
wire \ir_ct|cnt_val[12]~38 ;
wire \ir_ct|cnt_val[12]~37_combout ;
wire \ir_ct|cnt_val[13]~40 ;
wire \ir_ct|cnt_val[13]~39_combout ;
wire \ir_ct|cnt_val[14]~42 ;
wire \ir_ct|cnt_val[14]~41_combout ;
wire \ir_ct|cnt_val[15]~43_combout ;
wire \num_dt[2][3]~q ;
wire \dt_ct|WideOr13~0_combout ;
wire \num_dt[0][0]~q ;
wire \num_dt[0][1]~q ;
wire \num_dt[0][2]~q ;
wire \num_dt[0][3]~q ;
wire \dt_ct|WideOr6~0_combout ;
wire \dt_ct|ds_reg~0_combout ;
wire \dt_ct|WideOr19~0_combout ;
wire \dt_ct|WideOr5~0_combout ;
wire \dt_ct|ds_reg~2_combout ;
wire \dt_ct|WideOr16~0_combout ;
wire \dt_ct|WideOr2~0_combout ;
wire \dt_ct|WideOr1~0_combout ;
wire \dt_ct|WideOr18~0_combout ;
wire \dt_ct|WideOr4~0_combout ;
wire \dt_ct|WideOr17~0_combout ;
wire \dt_ct|WideOr3~0_combout ;
wire \dt_ct|ds_reg~10_combout ;
wire \dt_ct|WideOr7~0_combout ;
wire \dt_ct|WideOr0~0_combout ;
wire \dt_ct|ds_reg~12_combout ;
wire \beep_ct|Equal0~1_combout ;
wire \beep_ct|Equal0~8_combout ;
wire \ad_ct|Add1~0_combout ;
wire \key_ct|Equal3~1_combout ;
wire \key_ct|Equal3~5_combout ;
wire \key_ct|Equal3~6_combout ;
wire \key_ct|Equal3~7_combout ;
wire \key_ct|Equal4~2_combout ;
wire \key_ct|Equal4~5_combout ;
wire \beep_ct|cnt_khz~1_combout ;
wire \key_ct|clk_khz~q ;
wire \ir_ct|Flag_HVL~q ;
wire \ir_ct|state.ST_START_H~q ;
wire \ir_ct|Selector0~1_combout ;
wire \ir_ct|Equal1~0_combout ;
wire \ir_ct|Equal1~1_combout ;
wire \ir_ct|Equal1~2_combout ;
wire \ir_ct|Equal1~3_combout ;
wire \ir_ct|Equal1~4_combout ;
wire \ir_ct|Flag_HVL~0_combout ;
wire \ir_ct|Flag_LVL~q ;
wire \ir_ct|state.ST_START_L~q ;
wire \ir_ct|Selector0~2_combout ;
wire \ir_ct|Selector2~0_combout ;
wire \ir_ct|Selector0~3_combout ;
wire \ir_ct|Selector0~4_combout ;
wire \ir_ct|Selector0~5_combout ;
wire \ir_ct|Selector2~1_combout ;
wire \ir_ct|Selector0~6_combout ;
wire \ir_ct|Selector2~2_combout ;
wire \ir_ct|always3~0_combout ;
wire \ir_ct|Equal0~0_combout ;
wire \ir_ct|Equal0~1_combout ;
wire \ir_ct|Equal0~2_combout ;
wire \ir_ct|Equal0~3_combout ;
wire \ir_ct|Equal0~4_combout ;
wire \ir_ct|Flag_LVL~0_combout ;
wire \ir_ct|Selector0~7_combout ;
wire \ir_ct|Selector0~8_combout ;
wire \ir_ct|always1~0_combout ;
wire \ir_ct|IR_code.CODE_1~q ;
wire \ir_ct|IR_code.CODE_1~0_combout ;
wire \ir_ct|IR_code.CODE_1~1_combout ;
wire \ir_ct|IR_code.CODE_1~2_combout ;
wire \ir_ct|IR_code.CODE_1~3_combout ;
wire \ir_ct|IR_code.CODE_1~4_combout ;
wire \ir_ct|IR_code.CODE_1~5_combout ;
wire \key_ct|clk_khz~0_combout ;
wire \ir_ct|cnt_val[0]~45_combout ;
wire \altera_internal_jtag~TCKUTAP ;
wire \auto_hub|hub_info_reg|word_counter[0]~6 ;
wire \auto_hub|hub_info_reg|word_counter[0]~5_combout ;
wire \auto_hub|hub_info_reg|word_counter[1]~8 ;
wire \auto_hub|hub_info_reg|word_counter[1]~7_combout ;
wire \auto_hub|hub_info_reg|word_counter[2]~12 ;
wire \auto_hub|hub_info_reg|word_counter[2]~11_combout ;
wire \auto_hub|hub_info_reg|word_counter[3]~14 ;
wire \auto_hub|hub_info_reg|word_counter[3]~13_combout ;
wire \auto_hub|hub_info_reg|word_counter[4]~15_combout ;
wire \auto_hub|irf_reg[1][4]~q ;
wire \auto_hub|irf_reg[1][5]~q ;
wire \auto_hub|irf_reg[1][6]~q ;
wire \auto_hub|tdo_bypass_reg~q ;
wire \auto_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|tdo~0_combout ;
wire \auto_hub|tdo~1_combout ;
wire \auto_hub|tdo~2_combout ;
wire \auto_hub|shadow_irf_reg[1][1]~q ;
wire \auto_hub|shadow_irf_reg[1][4]~q ;
wire \auto_hub|irf_reg~7_combout ;
wire \auto_hub|shadow_irf_reg[1][5]~q ;
wire \auto_hub|irf_reg~8_combout ;
wire \auto_hub|shadow_irf_reg[1][6]~q ;
wire \auto_hub|irf_reg~9_combout ;
wire \auto_hub|node_ena~0_combout ;
wire \auto_hub|node_ena~1_combout ;
wire \auto_hub|Equal0~0_combout ;
wire \auto_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|hub_mode_reg[1]~2_combout ;
wire \auto_hub|shadow_irf_reg~3_combout ;
wire \auto_hub|shadow_irf_reg~6_combout ;
wire \auto_hub|irsr_reg~10_combout ;
wire \auto_hub|shadow_irf_reg~7_combout ;
wire \auto_hub|irsr_reg~11_combout ;
wire \auto_hub|shadow_irf_reg~8_combout ;
wire \auto_hub|irsr_reg~12_combout ;
wire \auto_hub|reset_ena_reg~q ;
wire \auto_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|hub_info_reg|word_counter[3]~9_combout ;
wire \auto_hub|hub_info_reg|word_counter[3]~10_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|hub_info_reg|WORD_SR[0]~16_combout ;
wire \auto_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~38 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~39_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~24_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~38_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|tdo~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~q ;
wire \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|tdo~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|tdo~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ;
wire \auto_signaltap_0|sld_signaltap_body|sdr~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~q ;
wire \auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~41_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~27_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~27_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~28_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[27]~27_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~28_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[28]~28_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ;
wire \KEY2~input_o ;
wire \KEY3~input_o ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \ad_ct|adc_clk~clkctrl_outclk ;
wire \key_ct|clk_khz~clkctrl_outclk ;
wire \ad_ct|clk_40k~clkctrl_outclk ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7]~feeder_combout ;
wire \ad_ct|adc_data[0]~feeder_combout ;
wire \ad_ct|adc_data[3]~feeder_combout ;
wire \ad_ct|adc_data[6]~feeder_combout ;
wire \ad_ct|adc_data[7]~feeder_combout ;
wire \ir_ct|IR_Value[12]~feeder_combout ;
wire \ir_ct|IR_Value[15]~feeder_combout ;
wire \ir_ct|Code[1]~feeder_combout ;
wire \ir_ct|IR_Value[14]~feeder_combout ;
wire \ir_ct|Code[2]~feeder_combout ;
wire \ir_ct|IR_Value[13]~feeder_combout ;
wire \ir_ct|Code[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \beep_ct|clk_1k~0_combout ;
wire \beep_ct|Add0~1 ;
wire \beep_ct|Add0~2_combout ;
wire \beep_ct|Add0~3 ;
wire \beep_ct|Add0~4_combout ;
wire \beep_ct|Add0~5 ;
wire \beep_ct|Add0~7 ;
wire \beep_ct|Add0~8_combout ;
wire \beep_ct|Add0~9 ;
wire \beep_ct|Add0~11 ;
wire \beep_ct|Add0~13 ;
wire \beep_ct|Add0~14_combout ;
wire \beep_ct|cnt_khz~2_combout ;
wire \beep_ct|Add0~15 ;
wire \beep_ct|Add0~16_combout ;
wire \beep_ct|cnt_khz~3_combout ;
wire \beep_ct|Add0~17 ;
wire \beep_ct|Add0~18_combout ;
wire \beep_ct|Add0~19 ;
wire \beep_ct|Add0~21 ;
wire \beep_ct|Add0~22_combout ;
wire \beep_ct|cnt_khz~5_combout ;
wire \beep_ct|Add0~23 ;
wire \beep_ct|Add0~25 ;
wire \beep_ct|Add0~27 ;
wire \beep_ct|Add0~28_combout ;
wire \beep_ct|cnt_khz~7_combout ;
wire \beep_ct|Add0~29 ;
wire \beep_ct|Add0~31 ;
wire \beep_ct|Add0~32_combout ;
wire \beep_ct|Add0~33 ;
wire \beep_ct|Add0~34_combout ;
wire \beep_ct|Add0~35 ;
wire \beep_ct|Add0~36_combout ;
wire \beep_ct|Add0~37 ;
wire \beep_ct|Add0~39 ;
wire \beep_ct|Add0~40_combout ;
wire \beep_ct|Add0~41 ;
wire \beep_ct|Add0~43 ;
wire \beep_ct|Add0~45 ;
wire \beep_ct|Add0~46_combout ;
wire \beep_ct|Add0~47 ;
wire \beep_ct|Add0~48_combout ;
wire \beep_ct|Add0~49 ;
wire \beep_ct|Add0~50_combout ;
wire \beep_ct|Add0~51 ;
wire \beep_ct|Add0~52_combout ;
wire \beep_ct|Add0~53 ;
wire \beep_ct|Add0~55 ;
wire \beep_ct|Add0~56_combout ;
wire \beep_ct|Add0~57 ;
wire \beep_ct|Add0~58_combout ;
wire \beep_ct|Add0~59 ;
wire \beep_ct|Add0~60_combout ;
wire \beep_ct|Add0~61 ;
wire \beep_ct|Add0~62_combout ;
wire \beep_ct|Equal0~9_combout ;
wire \beep_ct|Equal0~5_combout ;
wire \beep_ct|Add0~44_combout ;
wire \beep_ct|Equal0~6_combout ;
wire \beep_ct|Add0~42_combout ;
wire \beep_ct|Equal0~7_combout ;
wire \beep_ct|Add0~6_combout ;
wire \beep_ct|Add0~0_combout ;
wire \beep_ct|cnt_khz~0_combout ;
wire \beep_ct|Equal0~0_combout ;
wire \beep_ct|Add0~20_combout ;
wire \beep_ct|cnt_khz~4_combout ;
wire \beep_ct|Equal0~2_combout ;
wire \beep_ct|Add0~24_combout ;
wire \beep_ct|cnt_khz~6_combout ;
wire \beep_ct|Add0~26_combout ;
wire \beep_ct|Add0~30_combout ;
wire \beep_ct|Equal0~3_combout ;
wire \beep_ct|Equal0~4_combout ;
wire \beep_ct|Equal0~10_combout ;
wire \beep_ct|clk_1k~q ;
wire \ad_ct|Add0~0_combout ;
wire \ad_ct|cnt1~1_combout ;
wire \ad_ct|Add0~1 ;
wire \ad_ct|Add0~2_combout ;
wire \ad_ct|cnt1~2_combout ;
wire \ad_ct|Add0~3 ;
wire \ad_ct|Add0~4_combout ;
wire \ad_ct|Add0~5 ;
wire \ad_ct|Add0~7 ;
wire \ad_ct|Add0~9 ;
wire \ad_ct|Add0~10_combout ;
wire \ad_ct|Add0~11 ;
wire \ad_ct|Add0~12_combout ;
wire \ad_ct|Add0~13 ;
wire \ad_ct|Add0~14_combout ;
wire \ad_ct|Equal0~1_combout ;
wire \ad_ct|cnt1~0_combout ;
wire \ad_ct|Equal0~0_combout ;
wire \ad_ct|clk_40k~0_combout ;
wire \ad_ct|clk_40k~q ;
wire \ad_ct|adc_clk_valid~1_combout ;
wire \ad_ct|cnt~2_combout ;
wire \ad_ct|cnt~0_combout ;
wire \ad_ct|cnt~3_combout ;
wire \ad_ct|cnt~1_combout ;
wire \ad_ct|adc_clk_valid~0_combout ;
wire \ad_ct|adc_clk_valid~q ;
wire \ad_ct|clk_1m~0_combout ;
wire \ad_ct|clk_1m~q ;
wire \ad_ct|adc_clk~combout ;
wire \ad_ct|clk_1m~clkctrl_outclk ;
wire \ad_ct|adc_cs_n~0_combout ;
wire \ad_ct|adc_cs_n~q ;
wire \cnt[0]~0_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \Add1~3 ;
wire \Add1~5 ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \Add1~15 ;
wire \Add1~17 ;
wire \Add1~18_combout ;
wire \Add1~19 ;
wire \Add1~21 ;
wire \Add1~22_combout ;
wire \Add1~23 ;
wire \Add1~25 ;
wire \Add1~26_combout ;
wire \Add1~27 ;
wire \Add1~28_combout ;
wire \Add1~29 ;
wire \Add1~30_combout ;
wire \Add1~31 ;
wire \Add1~33 ;
wire \Add1~34_combout ;
wire \Add1~35 ;
wire \Add1~37 ;
wire \Add1~39 ;
wire \Add1~40_combout ;
wire \Add1~41 ;
wire \Add1~42_combout ;
wire \Add1~43 ;
wire \Add1~44_combout ;
wire \KEY1~input_o ;
wire \key_ct|key_reg2[0]~0_combout ;
wire \key_ct|key_reg2[2]~feeder_combout ;
wire \key_ct|Equal3~9_combout ;
wire \key_ct|key_reg2[3]~feeder_combout ;
wire \key_ct|key_reg2[4]~feeder_combout ;
wire \key_ct|key_reg2[5]~feeder_combout ;
wire \key_ct|key_reg2[6]~feeder_combout ;
wire \key_ct|Equal3~8_combout ;
wire \key_ct|key_reg2[10]~feeder_combout ;
wire \key_ct|key_reg2[14]~feeder_combout ;
wire \key_ct|key_reg2[16]~feeder_combout ;
wire \key_ct|key_reg2[17]~feeder_combout ;
wire \key_ct|key_reg2[18]~feeder_combout ;
wire \key_ct|key_reg2[20]~feeder_combout ;
wire \key_ct|key_reg2[22]~feeder_combout ;
wire \key_ct|key_reg2[23]~feeder_combout ;
wire \key_ct|Equal3~2_combout ;
wire \key_ct|Equal3~3_combout ;
wire \key_ct|key_reg2[24]~feeder_combout ;
wire \key_ct|key_reg2[25]~feeder_combout ;
wire \key_ct|key_reg2[26]~feeder_combout ;
wire \key_ct|key_reg2[28]~feeder_combout ;
wire \key_ct|key_reg2[29]~feeder_combout ;
wire \key_ct|Equal3~0_combout ;
wire \key_ct|Equal3~4_combout ;
wire \key_ct|Equal3~10_combout ;
wire \num_dt[2][1]~q ;
wire \Add1~45 ;
wire \Add1~46_combout ;
wire \num_dt[2][2]~q ;
wire \num_dt[2][0]~q ;
wire \dt_ct|WideOr20~0_combout ;
wire \Add1~47 ;
wire \Add1~48_combout ;
wire \KEY4~input_o ;
wire \key_ct|key_reg3[0]~0_combout ;
wire \key_ct|key_reg3[5]~feeder_combout ;
wire \key_ct|key_reg3[8]~feeder_combout ;
wire \key_ct|key_reg3[9]~feeder_combout ;
wire \key_ct|key_reg3[10]~feeder_combout ;
wire \key_ct|key_reg3[13]~feeder_combout ;
wire \key_ct|key_reg3[17]~feeder_combout ;
wire \key_ct|key_reg3[18]~feeder_combout ;
wire \key_ct|key_reg3[20]~feeder_combout ;
wire \key_ct|key_reg3[21]~feeder_combout ;
wire \key_ct|key_reg3[22]~feeder_combout ;
wire \key_ct|key_reg3[24]~feeder_combout ;
wire \key_ct|key_reg3[25]~feeder_combout ;
wire \key_ct|key_reg3[26]~feeder_combout ;
wire \key_ct|Equal4~1_combout ;
wire \key_ct|Equal4~3_combout ;
wire \key_ct|key_reg3[28]~feeder_combout ;
wire \key_ct|key_reg3[30]~feeder_combout ;
wire \key_ct|Equal4~0_combout ;
wire \key_ct|Equal4~4_combout ;
wire \key_ct|Equal4~6_combout ;
wire \key_ct|Equal4~7_combout ;
wire \key_ct|Equal4~8_combout ;
wire \key_ct|Equal4~9_combout ;
wire \key_ct|Equal4~10_combout ;
wire \num_dt[3][2]~q ;
wire \num_dt[3][0]~q ;
wire \Add1~49 ;
wire \Add1~50_combout ;
wire \num_dt[3][3]~q ;
wire \dt_ct|WideOr27~0_combout ;
wire \dt_ct|ds_reg~1_combout ;
wire \IRDA~input_o ;
wire \ir_ct|IR_Value~1_combout ;
wire \ir_ct|cnt_num[0]~6_combout ;
wire \ir_ct|IR_Value[15]~0_combout ;
wire \ir_ct|cnt_num[4]~16 ;
wire \ir_ct|cnt_num[5]~17_combout ;
wire \ir_ct|Equal4~2_combout ;
wire \ir_ct|IR_neg~0_combout ;
wire \ir_ct|cnt_num[5]~8_combout ;
wire \ir_ct|cnt_num[0]~7 ;
wire \ir_ct|cnt_num[1]~9_combout ;
wire \ir_ct|cnt_num[1]~10 ;
wire \ir_ct|cnt_num[2]~11_combout ;
wire \ir_ct|cnt_num[2]~12 ;
wire \ir_ct|cnt_num[3]~13_combout ;
wire \ir_ct|cnt_num[3]~14 ;
wire \ir_ct|cnt_num[4]~15_combout ;
wire \ir_ct|Equal4~0_combout ;
wire \ir_ct|Equal4~1_combout ;
wire \ir_ct|Selector1~0_combout ;
wire \ir_ct|state.ST_CODE_P~q ;
wire \ir_ct|IR_Value[1]~feeder_combout ;
wire \ir_ct|IR_Value[3]~feeder_combout ;
wire \ir_ct|IR_Value[4]~feeder_combout ;
wire \ir_ct|IR_Value[5]~feeder_combout ;
wire \ir_ct|IR_Value[7]~feeder_combout ;
wire \ir_ct|IR_Value[8]~feeder_combout ;
wire \ir_ct|Code[0]~2_combout ;
wire \num_dt[1][3]~q ;
wire \ir_ct|Code[6]~feeder_combout ;
wire \num_dt[1][2]~q ;
wire \ir_ct|IR_Value[10]~feeder_combout ;
wire \num_dt[1][1]~q ;
wire \dt_ct|WideOr12~0_combout ;
wire \dt_ct|WideOr26~0_combout ;
wire \dt_ct|ds_reg~3_combout ;
wire \dt_ct|WideOr9~0_combout ;
wire \dt_ct|ds_reg~4_combout ;
wire \dt_ct|WideOr23~0_combout ;
wire \dt_ct|ds_reg~5_combout ;
wire \dt_ct|WideOr22~0_combout ;
wire \dt_ct|WideOr15~0_combout ;
wire \dt_ct|ds_reg~6_combout ;
wire \ir_ct|Code[4]~feeder_combout ;
wire \num_dt[1][0]~q ;
wire \dt_ct|WideOr8~0_combout ;
wire \dt_ct|ds_reg~7_combout ;
wire \dt_ct|ds_en~0_combout ;
wire \dt_ct|ds_en~1_combout ;
wire \dt_ct|ds_en~2_combout ;
wire \dt_ct|ds_en~3_combout ;
wire \dt_ct|WideOr11~0_combout ;
wire \dt_ct|ds_reg~8_combout ;
wire \num_dt[3][1]~q ;
wire \dt_ct|WideOr25~0_combout ;
wire \dt_ct|ds_reg~9_combout ;
wire \dt_ct|WideOr24~0_combout ;
wire \dt_ct|WideOr10~0_combout ;
wire \dt_ct|ds_reg~11_combout ;
wire \dt_ct|WideOr21~0_combout ;
wire \dt_ct|WideOr14~0_combout ;
wire \dt_ct|ds_reg~13_combout ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \V_G[0]~15_combout ;
wire \V_G[0]~reg0_q ;
wire \V_G[1]~5_combout ;
wire \V_G[1]~reg0_q ;
wire \V_G[1]~6 ;
wire \V_G[2]~7_combout ;
wire \V_G[2]~reg0_q ;
wire \V_G[2]~8 ;
wire \V_G[3]~9_combout ;
wire \V_G[3]~reg0_q ;
wire \V_G[3]~10 ;
wire \V_G[4]~11_combout ;
wire \V_G[4]~reg0_q ;
wire \V_G[4]~12 ;
wire \V_G[5]~13_combout ;
wire \V_G[5]~reg0_q ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|irf_proc~0_combout ;
wire \auto_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|irsr_reg~5_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|shadow_irf_reg~4_combout ;
wire \auto_hub|irsr_reg~4_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|jtag_ir_reg[5]~feeder_combout ;
wire \auto_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|Equal0~1_combout ;
wire \auto_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|jtag_ir_reg[0]~feeder_combout ;
wire \auto_hub|Equal1~0_combout ;
wire \auto_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|irsr_reg[3]~7_combout ;
wire \auto_hub|irsr_reg[3]~8_combout ;
wire \auto_hub|shadow_irf_reg~5_combout ;
wire \auto_hub|shadow_irf_reg[1][3]~q ;
wire \auto_hub|irf_reg~6_combout ;
wire \auto_hub|irf_reg[1][0]~1_combout ;
wire \auto_hub|irf_reg[1][0]~2_combout ;
wire \auto_hub|irf_reg[1][0]~3_combout ;
wire \auto_hub|irf_reg[1][3]~q ;
wire \auto_hub|irsr_reg[3]~6_combout ;
wire \auto_hub|irsr_reg[3]~9_combout ;
wire \auto_hub|Equal6~0_combout ;
wire \auto_hub|hub_mode_reg[0]~7_combout ;
wire \auto_hub|irsr_reg[4]~1_combout ;
wire \auto_hub|irsr_reg[0]~2_combout ;
wire \auto_hub|irsr_reg~0_combout ;
wire \auto_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|hub_mode_reg[1]~4_combout ;
wire \auto_hub|shadow_irf_reg[1][3]~1_combout ;
wire \auto_hub|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|shadow_irf_reg[1][2]~q ;
wire \auto_hub|irf_reg~5_combout ;
wire \auto_hub|irf_reg[1][2]~q ;
wire \auto_hub|irsr_reg~3_combout ;
wire \auto_hub|hub_mode_reg[2]~3_combout ;
wire \auto_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|hub_mode_reg[2]~6_combout ;
wire \auto_hub|clr_reg_proc~0_combout ;
wire \auto_hub|clr_reg~q ;
wire \auto_hub|irsr_reg~13_combout ;
wire \auto_hub|shadow_irf_reg~9_combout ;
wire \auto_hub|shadow_irf_reg[1][7]~q ;
wire \auto_hub|irf_reg~10_combout ;
wire \auto_hub|irf_reg[1][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|~GND~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ;
wire \auto_hub|Equal0~2_combout ;
wire \auto_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|node_ena_proc~0_combout ;
wire \auto_hub|node_ena~2_combout ;
wire \auto_hub|node_ena_proc~1_combout ;
wire \auto_hub|node_ena~3_combout ;
wire \auto_hub|node_ena[1]~reg0_q ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout ;
wire \auto_hub|irf_reg~4_combout ;
wire \auto_hub|irf_reg[1][1]~q ;
wire \auto_hub|shadow_irf_reg~0_combout ;
wire \auto_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|irf_reg~0_combout ;
wire \auto_hub|irf_reg[1][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|reset_all~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|reset_all~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ;
wire \ADDAT~input_o ;
wire \ad_ct|adc_data_buf[7]~feeder_combout ;
wire \ad_ct|adc_data_buf[6]~feeder_combout ;
wire \ad_ct|adc_data_buf[5]~feeder_combout ;
wire \ad_ct|adc_data_buf[3]~feeder_combout ;
wire \ad_ct|adc_data_buf[2]~feeder_combout ;
wire \ad_ct|adc_data_buf[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q ;
wire \ad_ct|adc_data[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q ;
wire \ad_ct|adc_data[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|run~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|run~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|run~q ;
wire \auto_signaltap_0|sld_signaltap_body|collect_data~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~24 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~33 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~42_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~36 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~43_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~15 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~17 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~19 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~21 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~23 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~25 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~27 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~29 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~31 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~33 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~35 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~36_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~37 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~39 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~40_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~30_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~28_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~32_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~34_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|process_0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~19 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~23 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~24_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ;
wire \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|tdo~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|tdo~4_combout ;
wire \auto_hub|tdo~3_combout ;
wire \auto_hub|tdo~4_combout ;
wire \auto_hub|tdo~5_combout ;
wire \auto_hub|tdo~q ;
wire \auto_hub|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TDO ;
wire [7:0] \ad_ct|adc_data ;
wire [7:0] \ad_ct|adc_data_buf ;
wire [3:0] \ad_ct|cnt ;
wire [7:0] \ad_ct|cnt1 ;
wire [7:0] \ir_ct|Code ;
wire [31:0] \ir_ct|IR_Value ;
wire [2:0] \ir_ct|IR_reg ;
wire [15:0] \ir_ct|cnt_h ;
wire [15:0] \ir_ct|cnt_l ;
wire [5:0] \ir_ct|cnt_num ;
wire [15:0] \ir_ct|cnt_val ;
wire [3:0] \dt_ct|ds_en ;
wire [6:0] \dt_ct|ds_reg ;
wire [31:0] \key_ct|key_reg2 ;
wire [31:0] \key_ct|key_reg3 ;
wire [31:0] \beep_ct|cnt_khz ;
wire [4:0] \pll_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [31:0] cnt;
wire [3:0] \auto_hub|hub_info_reg|WORD_SR ;
wire [4:0] \auto_hub|hub_info_reg|word_counter ;
wire [15:0] \auto_hub|shadow_jsm|state ;
wire [2:0] \auto_hub|shadow_jsm|tms_cnt ;
wire [2:0] \auto_hub|hub_mode_reg ;
wire [8:0] \auto_hub|irsr_reg ;
wire [9:0] \auto_hub|jtag_ir_reg ;
wire [16:0] \auto_signaltap_0|sld_signaltap_body|status_register|dffs ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter ;
wire [28:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit ;
wire [4:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit ;
wire [28:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs ;
wire [7:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs ;
wire [13:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit ;
wire [2:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit ;
wire [28:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b ;
wire [13:0] \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs ;
wire [14:0] \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter ;
wire [13:0] \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig ;
wire [14:0] \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count ;
wire [9:0] \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs ;
wire [23:0] \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs ;
wire [7:0] \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg ;
wire [7:0] \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg ;
wire [13:0] \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|condition_delay_reg ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|current_segment_delayed ;
wire [13:0] \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed ;

wire [4:0] \pll_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;

assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8~portbdataout  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1~portbdataout  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9~portbdataout  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3~portbdataout  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11~portbdataout  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4~portbdataout  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12~portbdataout  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5~portbdataout  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13~portbdataout  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6~portbdataout  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14~portbdataout  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15~portbdataout  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7~portbdataout  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

// Location: PLL_1
cycloneive_pll \pll_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLK~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_high = 96;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_low = 96;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_high = 250;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_low = 250;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "on";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_high = 120;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_initial = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_low = 120;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_mode = "even";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_high = 240;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_initial = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_low = 240;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_mode = "even";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c1";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 9600;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_counter = "c2";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 24;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_counter = "c3";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 48;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20833;
defparam \pll_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m = 10;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll_inst|altpll_component|auto_generated|pll1 .pll_compensation_delay = 6749;
defparam \pll_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \pll_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 260;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N6
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (cnt[1] & (cnt[0] $ (VCC))) # (!cnt[1] & (cnt[0] & VCC))
// \Add1~1  = CARRY((cnt[1] & cnt[0]))

	.dataa(cnt[1]),
	.datab(cnt[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h6688;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cycloneive_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (cnt[3] & (\Add1~3  $ (GND))) # (!cnt[3] & (!\Add1~3  & VCC))
// \Add1~5  = CARRY((cnt[3] & !\Add1~3 ))

	.dataa(cnt[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'hA50A;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneive_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (cnt[4] & (!\Add1~5 )) # (!cnt[4] & ((\Add1~5 ) # (GND)))
// \Add1~7  = CARRY((!\Add1~5 ) # (!cnt[4]))

	.dataa(cnt[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h5A5F;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N22
cycloneive_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = (cnt[9] & (\Add1~15  $ (GND))) # (!cnt[9] & (!\Add1~15  & VCC))
// \Add1~17  = CARRY((cnt[9] & !\Add1~15 ))

	.dataa(cnt[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'hA50A;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
cycloneive_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = (cnt[11] & (\Add1~19  $ (GND))) # (!cnt[11] & (!\Add1~19  & VCC))
// \Add1~21  = CARRY((cnt[11] & !\Add1~19 ))

	.dataa(cnt[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~19 ),
	.combout(\Add1~20_combout ),
	.cout(\Add1~21 ));
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'hA50A;
defparam \Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N30
cycloneive_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = (cnt[13] & (\Add1~23  $ (GND))) # (!cnt[13] & (!\Add1~23  & VCC))
// \Add1~25  = CARRY((cnt[13] & !\Add1~23 ))

	.dataa(cnt[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~23 ),
	.combout(\Add1~24_combout ),
	.cout(\Add1~25 ));
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'hA50A;
defparam \Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneive_lcell_comb \Add1~32 (
// Equation(s):
// \Add1~32_combout  = (cnt[17] & (\Add1~31  $ (GND))) # (!cnt[17] & (!\Add1~31  & VCC))
// \Add1~33  = CARRY((cnt[17] & !\Add1~31 ))

	.dataa(cnt[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~31 ),
	.combout(\Add1~32_combout ),
	.cout(\Add1~33 ));
// synopsys translate_off
defparam \Add1~32 .lut_mask = 16'hA50A;
defparam \Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneive_lcell_comb \Add1~36 (
// Equation(s):
// \Add1~36_combout  = (cnt[19] & (\Add1~35  $ (GND))) # (!cnt[19] & (!\Add1~35  & VCC))
// \Add1~37  = CARRY((cnt[19] & !\Add1~35 ))

	.dataa(cnt[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~35 ),
	.combout(\Add1~36_combout ),
	.cout(\Add1~37 ));
// synopsys translate_off
defparam \Add1~36 .lut_mask = 16'hA50A;
defparam \Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneive_lcell_comb \Add1~38 (
// Equation(s):
// \Add1~38_combout  = (cnt[20] & (!\Add1~37 )) # (!cnt[20] & ((\Add1~37 ) # (GND)))
// \Add1~39  = CARRY((!\Add1~37 ) # (!cnt[20]))

	.dataa(cnt[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~37 ),
	.combout(\Add1~38_combout ),
	.cout(\Add1~39 ));
// synopsys translate_off
defparam \Add1~38 .lut_mask = 16'h5A5F;
defparam \Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N10
cycloneive_lcell_comb \beep_ct|Add0~10 (
// Equation(s):
// \beep_ct|Add0~10_combout  = (\beep_ct|cnt_khz [5] & (!\beep_ct|Add0~9 )) # (!\beep_ct|cnt_khz [5] & ((\beep_ct|Add0~9 ) # (GND)))
// \beep_ct|Add0~11  = CARRY((!\beep_ct|Add0~9 ) # (!\beep_ct|cnt_khz [5]))

	.dataa(\beep_ct|cnt_khz [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\beep_ct|Add0~9 ),
	.combout(\beep_ct|Add0~10_combout ),
	.cout(\beep_ct|Add0~11 ));
// synopsys translate_off
defparam \beep_ct|Add0~10 .lut_mask = 16'h5A5F;
defparam \beep_ct|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N12
cycloneive_lcell_comb \beep_ct|Add0~12 (
// Equation(s):
// \beep_ct|Add0~12_combout  = (\beep_ct|cnt_khz [6] & (\beep_ct|Add0~11  $ (GND))) # (!\beep_ct|cnt_khz [6] & (!\beep_ct|Add0~11  & VCC))
// \beep_ct|Add0~13  = CARRY((\beep_ct|cnt_khz [6] & !\beep_ct|Add0~11 ))

	.dataa(\beep_ct|cnt_khz [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\beep_ct|Add0~11 ),
	.combout(\beep_ct|Add0~12_combout ),
	.cout(\beep_ct|Add0~13 ));
// synopsys translate_off
defparam \beep_ct|Add0~12 .lut_mask = 16'hA50A;
defparam \beep_ct|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N6
cycloneive_lcell_comb \beep_ct|Add0~38 (
// Equation(s):
// \beep_ct|Add0~38_combout  = (\beep_ct|cnt_khz [19] & (!\beep_ct|Add0~37 )) # (!\beep_ct|cnt_khz [19] & ((\beep_ct|Add0~37 ) # (GND)))
// \beep_ct|Add0~39  = CARRY((!\beep_ct|Add0~37 ) # (!\beep_ct|cnt_khz [19]))

	.dataa(\beep_ct|cnt_khz [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\beep_ct|Add0~37 ),
	.combout(\beep_ct|Add0~38_combout ),
	.cout(\beep_ct|Add0~39 ));
// synopsys translate_off
defparam \beep_ct|Add0~38 .lut_mask = 16'h5A5F;
defparam \beep_ct|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N22
cycloneive_lcell_comb \beep_ct|Add0~54 (
// Equation(s):
// \beep_ct|Add0~54_combout  = (\beep_ct|cnt_khz [27] & (!\beep_ct|Add0~53 )) # (!\beep_ct|cnt_khz [27] & ((\beep_ct|Add0~53 ) # (GND)))
// \beep_ct|Add0~55  = CARRY((!\beep_ct|Add0~53 ) # (!\beep_ct|cnt_khz [27]))

	.dataa(\beep_ct|cnt_khz [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\beep_ct|Add0~53 ),
	.combout(\beep_ct|Add0~54_combout ),
	.cout(\beep_ct|Add0~55 ));
// synopsys translate_off
defparam \beep_ct|Add0~54 .lut_mask = 16'h5A5F;
defparam \beep_ct|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N10
cycloneive_lcell_comb \ad_ct|Add0~6 (
// Equation(s):
// \ad_ct|Add0~6_combout  = (\ad_ct|cnt1 [3] & (!\ad_ct|Add0~5 )) # (!\ad_ct|cnt1 [3] & ((\ad_ct|Add0~5 ) # (GND)))
// \ad_ct|Add0~7  = CARRY((!\ad_ct|Add0~5 ) # (!\ad_ct|cnt1 [3]))

	.dataa(\ad_ct|cnt1 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ad_ct|Add0~5 ),
	.combout(\ad_ct|Add0~6_combout ),
	.cout(\ad_ct|Add0~7 ));
// synopsys translate_off
defparam \ad_ct|Add0~6 .lut_mask = 16'h5A5F;
defparam \ad_ct|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N12
cycloneive_lcell_comb \ad_ct|Add0~8 (
// Equation(s):
// \ad_ct|Add0~8_combout  = (\ad_ct|cnt1 [4] & (\ad_ct|Add0~7  $ (GND))) # (!\ad_ct|cnt1 [4] & (!\ad_ct|Add0~7  & VCC))
// \ad_ct|Add0~9  = CARRY((\ad_ct|cnt1 [4] & !\ad_ct|Add0~7 ))

	.dataa(gnd),
	.datab(\ad_ct|cnt1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ad_ct|Add0~7 ),
	.combout(\ad_ct|Add0~8_combout ),
	.cout(\ad_ct|Add0~9 ));
// synopsys translate_off
defparam \ad_ct|Add0~8 .lut_mask = 16'hC30C;
defparam \ad_ct|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y11_N1
dffeas \ir_ct|cnt_h[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_h[0]~16_combout ),
	.asdata(vcc),
	.clrn(\IRDA~input_o ),
	.aload(gnd),
	.sclr(\ir_ct|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_h [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_h[0] .is_wysiwyg = "true";
defparam \ir_ct|cnt_h[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N3
dffeas \ir_ct|cnt_h[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_h[1]~18_combout ),
	.asdata(vcc),
	.clrn(\IRDA~input_o ),
	.aload(gnd),
	.sclr(\ir_ct|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_h [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_h[1] .is_wysiwyg = "true";
defparam \ir_ct|cnt_h[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N5
dffeas \ir_ct|cnt_h[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_h[2]~20_combout ),
	.asdata(vcc),
	.clrn(\IRDA~input_o ),
	.aload(gnd),
	.sclr(\ir_ct|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_h [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_h[2] .is_wysiwyg = "true";
defparam \ir_ct|cnt_h[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N7
dffeas \ir_ct|cnt_h[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_h[3]~22_combout ),
	.asdata(vcc),
	.clrn(\IRDA~input_o ),
	.aload(gnd),
	.sclr(\ir_ct|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_h [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_h[3] .is_wysiwyg = "true";
defparam \ir_ct|cnt_h[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N9
dffeas \ir_ct|cnt_h[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_h[4]~24_combout ),
	.asdata(vcc),
	.clrn(\IRDA~input_o ),
	.aload(gnd),
	.sclr(\ir_ct|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_h [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_h[4] .is_wysiwyg = "true";
defparam \ir_ct|cnt_h[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N11
dffeas \ir_ct|cnt_h[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_h[5]~26_combout ),
	.asdata(vcc),
	.clrn(\IRDA~input_o ),
	.aload(gnd),
	.sclr(\ir_ct|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_h [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_h[5] .is_wysiwyg = "true";
defparam \ir_ct|cnt_h[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N13
dffeas \ir_ct|cnt_h[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_h[6]~28_combout ),
	.asdata(vcc),
	.clrn(\IRDA~input_o ),
	.aload(gnd),
	.sclr(\ir_ct|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_h [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_h[6] .is_wysiwyg = "true";
defparam \ir_ct|cnt_h[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N15
dffeas \ir_ct|cnt_h[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_h[7]~30_combout ),
	.asdata(vcc),
	.clrn(\IRDA~input_o ),
	.aload(gnd),
	.sclr(\ir_ct|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_h [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_h[7] .is_wysiwyg = "true";
defparam \ir_ct|cnt_h[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N17
dffeas \ir_ct|cnt_h[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_h[8]~32_combout ),
	.asdata(vcc),
	.clrn(\IRDA~input_o ),
	.aload(gnd),
	.sclr(\ir_ct|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_h [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_h[8] .is_wysiwyg = "true";
defparam \ir_ct|cnt_h[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N19
dffeas \ir_ct|cnt_h[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_h[9]~34_combout ),
	.asdata(vcc),
	.clrn(\IRDA~input_o ),
	.aload(gnd),
	.sclr(\ir_ct|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_h [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_h[9] .is_wysiwyg = "true";
defparam \ir_ct|cnt_h[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N21
dffeas \ir_ct|cnt_h[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_h[10]~36_combout ),
	.asdata(vcc),
	.clrn(\IRDA~input_o ),
	.aload(gnd),
	.sclr(\ir_ct|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_h [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_h[10] .is_wysiwyg = "true";
defparam \ir_ct|cnt_h[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N23
dffeas \ir_ct|cnt_h[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_h[11]~38_combout ),
	.asdata(vcc),
	.clrn(\IRDA~input_o ),
	.aload(gnd),
	.sclr(\ir_ct|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_h [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_h[11] .is_wysiwyg = "true";
defparam \ir_ct|cnt_h[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N25
dffeas \ir_ct|cnt_h[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_h[12]~40_combout ),
	.asdata(vcc),
	.clrn(\IRDA~input_o ),
	.aload(gnd),
	.sclr(\ir_ct|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_h [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_h[12] .is_wysiwyg = "true";
defparam \ir_ct|cnt_h[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N27
dffeas \ir_ct|cnt_h[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_h[13]~42_combout ),
	.asdata(vcc),
	.clrn(\IRDA~input_o ),
	.aload(gnd),
	.sclr(\ir_ct|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_h [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_h[13] .is_wysiwyg = "true";
defparam \ir_ct|cnt_h[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N29
dffeas \ir_ct|cnt_h[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_h[14]~44_combout ),
	.asdata(vcc),
	.clrn(\IRDA~input_o ),
	.aload(gnd),
	.sclr(\ir_ct|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_h [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_h[14] .is_wysiwyg = "true";
defparam \ir_ct|cnt_h[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N31
dffeas \ir_ct|cnt_h[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_h[15]~46_combout ),
	.asdata(vcc),
	.clrn(\IRDA~input_o ),
	.aload(gnd),
	.sclr(\ir_ct|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_h [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_h[15] .is_wysiwyg = "true";
defparam \ir_ct|cnt_h[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N31
dffeas \ir_ct|cnt_l[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_l[15]~46_combout ),
	.asdata(vcc),
	.clrn(!\IRDA~input_o ),
	.aload(gnd),
	.sclr(\ir_ct|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_l [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_l[15] .is_wysiwyg = "true";
defparam \ir_ct|cnt_l[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
cycloneive_lcell_comb \ir_ct|cnt_h[0]~16 (
// Equation(s):
// \ir_ct|cnt_h[0]~16_combout  = \ir_ct|cnt_h [0] $ (VCC)
// \ir_ct|cnt_h[0]~17  = CARRY(\ir_ct|cnt_h [0])

	.dataa(gnd),
	.datab(\ir_ct|cnt_h [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ir_ct|cnt_h[0]~16_combout ),
	.cout(\ir_ct|cnt_h[0]~17 ));
// synopsys translate_off
defparam \ir_ct|cnt_h[0]~16 .lut_mask = 16'h33CC;
defparam \ir_ct|cnt_h[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N2
cycloneive_lcell_comb \ir_ct|cnt_h[1]~18 (
// Equation(s):
// \ir_ct|cnt_h[1]~18_combout  = (\ir_ct|cnt_h [1] & (!\ir_ct|cnt_h[0]~17 )) # (!\ir_ct|cnt_h [1] & ((\ir_ct|cnt_h[0]~17 ) # (GND)))
// \ir_ct|cnt_h[1]~19  = CARRY((!\ir_ct|cnt_h[0]~17 ) # (!\ir_ct|cnt_h [1]))

	.dataa(gnd),
	.datab(\ir_ct|cnt_h [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_h[0]~17 ),
	.combout(\ir_ct|cnt_h[1]~18_combout ),
	.cout(\ir_ct|cnt_h[1]~19 ));
// synopsys translate_off
defparam \ir_ct|cnt_h[1]~18 .lut_mask = 16'h3C3F;
defparam \ir_ct|cnt_h[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N4
cycloneive_lcell_comb \ir_ct|cnt_h[2]~20 (
// Equation(s):
// \ir_ct|cnt_h[2]~20_combout  = (\ir_ct|cnt_h [2] & (\ir_ct|cnt_h[1]~19  $ (GND))) # (!\ir_ct|cnt_h [2] & (!\ir_ct|cnt_h[1]~19  & VCC))
// \ir_ct|cnt_h[2]~21  = CARRY((\ir_ct|cnt_h [2] & !\ir_ct|cnt_h[1]~19 ))

	.dataa(gnd),
	.datab(\ir_ct|cnt_h [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_h[1]~19 ),
	.combout(\ir_ct|cnt_h[2]~20_combout ),
	.cout(\ir_ct|cnt_h[2]~21 ));
// synopsys translate_off
defparam \ir_ct|cnt_h[2]~20 .lut_mask = 16'hC30C;
defparam \ir_ct|cnt_h[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N6
cycloneive_lcell_comb \ir_ct|cnt_h[3]~22 (
// Equation(s):
// \ir_ct|cnt_h[3]~22_combout  = (\ir_ct|cnt_h [3] & (!\ir_ct|cnt_h[2]~21 )) # (!\ir_ct|cnt_h [3] & ((\ir_ct|cnt_h[2]~21 ) # (GND)))
// \ir_ct|cnt_h[3]~23  = CARRY((!\ir_ct|cnt_h[2]~21 ) # (!\ir_ct|cnt_h [3]))

	.dataa(\ir_ct|cnt_h [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_h[2]~21 ),
	.combout(\ir_ct|cnt_h[3]~22_combout ),
	.cout(\ir_ct|cnt_h[3]~23 ));
// synopsys translate_off
defparam \ir_ct|cnt_h[3]~22 .lut_mask = 16'h5A5F;
defparam \ir_ct|cnt_h[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N8
cycloneive_lcell_comb \ir_ct|cnt_h[4]~24 (
// Equation(s):
// \ir_ct|cnt_h[4]~24_combout  = (\ir_ct|cnt_h [4] & (\ir_ct|cnt_h[3]~23  $ (GND))) # (!\ir_ct|cnt_h [4] & (!\ir_ct|cnt_h[3]~23  & VCC))
// \ir_ct|cnt_h[4]~25  = CARRY((\ir_ct|cnt_h [4] & !\ir_ct|cnt_h[3]~23 ))

	.dataa(gnd),
	.datab(\ir_ct|cnt_h [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_h[3]~23 ),
	.combout(\ir_ct|cnt_h[4]~24_combout ),
	.cout(\ir_ct|cnt_h[4]~25 ));
// synopsys translate_off
defparam \ir_ct|cnt_h[4]~24 .lut_mask = 16'hC30C;
defparam \ir_ct|cnt_h[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N10
cycloneive_lcell_comb \ir_ct|cnt_h[5]~26 (
// Equation(s):
// \ir_ct|cnt_h[5]~26_combout  = (\ir_ct|cnt_h [5] & (!\ir_ct|cnt_h[4]~25 )) # (!\ir_ct|cnt_h [5] & ((\ir_ct|cnt_h[4]~25 ) # (GND)))
// \ir_ct|cnt_h[5]~27  = CARRY((!\ir_ct|cnt_h[4]~25 ) # (!\ir_ct|cnt_h [5]))

	.dataa(\ir_ct|cnt_h [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_h[4]~25 ),
	.combout(\ir_ct|cnt_h[5]~26_combout ),
	.cout(\ir_ct|cnt_h[5]~27 ));
// synopsys translate_off
defparam \ir_ct|cnt_h[5]~26 .lut_mask = 16'h5A5F;
defparam \ir_ct|cnt_h[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N12
cycloneive_lcell_comb \ir_ct|cnt_h[6]~28 (
// Equation(s):
// \ir_ct|cnt_h[6]~28_combout  = (\ir_ct|cnt_h [6] & (\ir_ct|cnt_h[5]~27  $ (GND))) # (!\ir_ct|cnt_h [6] & (!\ir_ct|cnt_h[5]~27  & VCC))
// \ir_ct|cnt_h[6]~29  = CARRY((\ir_ct|cnt_h [6] & !\ir_ct|cnt_h[5]~27 ))

	.dataa(\ir_ct|cnt_h [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_h[5]~27 ),
	.combout(\ir_ct|cnt_h[6]~28_combout ),
	.cout(\ir_ct|cnt_h[6]~29 ));
// synopsys translate_off
defparam \ir_ct|cnt_h[6]~28 .lut_mask = 16'hA50A;
defparam \ir_ct|cnt_h[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N14
cycloneive_lcell_comb \ir_ct|cnt_h[7]~30 (
// Equation(s):
// \ir_ct|cnt_h[7]~30_combout  = (\ir_ct|cnt_h [7] & (!\ir_ct|cnt_h[6]~29 )) # (!\ir_ct|cnt_h [7] & ((\ir_ct|cnt_h[6]~29 ) # (GND)))
// \ir_ct|cnt_h[7]~31  = CARRY((!\ir_ct|cnt_h[6]~29 ) # (!\ir_ct|cnt_h [7]))

	.dataa(gnd),
	.datab(\ir_ct|cnt_h [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_h[6]~29 ),
	.combout(\ir_ct|cnt_h[7]~30_combout ),
	.cout(\ir_ct|cnt_h[7]~31 ));
// synopsys translate_off
defparam \ir_ct|cnt_h[7]~30 .lut_mask = 16'h3C3F;
defparam \ir_ct|cnt_h[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
cycloneive_lcell_comb \ir_ct|cnt_h[8]~32 (
// Equation(s):
// \ir_ct|cnt_h[8]~32_combout  = (\ir_ct|cnt_h [8] & (\ir_ct|cnt_h[7]~31  $ (GND))) # (!\ir_ct|cnt_h [8] & (!\ir_ct|cnt_h[7]~31  & VCC))
// \ir_ct|cnt_h[8]~33  = CARRY((\ir_ct|cnt_h [8] & !\ir_ct|cnt_h[7]~31 ))

	.dataa(gnd),
	.datab(\ir_ct|cnt_h [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_h[7]~31 ),
	.combout(\ir_ct|cnt_h[8]~32_combout ),
	.cout(\ir_ct|cnt_h[8]~33 ));
// synopsys translate_off
defparam \ir_ct|cnt_h[8]~32 .lut_mask = 16'hC30C;
defparam \ir_ct|cnt_h[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N18
cycloneive_lcell_comb \ir_ct|cnt_h[9]~34 (
// Equation(s):
// \ir_ct|cnt_h[9]~34_combout  = (\ir_ct|cnt_h [9] & (!\ir_ct|cnt_h[8]~33 )) # (!\ir_ct|cnt_h [9] & ((\ir_ct|cnt_h[8]~33 ) # (GND)))
// \ir_ct|cnt_h[9]~35  = CARRY((!\ir_ct|cnt_h[8]~33 ) # (!\ir_ct|cnt_h [9]))

	.dataa(gnd),
	.datab(\ir_ct|cnt_h [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_h[8]~33 ),
	.combout(\ir_ct|cnt_h[9]~34_combout ),
	.cout(\ir_ct|cnt_h[9]~35 ));
// synopsys translate_off
defparam \ir_ct|cnt_h[9]~34 .lut_mask = 16'h3C3F;
defparam \ir_ct|cnt_h[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
cycloneive_lcell_comb \ir_ct|cnt_h[10]~36 (
// Equation(s):
// \ir_ct|cnt_h[10]~36_combout  = (\ir_ct|cnt_h [10] & (\ir_ct|cnt_h[9]~35  $ (GND))) # (!\ir_ct|cnt_h [10] & (!\ir_ct|cnt_h[9]~35  & VCC))
// \ir_ct|cnt_h[10]~37  = CARRY((\ir_ct|cnt_h [10] & !\ir_ct|cnt_h[9]~35 ))

	.dataa(gnd),
	.datab(\ir_ct|cnt_h [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_h[9]~35 ),
	.combout(\ir_ct|cnt_h[10]~36_combout ),
	.cout(\ir_ct|cnt_h[10]~37 ));
// synopsys translate_off
defparam \ir_ct|cnt_h[10]~36 .lut_mask = 16'hC30C;
defparam \ir_ct|cnt_h[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N22
cycloneive_lcell_comb \ir_ct|cnt_h[11]~38 (
// Equation(s):
// \ir_ct|cnt_h[11]~38_combout  = (\ir_ct|cnt_h [11] & (!\ir_ct|cnt_h[10]~37 )) # (!\ir_ct|cnt_h [11] & ((\ir_ct|cnt_h[10]~37 ) # (GND)))
// \ir_ct|cnt_h[11]~39  = CARRY((!\ir_ct|cnt_h[10]~37 ) # (!\ir_ct|cnt_h [11]))

	.dataa(\ir_ct|cnt_h [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_h[10]~37 ),
	.combout(\ir_ct|cnt_h[11]~38_combout ),
	.cout(\ir_ct|cnt_h[11]~39 ));
// synopsys translate_off
defparam \ir_ct|cnt_h[11]~38 .lut_mask = 16'h5A5F;
defparam \ir_ct|cnt_h[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N24
cycloneive_lcell_comb \ir_ct|cnt_h[12]~40 (
// Equation(s):
// \ir_ct|cnt_h[12]~40_combout  = (\ir_ct|cnt_h [12] & (\ir_ct|cnt_h[11]~39  $ (GND))) # (!\ir_ct|cnt_h [12] & (!\ir_ct|cnt_h[11]~39  & VCC))
// \ir_ct|cnt_h[12]~41  = CARRY((\ir_ct|cnt_h [12] & !\ir_ct|cnt_h[11]~39 ))

	.dataa(gnd),
	.datab(\ir_ct|cnt_h [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_h[11]~39 ),
	.combout(\ir_ct|cnt_h[12]~40_combout ),
	.cout(\ir_ct|cnt_h[12]~41 ));
// synopsys translate_off
defparam \ir_ct|cnt_h[12]~40 .lut_mask = 16'hC30C;
defparam \ir_ct|cnt_h[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N26
cycloneive_lcell_comb \ir_ct|cnt_h[13]~42 (
// Equation(s):
// \ir_ct|cnt_h[13]~42_combout  = (\ir_ct|cnt_h [13] & (!\ir_ct|cnt_h[12]~41 )) # (!\ir_ct|cnt_h [13] & ((\ir_ct|cnt_h[12]~41 ) # (GND)))
// \ir_ct|cnt_h[13]~43  = CARRY((!\ir_ct|cnt_h[12]~41 ) # (!\ir_ct|cnt_h [13]))

	.dataa(\ir_ct|cnt_h [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_h[12]~41 ),
	.combout(\ir_ct|cnt_h[13]~42_combout ),
	.cout(\ir_ct|cnt_h[13]~43 ));
// synopsys translate_off
defparam \ir_ct|cnt_h[13]~42 .lut_mask = 16'h5A5F;
defparam \ir_ct|cnt_h[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N28
cycloneive_lcell_comb \ir_ct|cnt_h[14]~44 (
// Equation(s):
// \ir_ct|cnt_h[14]~44_combout  = (\ir_ct|cnt_h [14] & (\ir_ct|cnt_h[13]~43  $ (GND))) # (!\ir_ct|cnt_h [14] & (!\ir_ct|cnt_h[13]~43  & VCC))
// \ir_ct|cnt_h[14]~45  = CARRY((\ir_ct|cnt_h [14] & !\ir_ct|cnt_h[13]~43 ))

	.dataa(gnd),
	.datab(\ir_ct|cnt_h [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_h[13]~43 ),
	.combout(\ir_ct|cnt_h[14]~44_combout ),
	.cout(\ir_ct|cnt_h[14]~45 ));
// synopsys translate_off
defparam \ir_ct|cnt_h[14]~44 .lut_mask = 16'hC30C;
defparam \ir_ct|cnt_h[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N30
cycloneive_lcell_comb \ir_ct|cnt_h[15]~46 (
// Equation(s):
// \ir_ct|cnt_h[15]~46_combout  = \ir_ct|cnt_h [15] $ (\ir_ct|cnt_h[14]~45 )

	.dataa(\ir_ct|cnt_h [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ir_ct|cnt_h[14]~45 ),
	.combout(\ir_ct|cnt_h[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|cnt_h[15]~46 .lut_mask = 16'h5A5A;
defparam \ir_ct|cnt_h[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y9_N5
dffeas \ir_ct|cnt_l[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_l[2]~20_combout ),
	.asdata(vcc),
	.clrn(!\IRDA~input_o ),
	.aload(gnd),
	.sclr(\ir_ct|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_l [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_l[2] .is_wysiwyg = "true";
defparam \ir_ct|cnt_l[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N3
dffeas \ir_ct|cnt_l[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_l[1]~18_combout ),
	.asdata(vcc),
	.clrn(!\IRDA~input_o ),
	.aload(gnd),
	.sclr(\ir_ct|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_l [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_l[1] .is_wysiwyg = "true";
defparam \ir_ct|cnt_l[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N1
dffeas \ir_ct|cnt_l[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_l[0]~16_combout ),
	.asdata(vcc),
	.clrn(!\IRDA~input_o ),
	.aload(gnd),
	.sclr(\ir_ct|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_l [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_l[0] .is_wysiwyg = "true";
defparam \ir_ct|cnt_l[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N13
dffeas \ir_ct|cnt_l[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_l[6]~28_combout ),
	.asdata(vcc),
	.clrn(!\IRDA~input_o ),
	.aload(gnd),
	.sclr(\ir_ct|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_l [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_l[6] .is_wysiwyg = "true";
defparam \ir_ct|cnt_l[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N11
dffeas \ir_ct|cnt_l[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_l[5]~26_combout ),
	.asdata(vcc),
	.clrn(!\IRDA~input_o ),
	.aload(gnd),
	.sclr(\ir_ct|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_l [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_l[5] .is_wysiwyg = "true";
defparam \ir_ct|cnt_l[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N9
dffeas \ir_ct|cnt_l[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_l[4]~24_combout ),
	.asdata(vcc),
	.clrn(!\IRDA~input_o ),
	.aload(gnd),
	.sclr(\ir_ct|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_l [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_l[4] .is_wysiwyg = "true";
defparam \ir_ct|cnt_l[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N7
dffeas \ir_ct|cnt_l[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_l[3]~22_combout ),
	.asdata(vcc),
	.clrn(!\IRDA~input_o ),
	.aload(gnd),
	.sclr(\ir_ct|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_l [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_l[3] .is_wysiwyg = "true";
defparam \ir_ct|cnt_l[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N21
dffeas \ir_ct|cnt_l[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_l[10]~36_combout ),
	.asdata(vcc),
	.clrn(!\IRDA~input_o ),
	.aload(gnd),
	.sclr(\ir_ct|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_l [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_l[10] .is_wysiwyg = "true";
defparam \ir_ct|cnt_l[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N19
dffeas \ir_ct|cnt_l[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_l[9]~34_combout ),
	.asdata(vcc),
	.clrn(!\IRDA~input_o ),
	.aload(gnd),
	.sclr(\ir_ct|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_l [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_l[9] .is_wysiwyg = "true";
defparam \ir_ct|cnt_l[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N17
dffeas \ir_ct|cnt_l[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_l[8]~32_combout ),
	.asdata(vcc),
	.clrn(!\IRDA~input_o ),
	.aload(gnd),
	.sclr(\ir_ct|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_l [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_l[8] .is_wysiwyg = "true";
defparam \ir_ct|cnt_l[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N15
dffeas \ir_ct|cnt_l[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_l[7]~30_combout ),
	.asdata(vcc),
	.clrn(!\IRDA~input_o ),
	.aload(gnd),
	.sclr(\ir_ct|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_l [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_l[7] .is_wysiwyg = "true";
defparam \ir_ct|cnt_l[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N27
dffeas \ir_ct|cnt_l[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_l[13]~42_combout ),
	.asdata(vcc),
	.clrn(!\IRDA~input_o ),
	.aload(gnd),
	.sclr(\ir_ct|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_l [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_l[13] .is_wysiwyg = "true";
defparam \ir_ct|cnt_l[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N29
dffeas \ir_ct|cnt_l[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_l[14]~44_combout ),
	.asdata(vcc),
	.clrn(!\IRDA~input_o ),
	.aload(gnd),
	.sclr(\ir_ct|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_l [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_l[14] .is_wysiwyg = "true";
defparam \ir_ct|cnt_l[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N25
dffeas \ir_ct|cnt_l[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_l[12]~40_combout ),
	.asdata(vcc),
	.clrn(!\IRDA~input_o ),
	.aload(gnd),
	.sclr(\ir_ct|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_l [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_l[12] .is_wysiwyg = "true";
defparam \ir_ct|cnt_l[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N23
dffeas \ir_ct|cnt_l[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_l[11]~38_combout ),
	.asdata(vcc),
	.clrn(!\IRDA~input_o ),
	.aload(gnd),
	.sclr(\ir_ct|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_l [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_l[11] .is_wysiwyg = "true";
defparam \ir_ct|cnt_l[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N0
cycloneive_lcell_comb \ir_ct|cnt_l[0]~16 (
// Equation(s):
// \ir_ct|cnt_l[0]~16_combout  = \ir_ct|cnt_l [0] $ (VCC)
// \ir_ct|cnt_l[0]~17  = CARRY(\ir_ct|cnt_l [0])

	.dataa(gnd),
	.datab(\ir_ct|cnt_l [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ir_ct|cnt_l[0]~16_combout ),
	.cout(\ir_ct|cnt_l[0]~17 ));
// synopsys translate_off
defparam \ir_ct|cnt_l[0]~16 .lut_mask = 16'h33CC;
defparam \ir_ct|cnt_l[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N2
cycloneive_lcell_comb \ir_ct|cnt_l[1]~18 (
// Equation(s):
// \ir_ct|cnt_l[1]~18_combout  = (\ir_ct|cnt_l [1] & (!\ir_ct|cnt_l[0]~17 )) # (!\ir_ct|cnt_l [1] & ((\ir_ct|cnt_l[0]~17 ) # (GND)))
// \ir_ct|cnt_l[1]~19  = CARRY((!\ir_ct|cnt_l[0]~17 ) # (!\ir_ct|cnt_l [1]))

	.dataa(gnd),
	.datab(\ir_ct|cnt_l [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_l[0]~17 ),
	.combout(\ir_ct|cnt_l[1]~18_combout ),
	.cout(\ir_ct|cnt_l[1]~19 ));
// synopsys translate_off
defparam \ir_ct|cnt_l[1]~18 .lut_mask = 16'h3C3F;
defparam \ir_ct|cnt_l[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N4
cycloneive_lcell_comb \ir_ct|cnt_l[2]~20 (
// Equation(s):
// \ir_ct|cnt_l[2]~20_combout  = (\ir_ct|cnt_l [2] & (\ir_ct|cnt_l[1]~19  $ (GND))) # (!\ir_ct|cnt_l [2] & (!\ir_ct|cnt_l[1]~19  & VCC))
// \ir_ct|cnt_l[2]~21  = CARRY((\ir_ct|cnt_l [2] & !\ir_ct|cnt_l[1]~19 ))

	.dataa(gnd),
	.datab(\ir_ct|cnt_l [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_l[1]~19 ),
	.combout(\ir_ct|cnt_l[2]~20_combout ),
	.cout(\ir_ct|cnt_l[2]~21 ));
// synopsys translate_off
defparam \ir_ct|cnt_l[2]~20 .lut_mask = 16'hC30C;
defparam \ir_ct|cnt_l[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N6
cycloneive_lcell_comb \ir_ct|cnt_l[3]~22 (
// Equation(s):
// \ir_ct|cnt_l[3]~22_combout  = (\ir_ct|cnt_l [3] & (!\ir_ct|cnt_l[2]~21 )) # (!\ir_ct|cnt_l [3] & ((\ir_ct|cnt_l[2]~21 ) # (GND)))
// \ir_ct|cnt_l[3]~23  = CARRY((!\ir_ct|cnt_l[2]~21 ) # (!\ir_ct|cnt_l [3]))

	.dataa(\ir_ct|cnt_l [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_l[2]~21 ),
	.combout(\ir_ct|cnt_l[3]~22_combout ),
	.cout(\ir_ct|cnt_l[3]~23 ));
// synopsys translate_off
defparam \ir_ct|cnt_l[3]~22 .lut_mask = 16'h5A5F;
defparam \ir_ct|cnt_l[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N8
cycloneive_lcell_comb \ir_ct|cnt_l[4]~24 (
// Equation(s):
// \ir_ct|cnt_l[4]~24_combout  = (\ir_ct|cnt_l [4] & (\ir_ct|cnt_l[3]~23  $ (GND))) # (!\ir_ct|cnt_l [4] & (!\ir_ct|cnt_l[3]~23  & VCC))
// \ir_ct|cnt_l[4]~25  = CARRY((\ir_ct|cnt_l [4] & !\ir_ct|cnt_l[3]~23 ))

	.dataa(gnd),
	.datab(\ir_ct|cnt_l [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_l[3]~23 ),
	.combout(\ir_ct|cnt_l[4]~24_combout ),
	.cout(\ir_ct|cnt_l[4]~25 ));
// synopsys translate_off
defparam \ir_ct|cnt_l[4]~24 .lut_mask = 16'hC30C;
defparam \ir_ct|cnt_l[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N10
cycloneive_lcell_comb \ir_ct|cnt_l[5]~26 (
// Equation(s):
// \ir_ct|cnt_l[5]~26_combout  = (\ir_ct|cnt_l [5] & (!\ir_ct|cnt_l[4]~25 )) # (!\ir_ct|cnt_l [5] & ((\ir_ct|cnt_l[4]~25 ) # (GND)))
// \ir_ct|cnt_l[5]~27  = CARRY((!\ir_ct|cnt_l[4]~25 ) # (!\ir_ct|cnt_l [5]))

	.dataa(\ir_ct|cnt_l [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_l[4]~25 ),
	.combout(\ir_ct|cnt_l[5]~26_combout ),
	.cout(\ir_ct|cnt_l[5]~27 ));
// synopsys translate_off
defparam \ir_ct|cnt_l[5]~26 .lut_mask = 16'h5A5F;
defparam \ir_ct|cnt_l[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N12
cycloneive_lcell_comb \ir_ct|cnt_l[6]~28 (
// Equation(s):
// \ir_ct|cnt_l[6]~28_combout  = (\ir_ct|cnt_l [6] & (\ir_ct|cnt_l[5]~27  $ (GND))) # (!\ir_ct|cnt_l [6] & (!\ir_ct|cnt_l[5]~27  & VCC))
// \ir_ct|cnt_l[6]~29  = CARRY((\ir_ct|cnt_l [6] & !\ir_ct|cnt_l[5]~27 ))

	.dataa(\ir_ct|cnt_l [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_l[5]~27 ),
	.combout(\ir_ct|cnt_l[6]~28_combout ),
	.cout(\ir_ct|cnt_l[6]~29 ));
// synopsys translate_off
defparam \ir_ct|cnt_l[6]~28 .lut_mask = 16'hA50A;
defparam \ir_ct|cnt_l[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N14
cycloneive_lcell_comb \ir_ct|cnt_l[7]~30 (
// Equation(s):
// \ir_ct|cnt_l[7]~30_combout  = (\ir_ct|cnt_l [7] & (!\ir_ct|cnt_l[6]~29 )) # (!\ir_ct|cnt_l [7] & ((\ir_ct|cnt_l[6]~29 ) # (GND)))
// \ir_ct|cnt_l[7]~31  = CARRY((!\ir_ct|cnt_l[6]~29 ) # (!\ir_ct|cnt_l [7]))

	.dataa(gnd),
	.datab(\ir_ct|cnt_l [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_l[6]~29 ),
	.combout(\ir_ct|cnt_l[7]~30_combout ),
	.cout(\ir_ct|cnt_l[7]~31 ));
// synopsys translate_off
defparam \ir_ct|cnt_l[7]~30 .lut_mask = 16'h3C3F;
defparam \ir_ct|cnt_l[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N16
cycloneive_lcell_comb \ir_ct|cnt_l[8]~32 (
// Equation(s):
// \ir_ct|cnt_l[8]~32_combout  = (\ir_ct|cnt_l [8] & (\ir_ct|cnt_l[7]~31  $ (GND))) # (!\ir_ct|cnt_l [8] & (!\ir_ct|cnt_l[7]~31  & VCC))
// \ir_ct|cnt_l[8]~33  = CARRY((\ir_ct|cnt_l [8] & !\ir_ct|cnt_l[7]~31 ))

	.dataa(gnd),
	.datab(\ir_ct|cnt_l [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_l[7]~31 ),
	.combout(\ir_ct|cnt_l[8]~32_combout ),
	.cout(\ir_ct|cnt_l[8]~33 ));
// synopsys translate_off
defparam \ir_ct|cnt_l[8]~32 .lut_mask = 16'hC30C;
defparam \ir_ct|cnt_l[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N18
cycloneive_lcell_comb \ir_ct|cnt_l[9]~34 (
// Equation(s):
// \ir_ct|cnt_l[9]~34_combout  = (\ir_ct|cnt_l [9] & (!\ir_ct|cnt_l[8]~33 )) # (!\ir_ct|cnt_l [9] & ((\ir_ct|cnt_l[8]~33 ) # (GND)))
// \ir_ct|cnt_l[9]~35  = CARRY((!\ir_ct|cnt_l[8]~33 ) # (!\ir_ct|cnt_l [9]))

	.dataa(gnd),
	.datab(\ir_ct|cnt_l [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_l[8]~33 ),
	.combout(\ir_ct|cnt_l[9]~34_combout ),
	.cout(\ir_ct|cnt_l[9]~35 ));
// synopsys translate_off
defparam \ir_ct|cnt_l[9]~34 .lut_mask = 16'h3C3F;
defparam \ir_ct|cnt_l[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N20
cycloneive_lcell_comb \ir_ct|cnt_l[10]~36 (
// Equation(s):
// \ir_ct|cnt_l[10]~36_combout  = (\ir_ct|cnt_l [10] & (\ir_ct|cnt_l[9]~35  $ (GND))) # (!\ir_ct|cnt_l [10] & (!\ir_ct|cnt_l[9]~35  & VCC))
// \ir_ct|cnt_l[10]~37  = CARRY((\ir_ct|cnt_l [10] & !\ir_ct|cnt_l[9]~35 ))

	.dataa(gnd),
	.datab(\ir_ct|cnt_l [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_l[9]~35 ),
	.combout(\ir_ct|cnt_l[10]~36_combout ),
	.cout(\ir_ct|cnt_l[10]~37 ));
// synopsys translate_off
defparam \ir_ct|cnt_l[10]~36 .lut_mask = 16'hC30C;
defparam \ir_ct|cnt_l[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N22
cycloneive_lcell_comb \ir_ct|cnt_l[11]~38 (
// Equation(s):
// \ir_ct|cnt_l[11]~38_combout  = (\ir_ct|cnt_l [11] & (!\ir_ct|cnt_l[10]~37 )) # (!\ir_ct|cnt_l [11] & ((\ir_ct|cnt_l[10]~37 ) # (GND)))
// \ir_ct|cnt_l[11]~39  = CARRY((!\ir_ct|cnt_l[10]~37 ) # (!\ir_ct|cnt_l [11]))

	.dataa(\ir_ct|cnt_l [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_l[10]~37 ),
	.combout(\ir_ct|cnt_l[11]~38_combout ),
	.cout(\ir_ct|cnt_l[11]~39 ));
// synopsys translate_off
defparam \ir_ct|cnt_l[11]~38 .lut_mask = 16'h5A5F;
defparam \ir_ct|cnt_l[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N24
cycloneive_lcell_comb \ir_ct|cnt_l[12]~40 (
// Equation(s):
// \ir_ct|cnt_l[12]~40_combout  = (\ir_ct|cnt_l [12] & (\ir_ct|cnt_l[11]~39  $ (GND))) # (!\ir_ct|cnt_l [12] & (!\ir_ct|cnt_l[11]~39  & VCC))
// \ir_ct|cnt_l[12]~41  = CARRY((\ir_ct|cnt_l [12] & !\ir_ct|cnt_l[11]~39 ))

	.dataa(gnd),
	.datab(\ir_ct|cnt_l [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_l[11]~39 ),
	.combout(\ir_ct|cnt_l[12]~40_combout ),
	.cout(\ir_ct|cnt_l[12]~41 ));
// synopsys translate_off
defparam \ir_ct|cnt_l[12]~40 .lut_mask = 16'hC30C;
defparam \ir_ct|cnt_l[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N26
cycloneive_lcell_comb \ir_ct|cnt_l[13]~42 (
// Equation(s):
// \ir_ct|cnt_l[13]~42_combout  = (\ir_ct|cnt_l [13] & (!\ir_ct|cnt_l[12]~41 )) # (!\ir_ct|cnt_l [13] & ((\ir_ct|cnt_l[12]~41 ) # (GND)))
// \ir_ct|cnt_l[13]~43  = CARRY((!\ir_ct|cnt_l[12]~41 ) # (!\ir_ct|cnt_l [13]))

	.dataa(\ir_ct|cnt_l [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_l[12]~41 ),
	.combout(\ir_ct|cnt_l[13]~42_combout ),
	.cout(\ir_ct|cnt_l[13]~43 ));
// synopsys translate_off
defparam \ir_ct|cnt_l[13]~42 .lut_mask = 16'h5A5F;
defparam \ir_ct|cnt_l[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N28
cycloneive_lcell_comb \ir_ct|cnt_l[14]~44 (
// Equation(s):
// \ir_ct|cnt_l[14]~44_combout  = (\ir_ct|cnt_l [14] & (\ir_ct|cnt_l[13]~43  $ (GND))) # (!\ir_ct|cnt_l [14] & (!\ir_ct|cnt_l[13]~43  & VCC))
// \ir_ct|cnt_l[14]~45  = CARRY((\ir_ct|cnt_l [14] & !\ir_ct|cnt_l[13]~43 ))

	.dataa(gnd),
	.datab(\ir_ct|cnt_l [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_l[13]~43 ),
	.combout(\ir_ct|cnt_l[14]~44_combout ),
	.cout(\ir_ct|cnt_l[14]~45 ));
// synopsys translate_off
defparam \ir_ct|cnt_l[14]~44 .lut_mask = 16'hC30C;
defparam \ir_ct|cnt_l[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N30
cycloneive_lcell_comb \ir_ct|cnt_l[15]~46 (
// Equation(s):
// \ir_ct|cnt_l[15]~46_combout  = \ir_ct|cnt_l [15] $ (\ir_ct|cnt_l[14]~45 )

	.dataa(\ir_ct|cnt_l [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ir_ct|cnt_l[14]~45 ),
	.combout(\ir_ct|cnt_l[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|cnt_l[15]~46 .lut_mask = 16'h5A5A;
defparam \ir_ct|cnt_l[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y10_N23
dffeas \ir_ct|cnt_val[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_val[11]~35_combout ),
	.asdata(vcc),
	.clrn(!\ir_ct|IR_neg~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|state.ST_CODE_P~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_val [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_val[11] .is_wysiwyg = "true";
defparam \ir_ct|cnt_val[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N3
dffeas \ir_ct|cnt_val[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_val[1]~15_combout ),
	.asdata(vcc),
	.clrn(!\ir_ct|IR_neg~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|state.ST_CODE_P~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_val [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_val[1] .is_wysiwyg = "true";
defparam \ir_ct|cnt_val[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N5
dffeas \ir_ct|cnt_val[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_val[2]~17_combout ),
	.asdata(vcc),
	.clrn(!\ir_ct|IR_neg~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|state.ST_CODE_P~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_val [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_val[2] .is_wysiwyg = "true";
defparam \ir_ct|cnt_val[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N7
dffeas \ir_ct|cnt_val[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_val[3]~19_combout ),
	.asdata(vcc),
	.clrn(!\ir_ct|IR_neg~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|state.ST_CODE_P~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_val [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_val[3] .is_wysiwyg = "true";
defparam \ir_ct|cnt_val[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N9
dffeas \ir_ct|cnt_val[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_val[4]~21_combout ),
	.asdata(vcc),
	.clrn(!\ir_ct|IR_neg~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|state.ST_CODE_P~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_val [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_val[4] .is_wysiwyg = "true";
defparam \ir_ct|cnt_val[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N11
dffeas \ir_ct|cnt_val[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_val[5]~23_combout ),
	.asdata(vcc),
	.clrn(!\ir_ct|IR_neg~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|state.ST_CODE_P~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_val [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_val[5] .is_wysiwyg = "true";
defparam \ir_ct|cnt_val[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N13
dffeas \ir_ct|cnt_val[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_val[6]~25_combout ),
	.asdata(vcc),
	.clrn(!\ir_ct|IR_neg~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|state.ST_CODE_P~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_val [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_val[6] .is_wysiwyg = "true";
defparam \ir_ct|cnt_val[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N15
dffeas \ir_ct|cnt_val[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_val[7]~27_combout ),
	.asdata(vcc),
	.clrn(!\ir_ct|IR_neg~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|state.ST_CODE_P~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_val [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_val[7] .is_wysiwyg = "true";
defparam \ir_ct|cnt_val[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N17
dffeas \ir_ct|cnt_val[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_val[8]~29_combout ),
	.asdata(vcc),
	.clrn(!\ir_ct|IR_neg~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|state.ST_CODE_P~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_val [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_val[8] .is_wysiwyg = "true";
defparam \ir_ct|cnt_val[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N19
dffeas \ir_ct|cnt_val[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_val[9]~31_combout ),
	.asdata(vcc),
	.clrn(!\ir_ct|IR_neg~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|state.ST_CODE_P~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_val [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_val[9] .is_wysiwyg = "true";
defparam \ir_ct|cnt_val[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N25
dffeas \ir_ct|cnt_val[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_val[12]~37_combout ),
	.asdata(vcc),
	.clrn(!\ir_ct|IR_neg~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|state.ST_CODE_P~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_val [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_val[12] .is_wysiwyg = "true";
defparam \ir_ct|cnt_val[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N27
dffeas \ir_ct|cnt_val[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_val[13]~39_combout ),
	.asdata(vcc),
	.clrn(!\ir_ct|IR_neg~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|state.ST_CODE_P~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_val [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_val[13] .is_wysiwyg = "true";
defparam \ir_ct|cnt_val[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N29
dffeas \ir_ct|cnt_val[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_val[14]~41_combout ),
	.asdata(vcc),
	.clrn(!\ir_ct|IR_neg~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|state.ST_CODE_P~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_val [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_val[14] .is_wysiwyg = "true";
defparam \ir_ct|cnt_val[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N31
dffeas \ir_ct|cnt_val[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_val[15]~43_combout ),
	.asdata(vcc),
	.clrn(!\ir_ct|IR_neg~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|state.ST_CODE_P~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_val [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_val[15] .is_wysiwyg = "true";
defparam \ir_ct|cnt_val[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N21
dffeas \ir_ct|cnt_val[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_val[10]~33_combout ),
	.asdata(vcc),
	.clrn(!\ir_ct|IR_neg~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|state.ST_CODE_P~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_val [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_val[10] .is_wysiwyg = "true";
defparam \ir_ct|cnt_val[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N2
cycloneive_lcell_comb \ir_ct|cnt_val[1]~15 (
// Equation(s):
// \ir_ct|cnt_val[1]~15_combout  = (\ir_ct|cnt_val [1] & (\ir_ct|cnt_val [0] $ (VCC))) # (!\ir_ct|cnt_val [1] & (\ir_ct|cnt_val [0] & VCC))
// \ir_ct|cnt_val[1]~16  = CARRY((\ir_ct|cnt_val [1] & \ir_ct|cnt_val [0]))

	.dataa(\ir_ct|cnt_val [1]),
	.datab(\ir_ct|cnt_val [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ir_ct|cnt_val[1]~15_combout ),
	.cout(\ir_ct|cnt_val[1]~16 ));
// synopsys translate_off
defparam \ir_ct|cnt_val[1]~15 .lut_mask = 16'h6688;
defparam \ir_ct|cnt_val[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N4
cycloneive_lcell_comb \ir_ct|cnt_val[2]~17 (
// Equation(s):
// \ir_ct|cnt_val[2]~17_combout  = (\ir_ct|cnt_val [2] & (!\ir_ct|cnt_val[1]~16 )) # (!\ir_ct|cnt_val [2] & ((\ir_ct|cnt_val[1]~16 ) # (GND)))
// \ir_ct|cnt_val[2]~18  = CARRY((!\ir_ct|cnt_val[1]~16 ) # (!\ir_ct|cnt_val [2]))

	.dataa(gnd),
	.datab(\ir_ct|cnt_val [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_val[1]~16 ),
	.combout(\ir_ct|cnt_val[2]~17_combout ),
	.cout(\ir_ct|cnt_val[2]~18 ));
// synopsys translate_off
defparam \ir_ct|cnt_val[2]~17 .lut_mask = 16'h3C3F;
defparam \ir_ct|cnt_val[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N6
cycloneive_lcell_comb \ir_ct|cnt_val[3]~19 (
// Equation(s):
// \ir_ct|cnt_val[3]~19_combout  = (\ir_ct|cnt_val [3] & (\ir_ct|cnt_val[2]~18  $ (GND))) # (!\ir_ct|cnt_val [3] & (!\ir_ct|cnt_val[2]~18  & VCC))
// \ir_ct|cnt_val[3]~20  = CARRY((\ir_ct|cnt_val [3] & !\ir_ct|cnt_val[2]~18 ))

	.dataa(\ir_ct|cnt_val [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_val[2]~18 ),
	.combout(\ir_ct|cnt_val[3]~19_combout ),
	.cout(\ir_ct|cnt_val[3]~20 ));
// synopsys translate_off
defparam \ir_ct|cnt_val[3]~19 .lut_mask = 16'hA50A;
defparam \ir_ct|cnt_val[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N8
cycloneive_lcell_comb \ir_ct|cnt_val[4]~21 (
// Equation(s):
// \ir_ct|cnt_val[4]~21_combout  = (\ir_ct|cnt_val [4] & (!\ir_ct|cnt_val[3]~20 )) # (!\ir_ct|cnt_val [4] & ((\ir_ct|cnt_val[3]~20 ) # (GND)))
// \ir_ct|cnt_val[4]~22  = CARRY((!\ir_ct|cnt_val[3]~20 ) # (!\ir_ct|cnt_val [4]))

	.dataa(gnd),
	.datab(\ir_ct|cnt_val [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_val[3]~20 ),
	.combout(\ir_ct|cnt_val[4]~21_combout ),
	.cout(\ir_ct|cnt_val[4]~22 ));
// synopsys translate_off
defparam \ir_ct|cnt_val[4]~21 .lut_mask = 16'h3C3F;
defparam \ir_ct|cnt_val[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N10
cycloneive_lcell_comb \ir_ct|cnt_val[5]~23 (
// Equation(s):
// \ir_ct|cnt_val[5]~23_combout  = (\ir_ct|cnt_val [5] & (\ir_ct|cnt_val[4]~22  $ (GND))) # (!\ir_ct|cnt_val [5] & (!\ir_ct|cnt_val[4]~22  & VCC))
// \ir_ct|cnt_val[5]~24  = CARRY((\ir_ct|cnt_val [5] & !\ir_ct|cnt_val[4]~22 ))

	.dataa(\ir_ct|cnt_val [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_val[4]~22 ),
	.combout(\ir_ct|cnt_val[5]~23_combout ),
	.cout(\ir_ct|cnt_val[5]~24 ));
// synopsys translate_off
defparam \ir_ct|cnt_val[5]~23 .lut_mask = 16'hA50A;
defparam \ir_ct|cnt_val[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N12
cycloneive_lcell_comb \ir_ct|cnt_val[6]~25 (
// Equation(s):
// \ir_ct|cnt_val[6]~25_combout  = (\ir_ct|cnt_val [6] & (!\ir_ct|cnt_val[5]~24 )) # (!\ir_ct|cnt_val [6] & ((\ir_ct|cnt_val[5]~24 ) # (GND)))
// \ir_ct|cnt_val[6]~26  = CARRY((!\ir_ct|cnt_val[5]~24 ) # (!\ir_ct|cnt_val [6]))

	.dataa(\ir_ct|cnt_val [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_val[5]~24 ),
	.combout(\ir_ct|cnt_val[6]~25_combout ),
	.cout(\ir_ct|cnt_val[6]~26 ));
// synopsys translate_off
defparam \ir_ct|cnt_val[6]~25 .lut_mask = 16'h5A5F;
defparam \ir_ct|cnt_val[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N14
cycloneive_lcell_comb \ir_ct|cnt_val[7]~27 (
// Equation(s):
// \ir_ct|cnt_val[7]~27_combout  = (\ir_ct|cnt_val [7] & (\ir_ct|cnt_val[6]~26  $ (GND))) # (!\ir_ct|cnt_val [7] & (!\ir_ct|cnt_val[6]~26  & VCC))
// \ir_ct|cnt_val[7]~28  = CARRY((\ir_ct|cnt_val [7] & !\ir_ct|cnt_val[6]~26 ))

	.dataa(gnd),
	.datab(\ir_ct|cnt_val [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_val[6]~26 ),
	.combout(\ir_ct|cnt_val[7]~27_combout ),
	.cout(\ir_ct|cnt_val[7]~28 ));
// synopsys translate_off
defparam \ir_ct|cnt_val[7]~27 .lut_mask = 16'hC30C;
defparam \ir_ct|cnt_val[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N16
cycloneive_lcell_comb \ir_ct|cnt_val[8]~29 (
// Equation(s):
// \ir_ct|cnt_val[8]~29_combout  = (\ir_ct|cnt_val [8] & (!\ir_ct|cnt_val[7]~28 )) # (!\ir_ct|cnt_val [8] & ((\ir_ct|cnt_val[7]~28 ) # (GND)))
// \ir_ct|cnt_val[8]~30  = CARRY((!\ir_ct|cnt_val[7]~28 ) # (!\ir_ct|cnt_val [8]))

	.dataa(gnd),
	.datab(\ir_ct|cnt_val [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_val[7]~28 ),
	.combout(\ir_ct|cnt_val[8]~29_combout ),
	.cout(\ir_ct|cnt_val[8]~30 ));
// synopsys translate_off
defparam \ir_ct|cnt_val[8]~29 .lut_mask = 16'h3C3F;
defparam \ir_ct|cnt_val[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N18
cycloneive_lcell_comb \ir_ct|cnt_val[9]~31 (
// Equation(s):
// \ir_ct|cnt_val[9]~31_combout  = (\ir_ct|cnt_val [9] & (\ir_ct|cnt_val[8]~30  $ (GND))) # (!\ir_ct|cnt_val [9] & (!\ir_ct|cnt_val[8]~30  & VCC))
// \ir_ct|cnt_val[9]~32  = CARRY((\ir_ct|cnt_val [9] & !\ir_ct|cnt_val[8]~30 ))

	.dataa(gnd),
	.datab(\ir_ct|cnt_val [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_val[8]~30 ),
	.combout(\ir_ct|cnt_val[9]~31_combout ),
	.cout(\ir_ct|cnt_val[9]~32 ));
// synopsys translate_off
defparam \ir_ct|cnt_val[9]~31 .lut_mask = 16'hC30C;
defparam \ir_ct|cnt_val[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N20
cycloneive_lcell_comb \ir_ct|cnt_val[10]~33 (
// Equation(s):
// \ir_ct|cnt_val[10]~33_combout  = (\ir_ct|cnt_val [10] & (!\ir_ct|cnt_val[9]~32 )) # (!\ir_ct|cnt_val [10] & ((\ir_ct|cnt_val[9]~32 ) # (GND)))
// \ir_ct|cnt_val[10]~34  = CARRY((!\ir_ct|cnt_val[9]~32 ) # (!\ir_ct|cnt_val [10]))

	.dataa(gnd),
	.datab(\ir_ct|cnt_val [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_val[9]~32 ),
	.combout(\ir_ct|cnt_val[10]~33_combout ),
	.cout(\ir_ct|cnt_val[10]~34 ));
// synopsys translate_off
defparam \ir_ct|cnt_val[10]~33 .lut_mask = 16'h3C3F;
defparam \ir_ct|cnt_val[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N22
cycloneive_lcell_comb \ir_ct|cnt_val[11]~35 (
// Equation(s):
// \ir_ct|cnt_val[11]~35_combout  = (\ir_ct|cnt_val [11] & (\ir_ct|cnt_val[10]~34  $ (GND))) # (!\ir_ct|cnt_val [11] & (!\ir_ct|cnt_val[10]~34  & VCC))
// \ir_ct|cnt_val[11]~36  = CARRY((\ir_ct|cnt_val [11] & !\ir_ct|cnt_val[10]~34 ))

	.dataa(\ir_ct|cnt_val [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_val[10]~34 ),
	.combout(\ir_ct|cnt_val[11]~35_combout ),
	.cout(\ir_ct|cnt_val[11]~36 ));
// synopsys translate_off
defparam \ir_ct|cnt_val[11]~35 .lut_mask = 16'hA50A;
defparam \ir_ct|cnt_val[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N24
cycloneive_lcell_comb \ir_ct|cnt_val[12]~37 (
// Equation(s):
// \ir_ct|cnt_val[12]~37_combout  = (\ir_ct|cnt_val [12] & (!\ir_ct|cnt_val[11]~36 )) # (!\ir_ct|cnt_val [12] & ((\ir_ct|cnt_val[11]~36 ) # (GND)))
// \ir_ct|cnt_val[12]~38  = CARRY((!\ir_ct|cnt_val[11]~36 ) # (!\ir_ct|cnt_val [12]))

	.dataa(gnd),
	.datab(\ir_ct|cnt_val [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_val[11]~36 ),
	.combout(\ir_ct|cnt_val[12]~37_combout ),
	.cout(\ir_ct|cnt_val[12]~38 ));
// synopsys translate_off
defparam \ir_ct|cnt_val[12]~37 .lut_mask = 16'h3C3F;
defparam \ir_ct|cnt_val[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N26
cycloneive_lcell_comb \ir_ct|cnt_val[13]~39 (
// Equation(s):
// \ir_ct|cnt_val[13]~39_combout  = (\ir_ct|cnt_val [13] & (\ir_ct|cnt_val[12]~38  $ (GND))) # (!\ir_ct|cnt_val [13] & (!\ir_ct|cnt_val[12]~38  & VCC))
// \ir_ct|cnt_val[13]~40  = CARRY((\ir_ct|cnt_val [13] & !\ir_ct|cnt_val[12]~38 ))

	.dataa(\ir_ct|cnt_val [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_val[12]~38 ),
	.combout(\ir_ct|cnt_val[13]~39_combout ),
	.cout(\ir_ct|cnt_val[13]~40 ));
// synopsys translate_off
defparam \ir_ct|cnt_val[13]~39 .lut_mask = 16'hA50A;
defparam \ir_ct|cnt_val[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N28
cycloneive_lcell_comb \ir_ct|cnt_val[14]~41 (
// Equation(s):
// \ir_ct|cnt_val[14]~41_combout  = (\ir_ct|cnt_val [14] & (!\ir_ct|cnt_val[13]~40 )) # (!\ir_ct|cnt_val [14] & ((\ir_ct|cnt_val[13]~40 ) # (GND)))
// \ir_ct|cnt_val[14]~42  = CARRY((!\ir_ct|cnt_val[13]~40 ) # (!\ir_ct|cnt_val [14]))

	.dataa(gnd),
	.datab(\ir_ct|cnt_val [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_val[13]~40 ),
	.combout(\ir_ct|cnt_val[14]~41_combout ),
	.cout(\ir_ct|cnt_val[14]~42 ));
// synopsys translate_off
defparam \ir_ct|cnt_val[14]~41 .lut_mask = 16'h3C3F;
defparam \ir_ct|cnt_val[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N30
cycloneive_lcell_comb \ir_ct|cnt_val[15]~43 (
// Equation(s):
// \ir_ct|cnt_val[15]~43_combout  = \ir_ct|cnt_val [15] $ (!\ir_ct|cnt_val[14]~42 )

	.dataa(\ir_ct|cnt_val [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ir_ct|cnt_val[14]~42 ),
	.combout(\ir_ct|cnt_val[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|cnt_val[15]~43 .lut_mask = 16'hA5A5;
defparam \ir_ct|cnt_val[15]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N1
dffeas \ad_ct|adc_data[0] (
	.clk(\ad_ct|clk_40k~clkctrl_outclk ),
	.d(\ad_ct|adc_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_ct|adc_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ad_ct|adc_data[0] .is_wysiwyg = "true";
defparam \ad_ct|adc_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N5
dffeas \ad_ct|adc_data[3] (
	.clk(\ad_ct|clk_40k~clkctrl_outclk ),
	.d(\ad_ct|adc_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_ct|adc_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ad_ct|adc_data[3] .is_wysiwyg = "true";
defparam \ad_ct|adc_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N7
dffeas \ad_ct|adc_data[5] (
	.clk(\ad_ct|clk_40k~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ad_ct|adc_data_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_ct|adc_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ad_ct|adc_data[5] .is_wysiwyg = "true";
defparam \ad_ct|adc_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N17
dffeas \ad_ct|adc_data[6] (
	.clk(\ad_ct|clk_40k~clkctrl_outclk ),
	.d(\ad_ct|adc_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_ct|adc_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ad_ct|adc_data[6] .is_wysiwyg = "true";
defparam \ad_ct|adc_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N27
dffeas \ad_ct|adc_data[7] (
	.clk(\ad_ct|clk_40k~clkctrl_outclk ),
	.d(\ad_ct|adc_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_ct|adc_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ad_ct|adc_data[7] .is_wysiwyg = "true";
defparam \ad_ct|adc_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N23
dffeas \num_dt[2][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\key_ct|Equal3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_dt[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \num_dt[2][3] .is_wysiwyg = "true";
defparam \num_dt[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneive_lcell_comb \dt_ct|WideOr13~0 (
// Equation(s):
// \dt_ct|WideOr13~0_combout  = (\num_dt[1][2]~q  & (!\num_dt[1][1]~q  & ((\num_dt[1][3]~q ) # (!\num_dt[1][0]~q )))) # (!\num_dt[1][2]~q  & (\num_dt[1][0]~q  & (\num_dt[1][3]~q  $ (!\num_dt[1][1]~q ))))

	.dataa(\num_dt[1][0]~q ),
	.datab(\num_dt[1][3]~q ),
	.datac(\num_dt[1][2]~q ),
	.datad(\num_dt[1][1]~q ),
	.cin(gnd),
	.combout(\dt_ct|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|WideOr13~0 .lut_mask = 16'h08D2;
defparam \dt_ct|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N11
dffeas \num_dt[0][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ir_ct|Code [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_dt[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \num_dt[0][0] .is_wysiwyg = "true";
defparam \num_dt[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N13
dffeas \num_dt[0][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ir_ct|Code [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_dt[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \num_dt[0][1] .is_wysiwyg = "true";
defparam \num_dt[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N7
dffeas \num_dt[0][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ir_ct|Code [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_dt[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \num_dt[0][2] .is_wysiwyg = "true";
defparam \num_dt[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N17
dffeas \num_dt[0][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ir_ct|Code [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_dt[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \num_dt[0][3] .is_wysiwyg = "true";
defparam \num_dt[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cycloneive_lcell_comb \dt_ct|WideOr6~0 (
// Equation(s):
// \dt_ct|WideOr6~0_combout  = (\num_dt[0][1]~q  & (\num_dt[0][3]~q  & (\num_dt[0][0]~q  & !\num_dt[0][2]~q ))) # (!\num_dt[0][1]~q  & (\num_dt[0][2]~q  $ (((!\num_dt[0][3]~q  & \num_dt[0][0]~q )))))

	.dataa(\num_dt[0][1]~q ),
	.datab(\num_dt[0][3]~q ),
	.datac(\num_dt[0][0]~q ),
	.datad(\num_dt[0][2]~q ),
	.cin(gnd),
	.combout(\dt_ct|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|WideOr6~0 .lut_mask = 16'h4590;
defparam \dt_ct|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneive_lcell_comb \dt_ct|ds_reg~0 (
// Equation(s):
// \dt_ct|ds_reg~0_combout  = (cnt[15] & (((cnt[16]) # (!\dt_ct|WideOr13~0_combout )))) # (!cnt[15] & (!\dt_ct|WideOr6~0_combout  & (!cnt[16])))

	.dataa(\dt_ct|WideOr6~0_combout ),
	.datab(cnt[15]),
	.datac(cnt[16]),
	.datad(\dt_ct|WideOr13~0_combout ),
	.cin(gnd),
	.combout(\dt_ct|ds_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|ds_reg~0 .lut_mask = 16'hC1CD;
defparam \dt_ct|ds_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cycloneive_lcell_comb \dt_ct|WideOr19~0 (
// Equation(s):
// \dt_ct|WideOr19~0_combout  = (\num_dt[2][3]~q  & ((\num_dt[2][0]~q  & (\num_dt[2][1]~q )) # (!\num_dt[2][0]~q  & ((\num_dt[2][2]~q ))))) # (!\num_dt[2][3]~q  & (\num_dt[2][2]~q  & (\num_dt[2][1]~q  $ (\num_dt[2][0]~q ))))

	.dataa(\num_dt[2][3]~q ),
	.datab(\num_dt[2][1]~q ),
	.datac(\num_dt[2][2]~q ),
	.datad(\num_dt[2][0]~q ),
	.cin(gnd),
	.combout(\dt_ct|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|WideOr19~0 .lut_mask = 16'h98E0;
defparam \dt_ct|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cycloneive_lcell_comb \dt_ct|WideOr5~0 (
// Equation(s):
// \dt_ct|WideOr5~0_combout  = (\num_dt[0][1]~q  & ((\num_dt[0][0]~q  & (\num_dt[0][3]~q )) # (!\num_dt[0][0]~q  & ((\num_dt[0][2]~q ))))) # (!\num_dt[0][1]~q  & (\num_dt[0][2]~q  & (\num_dt[0][3]~q  $ (\num_dt[0][0]~q ))))

	.dataa(\num_dt[0][1]~q ),
	.datab(\num_dt[0][3]~q ),
	.datac(\num_dt[0][0]~q ),
	.datad(\num_dt[0][2]~q ),
	.cin(gnd),
	.combout(\dt_ct|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|WideOr5~0 .lut_mask = 16'h9E80;
defparam \dt_ct|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneive_lcell_comb \dt_ct|ds_reg~2 (
// Equation(s):
// \dt_ct|ds_reg~2_combout  = (cnt[16] & (((cnt[15])) # (!\dt_ct|WideOr19~0_combout ))) # (!cnt[16] & (((!\dt_ct|WideOr5~0_combout  & !cnt[15]))))

	.dataa(cnt[16]),
	.datab(\dt_ct|WideOr19~0_combout ),
	.datac(\dt_ct|WideOr5~0_combout ),
	.datad(cnt[15]),
	.cin(gnd),
	.combout(\dt_ct|ds_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|ds_reg~2 .lut_mask = 16'hAA27;
defparam \dt_ct|ds_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cycloneive_lcell_comb \dt_ct|WideOr16~0 (
// Equation(s):
// \dt_ct|WideOr16~0_combout  = (\num_dt[2][1]~q  & (!\num_dt[2][3]~q  & ((\num_dt[2][0]~q )))) # (!\num_dt[2][1]~q  & ((\num_dt[2][2]~q  & (!\num_dt[2][3]~q )) # (!\num_dt[2][2]~q  & ((\num_dt[2][0]~q )))))

	.dataa(\num_dt[2][3]~q ),
	.datab(\num_dt[2][1]~q ),
	.datac(\num_dt[2][2]~q ),
	.datad(\num_dt[2][0]~q ),
	.cin(gnd),
	.combout(\dt_ct|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|WideOr16~0 .lut_mask = 16'h5710;
defparam \dt_ct|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneive_lcell_comb \dt_ct|WideOr2~0 (
// Equation(s):
// \dt_ct|WideOr2~0_combout  = (\num_dt[0][1]~q  & (!\num_dt[0][3]~q  & (\num_dt[0][0]~q ))) # (!\num_dt[0][1]~q  & ((\num_dt[0][2]~q  & (!\num_dt[0][3]~q )) # (!\num_dt[0][2]~q  & ((\num_dt[0][0]~q )))))

	.dataa(\num_dt[0][1]~q ),
	.datab(\num_dt[0][3]~q ),
	.datac(\num_dt[0][0]~q ),
	.datad(\num_dt[0][2]~q ),
	.cin(gnd),
	.combout(\dt_ct|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|WideOr2~0 .lut_mask = 16'h3170;
defparam \dt_ct|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneive_lcell_comb \dt_ct|WideOr1~0 (
// Equation(s):
// \dt_ct|WideOr1~0_combout  = (\num_dt[0][2]~q  & ((\num_dt[0][3]~q  & ((!\num_dt[0][1]~q ))) # (!\num_dt[0][3]~q  & (\num_dt[0][0]~q  & \num_dt[0][1]~q )))) # (!\num_dt[0][2]~q  & (!\num_dt[0][3]~q  & ((\num_dt[0][0]~q ) # (\num_dt[0][1]~q ))))

	.dataa(\num_dt[0][2]~q ),
	.datab(\num_dt[0][3]~q ),
	.datac(\num_dt[0][0]~q ),
	.datad(\num_dt[0][1]~q ),
	.cin(gnd),
	.combout(\dt_ct|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|WideOr1~0 .lut_mask = 16'h3198;
defparam \dt_ct|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneive_lcell_comb \dt_ct|WideOr18~0 (
// Equation(s):
// \dt_ct|WideOr18~0_combout  = (\num_dt[2][2]~q  & (\num_dt[2][3]~q  & ((\num_dt[2][1]~q ) # (!\num_dt[2][0]~q )))) # (!\num_dt[2][2]~q  & (\num_dt[2][1]~q  & (!\num_dt[2][3]~q  & !\num_dt[2][0]~q )))

	.dataa(\num_dt[2][1]~q ),
	.datab(\num_dt[2][2]~q ),
	.datac(\num_dt[2][3]~q ),
	.datad(\num_dt[2][0]~q ),
	.cin(gnd),
	.combout(\dt_ct|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|WideOr18~0 .lut_mask = 16'h80C2;
defparam \dt_ct|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneive_lcell_comb \dt_ct|WideOr4~0 (
// Equation(s):
// \dt_ct|WideOr4~0_combout  = (\num_dt[0][2]~q  & (\num_dt[0][3]~q  & ((\num_dt[0][1]~q ) # (!\num_dt[0][0]~q )))) # (!\num_dt[0][2]~q  & (!\num_dt[0][3]~q  & (\num_dt[0][1]~q  & !\num_dt[0][0]~q )))

	.dataa(\num_dt[0][2]~q ),
	.datab(\num_dt[0][3]~q ),
	.datac(\num_dt[0][1]~q ),
	.datad(\num_dt[0][0]~q ),
	.cin(gnd),
	.combout(\dt_ct|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|WideOr4~0 .lut_mask = 16'h8098;
defparam \dt_ct|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cycloneive_lcell_comb \dt_ct|WideOr17~0 (
// Equation(s):
// \dt_ct|WideOr17~0_combout  = (\num_dt[2][1]~q  & ((\num_dt[2][2]~q  & ((\num_dt[2][0]~q ))) # (!\num_dt[2][2]~q  & (\num_dt[2][3]~q  & !\num_dt[2][0]~q )))) # (!\num_dt[2][1]~q  & (!\num_dt[2][3]~q  & (\num_dt[2][2]~q  $ (\num_dt[2][0]~q ))))

	.dataa(\num_dt[2][3]~q ),
	.datab(\num_dt[2][2]~q ),
	.datac(\num_dt[2][0]~q ),
	.datad(\num_dt[2][1]~q ),
	.cin(gnd),
	.combout(\dt_ct|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|WideOr17~0 .lut_mask = 16'hC214;
defparam \dt_ct|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneive_lcell_comb \dt_ct|WideOr3~0 (
// Equation(s):
// \dt_ct|WideOr3~0_combout  = (\num_dt[0][1]~q  & ((\num_dt[0][2]~q  & ((\num_dt[0][0]~q ))) # (!\num_dt[0][2]~q  & (\num_dt[0][3]~q  & !\num_dt[0][0]~q )))) # (!\num_dt[0][1]~q  & (!\num_dt[0][3]~q  & (\num_dt[0][2]~q  $ (\num_dt[0][0]~q ))))

	.dataa(\num_dt[0][1]~q ),
	.datab(\num_dt[0][3]~q ),
	.datac(\num_dt[0][2]~q ),
	.datad(\num_dt[0][0]~q ),
	.cin(gnd),
	.combout(\dt_ct|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|WideOr3~0 .lut_mask = 16'hA118;
defparam \dt_ct|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneive_lcell_comb \dt_ct|ds_reg~10 (
// Equation(s):
// \dt_ct|ds_reg~10_combout  = (cnt[16] & (((cnt[15])) # (!\dt_ct|WideOr17~0_combout ))) # (!cnt[16] & (((!\dt_ct|WideOr3~0_combout  & !cnt[15]))))

	.dataa(cnt[16]),
	.datab(\dt_ct|WideOr17~0_combout ),
	.datac(\dt_ct|WideOr3~0_combout ),
	.datad(cnt[15]),
	.cin(gnd),
	.combout(\dt_ct|ds_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|ds_reg~10 .lut_mask = 16'hAA27;
defparam \dt_ct|ds_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneive_lcell_comb \dt_ct|WideOr7~0 (
// Equation(s):
// \dt_ct|WideOr7~0_combout  = (\num_dt[1][3]~q ) # ((\num_dt[1][2]~q  & ((!\num_dt[1][1]~q ) # (!\num_dt[1][0]~q ))) # (!\num_dt[1][2]~q  & ((\num_dt[1][1]~q ))))

	.dataa(\num_dt[1][0]~q ),
	.datab(\num_dt[1][2]~q ),
	.datac(\num_dt[1][3]~q ),
	.datad(\num_dt[1][1]~q ),
	.cin(gnd),
	.combout(\dt_ct|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|WideOr7~0 .lut_mask = 16'hF7FC;
defparam \dt_ct|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneive_lcell_comb \dt_ct|WideOr0~0 (
// Equation(s):
// \dt_ct|WideOr0~0_combout  = (\num_dt[0][3]~q ) # ((\num_dt[0][1]~q  & ((!\num_dt[0][2]~q ) # (!\num_dt[0][0]~q ))) # (!\num_dt[0][1]~q  & ((\num_dt[0][2]~q ))))

	.dataa(\num_dt[0][1]~q ),
	.datab(\num_dt[0][0]~q ),
	.datac(\num_dt[0][3]~q ),
	.datad(\num_dt[0][2]~q ),
	.cin(gnd),
	.combout(\dt_ct|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|WideOr0~0 .lut_mask = 16'hF7FA;
defparam \dt_ct|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N12
cycloneive_lcell_comb \dt_ct|ds_reg~12 (
// Equation(s):
// \dt_ct|ds_reg~12_combout  = (cnt[15] & (((cnt[16]) # (\dt_ct|WideOr7~0_combout )))) # (!cnt[15] & (\dt_ct|WideOr0~0_combout  & (!cnt[16])))

	.dataa(\dt_ct|WideOr0~0_combout ),
	.datab(cnt[15]),
	.datac(cnt[16]),
	.datad(\dt_ct|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\dt_ct|ds_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|ds_reg~12 .lut_mask = 16'hCEC2;
defparam \dt_ct|ds_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N29
dffeas \ad_ct|adc_data_buf[0] (
	.clk(\ad_ct|adc_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ad_ct|adc_data_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad_ct|adc_cs_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_ct|adc_data_buf [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ad_ct|adc_data_buf[0] .is_wysiwyg = "true";
defparam \ad_ct|adc_data_buf[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N7
dffeas \beep_ct|cnt_khz[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|cnt_khz~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|cnt_khz [6]),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|cnt_khz[6] .is_wysiwyg = "true";
defparam \beep_ct|cnt_khz[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N11
dffeas \beep_ct|cnt_khz[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|cnt_khz [5]),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|cnt_khz[5] .is_wysiwyg = "true";
defparam \beep_ct|cnt_khz[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N26
cycloneive_lcell_comb \beep_ct|Equal0~1 (
// Equation(s):
// \beep_ct|Equal0~1_combout  = (!\beep_ct|cnt_khz [4] & (\beep_ct|cnt_khz [7] & (!\beep_ct|cnt_khz [5] & \beep_ct|cnt_khz [6])))

	.dataa(\beep_ct|cnt_khz [4]),
	.datab(\beep_ct|cnt_khz [7]),
	.datac(\beep_ct|cnt_khz [5]),
	.datad(\beep_ct|cnt_khz [6]),
	.cin(gnd),
	.combout(\beep_ct|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \beep_ct|Equal0~1 .lut_mask = 16'h0400;
defparam \beep_ct|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N7
dffeas \beep_ct|cnt_khz[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|cnt_khz [19]),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|cnt_khz[19] .is_wysiwyg = "true";
defparam \beep_ct|cnt_khz[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N23
dffeas \beep_ct|cnt_khz[27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|Add0~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|cnt_khz [27]),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|cnt_khz[27] .is_wysiwyg = "true";
defparam \beep_ct|cnt_khz[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N10
cycloneive_lcell_comb \beep_ct|Equal0~8 (
// Equation(s):
// \beep_ct|Equal0~8_combout  = (!\beep_ct|cnt_khz [24] & (!\beep_ct|cnt_khz [27] & (!\beep_ct|cnt_khz [26] & !\beep_ct|cnt_khz [25])))

	.dataa(\beep_ct|cnt_khz [24]),
	.datab(\beep_ct|cnt_khz [27]),
	.datac(\beep_ct|cnt_khz [26]),
	.datad(\beep_ct|cnt_khz [25]),
	.cin(gnd),
	.combout(\beep_ct|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \beep_ct|Equal0~8 .lut_mask = 16'h0001;
defparam \beep_ct|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N26
cycloneive_lcell_comb \ad_ct|Add1~0 (
// Equation(s):
// \ad_ct|Add1~0_combout  = \ad_ct|cnt [3] $ (((\ad_ct|cnt [0] & (\ad_ct|cnt [2] & \ad_ct|cnt [1]))))

	.dataa(\ad_ct|cnt [0]),
	.datab(\ad_ct|cnt [3]),
	.datac(\ad_ct|cnt [2]),
	.datad(\ad_ct|cnt [1]),
	.cin(gnd),
	.combout(\ad_ct|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ad_ct|Add1~0 .lut_mask = 16'h6CCC;
defparam \ad_ct|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N13
dffeas \cnt[20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Add1~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[20]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[20] .is_wysiwyg = "true";
defparam \cnt[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N11
dffeas \cnt[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Add1~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[19]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[19] .is_wysiwyg = "true";
defparam \cnt[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N7
dffeas \cnt[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Add1~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[17]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[17] .is_wysiwyg = "true";
defparam \cnt[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N31
dffeas \cnt[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Add1~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[13]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[13] .is_wysiwyg = "true";
defparam \cnt[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N27
dffeas \cnt[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Add1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[11]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[11] .is_wysiwyg = "true";
defparam \cnt[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N23
dffeas \cnt[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Add1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[9]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[9] .is_wysiwyg = "true";
defparam \cnt[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N13
dffeas \cnt[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Add1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[4] .is_wysiwyg = "true";
defparam \cnt[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N11
dffeas \cnt[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Add1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[3] .is_wysiwyg = "true";
defparam \cnt[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N7
dffeas \cnt[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[1] .is_wysiwyg = "true";
defparam \cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneive_lcell_comb \key_ct|Equal3~1 (
// Equation(s):
// \key_ct|Equal3~1_combout  = (\key_ct|key_reg2 [26] & (\key_ct|key_reg2 [25] & (\key_ct|key_reg2 [27] & \key_ct|key_reg2 [24])))

	.dataa(\key_ct|key_reg2 [26]),
	.datab(\key_ct|key_reg2 [25]),
	.datac(\key_ct|key_reg2 [27]),
	.datad(\key_ct|key_reg2 [24]),
	.cin(gnd),
	.combout(\key_ct|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|Equal3~1 .lut_mask = 16'h8000;
defparam \key_ct|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneive_lcell_comb \key_ct|Equal3~5 (
// Equation(s):
// \key_ct|Equal3~5_combout  = (\key_ct|key_reg2 [12] & (\key_ct|key_reg2 [14] & (\key_ct|key_reg2 [15] & \key_ct|key_reg2 [13])))

	.dataa(\key_ct|key_reg2 [12]),
	.datab(\key_ct|key_reg2 [14]),
	.datac(\key_ct|key_reg2 [15]),
	.datad(\key_ct|key_reg2 [13]),
	.cin(gnd),
	.combout(\key_ct|Equal3~5_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|Equal3~5 .lut_mask = 16'h8000;
defparam \key_ct|Equal3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \key_ct|Equal3~6 (
// Equation(s):
// \key_ct|Equal3~6_combout  = (\key_ct|key_reg2 [10] & \key_ct|key_reg2 [11])

	.dataa(gnd),
	.datab(\key_ct|key_reg2 [10]),
	.datac(\key_ct|key_reg2 [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\key_ct|Equal3~6_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|Equal3~6 .lut_mask = 16'hC0C0;
defparam \key_ct|Equal3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneive_lcell_comb \key_ct|Equal3~7 (
// Equation(s):
// \key_ct|Equal3~7_combout  = (\key_ct|key_reg2 [8] & (\key_ct|Equal3~6_combout  & (\key_ct|key_reg2 [9] & \key_ct|Equal3~5_combout )))

	.dataa(\key_ct|key_reg2 [8]),
	.datab(\key_ct|Equal3~6_combout ),
	.datac(\key_ct|key_reg2 [9]),
	.datad(\key_ct|Equal3~5_combout ),
	.cin(gnd),
	.combout(\key_ct|Equal3~7_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|Equal3~7 .lut_mask = 16'h8000;
defparam \key_ct|Equal3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N23
dffeas \cnt[25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Add1~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[25]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[25] .is_wysiwyg = "true";
defparam \cnt[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N1
dffeas \ir_ct|Code[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ir_ct|IR_Value [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ir_ct|Code[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|Code [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|Code[0] .is_wysiwyg = "true";
defparam \ir_ct|Code[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N19
dffeas \ir_ct|Code[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|Code[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|Code[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|Code [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|Code[1] .is_wysiwyg = "true";
defparam \ir_ct|Code[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N21
dffeas \ir_ct|Code[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|Code[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|Code[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|Code [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|Code[2] .is_wysiwyg = "true";
defparam \ir_ct|Code[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N31
dffeas \ir_ct|Code[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|Code[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|Code[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|Code [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|Code[3] .is_wysiwyg = "true";
defparam \ir_ct|Code[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N12
cycloneive_lcell_comb \key_ct|Equal4~2 (
// Equation(s):
// \key_ct|Equal4~2_combout  = (\key_ct|key_reg3 [21] & (\key_ct|key_reg3 [22] & (\key_ct|key_reg3 [23] & \key_ct|key_reg3 [20])))

	.dataa(\key_ct|key_reg3 [21]),
	.datab(\key_ct|key_reg3 [22]),
	.datac(\key_ct|key_reg3 [23]),
	.datad(\key_ct|key_reg3 [20]),
	.cin(gnd),
	.combout(\key_ct|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|Equal4~2 .lut_mask = 16'h8000;
defparam \key_ct|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N10
cycloneive_lcell_comb \key_ct|Equal4~5 (
// Equation(s):
// \key_ct|Equal4~5_combout  = (\key_ct|key_reg3 [12] & (\key_ct|key_reg3 [14] & (\key_ct|key_reg3 [15] & \key_ct|key_reg3 [13])))

	.dataa(\key_ct|key_reg3 [12]),
	.datab(\key_ct|key_reg3 [14]),
	.datac(\key_ct|key_reg3 [15]),
	.datad(\key_ct|key_reg3 [13]),
	.cin(gnd),
	.combout(\key_ct|Equal4~5_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|Equal4~5 .lut_mask = 16'h8000;
defparam \key_ct|Equal4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N6
cycloneive_lcell_comb \beep_ct|cnt_khz~1 (
// Equation(s):
// \beep_ct|cnt_khz~1_combout  = (!\beep_ct|Equal0~10_combout  & \beep_ct|Add0~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\beep_ct|Equal0~10_combout ),
	.datad(\beep_ct|Add0~12_combout ),
	.cin(gnd),
	.combout(\beep_ct|cnt_khz~1_combout ),
	.cout());
// synopsys translate_off
defparam \beep_ct|cnt_khz~1 .lut_mask = 16'h0F00;
defparam \beep_ct|cnt_khz~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N25
dffeas \key_ct|clk_khz (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\key_ct|clk_khz~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\beep_ct|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|clk_khz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|clk_khz .is_wysiwyg = "true";
defparam \key_ct|clk_khz .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N9
dffeas \ir_ct|IR_Value[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|IR_Value[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|IR_Value[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|IR_Value [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|IR_Value[15] .is_wysiwyg = "true";
defparam \ir_ct|IR_Value[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N3
dffeas \ir_ct|IR_Value[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|IR_Value[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|IR_Value[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|IR_Value [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|IR_Value[14] .is_wysiwyg = "true";
defparam \ir_ct|IR_Value[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N13
dffeas \ir_ct|IR_Value[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|IR_Value[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|IR_Value[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|IR_Value [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|IR_Value[13] .is_wysiwyg = "true";
defparam \ir_ct|IR_Value[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N25
dffeas \ir_ct|IR_Value[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|IR_Value[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|IR_Value[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|IR_Value [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|IR_Value[12] .is_wysiwyg = "true";
defparam \ir_ct|IR_Value[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N11
dffeas \ir_ct|Flag_HVL (
	.clk(!\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|Flag_HVL~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|Flag_HVL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|Flag_HVL .is_wysiwyg = "true";
defparam \ir_ct|Flag_HVL .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N5
dffeas \ir_ct|state.ST_START_H (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|state.ST_START_H~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|state.ST_START_H .is_wysiwyg = "true";
defparam \ir_ct|state.ST_START_H .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N6
cycloneive_lcell_comb \ir_ct|Selector0~1 (
// Equation(s):
// \ir_ct|Selector0~1_combout  = (\ir_ct|Flag_HVL~q  & (\ir_ct|state.ST_START_H~q  & (\ir_ct|IR_reg [1] & !\ir_ct|IR_reg [0])))

	.dataa(\ir_ct|Flag_HVL~q ),
	.datab(\ir_ct|state.ST_START_H~q ),
	.datac(\ir_ct|IR_reg [1]),
	.datad(\ir_ct|IR_reg [0]),
	.cin(gnd),
	.combout(\ir_ct|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Selector0~1 .lut_mask = 16'h0080;
defparam \ir_ct|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneive_lcell_comb \ir_ct|Equal1~0 (
// Equation(s):
// \ir_ct|Equal1~0_combout  = (!\ir_ct|cnt_h [2] & (!\ir_ct|cnt_h [3] & (!\ir_ct|cnt_h [0] & !\ir_ct|cnt_h [1])))

	.dataa(\ir_ct|cnt_h [2]),
	.datab(\ir_ct|cnt_h [3]),
	.datac(\ir_ct|cnt_h [0]),
	.datad(\ir_ct|cnt_h [1]),
	.cin(gnd),
	.combout(\ir_ct|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Equal1~0 .lut_mask = 16'h0001;
defparam \ir_ct|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N0
cycloneive_lcell_comb \ir_ct|Equal1~1 (
// Equation(s):
// \ir_ct|Equal1~1_combout  = (!\ir_ct|cnt_h [7] & (!\ir_ct|cnt_h [5] & (!\ir_ct|cnt_h [6] & !\ir_ct|cnt_h [4])))

	.dataa(\ir_ct|cnt_h [7]),
	.datab(\ir_ct|cnt_h [5]),
	.datac(\ir_ct|cnt_h [6]),
	.datad(\ir_ct|cnt_h [4]),
	.cin(gnd),
	.combout(\ir_ct|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Equal1~1 .lut_mask = 16'h0001;
defparam \ir_ct|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N8
cycloneive_lcell_comb \ir_ct|Equal1~2 (
// Equation(s):
// \ir_ct|Equal1~2_combout  = (!\ir_ct|cnt_h [11] & (!\ir_ct|cnt_h [10] & (!\ir_ct|cnt_h [8] & !\ir_ct|cnt_h [9])))

	.dataa(\ir_ct|cnt_h [11]),
	.datab(\ir_ct|cnt_h [10]),
	.datac(\ir_ct|cnt_h [8]),
	.datad(\ir_ct|cnt_h [9]),
	.cin(gnd),
	.combout(\ir_ct|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Equal1~2 .lut_mask = 16'h0001;
defparam \ir_ct|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N18
cycloneive_lcell_comb \ir_ct|Equal1~3 (
// Equation(s):
// \ir_ct|Equal1~3_combout  = (!\ir_ct|cnt_h [15] & (!\ir_ct|cnt_h [14] & (!\ir_ct|cnt_h [13] & \ir_ct|cnt_h [12])))

	.dataa(\ir_ct|cnt_h [15]),
	.datab(\ir_ct|cnt_h [14]),
	.datac(\ir_ct|cnt_h [13]),
	.datad(\ir_ct|cnt_h [12]),
	.cin(gnd),
	.combout(\ir_ct|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Equal1~3 .lut_mask = 16'h0100;
defparam \ir_ct|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N2
cycloneive_lcell_comb \ir_ct|Equal1~4 (
// Equation(s):
// \ir_ct|Equal1~4_combout  = (\ir_ct|Equal1~3_combout  & (\ir_ct|Equal1~2_combout  & (\ir_ct|Equal1~0_combout  & \ir_ct|Equal1~1_combout )))

	.dataa(\ir_ct|Equal1~3_combout ),
	.datab(\ir_ct|Equal1~2_combout ),
	.datac(\ir_ct|Equal1~0_combout ),
	.datad(\ir_ct|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ir_ct|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Equal1~4 .lut_mask = 16'h8000;
defparam \ir_ct|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N29
dffeas \ir_ct|IR_reg[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ir_ct|IR_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|IR_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|IR_reg[2] .is_wysiwyg = "true";
defparam \ir_ct|IR_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N10
cycloneive_lcell_comb \ir_ct|Flag_HVL~0 (
// Equation(s):
// \ir_ct|Flag_HVL~0_combout  = (\ir_ct|Equal1~4_combout ) # ((\ir_ct|Flag_HVL~q  & ((\ir_ct|IR_reg [1]) # (!\ir_ct|IR_reg [2]))))

	.dataa(\ir_ct|IR_reg [1]),
	.datab(\ir_ct|Equal1~4_combout ),
	.datac(\ir_ct|Flag_HVL~q ),
	.datad(\ir_ct|IR_reg [2]),
	.cin(gnd),
	.combout(\ir_ct|Flag_HVL~0_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Flag_HVL~0 .lut_mask = 16'hECFC;
defparam \ir_ct|Flag_HVL~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N31
dffeas \ir_ct|Flag_LVL (
	.clk(!\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|Flag_LVL~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|Flag_LVL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|Flag_LVL .is_wysiwyg = "true";
defparam \ir_ct|Flag_LVL .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N17
dffeas \ir_ct|state.ST_START_L (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|Selector0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|state.ST_START_L~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|state.ST_START_L .is_wysiwyg = "true";
defparam \ir_ct|state.ST_START_L .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N26
cycloneive_lcell_comb \ir_ct|Selector0~2 (
// Equation(s):
// \ir_ct|Selector0~2_combout  = (\ir_ct|Flag_LVL~q  & (!\ir_ct|state.ST_START_L~q  & (!\ir_ct|IR_reg [1] & \ir_ct|IR_reg [0])))

	.dataa(\ir_ct|Flag_LVL~q ),
	.datab(\ir_ct|state.ST_START_L~q ),
	.datac(\ir_ct|IR_reg [1]),
	.datad(\ir_ct|IR_reg [0]),
	.cin(gnd),
	.combout(\ir_ct|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Selector0~2 .lut_mask = 16'h0200;
defparam \ir_ct|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N20
cycloneive_lcell_comb \ir_ct|Selector2~0 (
// Equation(s):
// \ir_ct|Selector2~0_combout  = (!\ir_ct|Selector0~2_combout  & (\ir_ct|state.ST_START_H~q  & ((!\ir_ct|Flag_HVL~q ) # (!\ir_ct|IR_neg~0_combout ))))

	.dataa(\ir_ct|Selector0~2_combout ),
	.datab(\ir_ct|IR_neg~0_combout ),
	.datac(\ir_ct|state.ST_START_H~q ),
	.datad(\ir_ct|Flag_HVL~q ),
	.cin(gnd),
	.combout(\ir_ct|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Selector2~0 .lut_mask = 16'h1050;
defparam \ir_ct|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N24
cycloneive_lcell_comb \ir_ct|Selector0~3 (
// Equation(s):
// \ir_ct|Selector0~3_combout  = (!\ir_ct|IR_reg [0] & (\ir_ct|IR_reg [1] & ((\ir_ct|state.ST_CODE_P~q ) # (\ir_ct|Flag_HVL~q ))))

	.dataa(\ir_ct|state.ST_CODE_P~q ),
	.datab(\ir_ct|IR_reg [0]),
	.datac(\ir_ct|IR_reg [1]),
	.datad(\ir_ct|Flag_HVL~q ),
	.cin(gnd),
	.combout(\ir_ct|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Selector0~3 .lut_mask = 16'h3020;
defparam \ir_ct|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N22
cycloneive_lcell_comb \ir_ct|Selector0~4 (
// Equation(s):
// \ir_ct|Selector0~4_combout  = (!\ir_ct|state.ST_CODE_P~q  & ((\ir_ct|cnt_l [15]) # (\ir_ct|cnt_h [15])))

	.dataa(gnd),
	.datab(\ir_ct|cnt_l [15]),
	.datac(\ir_ct|cnt_h [15]),
	.datad(\ir_ct|state.ST_CODE_P~q ),
	.cin(gnd),
	.combout(\ir_ct|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Selector0~4 .lut_mask = 16'h00FC;
defparam \ir_ct|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N14
cycloneive_lcell_comb \ir_ct|Selector0~5 (
// Equation(s):
// \ir_ct|Selector0~5_combout  = (\ir_ct|Selector0~4_combout ) # ((!\ir_ct|Equal4~0_combout  & (!\ir_ct|Equal4~2_combout  & \ir_ct|state.ST_CODE_P~q )))

	.dataa(\ir_ct|Equal4~0_combout ),
	.datab(\ir_ct|Equal4~2_combout ),
	.datac(\ir_ct|state.ST_CODE_P~q ),
	.datad(\ir_ct|Selector0~4_combout ),
	.cin(gnd),
	.combout(\ir_ct|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Selector0~5 .lut_mask = 16'hFF10;
defparam \ir_ct|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N8
cycloneive_lcell_comb \ir_ct|Selector2~1 (
// Equation(s):
// \ir_ct|Selector2~1_combout  = (\ir_ct|Selector2~0_combout  & (((\ir_ct|state.ST_START_L~q  & \ir_ct|Selector0~3_combout )) # (!\ir_ct|Selector0~5_combout )))

	.dataa(\ir_ct|Selector2~0_combout ),
	.datab(\ir_ct|state.ST_START_L~q ),
	.datac(\ir_ct|Selector0~5_combout ),
	.datad(\ir_ct|Selector0~3_combout ),
	.cin(gnd),
	.combout(\ir_ct|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Selector2~1 .lut_mask = 16'h8A0A;
defparam \ir_ct|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N18
cycloneive_lcell_comb \ir_ct|Selector0~6 (
// Equation(s):
// \ir_ct|Selector0~6_combout  = (\ir_ct|Selector0~1_combout ) # ((\ir_ct|state.ST_START_L~q  & (!\ir_ct|Selector0~2_combout  & \ir_ct|Selector0~3_combout )))

	.dataa(\ir_ct|Selector0~1_combout ),
	.datab(\ir_ct|state.ST_START_L~q ),
	.datac(\ir_ct|Selector0~2_combout ),
	.datad(\ir_ct|Selector0~3_combout ),
	.cin(gnd),
	.combout(\ir_ct|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Selector0~6 .lut_mask = 16'hAEAA;
defparam \ir_ct|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N4
cycloneive_lcell_comb \ir_ct|Selector2~2 (
// Equation(s):
// \ir_ct|Selector2~2_combout  = (\ir_ct|Selector2~1_combout ) # ((\ir_ct|Selector0~2_combout  & !\ir_ct|Selector0~6_combout ))

	.dataa(\ir_ct|Selector0~2_combout ),
	.datab(\ir_ct|Selector0~6_combout ),
	.datac(\ir_ct|Selector2~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ir_ct|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Selector2~2 .lut_mask = 16'hF2F2;
defparam \ir_ct|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N4
cycloneive_lcell_comb \ir_ct|always3~0 (
// Equation(s):
// \ir_ct|always3~0_combout  = (\ir_ct|cnt_h [15] & \ir_ct|cnt_h [10])

	.dataa(gnd),
	.datab(\ir_ct|cnt_h [15]),
	.datac(gnd),
	.datad(\ir_ct|cnt_h [10]),
	.cin(gnd),
	.combout(\ir_ct|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|always3~0 .lut_mask = 16'hCC00;
defparam \ir_ct|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N8
cycloneive_lcell_comb \ir_ct|Equal0~0 (
// Equation(s):
// \ir_ct|Equal0~0_combout  = (!\ir_ct|cnt_l [0] & (!\ir_ct|cnt_l [2] & (!\ir_ct|cnt_l [15] & !\ir_ct|cnt_l [1])))

	.dataa(\ir_ct|cnt_l [0]),
	.datab(\ir_ct|cnt_l [2]),
	.datac(\ir_ct|cnt_l [15]),
	.datad(\ir_ct|cnt_l [1]),
	.cin(gnd),
	.combout(\ir_ct|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Equal0~0 .lut_mask = 16'h0001;
defparam \ir_ct|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N0
cycloneive_lcell_comb \ir_ct|Equal0~1 (
// Equation(s):
// \ir_ct|Equal0~1_combout  = (!\ir_ct|cnt_l [6] & (!\ir_ct|cnt_l [5] & (!\ir_ct|cnt_l [4] & !\ir_ct|cnt_l [3])))

	.dataa(\ir_ct|cnt_l [6]),
	.datab(\ir_ct|cnt_l [5]),
	.datac(\ir_ct|cnt_l [4]),
	.datad(\ir_ct|cnt_l [3]),
	.cin(gnd),
	.combout(\ir_ct|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Equal0~1 .lut_mask = 16'h0001;
defparam \ir_ct|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N0
cycloneive_lcell_comb \ir_ct|Equal0~2 (
// Equation(s):
// \ir_ct|Equal0~2_combout  = (!\ir_ct|cnt_l [7] & (!\ir_ct|cnt_l [10] & (!\ir_ct|cnt_l [8] & !\ir_ct|cnt_l [9])))

	.dataa(\ir_ct|cnt_l [7]),
	.datab(\ir_ct|cnt_l [10]),
	.datac(\ir_ct|cnt_l [8]),
	.datad(\ir_ct|cnt_l [9]),
	.cin(gnd),
	.combout(\ir_ct|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Equal0~2 .lut_mask = 16'h0001;
defparam \ir_ct|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N0
cycloneive_lcell_comb \ir_ct|Equal0~3 (
// Equation(s):
// \ir_ct|Equal0~3_combout  = (\ir_ct|cnt_l [13] & (!\ir_ct|cnt_l [11] & (!\ir_ct|cnt_l [12] & !\ir_ct|cnt_l [14])))

	.dataa(\ir_ct|cnt_l [13]),
	.datab(\ir_ct|cnt_l [11]),
	.datac(\ir_ct|cnt_l [12]),
	.datad(\ir_ct|cnt_l [14]),
	.cin(gnd),
	.combout(\ir_ct|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Equal0~3 .lut_mask = 16'h0002;
defparam \ir_ct|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N12
cycloneive_lcell_comb \ir_ct|Equal0~4 (
// Equation(s):
// \ir_ct|Equal0~4_combout  = (\ir_ct|Equal0~0_combout  & (\ir_ct|Equal0~3_combout  & (\ir_ct|Equal0~1_combout  & \ir_ct|Equal0~2_combout )))

	.dataa(\ir_ct|Equal0~0_combout ),
	.datab(\ir_ct|Equal0~3_combout ),
	.datac(\ir_ct|Equal0~1_combout ),
	.datad(\ir_ct|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ir_ct|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Equal0~4 .lut_mask = 16'h8000;
defparam \ir_ct|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N30
cycloneive_lcell_comb \ir_ct|Flag_LVL~0 (
// Equation(s):
// \ir_ct|Flag_LVL~0_combout  = (\ir_ct|Equal0~4_combout ) # ((\ir_ct|Flag_LVL~q  & ((\ir_ct|IR_reg [2]) # (!\ir_ct|IR_reg [1]))))

	.dataa(\ir_ct|IR_reg [1]),
	.datab(\ir_ct|IR_reg [2]),
	.datac(\ir_ct|Flag_LVL~q ),
	.datad(\ir_ct|Equal0~4_combout ),
	.cin(gnd),
	.combout(\ir_ct|Flag_LVL~0_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Flag_LVL~0 .lut_mask = 16'hFFD0;
defparam \ir_ct|Flag_LVL~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N22
cycloneive_lcell_comb \ir_ct|Selector0~7 (
// Equation(s):
// \ir_ct|Selector0~7_combout  = (!\ir_ct|state.ST_START_L~q  & (((!\ir_ct|IR_neg~0_combout ) # (!\ir_ct|state.ST_START_H~q )) # (!\ir_ct|Flag_HVL~q )))

	.dataa(\ir_ct|Flag_HVL~q ),
	.datab(\ir_ct|state.ST_START_L~q ),
	.datac(\ir_ct|state.ST_START_H~q ),
	.datad(\ir_ct|IR_neg~0_combout ),
	.cin(gnd),
	.combout(\ir_ct|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Selector0~7 .lut_mask = 16'h1333;
defparam \ir_ct|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N16
cycloneive_lcell_comb \ir_ct|Selector0~8 (
// Equation(s):
// \ir_ct|Selector0~8_combout  = (\ir_ct|Selector0~2_combout ) # ((\ir_ct|Selector0~5_combout  & ((\ir_ct|Selector0~6_combout ))) # (!\ir_ct|Selector0~5_combout  & (!\ir_ct|Selector0~7_combout )))

	.dataa(\ir_ct|Selector0~2_combout ),
	.datab(\ir_ct|Selector0~5_combout ),
	.datac(\ir_ct|Selector0~7_combout ),
	.datad(\ir_ct|Selector0~6_combout ),
	.cin(gnd),
	.combout(\ir_ct|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Selector0~8 .lut_mask = 16'hEFAB;
defparam \ir_ct|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N2
cycloneive_lcell_comb \ir_ct|always1~0 (
// Equation(s):
// \ir_ct|always1~0_combout  = (\ir_ct|cnt_l [15] & \ir_ct|cnt_l [10])

	.dataa(gnd),
	.datab(\ir_ct|cnt_l [15]),
	.datac(gnd),
	.datad(\ir_ct|cnt_l [10]),
	.cin(gnd),
	.combout(\ir_ct|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|always1~0 .lut_mask = 16'hCC00;
defparam \ir_ct|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N13
dffeas \ir_ct|IR_code.CODE_1 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|IR_code.CODE_1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|IR_code.CODE_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|IR_code.CODE_1 .is_wysiwyg = "true";
defparam \ir_ct|IR_code.CODE_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N30
cycloneive_lcell_comb \ir_ct|IR_code.CODE_1~0 (
// Equation(s):
// \ir_ct|IR_code.CODE_1~0_combout  = (!\ir_ct|cnt_val [1] & (!\ir_ct|cnt_val [3] & (!\ir_ct|cnt_val [2] & !\ir_ct|cnt_val [4])))

	.dataa(\ir_ct|cnt_val [1]),
	.datab(\ir_ct|cnt_val [3]),
	.datac(\ir_ct|cnt_val [2]),
	.datad(\ir_ct|cnt_val [4]),
	.cin(gnd),
	.combout(\ir_ct|IR_code.CODE_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|IR_code.CODE_1~0 .lut_mask = 16'h0001;
defparam \ir_ct|IR_code.CODE_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N17
dffeas \ir_ct|cnt_val[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_val[0]~45_combout ),
	.asdata(vcc),
	.clrn(!\ir_ct|IR_neg~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|state.ST_CODE_P~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_val [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_val[0] .is_wysiwyg = "true";
defparam \ir_ct|cnt_val[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N10
cycloneive_lcell_comb \ir_ct|IR_code.CODE_1~1 (
// Equation(s):
// \ir_ct|IR_code.CODE_1~1_combout  = (!\ir_ct|cnt_val [0] & (!\ir_ct|IR_neg~0_combout  & (\ir_ct|IR_code.CODE_1~0_combout  & \ir_ct|state.ST_CODE_P~q )))

	.dataa(\ir_ct|cnt_val [0]),
	.datab(\ir_ct|IR_neg~0_combout ),
	.datac(\ir_ct|IR_code.CODE_1~0_combout ),
	.datad(\ir_ct|state.ST_CODE_P~q ),
	.cin(gnd),
	.combout(\ir_ct|IR_code.CODE_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|IR_code.CODE_1~1 .lut_mask = 16'h1000;
defparam \ir_ct|IR_code.CODE_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N4
cycloneive_lcell_comb \ir_ct|IR_code.CODE_1~2 (
// Equation(s):
// \ir_ct|IR_code.CODE_1~2_combout  = (!\ir_ct|cnt_val [7] & (!\ir_ct|cnt_val [6] & (!\ir_ct|cnt_val [8] & !\ir_ct|cnt_val [5])))

	.dataa(\ir_ct|cnt_val [7]),
	.datab(\ir_ct|cnt_val [6]),
	.datac(\ir_ct|cnt_val [8]),
	.datad(\ir_ct|cnt_val [5]),
	.cin(gnd),
	.combout(\ir_ct|IR_code.CODE_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|IR_code.CODE_1~2 .lut_mask = 16'h0001;
defparam \ir_ct|IR_code.CODE_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N0
cycloneive_lcell_comb \ir_ct|IR_code.CODE_1~3 (
// Equation(s):
// \ir_ct|IR_code.CODE_1~3_combout  = (!\ir_ct|cnt_val [14] & (!\ir_ct|cnt_val [12] & (!\ir_ct|cnt_val [13] & !\ir_ct|cnt_val [9])))

	.dataa(\ir_ct|cnt_val [14]),
	.datab(\ir_ct|cnt_val [12]),
	.datac(\ir_ct|cnt_val [13]),
	.datad(\ir_ct|cnt_val [9]),
	.cin(gnd),
	.combout(\ir_ct|IR_code.CODE_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|IR_code.CODE_1~3 .lut_mask = 16'h0001;
defparam \ir_ct|IR_code.CODE_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N6
cycloneive_lcell_comb \ir_ct|IR_code.CODE_1~4 (
// Equation(s):
// \ir_ct|IR_code.CODE_1~4_combout  = (\ir_ct|IR_code.CODE_1~3_combout  & (!\ir_ct|cnt_val [15] & (\ir_ct|IR_code.CODE_1~2_combout  & \ir_ct|IR_code.CODE_1~1_combout )))

	.dataa(\ir_ct|IR_code.CODE_1~3_combout ),
	.datab(\ir_ct|cnt_val [15]),
	.datac(\ir_ct|IR_code.CODE_1~2_combout ),
	.datad(\ir_ct|IR_code.CODE_1~1_combout ),
	.cin(gnd),
	.combout(\ir_ct|IR_code.CODE_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|IR_code.CODE_1~4 .lut_mask = 16'h2000;
defparam \ir_ct|IR_code.CODE_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N12
cycloneive_lcell_comb \ir_ct|IR_code.CODE_1~5 (
// Equation(s):
// \ir_ct|IR_code.CODE_1~5_combout  = (\ir_ct|IR_code.CODE_1~4_combout  & ((\ir_ct|cnt_val [11] & ((\ir_ct|IR_code.CODE_1~q ) # (!\ir_ct|cnt_val [10]))) # (!\ir_ct|cnt_val [11] & (\ir_ct|IR_code.CODE_1~q  & !\ir_ct|cnt_val [10])))) # 
// (!\ir_ct|IR_code.CODE_1~4_combout  & (((\ir_ct|IR_code.CODE_1~q ))))

	.dataa(\ir_ct|IR_code.CODE_1~4_combout ),
	.datab(\ir_ct|cnt_val [11]),
	.datac(\ir_ct|IR_code.CODE_1~q ),
	.datad(\ir_ct|cnt_val [10]),
	.cin(gnd),
	.combout(\ir_ct|IR_code.CODE_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|IR_code.CODE_1~5 .lut_mask = 16'hD0F8;
defparam \ir_ct|IR_code.CODE_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \key_ct|clk_khz~0 (
// Equation(s):
// \key_ct|clk_khz~0_combout  = !\key_ct|clk_khz~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\key_ct|clk_khz~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\key_ct|clk_khz~0_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|clk_khz~0 .lut_mask = 16'h0F0F;
defparam \key_ct|clk_khz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N16
cycloneive_lcell_comb \ir_ct|cnt_val[0]~45 (
// Equation(s):
// \ir_ct|cnt_val[0]~45_combout  = !\ir_ct|cnt_val [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ir_ct|cnt_val [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ir_ct|cnt_val[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|cnt_val[0]~45 .lut_mask = 16'h0F0F;
defparam \ir_ct|cnt_val[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: JTAG_X1_Y12_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: FF_X21_Y11_N1
dffeas \auto_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N25
dffeas \auto_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_info_reg|word_counter[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|hub_info_reg|word_counter[3]~9_combout ),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|word_counter[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N23
dffeas \auto_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_info_reg|word_counter[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|hub_info_reg|word_counter[3]~9_combout ),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|word_counter[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N27
dffeas \auto_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_info_reg|word_counter[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|hub_info_reg|word_counter[3]~9_combout ),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|word_counter[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N29
dffeas \auto_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_info_reg|word_counter[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|hub_info_reg|word_counter[3]~9_combout ),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|word_counter[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N22
cycloneive_lcell_comb \auto_hub|hub_info_reg|word_counter[0]~5 (
	.dataa(\auto_hub|hub_info_reg|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|word_counter[0]~5_combout ),
	.cout(\auto_hub|hub_info_reg|word_counter[0]~6 ));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[0]~5 .lut_mask = 16'h55AA;
defparam \auto_hub|hub_info_reg|word_counter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N24
cycloneive_lcell_comb \auto_hub|hub_info_reg|word_counter[1]~7 (
	.dataa(gnd),
	.datab(\auto_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|hub_info_reg|word_counter[0]~6 ),
	.combout(\auto_hub|hub_info_reg|word_counter[1]~7_combout ),
	.cout(\auto_hub|hub_info_reg|word_counter[1]~8 ));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[1]~7 .lut_mask = 16'h3C3F;
defparam \auto_hub|hub_info_reg|word_counter[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N31
dffeas \auto_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_info_reg|word_counter[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|hub_info_reg|word_counter[3]~9_combout ),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|word_counter[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N26
cycloneive_lcell_comb \auto_hub|hub_info_reg|word_counter[2]~11 (
	.dataa(\auto_hub|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|hub_info_reg|word_counter[1]~8 ),
	.combout(\auto_hub|hub_info_reg|word_counter[2]~11_combout ),
	.cout(\auto_hub|hub_info_reg|word_counter[2]~12 ));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[2]~11 .lut_mask = 16'hA50A;
defparam \auto_hub|hub_info_reg|word_counter[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N28
cycloneive_lcell_comb \auto_hub|hub_info_reg|word_counter[3]~13 (
	.dataa(gnd),
	.datab(\auto_hub|hub_info_reg|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|hub_info_reg|word_counter[2]~12 ),
	.combout(\auto_hub|hub_info_reg|word_counter[3]~13_combout ),
	.cout(\auto_hub|hub_info_reg|word_counter[3]~14 ));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[3]~13 .lut_mask = 16'h3C3F;
defparam \auto_hub|hub_info_reg|word_counter[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N30
cycloneive_lcell_comb \auto_hub|hub_info_reg|word_counter[4]~15 (
	.dataa(\auto_hub|hub_info_reg|word_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|hub_info_reg|word_counter[3]~14 ),
	.combout(\auto_hub|hub_info_reg|word_counter[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[4]~15 .lut_mask = 16'hA5A5;
defparam \auto_hub|hub_info_reg|word_counter[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y11_N23
dffeas \auto_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N1
dffeas \auto_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N19
dffeas \auto_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irf_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N19
dffeas \auto_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N23
dffeas \auto_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N21
dffeas \auto_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneive_lcell_comb \auto_hub|hub_mode_reg[1]~0 (
	.dataa(\auto_hub|irsr_reg [1]),
	.datab(\auto_hub|irsr_reg [0]),
	.datac(\auto_hub|irsr_reg [2]),
	.datad(\auto_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[1]~0 .lut_mask = 16'h00FE;
defparam \auto_hub|hub_mode_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N17
dffeas \auto_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \auto_hub|tdo~0 (
	.dataa(\auto_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|irsr_reg [0]),
	.datad(\auto_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo~0 .lut_mask = 16'hFFFA;
defparam \auto_hub|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneive_lcell_comb \auto_hub|tdo~1 (
	.dataa(\auto_hub|irsr_reg [2]),
	.datab(\auto_hub|hub_info_reg|WORD_SR [0]),
	.datac(gnd),
	.datad(\auto_hub|tdo~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo~1 .lut_mask = 16'h0044;
defparam \auto_hub|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneive_lcell_comb \auto_hub|tdo~2 (
	.dataa(\auto_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|hub_mode_reg[1]~0_combout ),
	.datac(\auto_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo~2 .lut_mask = 16'h5540;
defparam \auto_hub|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N13
dffeas \auto_hub|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_irf_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N3
dffeas \auto_hub|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|shadow_irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N17
dffeas \auto_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneive_lcell_comb \auto_hub|irf_reg~7 (
	.dataa(gnd),
	.datab(\auto_hub|shadow_irf_reg[1][4]~q ),
	.datac(\auto_hub|irsr_reg [4]),
	.datad(\auto_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~7 .lut_mask = 16'hCCF0;
defparam \auto_hub|irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N21
dffeas \auto_hub|shadow_irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|shadow_irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N19
dffeas \auto_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irsr_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneive_lcell_comb \auto_hub|irf_reg~8 (
	.dataa(\auto_hub|hub_mode_reg [1]),
	.datab(\auto_hub|irsr_reg [5]),
	.datac(gnd),
	.datad(\auto_hub|shadow_irf_reg[1][5]~q ),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~8 .lut_mask = 16'hEE44;
defparam \auto_hub|irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N15
dffeas \auto_hub|shadow_irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|shadow_irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N13
dffeas \auto_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irsr_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneive_lcell_comb \auto_hub|irf_reg~9 (
	.dataa(\auto_hub|irsr_reg [6]),
	.datab(gnd),
	.datac(\auto_hub|shadow_irf_reg[1][6]~q ),
	.datad(\auto_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~9 .lut_mask = 16'hF0AA;
defparam \auto_hub|irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
cycloneive_lcell_comb \auto_hub|node_ena~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|irsr_reg [8]),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|node_ena~0 .lut_mask = 16'hB8F0;
defparam \auto_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
cycloneive_lcell_comb \auto_hub|node_ena~1 (
	.dataa(\auto_hub|hub_mode_reg [1]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|node_ena~0_combout ),
	.datad(\auto_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|node_ena~1 .lut_mask = 16'h1050;
defparam \auto_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \auto_hub|Equal0~0 (
	.dataa(\auto_hub|jtag_ir_reg [7]),
	.datab(\auto_hub|jtag_ir_reg [6]),
	.datac(\auto_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N22
cycloneive_lcell_comb \auto_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~10 .lut_mask = 16'hCCC0;
defparam \auto_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneive_lcell_comb \auto_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|shadow_jsm|state [13]),
	.datad(\auto_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~11 .lut_mask = 16'hFFF0;
defparam \auto_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N20
cycloneive_lcell_comb \auto_hub|tdo_bypass_reg~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\auto_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo_bypass_reg~0 .lut_mask = 16'hAAF0;
defparam \auto_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cycloneive_lcell_comb \auto_hub|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~4 .lut_mask = 16'h1030;
defparam \auto_hub|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
cycloneive_lcell_comb \auto_hub|hub_info_reg|WORD_SR~5 (
	.dataa(\auto_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|hub_info_reg|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~5 .lut_mask = 16'h8000;
defparam \auto_hub|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N11
dffeas \auto_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_info_reg|WORD_SR~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
cycloneive_lcell_comb \auto_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(\auto_hub|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(\auto_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|clear_signal .lut_mask = 16'hCC00;
defparam \auto_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N16
cycloneive_lcell_comb \auto_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|hub_info_reg|WORD_SR [1]),
	.datab(\auto_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|hub_info_reg|WORD_SR~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'hFF20;
defparam \auto_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cycloneive_lcell_comb \auto_hub|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|irf_proc~0_combout ),
	.datab(\auto_hub|hub_mode_reg[1]~0_combout ),
	.datac(\auto_hub|Equal6~0_combout ),
	.datad(\auto_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[1]~2 .lut_mask = 16'h0800;
defparam \auto_hub|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \auto_hub|shadow_irf_reg~3 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|irsr_reg [1]),
	.datac(\auto_hub|irf_reg[1][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~3 .lut_mask = 16'hE4E4;
defparam \auto_hub|shadow_irf_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cycloneive_lcell_comb \auto_hub|shadow_irf_reg~6 (
	.dataa(\auto_hub|irf_reg[1][4]~q ),
	.datab(gnd),
	.datac(\auto_hub|irsr_reg [4]),
	.datad(\auto_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~6 .lut_mask = 16'hAAF0;
defparam \auto_hub|shadow_irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneive_lcell_comb \auto_hub|irsr_reg~10 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|irf_reg[1][4]~q ),
	.datad(\auto_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~10 .lut_mask = 16'hF5A0;
defparam \auto_hub|irsr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneive_lcell_comb \auto_hub|shadow_irf_reg~7 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|irsr_reg [5]),
	.datac(gnd),
	.datad(\auto_hub|irf_reg[1][5]~q ),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~7 .lut_mask = 16'hEE44;
defparam \auto_hub|shadow_irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneive_lcell_comb \auto_hub|irsr_reg~11 (
	.dataa(\auto_hub|irsr_reg [6]),
	.datab(\auto_hub|irf_reg[1][5]~q ),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~11 .lut_mask = 16'hCACA;
defparam \auto_hub|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneive_lcell_comb \auto_hub|shadow_irf_reg~8 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|irf_reg[1][6]~q ),
	.datac(gnd),
	.datad(\auto_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~8 .lut_mask = 16'hDD88;
defparam \auto_hub|shadow_irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb \auto_hub|irsr_reg~12 (
	.dataa(gnd),
	.datab(\auto_hub|irf_reg[1][6]~q ),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~12 .lut_mask = 16'hCFC0;
defparam \auto_hub|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N11
dffeas \auto_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N10
cycloneive_lcell_comb \auto_hub|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|shadow_jsm|state [7]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|reset_ena_reg_proc~0 .lut_mask = 16'hA080;
defparam \auto_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N20
cycloneive_lcell_comb \auto_hub|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|hub_info_reg|word_counter [0]),
	.datab(gnd),
	.datac(\auto_hub|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'h0050;
defparam \auto_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cycloneive_lcell_comb \auto_hub|hub_info_reg|word_counter[3]~9 (
	.dataa(\auto_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|hub_info_reg|WORD_SR~7_combout ),
	.datac(\auto_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|word_counter[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[3]~9 .lut_mask = 16'hAAAE;
defparam \auto_hub|hub_info_reg|word_counter[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
cycloneive_lcell_comb \auto_hub|hub_info_reg|word_counter[3]~10 (
	.dataa(\auto_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|word_counter[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[3]~10 .lut_mask = 16'hF0F8;
defparam \auto_hub|hub_info_reg|word_counter[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N15
dffeas \auto_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_info_reg|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N28
cycloneive_lcell_comb \auto_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|hub_info_reg|WORD_SR [2]),
	.datab(\auto_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h2A00;
defparam \auto_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
cycloneive_lcell_comb \auto_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'hC0FD;
defparam \auto_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N10
cycloneive_lcell_comb \auto_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|hub_info_reg|WORD_SR~8_combout ),
	.datab(gnd),
	.datac(\auto_hub|hub_info_reg|WORD_SR~9_combout ),
	.datad(\auto_hub|hub_info_reg|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'hFAAA;
defparam \auto_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N30
cycloneive_lcell_comb \auto_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|hub_info_reg|WORD_SR~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'h0002;
defparam \auto_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N1
dffeas \auto_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_info_reg|WORD_SR~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N14
cycloneive_lcell_comb \auto_hub|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|hub_info_reg|WORD_SR [3]),
	.datac(\auto_hub|hub_info_reg|WORD_SR~11_combout ),
	.datad(\auto_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~12 .lut_mask = 16'h00F8;
defparam \auto_hub|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N2
cycloneive_lcell_comb \auto_hub|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~13 .lut_mask = 16'h1D11;
defparam \auto_hub|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N12
cycloneive_lcell_comb \auto_hub|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|hub_info_reg|WORD_SR~13_combout ),
	.datac(\auto_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~14 .lut_mask = 16'h0004;
defparam \auto_hub|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N0
cycloneive_lcell_comb \auto_hub|hub_info_reg|WORD_SR~15 (
	.dataa(\auto_hub|hub_info_reg|WORD_SR~14_combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~15 .lut_mask = 16'hAAEA;
defparam \auto_hub|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
cycloneive_lcell_comb \auto_hub|hub_info_reg|WORD_SR[0]~16 (
	.dataa(\auto_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR[0]~16 .lut_mask = 16'hFAF8;
defparam \auto_hub|hub_info_reg|WORD_SR[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N13
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~24_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~26_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~38_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~24 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~37 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~36 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~38 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~37 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~39 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [14]),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~38 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~39_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~39 .lut_mask = 16'hF00F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~14_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~15 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~14 .lut_mask = 16'h9988;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~15 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~16_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~17 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~16 .lut_mask = 16'hA55F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~18 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~17 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~18_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~19 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~18 .lut_mask = 16'h3C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~20 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~19 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~20_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~21 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~20 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~22 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~21 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~22_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~23 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~22 .lut_mask = 16'h5A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~24 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~23 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~24_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~25 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~24 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~26 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~25 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~26_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~27 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~26 .lut_mask = 16'h3C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~38 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~37 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~38_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~39 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~38 .lut_mask = 16'h3C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y12_N1
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~0_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [0]),
	.ena1(\auto_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16384;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [1]),
	.ena1(\auto_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 16384;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8~portbdataout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~0 .lut_mask = 16'hDD88;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N27
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~1_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [2]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N7
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N11
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N9
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N3
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N5
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N7
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N9
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N11
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N13
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N15
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N17
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N19
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N21
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N23
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N25
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N27
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N29
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [0]),
	.ena1(\auto_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 16384;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [1]),
	.ena1(\auto_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 16384;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9~portbdataout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1~portbdataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~1 .lut_mask = 16'hDD88;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N5
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~2_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [3]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hF00F;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [13]),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13 .lut_mask = 16'h0FF0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [0]),
	.ena1(\auto_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 16384;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [1]),
	.ena1(\auto_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 16384;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~2 .lut_mask = 16'hDD88;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N23
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~3_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [4]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [0]),
	.ena1(\auto_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 16384;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [1]),
	.ena1(\auto_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 16384;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11~portbdataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3~portbdataout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~3 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N9
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~4_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [5]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [0]),
	.ena1(\auto_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 16384;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [1]),
	.ena1(\auto_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 16384;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4~portbdataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12~portbdataout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~4 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N11
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~5_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [6]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [0]),
	.ena1(\auto_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 16384;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y10_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [1]),
	.ena1(\auto_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 16384;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13~portbdataout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~5 .lut_mask = 16'hDD88;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N13
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~6_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [7]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [0]),
	.ena1(\auto_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 16384;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [1]),
	.ena1(\auto_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 16384;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14~portbdataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6~portbdataout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~6 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [1]),
	.ena1(\auto_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 16384;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [0]),
	.ena1(\auto_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 16384;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|tdo~0 (
	.dataa(\auto_hub|irf_reg[1][5]~q ),
	.datab(\auto_hub|irf_reg[1][7]~q ),
	.datac(\auto_hub|irf_reg[1][4]~q ),
	.datad(\auto_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|tdo~0 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N1
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N9
dffeas \auto_signaltap_0|sld_signaltap_body|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|bypass_reg_out .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0 (
	.dataa(\auto_hub|irf_reg[1][6]~q ),
	.datab(gnd),
	.datac(\auto_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0 .lut_mask = 16'hFA00;
defparam \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|tdo~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|tdo~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|bypass_reg_out~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|tdo~1 .lut_mask = 16'hD080;
defparam \auto_signaltap_0|sld_signaltap_body|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N17
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N19
dffeas \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|tdo~2 (
	.dataa(\auto_hub|irf_reg[1][5]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.datac(\auto_hub|irf_reg[1][4]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|tdo~2 .lut_mask = 16'hF808;
defparam \auto_signaltap_0|sld_signaltap_body|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N29
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sdr~0 (
	.dataa(\auto_hub|node_ena[1]~reg0_q ),
	.datab(gnd),
	.datac(\auto_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sdr~0 .lut_mask = 16'h0A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_load_on~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_hub|irf_reg[1][1]~q ),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|irf_reg[1][6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_load_on~0 .lut_mask = 16'hA080;
defparam \auto_signaltap_0|sld_signaltap_body|status_load_on~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|run~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~0 .lut_mask = 16'hA0CC;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0 (
	.dataa(\auto_hub|node_ena[1]~reg0_q ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_signaltap_0|sld_signaltap_body|bypass_reg_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N11
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N11
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 .lut_mask = 16'hACCC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N25
dffeas \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N3
dffeas \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N5
dffeas \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~2 .lut_mask = 16'h040C;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N25
dffeas \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(\auto_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal .lut_mask = 16'hC0C0;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3 .lut_mask = 16'h00F8;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N5
dffeas \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|state_status[2]~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|state_status[2]~0 .lut_mask = 16'h00CC;
defparam \auto_signaltap_0|sld_signaltap_body|state_status[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|state_status[2]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|run~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|state_status[2]~1 .lut_mask = 16'hF0E0;
defparam \auto_signaltap_0|sld_signaltap_body|state_status[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0 .lut_mask = 16'hC34B;
defparam \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4 .lut_mask = 16'hAA00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~41_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 .lut_mask = 16'h0660;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 .lut_mask = 16'h0660;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 .lut_mask = 16'h0660;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~7_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .lut_mask = 16'h0111;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N27
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|run~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~1 .lut_mask = 16'h22F0;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N31
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N9
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N31
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 .lut_mask = 16'hF780;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .lut_mask = 16'h004C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 .lut_mask = 16'hF0F8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N31
dffeas \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~6 .lut_mask = 16'hFFEF;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~6_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~7 .lut_mask = 16'h0440;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0 .lut_mask = 16'hAA00;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~6_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~8 .lut_mask = 16'h0048;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .lut_mask = 16'h0104;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N11
dffeas \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~5 .lut_mask = 16'h0E0C;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N31
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N19
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N7
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N27
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N31
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~q ),
	.datad(\auto_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~7_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5 .lut_mask = 16'hCDCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 .lut_mask = 16'hC010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~28 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~28 .lut_mask = 16'hC004;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~41 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~39_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~41_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~41 .lut_mask = 16'h8804;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N21
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~2 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N13
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N15
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N29
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N31
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N17
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 .lut_mask = 16'hEA2A;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|run~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .lut_mask = 16'h0A00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1 .lut_mask = 16'h78F0;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .lut_mask = 16'h0E08;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N9
dffeas \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .lut_mask = 16'h00EA;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N25
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ad_ct|adc_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N23
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N15
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N1
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ad_ct|adc_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N11
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N29
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N21
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N1
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N3
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N19
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N25
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~24_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 .lut_mask = 16'h2022;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 .lut_mask = 16'h4044;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 .lut_mask = 16'h4044;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11 .lut_mask = 16'h080A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12 .lut_mask = 16'h4050;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N23
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~3 .lut_mask = 16'h00F0;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N1
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N27
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N17
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N19
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N11
dffeas \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N19
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 .lut_mask = 16'hEA2A;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8 .lut_mask = 16'h0A08;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9 .lut_mask = 16'h00EA;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N9
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|current_segment_delayed [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~4 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N29
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N7
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N21
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N7
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N5
dffeas \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N29
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 .lut_mask = 16'hEA2A;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N11
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~5 .lut_mask = 16'h00AA;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N25
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N19
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N25
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N3
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 .lut_mask = 16'hEE22;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N25
dffeas \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N15
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 .lut_mask = 16'hF780;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N13
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~6 .lut_mask = 16'h00AA;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N5
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N23
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N5
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N15
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N29
dffeas \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N1
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 .lut_mask = 16'hEC4C;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N31
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~7 .lut_mask = 16'h00F0;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N1
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N25
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N1
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N11
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 .lut_mask = 16'hB8B8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N17
dffeas \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N27
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 .lut_mask = 16'hF780;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N17
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [9]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~8 .lut_mask = 16'h00CC;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N11
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N21
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 .lut_mask = 16'hBB88;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N13
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N23
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N13
dffeas \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N13
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [7]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 .lut_mask = 16'hEC4C;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N19
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~9 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [10]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~9 .lut_mask = 16'h00CC;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N23
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N17
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N9
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N27
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N1
dffeas \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N23
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 .lut_mask = 16'hF780;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N5
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~10 .lut_mask = 16'h00F0;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N19
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N5
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N5
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N15
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N17
dffeas \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N17
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 .lut_mask = 16'hBF80;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N15
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [12]),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~11 .lut_mask = 16'h00F0;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N7
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N25
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 .lut_mask = 16'hBB88;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N17
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N11
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N19
dffeas \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N13
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 .lut_mask = 16'hBF80;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N25
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~12 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~12 .lut_mask = 16'h3300;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N3
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N13
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 .lut_mask = 16'hEE22;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N13
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N31
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N13
dffeas \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N25
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [11]),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 .lut_mask = 16'hEA2A;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N3
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~13 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~13 .lut_mask = 16'h3300;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N31
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N9
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 .lut_mask = 16'hB8B8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N1
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N19
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N31
dffeas \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N29
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [12]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 .lut_mask = 16'hF870;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N21
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~14 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~14 .lut_mask = 16'h3300;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N27
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N29
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [15]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N21
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N7
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N9
dffeas \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N1
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [13]),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 .lut_mask = 16'hEC4C;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N7
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~15 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~15 .lut_mask = 16'h3300;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N17
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N15
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [15]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N25
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N3
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N27
dffeas \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N5
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [16]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 .lut_mask = 16'hF780;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~16 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~16 .lut_mask = 16'h00F0;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N19
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N21
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [17]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N27
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N25
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N21
dffeas \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N31
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [17]),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 .lut_mask = 16'hBF80;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N31
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N25
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [18]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [17]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N13
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N27
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N31
dffeas \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N9
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [18]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 .lut_mask = 16'hF780;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N3
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N29
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [18]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [19]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N17
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N21
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N11
dffeas \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N3
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [19]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 .lut_mask = 16'hEA2A;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N23
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N9
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [20]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [19]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N5
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N15
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N15
dffeas \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N21
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [20]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 .lut_mask = 16'hEA2A;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N11
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N5
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [21]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [20]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N29
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N23
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N9
dffeas \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N23
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [21]),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 .lut_mask = 16'hBF80;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N7
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N1
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [21]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [22]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N19
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N9
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N1
dffeas \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N23
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [22]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21 .lut_mask = 16'hF780;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N27
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N13
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [22]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22 .lut_mask = 16'hE2E2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N29
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N19
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N7
dffeas \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N1
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [23]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22 .lut_mask = 16'hEA2A;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N19
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N15
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [24]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [23]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N17
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N13
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N25
dffeas \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N11
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [24]),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23 .lut_mask = 16'hBF80;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N13
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N23
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [24]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [25]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N3
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N31
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N13
dffeas \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N29
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [25]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24 .lut_mask = 16'hDF80;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N1
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N27
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [25]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [26]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N31
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N1
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N1
dffeas \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N7
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [26]),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25 .lut_mask = 16'hBF80;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N29
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~27_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [27]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N7
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [26]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [27]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26 .lut_mask = 16'hEE22;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N19
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N11
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N21
dffeas \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N25
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~27_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [27]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [27]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26 .lut_mask = 16'hDF80;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N17
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~28_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [28]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N11
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[27]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [27]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~27 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [27]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [28]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~27 .lut_mask = 16'hEE22;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N7
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N29
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N9
dffeas \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N3
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~28_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [28]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~27 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [28]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~27 .lut_mask = 16'hDF80;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N21
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[28]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [28]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~28 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [28]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~28 .lut_mask = 16'hFFCC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N11
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N7
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[27]~27 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[27]~27 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N29
dffeas \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~28 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~28 .lut_mask = 16'hCAAA;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N3
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N17
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[28]~28 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[28]~28 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N15
dffeas \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N7
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][4]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena (
	.dataa(\auto_hub|node_ena[1]~reg0_q ),
	.datab(\auto_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|irf_reg[1][4]~q ),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena .lut_mask = 16'h2000;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load .lut_mask = 16'hB333;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N21
dffeas \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node[0] (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [13]),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [0]),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node[0] .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N5
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node[1] (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [13]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node [1]),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node[1] .lut_mask = 16'hCC00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|eq_node[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N7
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset (
	.dataa(\auto_signaltap_0|sld_signaltap_body|reset_all~q ),
	.datab(\auto_hub|irf_reg[1][4]~q ),
	.datac(\auto_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .lut_mask = 16'hFBFF;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .lut_mask = 16'hF2F0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N9
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N25
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N3
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N7
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N3
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N13
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N3
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N21
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N13
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N7
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N11
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N23
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N3
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N23
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N25
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N25
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N13
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N11
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N25
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N17
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N29
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N7
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N31
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N9
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7~portbdataout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15~portbdataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .lut_mask = 16'hEF4F;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N9
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N25
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N27
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N5
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N25
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N27
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N15
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N17
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N3
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N19
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N13
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N13
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N7
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N7
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N1
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datab(\auto_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~10 .lut_mask = 16'h66AA;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~9 (
	.dataa(\auto_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~6_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~9 .lut_mask = 16'h040C;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~10 (
	.dataa(\auto_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~10 .lut_mask = 16'h7787;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~11 (
	.dataa(\auto_hub|shadow_jsm|state [8]),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1_combout ),
	.datac(\auto_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~11 .lut_mask = 16'h4C00;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .lut_mask = 16'hF1AB;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 .lut_mask = 16'h70B0;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 .lut_mask = 16'hF1AB;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 .lut_mask = 16'h4C8C;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.datab(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [19]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [18]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 .lut_mask = 16'hF3C5;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 .lut_mask = 16'h4CC4;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.datab(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [7]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [22]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [21]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 .lut_mask = 16'hF3C5;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 .lut_mask = 16'h4C8C;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 .lut_mask = 16'hF5A3;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 .lut_mask = 16'h4C8C;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll_inst|altpll_component|auto_generated|wire_pll1_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .clock_type = "global clock";
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll_inst|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \ad_ct|adc_clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ad_ct|adc_clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ad_ct|adc_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \ad_ct|adc_clk~clkctrl .clock_type = "global clock";
defparam \ad_ct|adc_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \key_ct|clk_khz~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\key_ct|clk_khz~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\key_ct|clk_khz~clkctrl_outclk ));
// synopsys translate_off
defparam \key_ct|clk_khz~clkctrl .clock_type = "global clock";
defparam \key_ct|clk_khz~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \ad_ct|clk_40k~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ad_ct|clk_40k~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ad_ct|clk_40k~clkctrl_outclk ));
// synopsys translate_off
defparam \ad_ct|clk_40k~clkctrl .clock_type = "global clock";
defparam \ad_ct|clk_40k~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ad_ct|adc_data [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ad_ct|adc_data [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ad_ct|adc_data [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ad_ct|adc_data [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ad_ct|adc_data [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ad_ct|adc_data [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ad_ct|adc_data [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ad_ct|adc_data [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ad_ct|adc_data [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ad_ct|adc_data [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ad_ct|adc_data [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneive_lcell_comb \ad_ct|adc_data[0]~feeder (
// Equation(s):
// \ad_ct|adc_data[0]~feeder_combout  = \ad_ct|adc_data_buf [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ad_ct|adc_data_buf [0]),
	.cin(gnd),
	.combout(\ad_ct|adc_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ad_ct|adc_data[0]~feeder .lut_mask = 16'hFF00;
defparam \ad_ct|adc_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N4
cycloneive_lcell_comb \ad_ct|adc_data[3]~feeder (
// Equation(s):
// \ad_ct|adc_data[3]~feeder_combout  = \ad_ct|adc_data_buf [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ad_ct|adc_data_buf [3]),
	.cin(gnd),
	.combout(\ad_ct|adc_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ad_ct|adc_data[3]~feeder .lut_mask = 16'hFF00;
defparam \ad_ct|adc_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N16
cycloneive_lcell_comb \ad_ct|adc_data[6]~feeder (
// Equation(s):
// \ad_ct|adc_data[6]~feeder_combout  = \ad_ct|adc_data_buf [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ad_ct|adc_data_buf [6]),
	.cin(gnd),
	.combout(\ad_ct|adc_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ad_ct|adc_data[6]~feeder .lut_mask = 16'hFF00;
defparam \ad_ct|adc_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N26
cycloneive_lcell_comb \ad_ct|adc_data[7]~feeder (
// Equation(s):
// \ad_ct|adc_data[7]~feeder_combout  = \ad_ct|adc_data_buf [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ad_ct|adc_data_buf [7]),
	.cin(gnd),
	.combout(\ad_ct|adc_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ad_ct|adc_data[7]~feeder .lut_mask = 16'hFF00;
defparam \ad_ct|adc_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cycloneive_lcell_comb \ir_ct|IR_Value[12]~feeder (
// Equation(s):
// \ir_ct|IR_Value[12]~feeder_combout  = \ir_ct|IR_Value [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ir_ct|IR_Value [11]),
	.cin(gnd),
	.combout(\ir_ct|IR_Value[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|IR_Value[12]~feeder .lut_mask = 16'hFF00;
defparam \ir_ct|IR_Value[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N8
cycloneive_lcell_comb \ir_ct|IR_Value[15]~feeder (
// Equation(s):
// \ir_ct|IR_Value[15]~feeder_combout  = \ir_ct|IR_Value [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ir_ct|IR_Value [14]),
	.cin(gnd),
	.combout(\ir_ct|IR_Value[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|IR_Value[15]~feeder .lut_mask = 16'hFF00;
defparam \ir_ct|IR_Value[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneive_lcell_comb \ir_ct|Code[1]~feeder (
// Equation(s):
// \ir_ct|Code[1]~feeder_combout  = \ir_ct|IR_Value [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ir_ct|IR_Value [14]),
	.cin(gnd),
	.combout(\ir_ct|Code[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Code[1]~feeder .lut_mask = 16'hFF00;
defparam \ir_ct|Code[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N2
cycloneive_lcell_comb \ir_ct|IR_Value[14]~feeder (
// Equation(s):
// \ir_ct|IR_Value[14]~feeder_combout  = \ir_ct|IR_Value [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ir_ct|IR_Value [13]),
	.cin(gnd),
	.combout(\ir_ct|IR_Value[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|IR_Value[14]~feeder .lut_mask = 16'hFF00;
defparam \ir_ct|IR_Value[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cycloneive_lcell_comb \ir_ct|Code[2]~feeder (
// Equation(s):
// \ir_ct|Code[2]~feeder_combout  = \ir_ct|IR_Value [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ir_ct|IR_Value [13]),
	.cin(gnd),
	.combout(\ir_ct|Code[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Code[2]~feeder .lut_mask = 16'hFF00;
defparam \ir_ct|Code[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N12
cycloneive_lcell_comb \ir_ct|IR_Value[13]~feeder (
// Equation(s):
// \ir_ct|IR_Value[13]~feeder_combout  = \ir_ct|IR_Value [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ir_ct|IR_Value [12]),
	.cin(gnd),
	.combout(\ir_ct|IR_Value[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|IR_Value[13]~feeder .lut_mask = 16'hFF00;
defparam \ir_ct|IR_Value[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneive_lcell_comb \ir_ct|Code[3]~feeder (
// Equation(s):
// \ir_ct|Code[3]~feeder_combout  = \ir_ct|IR_Value [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ir_ct|IR_Value [12]),
	.cin(gnd),
	.combout(\ir_ct|Code[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Code[3]~feeder .lut_mask = 16'hFF00;
defparam \ir_ct|Code[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \BP1~output (
	.i(\beep_ct|clk_1k~q ),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BP1),
	.obar());
// synopsys translate_off
defparam \BP1~output .bus_hold = "false";
defparam \BP1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \ADCLK~output (
	.i(\ad_ct|adc_clk~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADCLK),
	.obar());
// synopsys translate_off
defparam \ADCLK~output .bus_hold = "false";
defparam \ADCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \ADCSN~output (
	.i(\ad_ct|adc_cs_n~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADCSN),
	.obar());
// synopsys translate_off
defparam \ADCSN~output .bus_hold = "false";
defparam \ADCSN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneive_io_obuf \DS_A~output (
	.i(\dt_ct|ds_reg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DS_A),
	.obar());
// synopsys translate_off
defparam \DS_A~output .bus_hold = "false";
defparam \DS_A~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N9
cycloneive_io_obuf \DS_B~output (
	.i(\dt_ct|ds_reg [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DS_B),
	.obar());
// synopsys translate_off
defparam \DS_B~output .bus_hold = "false";
defparam \DS_B~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N23
cycloneive_io_obuf \DS_E~output (
	.i(\dt_ct|ds_reg [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DS_E),
	.obar());
// synopsys translate_off
defparam \DS_E~output .bus_hold = "false";
defparam \DS_E~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N9
cycloneive_io_obuf \DS_F~output (
	.i(\dt_ct|ds_reg [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DS_F),
	.obar());
// synopsys translate_off
defparam \DS_F~output .bus_hold = "false";
defparam \DS_F~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \DS_EN1~output (
	.i(\dt_ct|ds_en [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DS_EN1),
	.obar());
// synopsys translate_off
defparam \DS_EN1~output .bus_hold = "false";
defparam \DS_EN1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \DS_EN2~output (
	.i(\dt_ct|ds_en [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DS_EN2),
	.obar());
// synopsys translate_off
defparam \DS_EN2~output .bus_hold = "false";
defparam \DS_EN2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \DS_EN3~output (
	.i(\dt_ct|ds_en [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DS_EN3),
	.obar());
// synopsys translate_off
defparam \DS_EN3~output .bus_hold = "false";
defparam \DS_EN3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \DS_EN4~output (
	.i(\dt_ct|ds_en [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DS_EN4),
	.obar());
// synopsys translate_off
defparam \DS_EN4~output .bus_hold = "false";
defparam \DS_EN4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \DS_C~output (
	.i(\dt_ct|ds_reg [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DS_C),
	.obar());
// synopsys translate_off
defparam \DS_C~output .bus_hold = "false";
defparam \DS_C~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \DS_D~output (
	.i(\dt_ct|ds_reg [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DS_D),
	.obar());
// synopsys translate_off
defparam \DS_D~output .bus_hold = "false";
defparam \DS_D~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \DS_G~output (
	.i(\dt_ct|ds_reg [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DS_G),
	.obar());
// synopsys translate_off
defparam \DS_G~output .bus_hold = "false";
defparam \DS_G~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \DS_DP~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DS_DP),
	.obar());
// synopsys translate_off
defparam \DS_DP~output .bus_hold = "false";
defparam \DS_DP~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N23
cycloneive_io_obuf \V_G[0]~output (
	.i(\V_G[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_G[0]),
	.obar());
// synopsys translate_off
defparam \V_G[0]~output .bus_hold = "false";
defparam \V_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \V_G[1]~output (
	.i(\V_G[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_G[1]),
	.obar());
// synopsys translate_off
defparam \V_G[1]~output .bus_hold = "false";
defparam \V_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneive_io_obuf \V_G[2]~output (
	.i(\V_G[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_G[2]),
	.obar());
// synopsys translate_off
defparam \V_G[2]~output .bus_hold = "false";
defparam \V_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \V_G[3]~output (
	.i(\V_G[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_G[3]),
	.obar());
// synopsys translate_off
defparam \V_G[3]~output .bus_hold = "false";
defparam \V_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \V_G[4]~output (
	.i(\V_G[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_G[4]),
	.obar());
// synopsys translate_off
defparam \V_G[4]~output .bus_hold = "false";
defparam \V_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \V_G[5]~output (
	.i(\V_G[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_G[5]),
	.obar());
// synopsys translate_off
defparam \V_G[5]~output .bus_hold = "false";
defparam \V_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N15
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N16
cycloneive_lcell_comb \beep_ct|clk_1k~0 (
// Equation(s):
// \beep_ct|clk_1k~0_combout  = !\beep_ct|clk_1k~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\beep_ct|clk_1k~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\beep_ct|clk_1k~0_combout ),
	.cout());
// synopsys translate_off
defparam \beep_ct|clk_1k~0 .lut_mask = 16'h0F0F;
defparam \beep_ct|clk_1k~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N0
cycloneive_lcell_comb \beep_ct|Add0~0 (
// Equation(s):
// \beep_ct|Add0~0_combout  = \beep_ct|cnt_khz [0] $ (VCC)
// \beep_ct|Add0~1  = CARRY(\beep_ct|cnt_khz [0])

	.dataa(\beep_ct|cnt_khz [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\beep_ct|Add0~0_combout ),
	.cout(\beep_ct|Add0~1 ));
// synopsys translate_off
defparam \beep_ct|Add0~0 .lut_mask = 16'h55AA;
defparam \beep_ct|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N2
cycloneive_lcell_comb \beep_ct|Add0~2 (
// Equation(s):
// \beep_ct|Add0~2_combout  = (\beep_ct|cnt_khz [1] & (!\beep_ct|Add0~1 )) # (!\beep_ct|cnt_khz [1] & ((\beep_ct|Add0~1 ) # (GND)))
// \beep_ct|Add0~3  = CARRY((!\beep_ct|Add0~1 ) # (!\beep_ct|cnt_khz [1]))

	.dataa(gnd),
	.datab(\beep_ct|cnt_khz [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\beep_ct|Add0~1 ),
	.combout(\beep_ct|Add0~2_combout ),
	.cout(\beep_ct|Add0~3 ));
// synopsys translate_off
defparam \beep_ct|Add0~2 .lut_mask = 16'h3C3F;
defparam \beep_ct|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y17_N3
dffeas \beep_ct|cnt_khz[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|cnt_khz [1]),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|cnt_khz[1] .is_wysiwyg = "true";
defparam \beep_ct|cnt_khz[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N4
cycloneive_lcell_comb \beep_ct|Add0~4 (
// Equation(s):
// \beep_ct|Add0~4_combout  = (\beep_ct|cnt_khz [2] & (\beep_ct|Add0~3  $ (GND))) # (!\beep_ct|cnt_khz [2] & (!\beep_ct|Add0~3  & VCC))
// \beep_ct|Add0~5  = CARRY((\beep_ct|cnt_khz [2] & !\beep_ct|Add0~3 ))

	.dataa(gnd),
	.datab(\beep_ct|cnt_khz [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\beep_ct|Add0~3 ),
	.combout(\beep_ct|Add0~4_combout ),
	.cout(\beep_ct|Add0~5 ));
// synopsys translate_off
defparam \beep_ct|Add0~4 .lut_mask = 16'hC30C;
defparam \beep_ct|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y17_N5
dffeas \beep_ct|cnt_khz[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|cnt_khz [2]),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|cnt_khz[2] .is_wysiwyg = "true";
defparam \beep_ct|cnt_khz[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N6
cycloneive_lcell_comb \beep_ct|Add0~6 (
// Equation(s):
// \beep_ct|Add0~6_combout  = (\beep_ct|cnt_khz [3] & (!\beep_ct|Add0~5 )) # (!\beep_ct|cnt_khz [3] & ((\beep_ct|Add0~5 ) # (GND)))
// \beep_ct|Add0~7  = CARRY((!\beep_ct|Add0~5 ) # (!\beep_ct|cnt_khz [3]))

	.dataa(\beep_ct|cnt_khz [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\beep_ct|Add0~5 ),
	.combout(\beep_ct|Add0~6_combout ),
	.cout(\beep_ct|Add0~7 ));
// synopsys translate_off
defparam \beep_ct|Add0~6 .lut_mask = 16'h5A5F;
defparam \beep_ct|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N8
cycloneive_lcell_comb \beep_ct|Add0~8 (
// Equation(s):
// \beep_ct|Add0~8_combout  = (\beep_ct|cnt_khz [4] & (\beep_ct|Add0~7  $ (GND))) # (!\beep_ct|cnt_khz [4] & (!\beep_ct|Add0~7  & VCC))
// \beep_ct|Add0~9  = CARRY((\beep_ct|cnt_khz [4] & !\beep_ct|Add0~7 ))

	.dataa(gnd),
	.datab(\beep_ct|cnt_khz [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\beep_ct|Add0~7 ),
	.combout(\beep_ct|Add0~8_combout ),
	.cout(\beep_ct|Add0~9 ));
// synopsys translate_off
defparam \beep_ct|Add0~8 .lut_mask = 16'hC30C;
defparam \beep_ct|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y17_N9
dffeas \beep_ct|cnt_khz[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|cnt_khz [4]),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|cnt_khz[4] .is_wysiwyg = "true";
defparam \beep_ct|cnt_khz[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N14
cycloneive_lcell_comb \beep_ct|Add0~14 (
// Equation(s):
// \beep_ct|Add0~14_combout  = (\beep_ct|cnt_khz [7] & (!\beep_ct|Add0~13 )) # (!\beep_ct|cnt_khz [7] & ((\beep_ct|Add0~13 ) # (GND)))
// \beep_ct|Add0~15  = CARRY((!\beep_ct|Add0~13 ) # (!\beep_ct|cnt_khz [7]))

	.dataa(gnd),
	.datab(\beep_ct|cnt_khz [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\beep_ct|Add0~13 ),
	.combout(\beep_ct|Add0~14_combout ),
	.cout(\beep_ct|Add0~15 ));
// synopsys translate_off
defparam \beep_ct|Add0~14 .lut_mask = 16'h3C3F;
defparam \beep_ct|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N0
cycloneive_lcell_comb \beep_ct|cnt_khz~2 (
// Equation(s):
// \beep_ct|cnt_khz~2_combout  = (!\beep_ct|Equal0~10_combout  & \beep_ct|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\beep_ct|Equal0~10_combout ),
	.datad(\beep_ct|Add0~14_combout ),
	.cin(gnd),
	.combout(\beep_ct|cnt_khz~2_combout ),
	.cout());
// synopsys translate_off
defparam \beep_ct|cnt_khz~2 .lut_mask = 16'h0F00;
defparam \beep_ct|cnt_khz~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N1
dffeas \beep_ct|cnt_khz[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|cnt_khz~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|cnt_khz [7]),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|cnt_khz[7] .is_wysiwyg = "true";
defparam \beep_ct|cnt_khz[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N16
cycloneive_lcell_comb \beep_ct|Add0~16 (
// Equation(s):
// \beep_ct|Add0~16_combout  = (\beep_ct|cnt_khz [8] & (\beep_ct|Add0~15  $ (GND))) # (!\beep_ct|cnt_khz [8] & (!\beep_ct|Add0~15  & VCC))
// \beep_ct|Add0~17  = CARRY((\beep_ct|cnt_khz [8] & !\beep_ct|Add0~15 ))

	.dataa(gnd),
	.datab(\beep_ct|cnt_khz [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\beep_ct|Add0~15 ),
	.combout(\beep_ct|Add0~16_combout ),
	.cout(\beep_ct|Add0~17 ));
// synopsys translate_off
defparam \beep_ct|Add0~16 .lut_mask = 16'hC30C;
defparam \beep_ct|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N12
cycloneive_lcell_comb \beep_ct|cnt_khz~3 (
// Equation(s):
// \beep_ct|cnt_khz~3_combout  = (!\beep_ct|Equal0~10_combout  & \beep_ct|Add0~16_combout )

	.dataa(\beep_ct|Equal0~10_combout ),
	.datab(gnd),
	.datac(\beep_ct|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\beep_ct|cnt_khz~3_combout ),
	.cout());
// synopsys translate_off
defparam \beep_ct|cnt_khz~3 .lut_mask = 16'h5050;
defparam \beep_ct|cnt_khz~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N13
dffeas \beep_ct|cnt_khz[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|cnt_khz~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|cnt_khz [8]),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|cnt_khz[8] .is_wysiwyg = "true";
defparam \beep_ct|cnt_khz[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N18
cycloneive_lcell_comb \beep_ct|Add0~18 (
// Equation(s):
// \beep_ct|Add0~18_combout  = (\beep_ct|cnt_khz [9] & (!\beep_ct|Add0~17 )) # (!\beep_ct|cnt_khz [9] & ((\beep_ct|Add0~17 ) # (GND)))
// \beep_ct|Add0~19  = CARRY((!\beep_ct|Add0~17 ) # (!\beep_ct|cnt_khz [9]))

	.dataa(gnd),
	.datab(\beep_ct|cnt_khz [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\beep_ct|Add0~17 ),
	.combout(\beep_ct|Add0~18_combout ),
	.cout(\beep_ct|Add0~19 ));
// synopsys translate_off
defparam \beep_ct|Add0~18 .lut_mask = 16'h3C3F;
defparam \beep_ct|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y17_N19
dffeas \beep_ct|cnt_khz[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|cnt_khz [9]),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|cnt_khz[9] .is_wysiwyg = "true";
defparam \beep_ct|cnt_khz[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N20
cycloneive_lcell_comb \beep_ct|Add0~20 (
// Equation(s):
// \beep_ct|Add0~20_combout  = (\beep_ct|cnt_khz [10] & (\beep_ct|Add0~19  $ (GND))) # (!\beep_ct|cnt_khz [10] & (!\beep_ct|Add0~19  & VCC))
// \beep_ct|Add0~21  = CARRY((\beep_ct|cnt_khz [10] & !\beep_ct|Add0~19 ))

	.dataa(\beep_ct|cnt_khz [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\beep_ct|Add0~19 ),
	.combout(\beep_ct|Add0~20_combout ),
	.cout(\beep_ct|Add0~21 ));
// synopsys translate_off
defparam \beep_ct|Add0~20 .lut_mask = 16'hA50A;
defparam \beep_ct|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N22
cycloneive_lcell_comb \beep_ct|Add0~22 (
// Equation(s):
// \beep_ct|Add0~22_combout  = (\beep_ct|cnt_khz [11] & (!\beep_ct|Add0~21 )) # (!\beep_ct|cnt_khz [11] & ((\beep_ct|Add0~21 ) # (GND)))
// \beep_ct|Add0~23  = CARRY((!\beep_ct|Add0~21 ) # (!\beep_ct|cnt_khz [11]))

	.dataa(gnd),
	.datab(\beep_ct|cnt_khz [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\beep_ct|Add0~21 ),
	.combout(\beep_ct|Add0~22_combout ),
	.cout(\beep_ct|Add0~23 ));
// synopsys translate_off
defparam \beep_ct|Add0~22 .lut_mask = 16'h3C3F;
defparam \beep_ct|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N2
cycloneive_lcell_comb \beep_ct|cnt_khz~5 (
// Equation(s):
// \beep_ct|cnt_khz~5_combout  = (!\beep_ct|Equal0~10_combout  & \beep_ct|Add0~22_combout )

	.dataa(gnd),
	.datab(\beep_ct|Equal0~10_combout ),
	.datac(gnd),
	.datad(\beep_ct|Add0~22_combout ),
	.cin(gnd),
	.combout(\beep_ct|cnt_khz~5_combout ),
	.cout());
// synopsys translate_off
defparam \beep_ct|cnt_khz~5 .lut_mask = 16'h3300;
defparam \beep_ct|cnt_khz~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N3
dffeas \beep_ct|cnt_khz[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|cnt_khz~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|cnt_khz [11]),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|cnt_khz[11] .is_wysiwyg = "true";
defparam \beep_ct|cnt_khz[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N24
cycloneive_lcell_comb \beep_ct|Add0~24 (
// Equation(s):
// \beep_ct|Add0~24_combout  = (\beep_ct|cnt_khz [12] & (\beep_ct|Add0~23  $ (GND))) # (!\beep_ct|cnt_khz [12] & (!\beep_ct|Add0~23  & VCC))
// \beep_ct|Add0~25  = CARRY((\beep_ct|cnt_khz [12] & !\beep_ct|Add0~23 ))

	.dataa(\beep_ct|cnt_khz [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\beep_ct|Add0~23 ),
	.combout(\beep_ct|Add0~24_combout ),
	.cout(\beep_ct|Add0~25 ));
// synopsys translate_off
defparam \beep_ct|Add0~24 .lut_mask = 16'hA50A;
defparam \beep_ct|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N26
cycloneive_lcell_comb \beep_ct|Add0~26 (
// Equation(s):
// \beep_ct|Add0~26_combout  = (\beep_ct|cnt_khz [13] & (!\beep_ct|Add0~25 )) # (!\beep_ct|cnt_khz [13] & ((\beep_ct|Add0~25 ) # (GND)))
// \beep_ct|Add0~27  = CARRY((!\beep_ct|Add0~25 ) # (!\beep_ct|cnt_khz [13]))

	.dataa(\beep_ct|cnt_khz [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\beep_ct|Add0~25 ),
	.combout(\beep_ct|Add0~26_combout ),
	.cout(\beep_ct|Add0~27 ));
// synopsys translate_off
defparam \beep_ct|Add0~26 .lut_mask = 16'h5A5F;
defparam \beep_ct|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N28
cycloneive_lcell_comb \beep_ct|Add0~28 (
// Equation(s):
// \beep_ct|Add0~28_combout  = (\beep_ct|cnt_khz [14] & (\beep_ct|Add0~27  $ (GND))) # (!\beep_ct|cnt_khz [14] & (!\beep_ct|Add0~27  & VCC))
// \beep_ct|Add0~29  = CARRY((\beep_ct|cnt_khz [14] & !\beep_ct|Add0~27 ))

	.dataa(gnd),
	.datab(\beep_ct|cnt_khz [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\beep_ct|Add0~27 ),
	.combout(\beep_ct|Add0~28_combout ),
	.cout(\beep_ct|Add0~29 ));
// synopsys translate_off
defparam \beep_ct|Add0~28 .lut_mask = 16'hC30C;
defparam \beep_ct|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N22
cycloneive_lcell_comb \beep_ct|cnt_khz~7 (
// Equation(s):
// \beep_ct|cnt_khz~7_combout  = (!\beep_ct|Equal0~10_combout  & \beep_ct|Add0~28_combout )

	.dataa(gnd),
	.datab(\beep_ct|Equal0~10_combout ),
	.datac(gnd),
	.datad(\beep_ct|Add0~28_combout ),
	.cin(gnd),
	.combout(\beep_ct|cnt_khz~7_combout ),
	.cout());
// synopsys translate_off
defparam \beep_ct|cnt_khz~7 .lut_mask = 16'h3300;
defparam \beep_ct|cnt_khz~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N23
dffeas \beep_ct|cnt_khz[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|cnt_khz~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|cnt_khz [14]),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|cnt_khz[14] .is_wysiwyg = "true";
defparam \beep_ct|cnt_khz[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N30
cycloneive_lcell_comb \beep_ct|Add0~30 (
// Equation(s):
// \beep_ct|Add0~30_combout  = (\beep_ct|cnt_khz [15] & (!\beep_ct|Add0~29 )) # (!\beep_ct|cnt_khz [15] & ((\beep_ct|Add0~29 ) # (GND)))
// \beep_ct|Add0~31  = CARRY((!\beep_ct|Add0~29 ) # (!\beep_ct|cnt_khz [15]))

	.dataa(\beep_ct|cnt_khz [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\beep_ct|Add0~29 ),
	.combout(\beep_ct|Add0~30_combout ),
	.cout(\beep_ct|Add0~31 ));
// synopsys translate_off
defparam \beep_ct|Add0~30 .lut_mask = 16'h5A5F;
defparam \beep_ct|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N0
cycloneive_lcell_comb \beep_ct|Add0~32 (
// Equation(s):
// \beep_ct|Add0~32_combout  = (\beep_ct|cnt_khz [16] & (\beep_ct|Add0~31  $ (GND))) # (!\beep_ct|cnt_khz [16] & (!\beep_ct|Add0~31  & VCC))
// \beep_ct|Add0~33  = CARRY((\beep_ct|cnt_khz [16] & !\beep_ct|Add0~31 ))

	.dataa(gnd),
	.datab(\beep_ct|cnt_khz [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\beep_ct|Add0~31 ),
	.combout(\beep_ct|Add0~32_combout ),
	.cout(\beep_ct|Add0~33 ));
// synopsys translate_off
defparam \beep_ct|Add0~32 .lut_mask = 16'hC30C;
defparam \beep_ct|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y16_N1
dffeas \beep_ct|cnt_khz[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|cnt_khz [16]),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|cnt_khz[16] .is_wysiwyg = "true";
defparam \beep_ct|cnt_khz[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N2
cycloneive_lcell_comb \beep_ct|Add0~34 (
// Equation(s):
// \beep_ct|Add0~34_combout  = (\beep_ct|cnt_khz [17] & (!\beep_ct|Add0~33 )) # (!\beep_ct|cnt_khz [17] & ((\beep_ct|Add0~33 ) # (GND)))
// \beep_ct|Add0~35  = CARRY((!\beep_ct|Add0~33 ) # (!\beep_ct|cnt_khz [17]))

	.dataa(gnd),
	.datab(\beep_ct|cnt_khz [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\beep_ct|Add0~33 ),
	.combout(\beep_ct|Add0~34_combout ),
	.cout(\beep_ct|Add0~35 ));
// synopsys translate_off
defparam \beep_ct|Add0~34 .lut_mask = 16'h3C3F;
defparam \beep_ct|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y16_N3
dffeas \beep_ct|cnt_khz[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|cnt_khz [17]),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|cnt_khz[17] .is_wysiwyg = "true";
defparam \beep_ct|cnt_khz[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N4
cycloneive_lcell_comb \beep_ct|Add0~36 (
// Equation(s):
// \beep_ct|Add0~36_combout  = (\beep_ct|cnt_khz [18] & (\beep_ct|Add0~35  $ (GND))) # (!\beep_ct|cnt_khz [18] & (!\beep_ct|Add0~35  & VCC))
// \beep_ct|Add0~37  = CARRY((\beep_ct|cnt_khz [18] & !\beep_ct|Add0~35 ))

	.dataa(gnd),
	.datab(\beep_ct|cnt_khz [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\beep_ct|Add0~35 ),
	.combout(\beep_ct|Add0~36_combout ),
	.cout(\beep_ct|Add0~37 ));
// synopsys translate_off
defparam \beep_ct|Add0~36 .lut_mask = 16'hC30C;
defparam \beep_ct|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y16_N5
dffeas \beep_ct|cnt_khz[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|cnt_khz [18]),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|cnt_khz[18] .is_wysiwyg = "true";
defparam \beep_ct|cnt_khz[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N8
cycloneive_lcell_comb \beep_ct|Add0~40 (
// Equation(s):
// \beep_ct|Add0~40_combout  = (\beep_ct|cnt_khz [20] & (\beep_ct|Add0~39  $ (GND))) # (!\beep_ct|cnt_khz [20] & (!\beep_ct|Add0~39  & VCC))
// \beep_ct|Add0~41  = CARRY((\beep_ct|cnt_khz [20] & !\beep_ct|Add0~39 ))

	.dataa(gnd),
	.datab(\beep_ct|cnt_khz [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\beep_ct|Add0~39 ),
	.combout(\beep_ct|Add0~40_combout ),
	.cout(\beep_ct|Add0~41 ));
// synopsys translate_off
defparam \beep_ct|Add0~40 .lut_mask = 16'hC30C;
defparam \beep_ct|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y16_N9
dffeas \beep_ct|cnt_khz[20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|Add0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|cnt_khz [20]),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|cnt_khz[20] .is_wysiwyg = "true";
defparam \beep_ct|cnt_khz[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N10
cycloneive_lcell_comb \beep_ct|Add0~42 (
// Equation(s):
// \beep_ct|Add0~42_combout  = (\beep_ct|cnt_khz [21] & (!\beep_ct|Add0~41 )) # (!\beep_ct|cnt_khz [21] & ((\beep_ct|Add0~41 ) # (GND)))
// \beep_ct|Add0~43  = CARRY((!\beep_ct|Add0~41 ) # (!\beep_ct|cnt_khz [21]))

	.dataa(\beep_ct|cnt_khz [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\beep_ct|Add0~41 ),
	.combout(\beep_ct|Add0~42_combout ),
	.cout(\beep_ct|Add0~43 ));
// synopsys translate_off
defparam \beep_ct|Add0~42 .lut_mask = 16'h5A5F;
defparam \beep_ct|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N12
cycloneive_lcell_comb \beep_ct|Add0~44 (
// Equation(s):
// \beep_ct|Add0~44_combout  = (\beep_ct|cnt_khz [22] & (\beep_ct|Add0~43  $ (GND))) # (!\beep_ct|cnt_khz [22] & (!\beep_ct|Add0~43  & VCC))
// \beep_ct|Add0~45  = CARRY((\beep_ct|cnt_khz [22] & !\beep_ct|Add0~43 ))

	.dataa(\beep_ct|cnt_khz [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\beep_ct|Add0~43 ),
	.combout(\beep_ct|Add0~44_combout ),
	.cout(\beep_ct|Add0~45 ));
// synopsys translate_off
defparam \beep_ct|Add0~44 .lut_mask = 16'hA50A;
defparam \beep_ct|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N14
cycloneive_lcell_comb \beep_ct|Add0~46 (
// Equation(s):
// \beep_ct|Add0~46_combout  = (\beep_ct|cnt_khz [23] & (!\beep_ct|Add0~45 )) # (!\beep_ct|cnt_khz [23] & ((\beep_ct|Add0~45 ) # (GND)))
// \beep_ct|Add0~47  = CARRY((!\beep_ct|Add0~45 ) # (!\beep_ct|cnt_khz [23]))

	.dataa(gnd),
	.datab(\beep_ct|cnt_khz [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\beep_ct|Add0~45 ),
	.combout(\beep_ct|Add0~46_combout ),
	.cout(\beep_ct|Add0~47 ));
// synopsys translate_off
defparam \beep_ct|Add0~46 .lut_mask = 16'h3C3F;
defparam \beep_ct|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y16_N15
dffeas \beep_ct|cnt_khz[23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|cnt_khz [23]),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|cnt_khz[23] .is_wysiwyg = "true";
defparam \beep_ct|cnt_khz[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N16
cycloneive_lcell_comb \beep_ct|Add0~48 (
// Equation(s):
// \beep_ct|Add0~48_combout  = (\beep_ct|cnt_khz [24] & (\beep_ct|Add0~47  $ (GND))) # (!\beep_ct|cnt_khz [24] & (!\beep_ct|Add0~47  & VCC))
// \beep_ct|Add0~49  = CARRY((\beep_ct|cnt_khz [24] & !\beep_ct|Add0~47 ))

	.dataa(gnd),
	.datab(\beep_ct|cnt_khz [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\beep_ct|Add0~47 ),
	.combout(\beep_ct|Add0~48_combout ),
	.cout(\beep_ct|Add0~49 ));
// synopsys translate_off
defparam \beep_ct|Add0~48 .lut_mask = 16'hC30C;
defparam \beep_ct|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y16_N17
dffeas \beep_ct|cnt_khz[24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|Add0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|cnt_khz [24]),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|cnt_khz[24] .is_wysiwyg = "true";
defparam \beep_ct|cnt_khz[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N18
cycloneive_lcell_comb \beep_ct|Add0~50 (
// Equation(s):
// \beep_ct|Add0~50_combout  = (\beep_ct|cnt_khz [25] & (!\beep_ct|Add0~49 )) # (!\beep_ct|cnt_khz [25] & ((\beep_ct|Add0~49 ) # (GND)))
// \beep_ct|Add0~51  = CARRY((!\beep_ct|Add0~49 ) # (!\beep_ct|cnt_khz [25]))

	.dataa(gnd),
	.datab(\beep_ct|cnt_khz [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\beep_ct|Add0~49 ),
	.combout(\beep_ct|Add0~50_combout ),
	.cout(\beep_ct|Add0~51 ));
// synopsys translate_off
defparam \beep_ct|Add0~50 .lut_mask = 16'h3C3F;
defparam \beep_ct|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y16_N19
dffeas \beep_ct|cnt_khz[25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|Add0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|cnt_khz [25]),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|cnt_khz[25] .is_wysiwyg = "true";
defparam \beep_ct|cnt_khz[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N20
cycloneive_lcell_comb \beep_ct|Add0~52 (
// Equation(s):
// \beep_ct|Add0~52_combout  = (\beep_ct|cnt_khz [26] & (\beep_ct|Add0~51  $ (GND))) # (!\beep_ct|cnt_khz [26] & (!\beep_ct|Add0~51  & VCC))
// \beep_ct|Add0~53  = CARRY((\beep_ct|cnt_khz [26] & !\beep_ct|Add0~51 ))

	.dataa(gnd),
	.datab(\beep_ct|cnt_khz [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\beep_ct|Add0~51 ),
	.combout(\beep_ct|Add0~52_combout ),
	.cout(\beep_ct|Add0~53 ));
// synopsys translate_off
defparam \beep_ct|Add0~52 .lut_mask = 16'hC30C;
defparam \beep_ct|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y16_N21
dffeas \beep_ct|cnt_khz[26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|Add0~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|cnt_khz [26]),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|cnt_khz[26] .is_wysiwyg = "true";
defparam \beep_ct|cnt_khz[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N24
cycloneive_lcell_comb \beep_ct|Add0~56 (
// Equation(s):
// \beep_ct|Add0~56_combout  = (\beep_ct|cnt_khz [28] & (\beep_ct|Add0~55  $ (GND))) # (!\beep_ct|cnt_khz [28] & (!\beep_ct|Add0~55  & VCC))
// \beep_ct|Add0~57  = CARRY((\beep_ct|cnt_khz [28] & !\beep_ct|Add0~55 ))

	.dataa(gnd),
	.datab(\beep_ct|cnt_khz [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\beep_ct|Add0~55 ),
	.combout(\beep_ct|Add0~56_combout ),
	.cout(\beep_ct|Add0~57 ));
// synopsys translate_off
defparam \beep_ct|Add0~56 .lut_mask = 16'hC30C;
defparam \beep_ct|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y16_N25
dffeas \beep_ct|cnt_khz[28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|Add0~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|cnt_khz [28]),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|cnt_khz[28] .is_wysiwyg = "true";
defparam \beep_ct|cnt_khz[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N26
cycloneive_lcell_comb \beep_ct|Add0~58 (
// Equation(s):
// \beep_ct|Add0~58_combout  = (\beep_ct|cnt_khz [29] & (!\beep_ct|Add0~57 )) # (!\beep_ct|cnt_khz [29] & ((\beep_ct|Add0~57 ) # (GND)))
// \beep_ct|Add0~59  = CARRY((!\beep_ct|Add0~57 ) # (!\beep_ct|cnt_khz [29]))

	.dataa(\beep_ct|cnt_khz [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\beep_ct|Add0~57 ),
	.combout(\beep_ct|Add0~58_combout ),
	.cout(\beep_ct|Add0~59 ));
// synopsys translate_off
defparam \beep_ct|Add0~58 .lut_mask = 16'h5A5F;
defparam \beep_ct|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y16_N27
dffeas \beep_ct|cnt_khz[29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|Add0~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|cnt_khz [29]),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|cnt_khz[29] .is_wysiwyg = "true";
defparam \beep_ct|cnt_khz[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N28
cycloneive_lcell_comb \beep_ct|Add0~60 (
// Equation(s):
// \beep_ct|Add0~60_combout  = (\beep_ct|cnt_khz [30] & (\beep_ct|Add0~59  $ (GND))) # (!\beep_ct|cnt_khz [30] & (!\beep_ct|Add0~59  & VCC))
// \beep_ct|Add0~61  = CARRY((\beep_ct|cnt_khz [30] & !\beep_ct|Add0~59 ))

	.dataa(gnd),
	.datab(\beep_ct|cnt_khz [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\beep_ct|Add0~59 ),
	.combout(\beep_ct|Add0~60_combout ),
	.cout(\beep_ct|Add0~61 ));
// synopsys translate_off
defparam \beep_ct|Add0~60 .lut_mask = 16'hC30C;
defparam \beep_ct|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y16_N29
dffeas \beep_ct|cnt_khz[30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|Add0~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|cnt_khz [30]),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|cnt_khz[30] .is_wysiwyg = "true";
defparam \beep_ct|cnt_khz[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N30
cycloneive_lcell_comb \beep_ct|Add0~62 (
// Equation(s):
// \beep_ct|Add0~62_combout  = \beep_ct|cnt_khz [31] $ (\beep_ct|Add0~61 )

	.dataa(\beep_ct|cnt_khz [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\beep_ct|Add0~61 ),
	.combout(\beep_ct|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \beep_ct|Add0~62 .lut_mask = 16'h5A5A;
defparam \beep_ct|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y16_N31
dffeas \beep_ct|cnt_khz[31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|Add0~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|cnt_khz [31]),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|cnt_khz[31] .is_wysiwyg = "true";
defparam \beep_ct|cnt_khz[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N20
cycloneive_lcell_comb \beep_ct|Equal0~9 (
// Equation(s):
// \beep_ct|Equal0~9_combout  = (!\beep_ct|cnt_khz [28] & (!\beep_ct|cnt_khz [29] & (!\beep_ct|cnt_khz [31] & !\beep_ct|cnt_khz [30])))

	.dataa(\beep_ct|cnt_khz [28]),
	.datab(\beep_ct|cnt_khz [29]),
	.datac(\beep_ct|cnt_khz [31]),
	.datad(\beep_ct|cnt_khz [30]),
	.cin(gnd),
	.combout(\beep_ct|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \beep_ct|Equal0~9 .lut_mask = 16'h0001;
defparam \beep_ct|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N4
cycloneive_lcell_comb \beep_ct|Equal0~5 (
// Equation(s):
// \beep_ct|Equal0~5_combout  = (!\beep_ct|cnt_khz [19] & (!\beep_ct|cnt_khz [16] & (!\beep_ct|cnt_khz [17] & !\beep_ct|cnt_khz [18])))

	.dataa(\beep_ct|cnt_khz [19]),
	.datab(\beep_ct|cnt_khz [16]),
	.datac(\beep_ct|cnt_khz [17]),
	.datad(\beep_ct|cnt_khz [18]),
	.cin(gnd),
	.combout(\beep_ct|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \beep_ct|Equal0~5 .lut_mask = 16'h0001;
defparam \beep_ct|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N13
dffeas \beep_ct|cnt_khz[22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|cnt_khz [22]),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|cnt_khz[22] .is_wysiwyg = "true";
defparam \beep_ct|cnt_khz[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N22
cycloneive_lcell_comb \beep_ct|Equal0~6 (
// Equation(s):
// \beep_ct|Equal0~6_combout  = (!\beep_ct|cnt_khz [23] & !\beep_ct|cnt_khz [22])

	.dataa(\beep_ct|cnt_khz [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(\beep_ct|cnt_khz [22]),
	.cin(gnd),
	.combout(\beep_ct|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \beep_ct|Equal0~6 .lut_mask = 16'h0055;
defparam \beep_ct|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N11
dffeas \beep_ct|cnt_khz[21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|Add0~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|cnt_khz [21]),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|cnt_khz[21] .is_wysiwyg = "true";
defparam \beep_ct|cnt_khz[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N8
cycloneive_lcell_comb \beep_ct|Equal0~7 (
// Equation(s):
// \beep_ct|Equal0~7_combout  = (!\beep_ct|cnt_khz [20] & (\beep_ct|Equal0~5_combout  & (\beep_ct|Equal0~6_combout  & !\beep_ct|cnt_khz [21])))

	.dataa(\beep_ct|cnt_khz [20]),
	.datab(\beep_ct|Equal0~5_combout ),
	.datac(\beep_ct|Equal0~6_combout ),
	.datad(\beep_ct|cnt_khz [21]),
	.cin(gnd),
	.combout(\beep_ct|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \beep_ct|Equal0~7 .lut_mask = 16'h0040;
defparam \beep_ct|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N7
dffeas \beep_ct|cnt_khz[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|cnt_khz [3]),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|cnt_khz[3] .is_wysiwyg = "true";
defparam \beep_ct|cnt_khz[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N2
cycloneive_lcell_comb \beep_ct|cnt_khz~0 (
// Equation(s):
// \beep_ct|cnt_khz~0_combout  = (!\beep_ct|Equal0~10_combout  & \beep_ct|Add0~0_combout )

	.dataa(\beep_ct|Equal0~10_combout ),
	.datab(gnd),
	.datac(\beep_ct|Add0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\beep_ct|cnt_khz~0_combout ),
	.cout());
// synopsys translate_off
defparam \beep_ct|cnt_khz~0 .lut_mask = 16'h5050;
defparam \beep_ct|cnt_khz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N3
dffeas \beep_ct|cnt_khz[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|cnt_khz~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|cnt_khz [0]),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|cnt_khz[0] .is_wysiwyg = "true";
defparam \beep_ct|cnt_khz[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N28
cycloneive_lcell_comb \beep_ct|Equal0~0 (
// Equation(s):
// \beep_ct|Equal0~0_combout  = (!\beep_ct|cnt_khz [1] & (!\beep_ct|cnt_khz [3] & (!\beep_ct|cnt_khz [2] & !\beep_ct|cnt_khz [0])))

	.dataa(\beep_ct|cnt_khz [1]),
	.datab(\beep_ct|cnt_khz [3]),
	.datac(\beep_ct|cnt_khz [2]),
	.datad(\beep_ct|cnt_khz [0]),
	.cin(gnd),
	.combout(\beep_ct|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \beep_ct|Equal0~0 .lut_mask = 16'h0001;
defparam \beep_ct|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N0
cycloneive_lcell_comb \beep_ct|cnt_khz~4 (
// Equation(s):
// \beep_ct|cnt_khz~4_combout  = (\beep_ct|Add0~20_combout  & !\beep_ct|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\beep_ct|Add0~20_combout ),
	.datad(\beep_ct|Equal0~10_combout ),
	.cin(gnd),
	.combout(\beep_ct|cnt_khz~4_combout ),
	.cout());
// synopsys translate_off
defparam \beep_ct|cnt_khz~4 .lut_mask = 16'h00F0;
defparam \beep_ct|cnt_khz~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N1
dffeas \beep_ct|cnt_khz[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|cnt_khz~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|cnt_khz [10]),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|cnt_khz[10] .is_wysiwyg = "true";
defparam \beep_ct|cnt_khz[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N14
cycloneive_lcell_comb \beep_ct|Equal0~2 (
// Equation(s):
// \beep_ct|Equal0~2_combout  = (\beep_ct|cnt_khz [11] & (!\beep_ct|cnt_khz [9] & (\beep_ct|cnt_khz [10] & \beep_ct|cnt_khz [8])))

	.dataa(\beep_ct|cnt_khz [11]),
	.datab(\beep_ct|cnt_khz [9]),
	.datac(\beep_ct|cnt_khz [10]),
	.datad(\beep_ct|cnt_khz [8]),
	.cin(gnd),
	.combout(\beep_ct|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \beep_ct|Equal0~2 .lut_mask = 16'h2000;
defparam \beep_ct|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N12
cycloneive_lcell_comb \beep_ct|cnt_khz~6 (
// Equation(s):
// \beep_ct|cnt_khz~6_combout  = (!\beep_ct|Equal0~10_combout  & \beep_ct|Add0~24_combout )

	.dataa(gnd),
	.datab(\beep_ct|Equal0~10_combout ),
	.datac(gnd),
	.datad(\beep_ct|Add0~24_combout ),
	.cin(gnd),
	.combout(\beep_ct|cnt_khz~6_combout ),
	.cout());
// synopsys translate_off
defparam \beep_ct|cnt_khz~6 .lut_mask = 16'h3300;
defparam \beep_ct|cnt_khz~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N13
dffeas \beep_ct|cnt_khz[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|cnt_khz~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|cnt_khz [12]),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|cnt_khz[12] .is_wysiwyg = "true";
defparam \beep_ct|cnt_khz[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N27
dffeas \beep_ct|cnt_khz[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|cnt_khz [13]),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|cnt_khz[13] .is_wysiwyg = "true";
defparam \beep_ct|cnt_khz[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N31
dffeas \beep_ct|cnt_khz[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|cnt_khz [15]),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|cnt_khz[15] .is_wysiwyg = "true";
defparam \beep_ct|cnt_khz[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N24
cycloneive_lcell_comb \beep_ct|Equal0~3 (
// Equation(s):
// \beep_ct|Equal0~3_combout  = (\beep_ct|cnt_khz [14] & (\beep_ct|cnt_khz [12] & (!\beep_ct|cnt_khz [13] & !\beep_ct|cnt_khz [15])))

	.dataa(\beep_ct|cnt_khz [14]),
	.datab(\beep_ct|cnt_khz [12]),
	.datac(\beep_ct|cnt_khz [13]),
	.datad(\beep_ct|cnt_khz [15]),
	.cin(gnd),
	.combout(\beep_ct|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \beep_ct|Equal0~3 .lut_mask = 16'h0008;
defparam \beep_ct|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N18
cycloneive_lcell_comb \beep_ct|Equal0~4 (
// Equation(s):
// \beep_ct|Equal0~4_combout  = (\beep_ct|Equal0~1_combout  & (\beep_ct|Equal0~0_combout  & (\beep_ct|Equal0~2_combout  & \beep_ct|Equal0~3_combout )))

	.dataa(\beep_ct|Equal0~1_combout ),
	.datab(\beep_ct|Equal0~0_combout ),
	.datac(\beep_ct|Equal0~2_combout ),
	.datad(\beep_ct|Equal0~3_combout ),
	.cin(gnd),
	.combout(\beep_ct|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \beep_ct|Equal0~4 .lut_mask = 16'h8000;
defparam \beep_ct|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N30
cycloneive_lcell_comb \beep_ct|Equal0~10 (
// Equation(s):
// \beep_ct|Equal0~10_combout  = (\beep_ct|Equal0~8_combout  & (\beep_ct|Equal0~9_combout  & (\beep_ct|Equal0~7_combout  & \beep_ct|Equal0~4_combout )))

	.dataa(\beep_ct|Equal0~8_combout ),
	.datab(\beep_ct|Equal0~9_combout ),
	.datac(\beep_ct|Equal0~7_combout ),
	.datad(\beep_ct|Equal0~4_combout ),
	.cin(gnd),
	.combout(\beep_ct|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \beep_ct|Equal0~10 .lut_mask = 16'h8000;
defparam \beep_ct|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N17
dffeas \beep_ct|clk_1k (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\beep_ct|clk_1k~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\beep_ct|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\beep_ct|clk_1k~q ),
	.prn(vcc));
// synopsys translate_off
defparam \beep_ct|clk_1k .is_wysiwyg = "true";
defparam \beep_ct|clk_1k .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N4
cycloneive_lcell_comb \ad_ct|Add0~0 (
// Equation(s):
// \ad_ct|Add0~0_combout  = \ad_ct|cnt1 [0] $ (VCC)
// \ad_ct|Add0~1  = CARRY(\ad_ct|cnt1 [0])

	.dataa(gnd),
	.datab(\ad_ct|cnt1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ad_ct|Add0~0_combout ),
	.cout(\ad_ct|Add0~1 ));
// synopsys translate_off
defparam \ad_ct|Add0~0 .lut_mask = 16'h33CC;
defparam \ad_ct|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N0
cycloneive_lcell_comb \ad_ct|cnt1~1 (
// Equation(s):
// \ad_ct|cnt1~1_combout  = (\ad_ct|Add0~0_combout  & ((!\ad_ct|Equal0~0_combout ) # (!\ad_ct|Equal0~1_combout )))

	.dataa(\ad_ct|Equal0~1_combout ),
	.datab(gnd),
	.datac(\ad_ct|Add0~0_combout ),
	.datad(\ad_ct|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ad_ct|cnt1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ad_ct|cnt1~1 .lut_mask = 16'h50F0;
defparam \ad_ct|cnt1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N1
dffeas \ad_ct|cnt1[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ad_ct|cnt1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_ct|cnt1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ad_ct|cnt1[0] .is_wysiwyg = "true";
defparam \ad_ct|cnt1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N6
cycloneive_lcell_comb \ad_ct|Add0~2 (
// Equation(s):
// \ad_ct|Add0~2_combout  = (\ad_ct|cnt1 [1] & (!\ad_ct|Add0~1 )) # (!\ad_ct|cnt1 [1] & ((\ad_ct|Add0~1 ) # (GND)))
// \ad_ct|Add0~3  = CARRY((!\ad_ct|Add0~1 ) # (!\ad_ct|cnt1 [1]))

	.dataa(\ad_ct|cnt1 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ad_ct|Add0~1 ),
	.combout(\ad_ct|Add0~2_combout ),
	.cout(\ad_ct|Add0~3 ));
// synopsys translate_off
defparam \ad_ct|Add0~2 .lut_mask = 16'h5A5F;
defparam \ad_ct|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N7
dffeas \ad_ct|cnt1[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ad_ct|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_ct|cnt1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ad_ct|cnt1[1] .is_wysiwyg = "true";
defparam \ad_ct|cnt1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N12
cycloneive_lcell_comb \ad_ct|cnt1~2 (
// Equation(s):
// \ad_ct|cnt1~2_combout  = (\ad_ct|Add0~8_combout  & ((!\ad_ct|Equal0~0_combout ) # (!\ad_ct|Equal0~1_combout )))

	.dataa(\ad_ct|Add0~8_combout ),
	.datab(gnd),
	.datac(\ad_ct|Equal0~1_combout ),
	.datad(\ad_ct|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ad_ct|cnt1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ad_ct|cnt1~2 .lut_mask = 16'h0AAA;
defparam \ad_ct|cnt1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N13
dffeas \ad_ct|cnt1[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ad_ct|cnt1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_ct|cnt1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ad_ct|cnt1[4] .is_wysiwyg = "true";
defparam \ad_ct|cnt1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N8
cycloneive_lcell_comb \ad_ct|Add0~4 (
// Equation(s):
// \ad_ct|Add0~4_combout  = (\ad_ct|cnt1 [2] & (\ad_ct|Add0~3  $ (GND))) # (!\ad_ct|cnt1 [2] & (!\ad_ct|Add0~3  & VCC))
// \ad_ct|Add0~5  = CARRY((\ad_ct|cnt1 [2] & !\ad_ct|Add0~3 ))

	.dataa(gnd),
	.datab(\ad_ct|cnt1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ad_ct|Add0~3 ),
	.combout(\ad_ct|Add0~4_combout ),
	.cout(\ad_ct|Add0~5 ));
// synopsys translate_off
defparam \ad_ct|Add0~4 .lut_mask = 16'hC30C;
defparam \ad_ct|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N9
dffeas \ad_ct|cnt1[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ad_ct|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_ct|cnt1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ad_ct|cnt1[2] .is_wysiwyg = "true";
defparam \ad_ct|cnt1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N14
cycloneive_lcell_comb \ad_ct|Add0~10 (
// Equation(s):
// \ad_ct|Add0~10_combout  = (\ad_ct|cnt1 [5] & (!\ad_ct|Add0~9 )) # (!\ad_ct|cnt1 [5] & ((\ad_ct|Add0~9 ) # (GND)))
// \ad_ct|Add0~11  = CARRY((!\ad_ct|Add0~9 ) # (!\ad_ct|cnt1 [5]))

	.dataa(gnd),
	.datab(\ad_ct|cnt1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ad_ct|Add0~9 ),
	.combout(\ad_ct|Add0~10_combout ),
	.cout(\ad_ct|Add0~11 ));
// synopsys translate_off
defparam \ad_ct|Add0~10 .lut_mask = 16'h3C3F;
defparam \ad_ct|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N15
dffeas \ad_ct|cnt1[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ad_ct|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_ct|cnt1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ad_ct|cnt1[5] .is_wysiwyg = "true";
defparam \ad_ct|cnt1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N16
cycloneive_lcell_comb \ad_ct|Add0~12 (
// Equation(s):
// \ad_ct|Add0~12_combout  = (\ad_ct|cnt1 [6] & (\ad_ct|Add0~11  $ (GND))) # (!\ad_ct|cnt1 [6] & (!\ad_ct|Add0~11  & VCC))
// \ad_ct|Add0~13  = CARRY((\ad_ct|cnt1 [6] & !\ad_ct|Add0~11 ))

	.dataa(gnd),
	.datab(\ad_ct|cnt1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ad_ct|Add0~11 ),
	.combout(\ad_ct|Add0~12_combout ),
	.cout(\ad_ct|Add0~13 ));
// synopsys translate_off
defparam \ad_ct|Add0~12 .lut_mask = 16'hC30C;
defparam \ad_ct|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N17
dffeas \ad_ct|cnt1[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ad_ct|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_ct|cnt1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ad_ct|cnt1[6] .is_wysiwyg = "true";
defparam \ad_ct|cnt1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N18
cycloneive_lcell_comb \ad_ct|Add0~14 (
// Equation(s):
// \ad_ct|Add0~14_combout  = \ad_ct|Add0~13  $ (\ad_ct|cnt1 [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ad_ct|cnt1 [7]),
	.cin(\ad_ct|Add0~13 ),
	.combout(\ad_ct|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ad_ct|Add0~14 .lut_mask = 16'h0FF0;
defparam \ad_ct|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y13_N19
dffeas \ad_ct|cnt1[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ad_ct|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_ct|cnt1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ad_ct|cnt1[7] .is_wysiwyg = "true";
defparam \ad_ct|cnt1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N30
cycloneive_lcell_comb \ad_ct|Equal0~1 (
// Equation(s):
// \ad_ct|Equal0~1_combout  = (!\ad_ct|cnt1 [5] & (!\ad_ct|cnt1 [7] & (!\ad_ct|cnt1 [6] & \ad_ct|cnt1 [4])))

	.dataa(\ad_ct|cnt1 [5]),
	.datab(\ad_ct|cnt1 [7]),
	.datac(\ad_ct|cnt1 [6]),
	.datad(\ad_ct|cnt1 [4]),
	.cin(gnd),
	.combout(\ad_ct|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ad_ct|Equal0~1 .lut_mask = 16'h0100;
defparam \ad_ct|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N6
cycloneive_lcell_comb \ad_ct|cnt1~0 (
// Equation(s):
// \ad_ct|cnt1~0_combout  = (\ad_ct|Add0~6_combout  & ((!\ad_ct|Equal0~0_combout ) # (!\ad_ct|Equal0~1_combout )))

	.dataa(\ad_ct|Add0~6_combout ),
	.datab(gnd),
	.datac(\ad_ct|Equal0~1_combout ),
	.datad(\ad_ct|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ad_ct|cnt1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ad_ct|cnt1~0 .lut_mask = 16'h0AAA;
defparam \ad_ct|cnt1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N7
dffeas \ad_ct|cnt1[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ad_ct|cnt1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_ct|cnt1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ad_ct|cnt1[3] .is_wysiwyg = "true";
defparam \ad_ct|cnt1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N10
cycloneive_lcell_comb \ad_ct|Equal0~0 (
// Equation(s):
// \ad_ct|Equal0~0_combout  = (!\ad_ct|cnt1 [2] & (!\ad_ct|cnt1 [0] & (!\ad_ct|cnt1 [1] & \ad_ct|cnt1 [3])))

	.dataa(\ad_ct|cnt1 [2]),
	.datab(\ad_ct|cnt1 [0]),
	.datac(\ad_ct|cnt1 [1]),
	.datad(\ad_ct|cnt1 [3]),
	.cin(gnd),
	.combout(\ad_ct|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ad_ct|Equal0~0 .lut_mask = 16'h0100;
defparam \ad_ct|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N8
cycloneive_lcell_comb \ad_ct|clk_40k~0 (
// Equation(s):
// \ad_ct|clk_40k~0_combout  = \ad_ct|clk_40k~q  $ (((\ad_ct|Equal0~1_combout  & \ad_ct|Equal0~0_combout )))

	.dataa(\ad_ct|Equal0~1_combout ),
	.datab(gnd),
	.datac(\ad_ct|clk_40k~q ),
	.datad(\ad_ct|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ad_ct|clk_40k~0_combout ),
	.cout());
// synopsys translate_off
defparam \ad_ct|clk_40k~0 .lut_mask = 16'h5AF0;
defparam \ad_ct|clk_40k~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N9
dffeas \ad_ct|clk_40k (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ad_ct|clk_40k~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_ct|clk_40k~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ad_ct|clk_40k .is_wysiwyg = "true";
defparam \ad_ct|clk_40k .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N28
cycloneive_lcell_comb \ad_ct|adc_clk_valid~1 (
// Equation(s):
// \ad_ct|adc_clk_valid~1_combout  = (\ad_ct|cnt [3] & (!\ad_ct|cnt [0] & \ad_ct|cnt [1]))

	.dataa(gnd),
	.datab(\ad_ct|cnt [3]),
	.datac(\ad_ct|cnt [0]),
	.datad(\ad_ct|cnt [1]),
	.cin(gnd),
	.combout(\ad_ct|adc_clk_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \ad_ct|adc_clk_valid~1 .lut_mask = 16'h0C00;
defparam \ad_ct|adc_clk_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N20
cycloneive_lcell_comb \ad_ct|cnt~2 (
// Equation(s):
// \ad_ct|cnt~2_combout  = (\ad_ct|clk_40k~q  & (!\ad_ct|cnt [0] & ((\ad_ct|cnt [2]) # (!\ad_ct|adc_clk_valid~1_combout ))))

	.dataa(\ad_ct|clk_40k~q ),
	.datab(\ad_ct|cnt [2]),
	.datac(\ad_ct|cnt [0]),
	.datad(\ad_ct|adc_clk_valid~1_combout ),
	.cin(gnd),
	.combout(\ad_ct|cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \ad_ct|cnt~2 .lut_mask = 16'h080A;
defparam \ad_ct|cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N21
dffeas \ad_ct|cnt[0] (
	.clk(\ad_ct|clk_1m~clkctrl_outclk ),
	.d(\ad_ct|cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_ct|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ad_ct|cnt[0] .is_wysiwyg = "true";
defparam \ad_ct|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N16
cycloneive_lcell_comb \ad_ct|cnt~0 (
// Equation(s):
// \ad_ct|cnt~0_combout  = (\ad_ct|clk_40k~q  & (\ad_ct|cnt [1] $ (\ad_ct|cnt [0])))

	.dataa(gnd),
	.datab(\ad_ct|clk_40k~q ),
	.datac(\ad_ct|cnt [1]),
	.datad(\ad_ct|cnt [0]),
	.cin(gnd),
	.combout(\ad_ct|cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \ad_ct|cnt~0 .lut_mask = 16'h0CC0;
defparam \ad_ct|cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N17
dffeas \ad_ct|cnt[1] (
	.clk(\ad_ct|clk_1m~clkctrl_outclk ),
	.d(\ad_ct|cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_ct|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ad_ct|cnt[1] .is_wysiwyg = "true";
defparam \ad_ct|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N14
cycloneive_lcell_comb \ad_ct|cnt~3 (
// Equation(s):
// \ad_ct|cnt~3_combout  = (\ad_ct|clk_40k~q  & (\ad_ct|cnt [2] $ (((\ad_ct|cnt [0] & \ad_ct|cnt [1])))))

	.dataa(\ad_ct|cnt [0]),
	.datab(\ad_ct|clk_40k~q ),
	.datac(\ad_ct|cnt [2]),
	.datad(\ad_ct|cnt [1]),
	.cin(gnd),
	.combout(\ad_ct|cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \ad_ct|cnt~3 .lut_mask = 16'h48C0;
defparam \ad_ct|cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N15
dffeas \ad_ct|cnt[2] (
	.clk(\ad_ct|clk_1m~clkctrl_outclk ),
	.d(\ad_ct|cnt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_ct|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ad_ct|cnt[2] .is_wysiwyg = "true";
defparam \ad_ct|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N18
cycloneive_lcell_comb \ad_ct|cnt~1 (
// Equation(s):
// \ad_ct|cnt~1_combout  = (\ad_ct|clk_40k~q  & ((\ad_ct|Add1~0_combout ) # ((!\ad_ct|cnt [2] & \ad_ct|adc_clk_valid~1_combout ))))

	.dataa(\ad_ct|Add1~0_combout ),
	.datab(\ad_ct|cnt [2]),
	.datac(\ad_ct|clk_40k~q ),
	.datad(\ad_ct|adc_clk_valid~1_combout ),
	.cin(gnd),
	.combout(\ad_ct|cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \ad_ct|cnt~1 .lut_mask = 16'hB0A0;
defparam \ad_ct|cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N19
dffeas \ad_ct|cnt[3] (
	.clk(\ad_ct|clk_1m~clkctrl_outclk ),
	.d(\ad_ct|cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_ct|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ad_ct|cnt[3] .is_wysiwyg = "true";
defparam \ad_ct|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N4
cycloneive_lcell_comb \ad_ct|adc_clk_valid~0 (
// Equation(s):
// \ad_ct|adc_clk_valid~0_combout  = (\ad_ct|cnt [2]) # ((\ad_ct|cnt [3] & ((\ad_ct|cnt [0]) # (!\ad_ct|cnt [1]))) # (!\ad_ct|cnt [3] & ((\ad_ct|cnt [1]))))

	.dataa(\ad_ct|cnt [0]),
	.datab(\ad_ct|cnt [3]),
	.datac(\ad_ct|cnt [2]),
	.datad(\ad_ct|cnt [1]),
	.cin(gnd),
	.combout(\ad_ct|adc_clk_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \ad_ct|adc_clk_valid~0 .lut_mask = 16'hFBFC;
defparam \ad_ct|adc_clk_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N5
dffeas \ad_ct|adc_clk_valid (
	.clk(\ad_ct|clk_1m~clkctrl_outclk ),
	.d(\ad_ct|adc_clk_valid~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_ct|adc_clk_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ad_ct|adc_clk_valid .is_wysiwyg = "true";
defparam \ad_ct|adc_clk_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N2
cycloneive_lcell_comb \ad_ct|clk_1m~0 (
// Equation(s):
// \ad_ct|clk_1m~0_combout  = !\ad_ct|clk_1m~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ad_ct|clk_1m~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ad_ct|clk_1m~0_combout ),
	.cout());
// synopsys translate_off
defparam \ad_ct|clk_1m~0 .lut_mask = 16'h0F0F;
defparam \ad_ct|clk_1m~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N3
dffeas \ad_ct|clk_1m (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ad_ct|clk_1m~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_ct|clk_1m~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ad_ct|clk_1m .is_wysiwyg = "true";
defparam \ad_ct|clk_1m .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N22
cycloneive_lcell_comb \ad_ct|adc_clk (
// Equation(s):
// \ad_ct|adc_clk~combout  = LCELL((\ad_ct|adc_clk_valid~q  & \ad_ct|clk_1m~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\ad_ct|adc_clk_valid~q ),
	.datad(\ad_ct|clk_1m~q ),
	.cin(gnd),
	.combout(\ad_ct|adc_clk~combout ),
	.cout());
// synopsys translate_off
defparam \ad_ct|adc_clk .lut_mask = 16'hF000;
defparam \ad_ct|adc_clk .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \ad_ct|clk_1m~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ad_ct|clk_1m~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ad_ct|clk_1m~clkctrl_outclk ));
// synopsys translate_off
defparam \ad_ct|clk_1m~clkctrl .clock_type = "global clock";
defparam \ad_ct|clk_1m~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N24
cycloneive_lcell_comb \ad_ct|adc_cs_n~0 (
// Equation(s):
// \ad_ct|adc_cs_n~0_combout  = (!\ad_ct|cnt [0] & (!\ad_ct|cnt [2] & (\ad_ct|cnt [3] $ (!\ad_ct|cnt [1]))))

	.dataa(\ad_ct|cnt [0]),
	.datab(\ad_ct|cnt [3]),
	.datac(\ad_ct|cnt [2]),
	.datad(\ad_ct|cnt [1]),
	.cin(gnd),
	.combout(\ad_ct|adc_cs_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \ad_ct|adc_cs_n~0 .lut_mask = 16'h0401;
defparam \ad_ct|adc_cs_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N25
dffeas \ad_ct|adc_cs_n (
	.clk(\ad_ct|clk_1m~clkctrl_outclk ),
	.d(\ad_ct|adc_cs_n~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_ct|adc_cs_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ad_ct|adc_cs_n .is_wysiwyg = "true";
defparam \ad_ct|adc_cs_n .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N19
dffeas \cnt[23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Add1~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[23]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[23] .is_wysiwyg = "true";
defparam \cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N0
cycloneive_lcell_comb \cnt[0]~0 (
// Equation(s):
// \cnt[0]~0_combout  = !cnt[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cnt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cnt[0]~0 .lut_mask = 16'h0F0F;
defparam \cnt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N1
dffeas \cnt[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cnt[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[0] .is_wysiwyg = "true";
defparam \cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
cycloneive_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (cnt[2] & (!\Add1~1 )) # (!cnt[2] & ((\Add1~1 ) # (GND)))
// \Add1~3  = CARRY((!\Add1~1 ) # (!cnt[2]))

	.dataa(gnd),
	.datab(cnt[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h3C3F;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y19_N9
dffeas \cnt[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[2] .is_wysiwyg = "true";
defparam \cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (cnt[5] & (\Add1~7  $ (GND))) # (!cnt[5] & (!\Add1~7  & VCC))
// \Add1~9  = CARRY((cnt[5] & !\Add1~7 ))

	.dataa(gnd),
	.datab(cnt[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'hC30C;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y19_N15
dffeas \cnt[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Add1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[5] .is_wysiwyg = "true";
defparam \cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
cycloneive_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (cnt[6] & (!\Add1~9 )) # (!cnt[6] & ((\Add1~9 ) # (GND)))
// \Add1~11  = CARRY((!\Add1~9 ) # (!cnt[6]))

	.dataa(gnd),
	.datab(cnt[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h3C3F;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y19_N17
dffeas \cnt[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Add1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[6]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[6] .is_wysiwyg = "true";
defparam \cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N18
cycloneive_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (cnt[7] & (\Add1~11  $ (GND))) # (!cnt[7] & (!\Add1~11  & VCC))
// \Add1~13  = CARRY((cnt[7] & !\Add1~11 ))

	.dataa(gnd),
	.datab(cnt[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'hC30C;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y19_N19
dffeas \cnt[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[7]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[7] .is_wysiwyg = "true";
defparam \cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cycloneive_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (cnt[8] & (!\Add1~13 )) # (!cnt[8] & ((\Add1~13 ) # (GND)))
// \Add1~15  = CARRY((!\Add1~13 ) # (!cnt[8]))

	.dataa(gnd),
	.datab(cnt[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h3C3F;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y19_N21
dffeas \cnt[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Add1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[8]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[8] .is_wysiwyg = "true";
defparam \cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
cycloneive_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (cnt[10] & (!\Add1~17 )) # (!cnt[10] & ((\Add1~17 ) # (GND)))
// \Add1~19  = CARRY((!\Add1~17 ) # (!cnt[10]))

	.dataa(gnd),
	.datab(cnt[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~18_combout ),
	.cout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'h3C3F;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y19_N25
dffeas \cnt[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Add1~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[10]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[10] .is_wysiwyg = "true";
defparam \cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N28
cycloneive_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (cnt[12] & (!\Add1~21 )) # (!cnt[12] & ((\Add1~21 ) # (GND)))
// \Add1~23  = CARRY((!\Add1~21 ) # (!cnt[12]))

	.dataa(gnd),
	.datab(cnt[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~21 ),
	.combout(\Add1~22_combout ),
	.cout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'h3C3F;
defparam \Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y19_N29
dffeas \cnt[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Add1~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[12]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[12] .is_wysiwyg = "true";
defparam \cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneive_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = (cnt[14] & (!\Add1~25 )) # (!cnt[14] & ((\Add1~25 ) # (GND)))
// \Add1~27  = CARRY((!\Add1~25 ) # (!cnt[14]))

	.dataa(gnd),
	.datab(cnt[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~25 ),
	.combout(\Add1~26_combout ),
	.cout(\Add1~27 ));
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'h3C3F;
defparam \Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y18_N1
dffeas \cnt[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Add1~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[14]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[14] .is_wysiwyg = "true";
defparam \cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneive_lcell_comb \Add1~28 (
// Equation(s):
// \Add1~28_combout  = (cnt[15] & (\Add1~27  $ (GND))) # (!cnt[15] & (!\Add1~27  & VCC))
// \Add1~29  = CARRY((cnt[15] & !\Add1~27 ))

	.dataa(gnd),
	.datab(cnt[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~27 ),
	.combout(\Add1~28_combout ),
	.cout(\Add1~29 ));
// synopsys translate_off
defparam \Add1~28 .lut_mask = 16'hC30C;
defparam \Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y18_N3
dffeas \cnt[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Add1~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[15]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[15] .is_wysiwyg = "true";
defparam \cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneive_lcell_comb \Add1~30 (
// Equation(s):
// \Add1~30_combout  = (cnt[16] & (!\Add1~29 )) # (!cnt[16] & ((\Add1~29 ) # (GND)))
// \Add1~31  = CARRY((!\Add1~29 ) # (!cnt[16]))

	.dataa(gnd),
	.datab(cnt[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~29 ),
	.combout(\Add1~30_combout ),
	.cout(\Add1~31 ));
// synopsys translate_off
defparam \Add1~30 .lut_mask = 16'h3C3F;
defparam \Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y18_N5
dffeas \cnt[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Add1~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[16]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[16] .is_wysiwyg = "true";
defparam \cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cycloneive_lcell_comb \Add1~34 (
// Equation(s):
// \Add1~34_combout  = (cnt[18] & (!\Add1~33 )) # (!cnt[18] & ((\Add1~33 ) # (GND)))
// \Add1~35  = CARRY((!\Add1~33 ) # (!cnt[18]))

	.dataa(gnd),
	.datab(cnt[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~33 ),
	.combout(\Add1~34_combout ),
	.cout(\Add1~35 ));
// synopsys translate_off
defparam \Add1~34 .lut_mask = 16'h3C3F;
defparam \Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y18_N9
dffeas \cnt[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Add1~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[18]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[18] .is_wysiwyg = "true";
defparam \cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cycloneive_lcell_comb \Add1~40 (
// Equation(s):
// \Add1~40_combout  = (cnt[21] & (\Add1~39  $ (GND))) # (!cnt[21] & (!\Add1~39  & VCC))
// \Add1~41  = CARRY((cnt[21] & !\Add1~39 ))

	.dataa(gnd),
	.datab(cnt[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~39 ),
	.combout(\Add1~40_combout ),
	.cout(\Add1~41 ));
// synopsys translate_off
defparam \Add1~40 .lut_mask = 16'hC30C;
defparam \Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y18_N15
dffeas \cnt[21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Add1~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[21]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[21] .is_wysiwyg = "true";
defparam \cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneive_lcell_comb \Add1~42 (
// Equation(s):
// \Add1~42_combout  = (cnt[22] & (!\Add1~41 )) # (!cnt[22] & ((\Add1~41 ) # (GND)))
// \Add1~43  = CARRY((!\Add1~41 ) # (!cnt[22]))

	.dataa(gnd),
	.datab(cnt[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~41 ),
	.combout(\Add1~42_combout ),
	.cout(\Add1~43 ));
// synopsys translate_off
defparam \Add1~42 .lut_mask = 16'h3C3F;
defparam \Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y18_N17
dffeas \cnt[22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Add1~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[22]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[22] .is_wysiwyg = "true";
defparam \cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneive_lcell_comb \Add1~44 (
// Equation(s):
// \Add1~44_combout  = (cnt[23] & (\Add1~43  $ (GND))) # (!cnt[23] & (!\Add1~43  & VCC))
// \Add1~45  = CARRY((cnt[23] & !\Add1~43 ))

	.dataa(gnd),
	.datab(cnt[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~43 ),
	.combout(\Add1~44_combout ),
	.cout(\Add1~45 ));
// synopsys translate_off
defparam \Add1~44 .lut_mask = 16'hC30C;
defparam \Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \KEY1~input (
	.i(KEY1),
	.ibar(gnd),
	.o(\KEY1~input_o ));
// synopsys translate_off
defparam \KEY1~input .bus_hold = "false";
defparam \KEY1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneive_lcell_comb \key_ct|key_reg2[0]~0 (
// Equation(s):
// \key_ct|key_reg2[0]~0_combout  = !\KEY1~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY1~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\key_ct|key_reg2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg2[0]~0 .lut_mask = 16'h0F0F;
defparam \key_ct|key_reg2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N25
dffeas \key_ct|key_reg2[0] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg2[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg2[0] .is_wysiwyg = "true";
defparam \key_ct|key_reg2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N21
dffeas \key_ct|key_reg2[1] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\key_ct|key_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg2[1] .is_wysiwyg = "true";
defparam \key_ct|key_reg2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneive_lcell_comb \key_ct|key_reg2[2]~feeder (
// Equation(s):
// \key_ct|key_reg2[2]~feeder_combout  = \key_ct|key_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg2 [1]),
	.cin(gnd),
	.combout(\key_ct|key_reg2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg2[2]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N3
dffeas \key_ct|key_reg2[2] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg2[2] .is_wysiwyg = "true";
defparam \key_ct|key_reg2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneive_lcell_comb \key_ct|Equal3~9 (
// Equation(s):
// \key_ct|Equal3~9_combout  = (\key_ct|key_reg2 [3] & (\key_ct|key_reg2 [0] & (\key_ct|key_reg2 [1] & \key_ct|key_reg2 [2])))

	.dataa(\key_ct|key_reg2 [3]),
	.datab(\key_ct|key_reg2 [0]),
	.datac(\key_ct|key_reg2 [1]),
	.datad(\key_ct|key_reg2 [2]),
	.cin(gnd),
	.combout(\key_ct|Equal3~9_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|Equal3~9 .lut_mask = 16'h8000;
defparam \key_ct|Equal3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneive_lcell_comb \key_ct|key_reg2[3]~feeder (
// Equation(s):
// \key_ct|key_reg2[3]~feeder_combout  = \key_ct|key_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg2 [2]),
	.cin(gnd),
	.combout(\key_ct|key_reg2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg2[3]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N13
dffeas \key_ct|key_reg2[3] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg2[3] .is_wysiwyg = "true";
defparam \key_ct|key_reg2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \key_ct|key_reg2[4]~feeder (
// Equation(s):
// \key_ct|key_reg2[4]~feeder_combout  = \key_ct|key_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg2 [3]),
	.cin(gnd),
	.combout(\key_ct|key_reg2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg2[4]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N29
dffeas \key_ct|key_reg2[4] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg2[4] .is_wysiwyg = "true";
defparam \key_ct|key_reg2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneive_lcell_comb \key_ct|key_reg2[5]~feeder (
// Equation(s):
// \key_ct|key_reg2[5]~feeder_combout  = \key_ct|key_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg2 [4]),
	.cin(gnd),
	.combout(\key_ct|key_reg2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg2[5]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N11
dffeas \key_ct|key_reg2[5] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg2[5] .is_wysiwyg = "true";
defparam \key_ct|key_reg2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneive_lcell_comb \key_ct|key_reg2[6]~feeder (
// Equation(s):
// \key_ct|key_reg2[6]~feeder_combout  = \key_ct|key_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg2 [5]),
	.cin(gnd),
	.combout(\key_ct|key_reg2[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg2[6]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg2[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N5
dffeas \key_ct|key_reg2[6] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg2[6] .is_wysiwyg = "true";
defparam \key_ct|key_reg2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N31
dffeas \key_ct|key_reg2[7] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\key_ct|key_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg2[7] .is_wysiwyg = "true";
defparam \key_ct|key_reg2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \key_ct|Equal3~8 (
// Equation(s):
// \key_ct|Equal3~8_combout  = (\key_ct|key_reg2 [4] & (\key_ct|key_reg2 [6] & (\key_ct|key_reg2 [7] & \key_ct|key_reg2 [5])))

	.dataa(\key_ct|key_reg2 [4]),
	.datab(\key_ct|key_reg2 [6]),
	.datac(\key_ct|key_reg2 [7]),
	.datad(\key_ct|key_reg2 [5]),
	.cin(gnd),
	.combout(\key_ct|Equal3~8_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|Equal3~8 .lut_mask = 16'h8000;
defparam \key_ct|Equal3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N23
dffeas \key_ct|key_reg2[8] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\key_ct|key_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg2[8] .is_wysiwyg = "true";
defparam \key_ct|key_reg2[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N25
dffeas \key_ct|key_reg2[9] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\key_ct|key_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg2[9] .is_wysiwyg = "true";
defparam \key_ct|key_reg2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneive_lcell_comb \key_ct|key_reg2[10]~feeder (
// Equation(s):
// \key_ct|key_reg2[10]~feeder_combout  = \key_ct|key_reg2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg2 [9]),
	.cin(gnd),
	.combout(\key_ct|key_reg2[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg2[10]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg2[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N9
dffeas \key_ct|key_reg2[10] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg2[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg2[10] .is_wysiwyg = "true";
defparam \key_ct|key_reg2[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N19
dffeas \key_ct|key_reg2[11] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\key_ct|key_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg2[11] .is_wysiwyg = "true";
defparam \key_ct|key_reg2[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N27
dffeas \key_ct|key_reg2[12] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\key_ct|key_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg2[12] .is_wysiwyg = "true";
defparam \key_ct|key_reg2[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N15
dffeas \key_ct|key_reg2[13] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\key_ct|key_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg2[13] .is_wysiwyg = "true";
defparam \key_ct|key_reg2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneive_lcell_comb \key_ct|key_reg2[14]~feeder (
// Equation(s):
// \key_ct|key_reg2[14]~feeder_combout  = \key_ct|key_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg2 [13]),
	.cin(gnd),
	.combout(\key_ct|key_reg2[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg2[14]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg2[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N1
dffeas \key_ct|key_reg2[14] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg2[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg2[14] .is_wysiwyg = "true";
defparam \key_ct|key_reg2[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N7
dffeas \key_ct|key_reg2[15] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\key_ct|key_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg2[15] .is_wysiwyg = "true";
defparam \key_ct|key_reg2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb \key_ct|key_reg2[16]~feeder (
// Equation(s):
// \key_ct|key_reg2[16]~feeder_combout  = \key_ct|key_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg2 [15]),
	.cin(gnd),
	.combout(\key_ct|key_reg2[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg2[16]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg2[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N29
dffeas \key_ct|key_reg2[16] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg2[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg2[16] .is_wysiwyg = "true";
defparam \key_ct|key_reg2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneive_lcell_comb \key_ct|key_reg2[17]~feeder (
// Equation(s):
// \key_ct|key_reg2[17]~feeder_combout  = \key_ct|key_reg2 [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg2 [16]),
	.cin(gnd),
	.combout(\key_ct|key_reg2[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg2[17]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg2[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N19
dffeas \key_ct|key_reg2[17] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg2[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg2[17] .is_wysiwyg = "true";
defparam \key_ct|key_reg2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \key_ct|key_reg2[18]~feeder (
// Equation(s):
// \key_ct|key_reg2[18]~feeder_combout  = \key_ct|key_reg2 [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg2 [17]),
	.cin(gnd),
	.combout(\key_ct|key_reg2[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg2[18]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg2[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N23
dffeas \key_ct|key_reg2[18] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg2[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg2[18] .is_wysiwyg = "true";
defparam \key_ct|key_reg2[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N11
dffeas \key_ct|key_reg2[19] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\key_ct|key_reg2 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg2[19] .is_wysiwyg = "true";
defparam \key_ct|key_reg2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneive_lcell_comb \key_ct|key_reg2[20]~feeder (
// Equation(s):
// \key_ct|key_reg2[20]~feeder_combout  = \key_ct|key_reg2 [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg2 [19]),
	.cin(gnd),
	.combout(\key_ct|key_reg2[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg2[20]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg2[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N5
dffeas \key_ct|key_reg2[20] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg2[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg2[20] .is_wysiwyg = "true";
defparam \key_ct|key_reg2[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N25
dffeas \key_ct|key_reg2[21] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\key_ct|key_reg2 [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg2[21] .is_wysiwyg = "true";
defparam \key_ct|key_reg2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneive_lcell_comb \key_ct|key_reg2[22]~feeder (
// Equation(s):
// \key_ct|key_reg2[22]~feeder_combout  = \key_ct|key_reg2 [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg2 [21]),
	.cin(gnd),
	.combout(\key_ct|key_reg2[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg2[22]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg2[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N13
dffeas \key_ct|key_reg2[22] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg2[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg2[22] .is_wysiwyg = "true";
defparam \key_ct|key_reg2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneive_lcell_comb \key_ct|key_reg2[23]~feeder (
// Equation(s):
// \key_ct|key_reg2[23]~feeder_combout  = \key_ct|key_reg2 [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg2 [22]),
	.cin(gnd),
	.combout(\key_ct|key_reg2[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg2[23]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg2[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N1
dffeas \key_ct|key_reg2[23] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg2[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg2[23] .is_wysiwyg = "true";
defparam \key_ct|key_reg2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \key_ct|Equal3~2 (
// Equation(s):
// \key_ct|Equal3~2_combout  = (\key_ct|key_reg2 [22] & (\key_ct|key_reg2 [20] & (\key_ct|key_reg2 [21] & \key_ct|key_reg2 [23])))

	.dataa(\key_ct|key_reg2 [22]),
	.datab(\key_ct|key_reg2 [20]),
	.datac(\key_ct|key_reg2 [21]),
	.datad(\key_ct|key_reg2 [23]),
	.cin(gnd),
	.combout(\key_ct|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|Equal3~2 .lut_mask = 16'h8000;
defparam \key_ct|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneive_lcell_comb \key_ct|Equal3~3 (
// Equation(s):
// \key_ct|Equal3~3_combout  = (\key_ct|key_reg2 [18] & (\key_ct|key_reg2 [16] & (\key_ct|key_reg2 [19] & \key_ct|key_reg2 [17])))

	.dataa(\key_ct|key_reg2 [18]),
	.datab(\key_ct|key_reg2 [16]),
	.datac(\key_ct|key_reg2 [19]),
	.datad(\key_ct|key_reg2 [17]),
	.cin(gnd),
	.combout(\key_ct|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|Equal3~3 .lut_mask = 16'h8000;
defparam \key_ct|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneive_lcell_comb \key_ct|key_reg2[24]~feeder (
// Equation(s):
// \key_ct|key_reg2[24]~feeder_combout  = \key_ct|key_reg2 [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg2 [23]),
	.cin(gnd),
	.combout(\key_ct|key_reg2[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg2[24]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg2[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N7
dffeas \key_ct|key_reg2[24] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg2[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg2[24] .is_wysiwyg = "true";
defparam \key_ct|key_reg2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneive_lcell_comb \key_ct|key_reg2[25]~feeder (
// Equation(s):
// \key_ct|key_reg2[25]~feeder_combout  = \key_ct|key_reg2 [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg2 [24]),
	.cin(gnd),
	.combout(\key_ct|key_reg2[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg2[25]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg2[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N21
dffeas \key_ct|key_reg2[25] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg2[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg2[25] .is_wysiwyg = "true";
defparam \key_ct|key_reg2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \key_ct|key_reg2[26]~feeder (
// Equation(s):
// \key_ct|key_reg2[26]~feeder_combout  = \key_ct|key_reg2 [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg2 [25]),
	.cin(gnd),
	.combout(\key_ct|key_reg2[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg2[26]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg2[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N27
dffeas \key_ct|key_reg2[26] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg2[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg2[26] .is_wysiwyg = "true";
defparam \key_ct|key_reg2[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N3
dffeas \key_ct|key_reg2[27] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\key_ct|key_reg2 [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg2[27] .is_wysiwyg = "true";
defparam \key_ct|key_reg2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \key_ct|key_reg2[28]~feeder (
// Equation(s):
// \key_ct|key_reg2[28]~feeder_combout  = \key_ct|key_reg2 [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg2 [27]),
	.cin(gnd),
	.combout(\key_ct|key_reg2[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg2[28]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg2[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N17
dffeas \key_ct|key_reg2[28] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg2[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg2[28] .is_wysiwyg = "true";
defparam \key_ct|key_reg2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneive_lcell_comb \key_ct|key_reg2[29]~feeder (
// Equation(s):
// \key_ct|key_reg2[29]~feeder_combout  = \key_ct|key_reg2 [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg2 [28]),
	.cin(gnd),
	.combout(\key_ct|key_reg2[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg2[29]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg2[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N31
dffeas \key_ct|key_reg2[29] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg2[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg2[29] .is_wysiwyg = "true";
defparam \key_ct|key_reg2[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N9
dffeas \key_ct|key_reg2[30] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\key_ct|key_reg2 [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg2[30] .is_wysiwyg = "true";
defparam \key_ct|key_reg2[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N15
dffeas \key_ct|key_reg2[31] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\key_ct|key_reg2 [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg2[31] .is_wysiwyg = "true";
defparam \key_ct|key_reg2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneive_lcell_comb \key_ct|Equal3~0 (
// Equation(s):
// \key_ct|Equal3~0_combout  = (\key_ct|key_reg2 [29] & (\key_ct|key_reg2 [30] & (\key_ct|key_reg2 [31] & \key_ct|key_reg2 [28])))

	.dataa(\key_ct|key_reg2 [29]),
	.datab(\key_ct|key_reg2 [30]),
	.datac(\key_ct|key_reg2 [31]),
	.datad(\key_ct|key_reg2 [28]),
	.cin(gnd),
	.combout(\key_ct|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|Equal3~0 .lut_mask = 16'h8000;
defparam \key_ct|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneive_lcell_comb \key_ct|Equal3~4 (
// Equation(s):
// \key_ct|Equal3~4_combout  = (\key_ct|Equal3~1_combout  & (\key_ct|Equal3~2_combout  & (\key_ct|Equal3~3_combout  & \key_ct|Equal3~0_combout )))

	.dataa(\key_ct|Equal3~1_combout ),
	.datab(\key_ct|Equal3~2_combout ),
	.datac(\key_ct|Equal3~3_combout ),
	.datad(\key_ct|Equal3~0_combout ),
	.cin(gnd),
	.combout(\key_ct|Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|Equal3~4 .lut_mask = 16'h8000;
defparam \key_ct|Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \key_ct|Equal3~10 (
// Equation(s):
// \key_ct|Equal3~10_combout  = (\key_ct|Equal3~7_combout  & (\key_ct|Equal3~9_combout  & (\key_ct|Equal3~8_combout  & \key_ct|Equal3~4_combout )))

	.dataa(\key_ct|Equal3~7_combout ),
	.datab(\key_ct|Equal3~9_combout ),
	.datac(\key_ct|Equal3~8_combout ),
	.datad(\key_ct|Equal3~4_combout ),
	.cin(gnd),
	.combout(\key_ct|Equal3~10_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|Equal3~10 .lut_mask = 16'h8000;
defparam \key_ct|Equal3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N19
dffeas \num_dt[2][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\key_ct|Equal3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_dt[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \num_dt[2][1] .is_wysiwyg = "true";
defparam \num_dt[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N21
dffeas \cnt[24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Add1~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[24]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[24] .is_wysiwyg = "true";
defparam \cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cycloneive_lcell_comb \Add1~46 (
// Equation(s):
// \Add1~46_combout  = (cnt[24] & (!\Add1~45 )) # (!cnt[24] & ((\Add1~45 ) # (GND)))
// \Add1~47  = CARRY((!\Add1~45 ) # (!cnt[24]))

	.dataa(gnd),
	.datab(cnt[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~45 ),
	.combout(\Add1~46_combout ),
	.cout(\Add1~47 ));
// synopsys translate_off
defparam \Add1~46 .lut_mask = 16'h3C3F;
defparam \Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y18_N5
dffeas \num_dt[2][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\key_ct|Equal3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_dt[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \num_dt[2][2] .is_wysiwyg = "true";
defparam \num_dt[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N1
dffeas \num_dt[2][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\key_ct|Equal3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_dt[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \num_dt[2][0] .is_wysiwyg = "true";
defparam \num_dt[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneive_lcell_comb \dt_ct|WideOr20~0 (
// Equation(s):
// \dt_ct|WideOr20~0_combout  = (\num_dt[2][1]~q  & (\num_dt[2][3]~q  & (!\num_dt[2][2]~q  & \num_dt[2][0]~q ))) # (!\num_dt[2][1]~q  & (\num_dt[2][2]~q  $ (((!\num_dt[2][3]~q  & \num_dt[2][0]~q )))))

	.dataa(\num_dt[2][3]~q ),
	.datab(\num_dt[2][1]~q ),
	.datac(\num_dt[2][2]~q ),
	.datad(\num_dt[2][0]~q ),
	.cin(gnd),
	.combout(\dt_ct|WideOr20~0_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|WideOr20~0 .lut_mask = 16'h2930;
defparam \dt_ct|WideOr20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneive_lcell_comb \Add1~48 (
// Equation(s):
// \Add1~48_combout  = (cnt[25] & (\Add1~47  $ (GND))) # (!cnt[25] & (!\Add1~47  & VCC))
// \Add1~49  = CARRY((cnt[25] & !\Add1~47 ))

	.dataa(cnt[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~47 ),
	.combout(\Add1~48_combout ),
	.cout(\Add1~49 ));
// synopsys translate_off
defparam \Add1~48 .lut_mask = 16'hA50A;
defparam \Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \KEY4~input (
	.i(KEY4),
	.ibar(gnd),
	.o(\KEY4~input_o ));
// synopsys translate_off
defparam \KEY4~input .bus_hold = "false";
defparam \KEY4~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N24
cycloneive_lcell_comb \key_ct|key_reg3[0]~0 (
// Equation(s):
// \key_ct|key_reg3[0]~0_combout  = !\KEY4~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY4~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\key_ct|key_reg3[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg3[0]~0 .lut_mask = 16'h0F0F;
defparam \key_ct|key_reg3[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N25
dffeas \key_ct|key_reg3[0] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg3[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg3[0] .is_wysiwyg = "true";
defparam \key_ct|key_reg3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N25
dffeas \key_ct|key_reg3[1] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\key_ct|key_reg3 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg3[1] .is_wysiwyg = "true";
defparam \key_ct|key_reg3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N23
dffeas \key_ct|key_reg3[2] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\key_ct|key_reg3 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg3[2] .is_wysiwyg = "true";
defparam \key_ct|key_reg3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N19
dffeas \key_ct|key_reg3[3] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\key_ct|key_reg3 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg3[3] .is_wysiwyg = "true";
defparam \key_ct|key_reg3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N7
dffeas \key_ct|key_reg3[4] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\key_ct|key_reg3 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg3[4] .is_wysiwyg = "true";
defparam \key_ct|key_reg3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N26
cycloneive_lcell_comb \key_ct|key_reg3[5]~feeder (
// Equation(s):
// \key_ct|key_reg3[5]~feeder_combout  = \key_ct|key_reg3 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg3 [4]),
	.cin(gnd),
	.combout(\key_ct|key_reg3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg3[5]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N27
dffeas \key_ct|key_reg3[5] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg3[5] .is_wysiwyg = "true";
defparam \key_ct|key_reg3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N5
dffeas \key_ct|key_reg3[6] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\key_ct|key_reg3 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg3[6] .is_wysiwyg = "true";
defparam \key_ct|key_reg3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N29
dffeas \key_ct|key_reg3[7] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\key_ct|key_reg3 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg3[7] .is_wysiwyg = "true";
defparam \key_ct|key_reg3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N20
cycloneive_lcell_comb \key_ct|key_reg3[8]~feeder (
// Equation(s):
// \key_ct|key_reg3[8]~feeder_combout  = \key_ct|key_reg3 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg3 [7]),
	.cin(gnd),
	.combout(\key_ct|key_reg3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg3[8]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N21
dffeas \key_ct|key_reg3[8] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg3[8] .is_wysiwyg = "true";
defparam \key_ct|key_reg3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N8
cycloneive_lcell_comb \key_ct|key_reg3[9]~feeder (
// Equation(s):
// \key_ct|key_reg3[9]~feeder_combout  = \key_ct|key_reg3 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg3 [8]),
	.cin(gnd),
	.combout(\key_ct|key_reg3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg3[9]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N9
dffeas \key_ct|key_reg3[9] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg3[9] .is_wysiwyg = "true";
defparam \key_ct|key_reg3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N0
cycloneive_lcell_comb \key_ct|key_reg3[10]~feeder (
// Equation(s):
// \key_ct|key_reg3[10]~feeder_combout  = \key_ct|key_reg3 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg3 [9]),
	.cin(gnd),
	.combout(\key_ct|key_reg3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg3[10]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N1
dffeas \key_ct|key_reg3[10] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg3[10] .is_wysiwyg = "true";
defparam \key_ct|key_reg3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N31
dffeas \key_ct|key_reg3[11] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\key_ct|key_reg3 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg3[11] .is_wysiwyg = "true";
defparam \key_ct|key_reg3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N13
dffeas \key_ct|key_reg3[12] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\key_ct|key_reg3 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg3[12] .is_wysiwyg = "true";
defparam \key_ct|key_reg3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N2
cycloneive_lcell_comb \key_ct|key_reg3[13]~feeder (
// Equation(s):
// \key_ct|key_reg3[13]~feeder_combout  = \key_ct|key_reg3 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg3 [12]),
	.cin(gnd),
	.combout(\key_ct|key_reg3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg3[13]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N3
dffeas \key_ct|key_reg3[13] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg3[13] .is_wysiwyg = "true";
defparam \key_ct|key_reg3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N1
dffeas \key_ct|key_reg3[14] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\key_ct|key_reg3 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg3[14] .is_wysiwyg = "true";
defparam \key_ct|key_reg3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N11
dffeas \key_ct|key_reg3[15] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\key_ct|key_reg3 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg3[15] .is_wysiwyg = "true";
defparam \key_ct|key_reg3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N7
dffeas \key_ct|key_reg3[16] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\key_ct|key_reg3 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg3 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg3[16] .is_wysiwyg = "true";
defparam \key_ct|key_reg3[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N18
cycloneive_lcell_comb \key_ct|key_reg3[17]~feeder (
// Equation(s):
// \key_ct|key_reg3[17]~feeder_combout  = \key_ct|key_reg3 [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg3 [16]),
	.cin(gnd),
	.combout(\key_ct|key_reg3[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg3[17]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg3[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N19
dffeas \key_ct|key_reg3[17] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg3[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg3 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg3[17] .is_wysiwyg = "true";
defparam \key_ct|key_reg3[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N22
cycloneive_lcell_comb \key_ct|key_reg3[18]~feeder (
// Equation(s):
// \key_ct|key_reg3[18]~feeder_combout  = \key_ct|key_reg3 [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg3 [17]),
	.cin(gnd),
	.combout(\key_ct|key_reg3[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg3[18]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg3[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N23
dffeas \key_ct|key_reg3[18] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg3[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg3 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg3[18] .is_wysiwyg = "true";
defparam \key_ct|key_reg3[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N1
dffeas \key_ct|key_reg3[19] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\key_ct|key_reg3 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg3 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg3[19] .is_wysiwyg = "true";
defparam \key_ct|key_reg3[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N24
cycloneive_lcell_comb \key_ct|key_reg3[20]~feeder (
// Equation(s):
// \key_ct|key_reg3[20]~feeder_combout  = \key_ct|key_reg3 [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg3 [19]),
	.cin(gnd),
	.combout(\key_ct|key_reg3[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg3[20]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg3[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N25
dffeas \key_ct|key_reg3[20] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg3[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg3 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg3[20] .is_wysiwyg = "true";
defparam \key_ct|key_reg3[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N2
cycloneive_lcell_comb \key_ct|key_reg3[21]~feeder (
// Equation(s):
// \key_ct|key_reg3[21]~feeder_combout  = \key_ct|key_reg3 [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg3 [20]),
	.cin(gnd),
	.combout(\key_ct|key_reg3[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg3[21]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg3[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N3
dffeas \key_ct|key_reg3[21] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg3[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg3 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg3[21] .is_wysiwyg = "true";
defparam \key_ct|key_reg3[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N4
cycloneive_lcell_comb \key_ct|key_reg3[22]~feeder (
// Equation(s):
// \key_ct|key_reg3[22]~feeder_combout  = \key_ct|key_reg3 [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg3 [21]),
	.cin(gnd),
	.combout(\key_ct|key_reg3[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg3[22]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg3[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N5
dffeas \key_ct|key_reg3[22] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg3[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg3 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg3[22] .is_wysiwyg = "true";
defparam \key_ct|key_reg3[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N13
dffeas \key_ct|key_reg3[23] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\key_ct|key_reg3 [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg3 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg3[23] .is_wysiwyg = "true";
defparam \key_ct|key_reg3[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N16
cycloneive_lcell_comb \key_ct|key_reg3[24]~feeder (
// Equation(s):
// \key_ct|key_reg3[24]~feeder_combout  = \key_ct|key_reg3 [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg3 [23]),
	.cin(gnd),
	.combout(\key_ct|key_reg3[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg3[24]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg3[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N17
dffeas \key_ct|key_reg3[24] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg3[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg3 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg3[24] .is_wysiwyg = "true";
defparam \key_ct|key_reg3[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N10
cycloneive_lcell_comb \key_ct|key_reg3[25]~feeder (
// Equation(s):
// \key_ct|key_reg3[25]~feeder_combout  = \key_ct|key_reg3 [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg3 [24]),
	.cin(gnd),
	.combout(\key_ct|key_reg3[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg3[25]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg3[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N11
dffeas \key_ct|key_reg3[25] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg3[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg3 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg3[25] .is_wysiwyg = "true";
defparam \key_ct|key_reg3[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N26
cycloneive_lcell_comb \key_ct|key_reg3[26]~feeder (
// Equation(s):
// \key_ct|key_reg3[26]~feeder_combout  = \key_ct|key_reg3 [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg3 [25]),
	.cin(gnd),
	.combout(\key_ct|key_reg3[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg3[26]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg3[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N27
dffeas \key_ct|key_reg3[26] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg3[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg3 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg3[26] .is_wysiwyg = "true";
defparam \key_ct|key_reg3[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N29
dffeas \key_ct|key_reg3[27] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\key_ct|key_reg3 [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg3 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg3[27] .is_wysiwyg = "true";
defparam \key_ct|key_reg3[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N28
cycloneive_lcell_comb \key_ct|Equal4~1 (
// Equation(s):
// \key_ct|Equal4~1_combout  = (\key_ct|key_reg3 [26] & (\key_ct|key_reg3 [24] & (\key_ct|key_reg3 [27] & \key_ct|key_reg3 [25])))

	.dataa(\key_ct|key_reg3 [26]),
	.datab(\key_ct|key_reg3 [24]),
	.datac(\key_ct|key_reg3 [27]),
	.datad(\key_ct|key_reg3 [25]),
	.cin(gnd),
	.combout(\key_ct|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|Equal4~1 .lut_mask = 16'h8000;
defparam \key_ct|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N0
cycloneive_lcell_comb \key_ct|Equal4~3 (
// Equation(s):
// \key_ct|Equal4~3_combout  = (\key_ct|key_reg3 [18] & (\key_ct|key_reg3 [17] & (\key_ct|key_reg3 [19] & \key_ct|key_reg3 [16])))

	.dataa(\key_ct|key_reg3 [18]),
	.datab(\key_ct|key_reg3 [17]),
	.datac(\key_ct|key_reg3 [19]),
	.datad(\key_ct|key_reg3 [16]),
	.cin(gnd),
	.combout(\key_ct|Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|Equal4~3 .lut_mask = 16'h8000;
defparam \key_ct|Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N8
cycloneive_lcell_comb \key_ct|key_reg3[28]~feeder (
// Equation(s):
// \key_ct|key_reg3[28]~feeder_combout  = \key_ct|key_reg3 [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg3 [27]),
	.cin(gnd),
	.combout(\key_ct|key_reg3[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg3[28]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg3[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N9
dffeas \key_ct|key_reg3[28] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg3[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg3 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg3[28] .is_wysiwyg = "true";
defparam \key_ct|key_reg3[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N21
dffeas \key_ct|key_reg3[29] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\key_ct|key_reg3 [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg3 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg3[29] .is_wysiwyg = "true";
defparam \key_ct|key_reg3[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N30
cycloneive_lcell_comb \key_ct|key_reg3[30]~feeder (
// Equation(s):
// \key_ct|key_reg3[30]~feeder_combout  = \key_ct|key_reg3 [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_ct|key_reg3 [29]),
	.cin(gnd),
	.combout(\key_ct|key_reg3[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|key_reg3[30]~feeder .lut_mask = 16'hFF00;
defparam \key_ct|key_reg3[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N31
dffeas \key_ct|key_reg3[30] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(\key_ct|key_reg3[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg3 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg3[30] .is_wysiwyg = "true";
defparam \key_ct|key_reg3[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N15
dffeas \key_ct|key_reg3[31] (
	.clk(\key_ct|clk_khz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\key_ct|key_reg3 [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_ct|key_reg3 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \key_ct|key_reg3[31] .is_wysiwyg = "true";
defparam \key_ct|key_reg3[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N14
cycloneive_lcell_comb \key_ct|Equal4~0 (
// Equation(s):
// \key_ct|Equal4~0_combout  = (\key_ct|key_reg3 [30] & (\key_ct|key_reg3 [28] & (\key_ct|key_reg3 [31] & \key_ct|key_reg3 [29])))

	.dataa(\key_ct|key_reg3 [30]),
	.datab(\key_ct|key_reg3 [28]),
	.datac(\key_ct|key_reg3 [31]),
	.datad(\key_ct|key_reg3 [29]),
	.cin(gnd),
	.combout(\key_ct|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|Equal4~0 .lut_mask = 16'h8000;
defparam \key_ct|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N16
cycloneive_lcell_comb \key_ct|Equal4~4 (
// Equation(s):
// \key_ct|Equal4~4_combout  = (\key_ct|Equal4~2_combout  & (\key_ct|Equal4~1_combout  & (\key_ct|Equal4~3_combout  & \key_ct|Equal4~0_combout )))

	.dataa(\key_ct|Equal4~2_combout ),
	.datab(\key_ct|Equal4~1_combout ),
	.datac(\key_ct|Equal4~3_combout ),
	.datad(\key_ct|Equal4~0_combout ),
	.cin(gnd),
	.combout(\key_ct|Equal4~4_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|Equal4~4 .lut_mask = 16'h8000;
defparam \key_ct|Equal4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N30
cycloneive_lcell_comb \key_ct|Equal4~6 (
// Equation(s):
// \key_ct|Equal4~6_combout  = (\key_ct|key_reg3 [9] & (\key_ct|key_reg3 [10] & (\key_ct|key_reg3 [11] & \key_ct|key_reg3 [8])))

	.dataa(\key_ct|key_reg3 [9]),
	.datab(\key_ct|key_reg3 [10]),
	.datac(\key_ct|key_reg3 [11]),
	.datad(\key_ct|key_reg3 [8]),
	.cin(gnd),
	.combout(\key_ct|Equal4~6_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|Equal4~6 .lut_mask = 16'h8000;
defparam \key_ct|Equal4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N28
cycloneive_lcell_comb \key_ct|Equal4~7 (
// Equation(s):
// \key_ct|Equal4~7_combout  = (\key_ct|key_reg3 [5] & (\key_ct|key_reg3 [6] & (\key_ct|key_reg3 [7] & \key_ct|key_reg3 [4])))

	.dataa(\key_ct|key_reg3 [5]),
	.datab(\key_ct|key_reg3 [6]),
	.datac(\key_ct|key_reg3 [7]),
	.datad(\key_ct|key_reg3 [4]),
	.cin(gnd),
	.combout(\key_ct|Equal4~7_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|Equal4~7 .lut_mask = 16'h8000;
defparam \key_ct|Equal4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N24
cycloneive_lcell_comb \key_ct|Equal4~8 (
// Equation(s):
// \key_ct|Equal4~8_combout  = (\key_ct|key_reg3 [0] & \key_ct|key_reg3 [1])

	.dataa(gnd),
	.datab(\key_ct|key_reg3 [0]),
	.datac(\key_ct|key_reg3 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\key_ct|Equal4~8_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|Equal4~8 .lut_mask = 16'hC0C0;
defparam \key_ct|Equal4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N18
cycloneive_lcell_comb \key_ct|Equal4~9 (
// Equation(s):
// \key_ct|Equal4~9_combout  = (\key_ct|key_reg3 [2] & (\key_ct|Equal4~7_combout  & (\key_ct|key_reg3 [3] & \key_ct|Equal4~8_combout )))

	.dataa(\key_ct|key_reg3 [2]),
	.datab(\key_ct|Equal4~7_combout ),
	.datac(\key_ct|key_reg3 [3]),
	.datad(\key_ct|Equal4~8_combout ),
	.cin(gnd),
	.combout(\key_ct|Equal4~9_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|Equal4~9 .lut_mask = 16'h8000;
defparam \key_ct|Equal4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N14
cycloneive_lcell_comb \key_ct|Equal4~10 (
// Equation(s):
// \key_ct|Equal4~10_combout  = (\key_ct|Equal4~5_combout  & (\key_ct|Equal4~4_combout  & (\key_ct|Equal4~6_combout  & \key_ct|Equal4~9_combout )))

	.dataa(\key_ct|Equal4~5_combout ),
	.datab(\key_ct|Equal4~4_combout ),
	.datac(\key_ct|Equal4~6_combout ),
	.datad(\key_ct|Equal4~9_combout ),
	.cin(gnd),
	.combout(\key_ct|Equal4~10_combout ),
	.cout());
// synopsys translate_off
defparam \key_ct|Equal4~10 .lut_mask = 16'h8000;
defparam \key_ct|Equal4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N9
dffeas \num_dt[3][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\key_ct|Equal4~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_dt[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \num_dt[3][2] .is_wysiwyg = "true";
defparam \num_dt[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N5
dffeas \num_dt[3][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\key_ct|Equal4~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_dt[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \num_dt[3][0] .is_wysiwyg = "true";
defparam \num_dt[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N25
dffeas \cnt[26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Add1~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[26]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[26] .is_wysiwyg = "true";
defparam \cnt[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneive_lcell_comb \Add1~50 (
// Equation(s):
// \Add1~50_combout  = \Add1~49  $ (cnt[26])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(cnt[26]),
	.cin(\Add1~49 ),
	.combout(\Add1~50_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~50 .lut_mask = 16'h0FF0;
defparam \Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N19
dffeas \num_dt[3][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\key_ct|Equal4~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_dt[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \num_dt[3][3] .is_wysiwyg = "true";
defparam \num_dt[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneive_lcell_comb \dt_ct|WideOr27~0 (
// Equation(s):
// \dt_ct|WideOr27~0_combout  = (\num_dt[3][1]~q  & (!\num_dt[3][2]~q  & (\num_dt[3][0]~q  & \num_dt[3][3]~q ))) # (!\num_dt[3][1]~q  & (\num_dt[3][2]~q  $ (((\num_dt[3][0]~q  & !\num_dt[3][3]~q )))))

	.dataa(\num_dt[3][1]~q ),
	.datab(\num_dt[3][2]~q ),
	.datac(\num_dt[3][0]~q ),
	.datad(\num_dt[3][3]~q ),
	.cin(gnd),
	.combout(\dt_ct|WideOr27~0_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|WideOr27~0 .lut_mask = 16'h6414;
defparam \dt_ct|WideOr27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N24
cycloneive_lcell_comb \dt_ct|ds_reg~1 (
// Equation(s):
// \dt_ct|ds_reg~1_combout  = (\dt_ct|ds_reg~0_combout  & (((!\dt_ct|WideOr27~0_combout ) # (!cnt[16])))) # (!\dt_ct|ds_reg~0_combout  & (!\dt_ct|WideOr20~0_combout  & (cnt[16])))

	.dataa(\dt_ct|ds_reg~0_combout ),
	.datab(\dt_ct|WideOr20~0_combout ),
	.datac(cnt[16]),
	.datad(\dt_ct|WideOr27~0_combout ),
	.cin(gnd),
	.combout(\dt_ct|ds_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|ds_reg~1 .lut_mask = 16'h1ABA;
defparam \dt_ct|ds_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N25
dffeas \dt_ct|ds_reg[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dt_ct|ds_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt_ct|ds_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dt_ct|ds_reg[0] .is_wysiwyg = "true";
defparam \dt_ct|ds_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N15
cycloneive_io_ibuf \IRDA~input (
	.i(IRDA),
	.ibar(gnd),
	.o(\IRDA~input_o ));
// synopsys translate_off
defparam \IRDA~input .bus_hold = "false";
defparam \IRDA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y10_N15
dffeas \ir_ct|IR_reg[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\IRDA~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|IR_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|IR_reg[0] .is_wysiwyg = "true";
defparam \ir_ct|IR_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N25
dffeas \ir_ct|IR_reg[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ir_ct|IR_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|IR_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|IR_reg[1] .is_wysiwyg = "true";
defparam \ir_ct|IR_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N18
cycloneive_lcell_comb \ir_ct|IR_Value~1 (
// Equation(s):
// \ir_ct|IR_Value~1_combout  = (\ir_ct|IR_reg [0] & (((\ir_ct|IR_Value [0])))) # (!\ir_ct|IR_reg [0] & ((\ir_ct|IR_reg [1] & (\ir_ct|IR_code.CODE_1~q )) # (!\ir_ct|IR_reg [1] & ((\ir_ct|IR_Value [0])))))

	.dataa(\ir_ct|IR_code.CODE_1~q ),
	.datab(\ir_ct|IR_reg [0]),
	.datac(\ir_ct|IR_Value [0]),
	.datad(\ir_ct|IR_reg [1]),
	.cin(gnd),
	.combout(\ir_ct|IR_Value~1_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|IR_Value~1 .lut_mask = 16'hE2F0;
defparam \ir_ct|IR_Value~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N14
cycloneive_lcell_comb \ir_ct|cnt_num[0]~6 (
// Equation(s):
// \ir_ct|cnt_num[0]~6_combout  = \ir_ct|cnt_num [0] $ (VCC)
// \ir_ct|cnt_num[0]~7  = CARRY(\ir_ct|cnt_num [0])

	.dataa(gnd),
	.datab(\ir_ct|cnt_num [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ir_ct|cnt_num[0]~6_combout ),
	.cout(\ir_ct|cnt_num[0]~7 ));
// synopsys translate_off
defparam \ir_ct|cnt_num[0]~6 .lut_mask = 16'h33CC;
defparam \ir_ct|cnt_num[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N26
cycloneive_lcell_comb \ir_ct|IR_Value[15]~0 (
// Equation(s):
// \ir_ct|IR_Value[15]~0_combout  = (\ir_ct|state.ST_CODE_P~q  & (!\ir_ct|IR_reg [0] & \ir_ct|IR_reg [1]))

	.dataa(gnd),
	.datab(\ir_ct|state.ST_CODE_P~q ),
	.datac(\ir_ct|IR_reg [0]),
	.datad(\ir_ct|IR_reg [1]),
	.cin(gnd),
	.combout(\ir_ct|IR_Value[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|IR_Value[15]~0 .lut_mask = 16'h0C00;
defparam \ir_ct|IR_Value[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N22
cycloneive_lcell_comb \ir_ct|cnt_num[4]~15 (
// Equation(s):
// \ir_ct|cnt_num[4]~15_combout  = (\ir_ct|cnt_num [4] & (\ir_ct|cnt_num[3]~14  $ (GND))) # (!\ir_ct|cnt_num [4] & (!\ir_ct|cnt_num[3]~14  & VCC))
// \ir_ct|cnt_num[4]~16  = CARRY((\ir_ct|cnt_num [4] & !\ir_ct|cnt_num[3]~14 ))

	.dataa(\ir_ct|cnt_num [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_num[3]~14 ),
	.combout(\ir_ct|cnt_num[4]~15_combout ),
	.cout(\ir_ct|cnt_num[4]~16 ));
// synopsys translate_off
defparam \ir_ct|cnt_num[4]~15 .lut_mask = 16'hA50A;
defparam \ir_ct|cnt_num[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N24
cycloneive_lcell_comb \ir_ct|cnt_num[5]~17 (
// Equation(s):
// \ir_ct|cnt_num[5]~17_combout  = \ir_ct|cnt_num[4]~16  $ (\ir_ct|cnt_num [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ir_ct|cnt_num [5]),
	.cin(\ir_ct|cnt_num[4]~16 ),
	.combout(\ir_ct|cnt_num[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|cnt_num[5]~17 .lut_mask = 16'h0FF0;
defparam \ir_ct|cnt_num[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y10_N25
dffeas \ir_ct|cnt_num[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_num[5]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ir_ct|IR_Value[15]~0_combout ),
	.sload(gnd),
	.ena(\ir_ct|cnt_num[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_num [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_num[5] .is_wysiwyg = "true";
defparam \ir_ct|cnt_num[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N20
cycloneive_lcell_comb \ir_ct|Equal4~2 (
// Equation(s):
// \ir_ct|Equal4~2_combout  = (\ir_ct|cnt_num [4]) # (!\ir_ct|cnt_num [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ir_ct|cnt_num [5]),
	.datad(\ir_ct|cnt_num [4]),
	.cin(gnd),
	.combout(\ir_ct|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Equal4~2 .lut_mask = 16'hFF0F;
defparam \ir_ct|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N24
cycloneive_lcell_comb \ir_ct|IR_neg~0 (
// Equation(s):
// \ir_ct|IR_neg~0_combout  = (!\ir_ct|IR_reg [0] & \ir_ct|IR_reg [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ir_ct|IR_reg [0]),
	.datad(\ir_ct|IR_reg [1]),
	.cin(gnd),
	.combout(\ir_ct|IR_neg~0_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|IR_neg~0 .lut_mask = 16'h0F00;
defparam \ir_ct|IR_neg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N0
cycloneive_lcell_comb \ir_ct|cnt_num[5]~8 (
// Equation(s):
// \ir_ct|cnt_num[5]~8_combout  = ((\ir_ct|IR_neg~0_combout ) # ((!\ir_ct|Equal4~0_combout  & !\ir_ct|Equal4~2_combout ))) # (!\ir_ct|state.ST_CODE_P~q )

	.dataa(\ir_ct|Equal4~0_combout ),
	.datab(\ir_ct|Equal4~2_combout ),
	.datac(\ir_ct|state.ST_CODE_P~q ),
	.datad(\ir_ct|IR_neg~0_combout ),
	.cin(gnd),
	.combout(\ir_ct|cnt_num[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|cnt_num[5]~8 .lut_mask = 16'hFF1F;
defparam \ir_ct|cnt_num[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N15
dffeas \ir_ct|cnt_num[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_num[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ir_ct|IR_Value[15]~0_combout ),
	.sload(gnd),
	.ena(\ir_ct|cnt_num[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_num[0] .is_wysiwyg = "true";
defparam \ir_ct|cnt_num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N16
cycloneive_lcell_comb \ir_ct|cnt_num[1]~9 (
// Equation(s):
// \ir_ct|cnt_num[1]~9_combout  = (\ir_ct|cnt_num [1] & (!\ir_ct|cnt_num[0]~7 )) # (!\ir_ct|cnt_num [1] & ((\ir_ct|cnt_num[0]~7 ) # (GND)))
// \ir_ct|cnt_num[1]~10  = CARRY((!\ir_ct|cnt_num[0]~7 ) # (!\ir_ct|cnt_num [1]))

	.dataa(gnd),
	.datab(\ir_ct|cnt_num [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_num[0]~7 ),
	.combout(\ir_ct|cnt_num[1]~9_combout ),
	.cout(\ir_ct|cnt_num[1]~10 ));
// synopsys translate_off
defparam \ir_ct|cnt_num[1]~9 .lut_mask = 16'h3C3F;
defparam \ir_ct|cnt_num[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y10_N17
dffeas \ir_ct|cnt_num[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_num[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ir_ct|IR_Value[15]~0_combout ),
	.sload(gnd),
	.ena(\ir_ct|cnt_num[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_num[1] .is_wysiwyg = "true";
defparam \ir_ct|cnt_num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N18
cycloneive_lcell_comb \ir_ct|cnt_num[2]~11 (
// Equation(s):
// \ir_ct|cnt_num[2]~11_combout  = (\ir_ct|cnt_num [2] & (\ir_ct|cnt_num[1]~10  $ (GND))) # (!\ir_ct|cnt_num [2] & (!\ir_ct|cnt_num[1]~10  & VCC))
// \ir_ct|cnt_num[2]~12  = CARRY((\ir_ct|cnt_num [2] & !\ir_ct|cnt_num[1]~10 ))

	.dataa(gnd),
	.datab(\ir_ct|cnt_num [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_num[1]~10 ),
	.combout(\ir_ct|cnt_num[2]~11_combout ),
	.cout(\ir_ct|cnt_num[2]~12 ));
// synopsys translate_off
defparam \ir_ct|cnt_num[2]~11 .lut_mask = 16'hC30C;
defparam \ir_ct|cnt_num[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y10_N19
dffeas \ir_ct|cnt_num[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_num[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ir_ct|IR_Value[15]~0_combout ),
	.sload(gnd),
	.ena(\ir_ct|cnt_num[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_num[2] .is_wysiwyg = "true";
defparam \ir_ct|cnt_num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N20
cycloneive_lcell_comb \ir_ct|cnt_num[3]~13 (
// Equation(s):
// \ir_ct|cnt_num[3]~13_combout  = (\ir_ct|cnt_num [3] & (!\ir_ct|cnt_num[2]~12 )) # (!\ir_ct|cnt_num [3] & ((\ir_ct|cnt_num[2]~12 ) # (GND)))
// \ir_ct|cnt_num[3]~14  = CARRY((!\ir_ct|cnt_num[2]~12 ) # (!\ir_ct|cnt_num [3]))

	.dataa(gnd),
	.datab(\ir_ct|cnt_num [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ir_ct|cnt_num[2]~12 ),
	.combout(\ir_ct|cnt_num[3]~13_combout ),
	.cout(\ir_ct|cnt_num[3]~14 ));
// synopsys translate_off
defparam \ir_ct|cnt_num[3]~13 .lut_mask = 16'h3C3F;
defparam \ir_ct|cnt_num[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y10_N21
dffeas \ir_ct|cnt_num[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_num[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ir_ct|IR_Value[15]~0_combout ),
	.sload(gnd),
	.ena(\ir_ct|cnt_num[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_num[3] .is_wysiwyg = "true";
defparam \ir_ct|cnt_num[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N23
dffeas \ir_ct|cnt_num[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|cnt_num[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ir_ct|IR_Value[15]~0_combout ),
	.sload(gnd),
	.ena(\ir_ct|cnt_num[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|cnt_num [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|cnt_num[4] .is_wysiwyg = "true";
defparam \ir_ct|cnt_num[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N2
cycloneive_lcell_comb \ir_ct|Equal4~0 (
// Equation(s):
// \ir_ct|Equal4~0_combout  = (\ir_ct|cnt_num [3]) # ((\ir_ct|cnt_num [1]) # ((\ir_ct|cnt_num [0]) # (\ir_ct|cnt_num [2])))

	.dataa(\ir_ct|cnt_num [3]),
	.datab(\ir_ct|cnt_num [1]),
	.datac(\ir_ct|cnt_num [0]),
	.datad(\ir_ct|cnt_num [2]),
	.cin(gnd),
	.combout(\ir_ct|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Equal4~0 .lut_mask = 16'hFFFE;
defparam \ir_ct|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N28
cycloneive_lcell_comb \ir_ct|Equal4~1 (
// Equation(s):
// \ir_ct|Equal4~1_combout  = (\ir_ct|cnt_num [4]) # ((\ir_ct|Equal4~0_combout ) # (!\ir_ct|cnt_num [5]))

	.dataa(gnd),
	.datab(\ir_ct|cnt_num [4]),
	.datac(\ir_ct|cnt_num [5]),
	.datad(\ir_ct|Equal4~0_combout ),
	.cin(gnd),
	.combout(\ir_ct|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Equal4~1 .lut_mask = 16'hFFCF;
defparam \ir_ct|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N0
cycloneive_lcell_comb \ir_ct|Selector1~0 (
// Equation(s):
// \ir_ct|Selector1~0_combout  = (\ir_ct|Selector0~1_combout ) # ((\ir_ct|state.ST_CODE_P~q  & ((\ir_ct|Equal4~1_combout ) # (\ir_ct|IR_neg~0_combout ))))

	.dataa(\ir_ct|Selector0~1_combout ),
	.datab(\ir_ct|Equal4~1_combout ),
	.datac(\ir_ct|state.ST_CODE_P~q ),
	.datad(\ir_ct|IR_neg~0_combout ),
	.cin(gnd),
	.combout(\ir_ct|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Selector1~0 .lut_mask = 16'hFAEA;
defparam \ir_ct|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N1
dffeas \ir_ct|state.ST_CODE_P (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|state.ST_CODE_P~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|state.ST_CODE_P .is_wysiwyg = "true";
defparam \ir_ct|state.ST_CODE_P .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N19
dffeas \ir_ct|IR_Value[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|IR_Value~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|state.ST_CODE_P~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|IR_Value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|IR_Value[0] .is_wysiwyg = "true";
defparam \ir_ct|IR_Value[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cycloneive_lcell_comb \ir_ct|IR_Value[1]~feeder (
// Equation(s):
// \ir_ct|IR_Value[1]~feeder_combout  = \ir_ct|IR_Value [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ir_ct|IR_Value [0]),
	.cin(gnd),
	.combout(\ir_ct|IR_Value[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|IR_Value[1]~feeder .lut_mask = 16'hFF00;
defparam \ir_ct|IR_Value[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N31
dffeas \ir_ct|IR_Value[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|IR_Value[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|IR_Value[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|IR_Value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|IR_Value[1] .is_wysiwyg = "true";
defparam \ir_ct|IR_Value[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N29
dffeas \ir_ct|IR_Value[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ir_ct|IR_Value [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ir_ct|IR_Value[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|IR_Value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|IR_Value[2] .is_wysiwyg = "true";
defparam \ir_ct|IR_Value[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneive_lcell_comb \ir_ct|IR_Value[3]~feeder (
// Equation(s):
// \ir_ct|IR_Value[3]~feeder_combout  = \ir_ct|IR_Value [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ir_ct|IR_Value [2]),
	.cin(gnd),
	.combout(\ir_ct|IR_Value[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|IR_Value[3]~feeder .lut_mask = 16'hFF00;
defparam \ir_ct|IR_Value[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N19
dffeas \ir_ct|IR_Value[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|IR_Value[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|IR_Value[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|IR_Value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|IR_Value[3] .is_wysiwyg = "true";
defparam \ir_ct|IR_Value[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cycloneive_lcell_comb \ir_ct|IR_Value[4]~feeder (
// Equation(s):
// \ir_ct|IR_Value[4]~feeder_combout  = \ir_ct|IR_Value [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ir_ct|IR_Value [3]),
	.cin(gnd),
	.combout(\ir_ct|IR_Value[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|IR_Value[4]~feeder .lut_mask = 16'hFF00;
defparam \ir_ct|IR_Value[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N17
dffeas \ir_ct|IR_Value[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|IR_Value[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|IR_Value[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|IR_Value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|IR_Value[4] .is_wysiwyg = "true";
defparam \ir_ct|IR_Value[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cycloneive_lcell_comb \ir_ct|IR_Value[5]~feeder (
// Equation(s):
// \ir_ct|IR_Value[5]~feeder_combout  = \ir_ct|IR_Value [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ir_ct|IR_Value [4]),
	.cin(gnd),
	.combout(\ir_ct|IR_Value[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|IR_Value[5]~feeder .lut_mask = 16'hFF00;
defparam \ir_ct|IR_Value[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N15
dffeas \ir_ct|IR_Value[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|IR_Value[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|IR_Value[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|IR_Value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|IR_Value[5] .is_wysiwyg = "true";
defparam \ir_ct|IR_Value[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N21
dffeas \ir_ct|IR_Value[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ir_ct|IR_Value [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ir_ct|IR_Value[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|IR_Value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|IR_Value[6] .is_wysiwyg = "true";
defparam \ir_ct|IR_Value[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneive_lcell_comb \ir_ct|IR_Value[7]~feeder (
// Equation(s):
// \ir_ct|IR_Value[7]~feeder_combout  = \ir_ct|IR_Value [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ir_ct|IR_Value [6]),
	.cin(gnd),
	.combout(\ir_ct|IR_Value[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|IR_Value[7]~feeder .lut_mask = 16'hFF00;
defparam \ir_ct|IR_Value[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N11
dffeas \ir_ct|IR_Value[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|IR_Value[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|IR_Value[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|IR_Value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|IR_Value[7] .is_wysiwyg = "true";
defparam \ir_ct|IR_Value[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneive_lcell_comb \ir_ct|IR_Value[8]~feeder (
// Equation(s):
// \ir_ct|IR_Value[8]~feeder_combout  = \ir_ct|IR_Value [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ir_ct|IR_Value [7]),
	.cin(gnd),
	.combout(\ir_ct|IR_Value[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|IR_Value[8]~feeder .lut_mask = 16'hFF00;
defparam \ir_ct|IR_Value[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N23
dffeas \ir_ct|IR_Value[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|IR_Value[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|IR_Value[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|IR_Value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|IR_Value[8] .is_wysiwyg = "true";
defparam \ir_ct|IR_Value[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N14
cycloneive_lcell_comb \ir_ct|Code[0]~2 (
// Equation(s):
// \ir_ct|Code[0]~2_combout  = (!\ir_ct|Equal4~1_combout  & (\ir_ct|state.ST_CODE_P~q  & ((\ir_ct|IR_reg [0]) # (!\ir_ct|IR_reg [1]))))

	.dataa(\ir_ct|Equal4~1_combout ),
	.datab(\ir_ct|state.ST_CODE_P~q ),
	.datac(\ir_ct|IR_reg [0]),
	.datad(\ir_ct|IR_reg [1]),
	.cin(gnd),
	.combout(\ir_ct|Code[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Code[0]~2 .lut_mask = 16'h4044;
defparam \ir_ct|Code[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N7
dffeas \ir_ct|Code[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ir_ct|IR_Value [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ir_ct|Code[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|Code [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|Code[7] .is_wysiwyg = "true";
defparam \ir_ct|Code[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N17
dffeas \num_dt[1][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ir_ct|Code [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_dt[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \num_dt[1][3] .is_wysiwyg = "true";
defparam \num_dt[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N13
dffeas \ir_ct|IR_Value[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ir_ct|IR_Value [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ir_ct|IR_Value[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|IR_Value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|IR_Value[9] .is_wysiwyg = "true";
defparam \ir_ct|IR_Value[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneive_lcell_comb \ir_ct|Code[6]~feeder (
// Equation(s):
// \ir_ct|Code[6]~feeder_combout  = \ir_ct|IR_Value [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ir_ct|IR_Value [9]),
	.cin(gnd),
	.combout(\ir_ct|Code[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Code[6]~feeder .lut_mask = 16'hFF00;
defparam \ir_ct|Code[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N5
dffeas \ir_ct|Code[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|Code[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|Code[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|Code [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|Code[6] .is_wysiwyg = "true";
defparam \ir_ct|Code[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N15
dffeas \num_dt[1][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ir_ct|Code [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_dt[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \num_dt[1][2] .is_wysiwyg = "true";
defparam \num_dt[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneive_lcell_comb \ir_ct|IR_Value[10]~feeder (
// Equation(s):
// \ir_ct|IR_Value[10]~feeder_combout  = \ir_ct|IR_Value [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ir_ct|IR_Value [9]),
	.cin(gnd),
	.combout(\ir_ct|IR_Value[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|IR_Value[10]~feeder .lut_mask = 16'hFF00;
defparam \ir_ct|IR_Value[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N27
dffeas \ir_ct|IR_Value[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|IR_Value[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|IR_Value[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|IR_Value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|IR_Value[10] .is_wysiwyg = "true";
defparam \ir_ct|IR_Value[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N3
dffeas \ir_ct|Code[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ir_ct|IR_Value [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ir_ct|Code[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|Code [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|Code[5] .is_wysiwyg = "true";
defparam \ir_ct|Code[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N13
dffeas \num_dt[1][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ir_ct|Code [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_dt[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \num_dt[1][1] .is_wysiwyg = "true";
defparam \num_dt[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneive_lcell_comb \dt_ct|WideOr12~0 (
// Equation(s):
// \dt_ct|WideOr12~0_combout  = (\num_dt[1][3]~q  & ((\num_dt[1][0]~q  & ((\num_dt[1][1]~q ))) # (!\num_dt[1][0]~q  & (\num_dt[1][2]~q )))) # (!\num_dt[1][3]~q  & (\num_dt[1][2]~q  & (\num_dt[1][0]~q  $ (\num_dt[1][1]~q ))))

	.dataa(\num_dt[1][0]~q ),
	.datab(\num_dt[1][3]~q ),
	.datac(\num_dt[1][2]~q ),
	.datad(\num_dt[1][1]~q ),
	.cin(gnd),
	.combout(\dt_ct|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|WideOr12~0 .lut_mask = 16'hD860;
defparam \dt_ct|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneive_lcell_comb \dt_ct|WideOr26~0 (
// Equation(s):
// \dt_ct|WideOr26~0_combout  = (\num_dt[3][1]~q  & ((\num_dt[3][0]~q  & ((\num_dt[3][3]~q ))) # (!\num_dt[3][0]~q  & (\num_dt[3][2]~q )))) # (!\num_dt[3][1]~q  & (\num_dt[3][2]~q  & (\num_dt[3][0]~q  $ (\num_dt[3][3]~q ))))

	.dataa(\num_dt[3][1]~q ),
	.datab(\num_dt[3][2]~q ),
	.datac(\num_dt[3][0]~q ),
	.datad(\num_dt[3][3]~q ),
	.cin(gnd),
	.combout(\dt_ct|WideOr26~0_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|WideOr26~0 .lut_mask = 16'hAC48;
defparam \dt_ct|WideOr26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneive_lcell_comb \dt_ct|ds_reg~3 (
// Equation(s):
// \dt_ct|ds_reg~3_combout  = (\dt_ct|ds_reg~2_combout  & (((!\dt_ct|WideOr26~0_combout )) # (!cnt[15]))) # (!\dt_ct|ds_reg~2_combout  & (cnt[15] & (!\dt_ct|WideOr12~0_combout )))

	.dataa(\dt_ct|ds_reg~2_combout ),
	.datab(cnt[15]),
	.datac(\dt_ct|WideOr12~0_combout ),
	.datad(\dt_ct|WideOr26~0_combout ),
	.cin(gnd),
	.combout(\dt_ct|ds_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|ds_reg~3 .lut_mask = 16'h26AE;
defparam \dt_ct|ds_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N27
dffeas \dt_ct|ds_reg[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dt_ct|ds_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt_ct|ds_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dt_ct|ds_reg[1] .is_wysiwyg = "true";
defparam \dt_ct|ds_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneive_lcell_comb \dt_ct|WideOr9~0 (
// Equation(s):
// \dt_ct|WideOr9~0_combout  = (\num_dt[1][1]~q  & (\num_dt[1][0]~q  & (!\num_dt[1][3]~q ))) # (!\num_dt[1][1]~q  & ((\num_dt[1][2]~q  & ((!\num_dt[1][3]~q ))) # (!\num_dt[1][2]~q  & (\num_dt[1][0]~q ))))

	.dataa(\num_dt[1][0]~q ),
	.datab(\num_dt[1][3]~q ),
	.datac(\num_dt[1][2]~q ),
	.datad(\num_dt[1][1]~q ),
	.cin(gnd),
	.combout(\dt_ct|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|WideOr9~0 .lut_mask = 16'h223A;
defparam \dt_ct|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneive_lcell_comb \dt_ct|ds_reg~4 (
// Equation(s):
// \dt_ct|ds_reg~4_combout  = (cnt[16] & (((cnt[15])))) # (!cnt[16] & ((cnt[15] & ((!\dt_ct|WideOr9~0_combout ))) # (!cnt[15] & (!\dt_ct|WideOr2~0_combout ))))

	.dataa(\dt_ct|WideOr2~0_combout ),
	.datab(cnt[16]),
	.datac(\dt_ct|WideOr9~0_combout ),
	.datad(cnt[15]),
	.cin(gnd),
	.combout(\dt_ct|ds_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|ds_reg~4 .lut_mask = 16'hCF11;
defparam \dt_ct|ds_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneive_lcell_comb \dt_ct|WideOr23~0 (
// Equation(s):
// \dt_ct|WideOr23~0_combout  = (\num_dt[3][1]~q  & (((\num_dt[3][0]~q  & !\num_dt[3][3]~q )))) # (!\num_dt[3][1]~q  & ((\num_dt[3][2]~q  & ((!\num_dt[3][3]~q ))) # (!\num_dt[3][2]~q  & (\num_dt[3][0]~q ))))

	.dataa(\num_dt[3][1]~q ),
	.datab(\num_dt[3][2]~q ),
	.datac(\num_dt[3][0]~q ),
	.datad(\num_dt[3][3]~q ),
	.cin(gnd),
	.combout(\dt_ct|WideOr23~0_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|WideOr23~0 .lut_mask = 16'h10F4;
defparam \dt_ct|WideOr23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N10
cycloneive_lcell_comb \dt_ct|ds_reg~5 (
// Equation(s):
// \dt_ct|ds_reg~5_combout  = (\dt_ct|ds_reg~4_combout  & (((!\dt_ct|WideOr23~0_combout ) # (!cnt[16])))) # (!\dt_ct|ds_reg~4_combout  & (!\dt_ct|WideOr16~0_combout  & (cnt[16])))

	.dataa(\dt_ct|WideOr16~0_combout ),
	.datab(\dt_ct|ds_reg~4_combout ),
	.datac(cnt[16]),
	.datad(\dt_ct|WideOr23~0_combout ),
	.cin(gnd),
	.combout(\dt_ct|ds_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|ds_reg~5 .lut_mask = 16'h1CDC;
defparam \dt_ct|ds_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N11
dffeas \dt_ct|ds_reg[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dt_ct|ds_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt_ct|ds_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dt_ct|ds_reg[4] .is_wysiwyg = "true";
defparam \dt_ct|ds_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneive_lcell_comb \dt_ct|WideOr22~0 (
// Equation(s):
// \dt_ct|WideOr22~0_combout  = (\num_dt[3][1]~q  & (!\num_dt[3][3]~q  & ((\num_dt[3][0]~q ) # (!\num_dt[3][2]~q )))) # (!\num_dt[3][1]~q  & ((\num_dt[3][3]~q  & ((\num_dt[3][2]~q ))) # (!\num_dt[3][3]~q  & (\num_dt[3][0]~q  & !\num_dt[3][2]~q ))))

	.dataa(\num_dt[3][1]~q ),
	.datab(\num_dt[3][3]~q ),
	.datac(\num_dt[3][0]~q ),
	.datad(\num_dt[3][2]~q ),
	.cin(gnd),
	.combout(\dt_ct|WideOr22~0_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|WideOr22~0 .lut_mask = 16'h6432;
defparam \dt_ct|WideOr22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneive_lcell_comb \dt_ct|WideOr15~0 (
// Equation(s):
// \dt_ct|WideOr15~0_combout  = (\num_dt[2][3]~q  & (!\num_dt[2][1]~q  & (\num_dt[2][2]~q ))) # (!\num_dt[2][3]~q  & ((\num_dt[2][1]~q  & ((\num_dt[2][0]~q ) # (!\num_dt[2][2]~q ))) # (!\num_dt[2][1]~q  & (!\num_dt[2][2]~q  & \num_dt[2][0]~q ))))

	.dataa(\num_dt[2][3]~q ),
	.datab(\num_dt[2][1]~q ),
	.datac(\num_dt[2][2]~q ),
	.datad(\num_dt[2][0]~q ),
	.cin(gnd),
	.combout(\dt_ct|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|WideOr15~0 .lut_mask = 16'h6524;
defparam \dt_ct|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneive_lcell_comb \dt_ct|ds_reg~6 (
// Equation(s):
// \dt_ct|ds_reg~6_combout  = (cnt[16] & (((cnt[15]) # (!\dt_ct|WideOr15~0_combout )))) # (!cnt[16] & (!\dt_ct|WideOr1~0_combout  & ((!cnt[15]))))

	.dataa(\dt_ct|WideOr1~0_combout ),
	.datab(\dt_ct|WideOr15~0_combout ),
	.datac(cnt[16]),
	.datad(cnt[15]),
	.cin(gnd),
	.combout(\dt_ct|ds_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|ds_reg~6 .lut_mask = 16'hF035;
defparam \dt_ct|ds_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N1
dffeas \ir_ct|IR_Value[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ir_ct|IR_Value [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ir_ct|IR_Value[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|IR_Value [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|IR_Value[11] .is_wysiwyg = "true";
defparam \ir_ct|IR_Value[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneive_lcell_comb \ir_ct|Code[4]~feeder (
// Equation(s):
// \ir_ct|Code[4]~feeder_combout  = \ir_ct|IR_Value [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ir_ct|IR_Value [11]),
	.cin(gnd),
	.combout(\ir_ct|Code[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir_ct|Code[4]~feeder .lut_mask = 16'hFF00;
defparam \ir_ct|Code[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N9
dffeas \ir_ct|Code[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ir_ct|Code[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_ct|Code[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_ct|Code [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_ct|Code[4] .is_wysiwyg = "true";
defparam \ir_ct|Code[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N27
dffeas \num_dt[1][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ir_ct|Code [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_dt[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \num_dt[1][0] .is_wysiwyg = "true";
defparam \num_dt[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneive_lcell_comb \dt_ct|WideOr8~0 (
// Equation(s):
// \dt_ct|WideOr8~0_combout  = (\num_dt[1][1]~q  & (!\num_dt[1][3]~q  & ((\num_dt[1][0]~q ) # (!\num_dt[1][2]~q )))) # (!\num_dt[1][1]~q  & ((\num_dt[1][2]~q  & ((\num_dt[1][3]~q ))) # (!\num_dt[1][2]~q  & (\num_dt[1][0]~q  & !\num_dt[1][3]~q ))))

	.dataa(\num_dt[1][1]~q ),
	.datab(\num_dt[1][2]~q ),
	.datac(\num_dt[1][0]~q ),
	.datad(\num_dt[1][3]~q ),
	.cin(gnd),
	.combout(\dt_ct|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|WideOr8~0 .lut_mask = 16'h44B2;
defparam \dt_ct|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneive_lcell_comb \dt_ct|ds_reg~7 (
// Equation(s):
// \dt_ct|ds_reg~7_combout  = (cnt[15] & ((\dt_ct|ds_reg~6_combout  & (!\dt_ct|WideOr22~0_combout )) # (!\dt_ct|ds_reg~6_combout  & ((!\dt_ct|WideOr8~0_combout ))))) # (!cnt[15] & (((\dt_ct|ds_reg~6_combout ))))

	.dataa(cnt[15]),
	.datab(\dt_ct|WideOr22~0_combout ),
	.datac(\dt_ct|ds_reg~6_combout ),
	.datad(\dt_ct|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\dt_ct|ds_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|ds_reg~7 .lut_mask = 16'h707A;
defparam \dt_ct|ds_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N1
dffeas \dt_ct|ds_reg[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dt_ct|ds_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt_ct|ds_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dt_ct|ds_reg[5] .is_wysiwyg = "true";
defparam \dt_ct|ds_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N28
cycloneive_lcell_comb \dt_ct|ds_en~0 (
// Equation(s):
// \dt_ct|ds_en~0_combout  = (!cnt[15]) # (!cnt[16])

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[16]),
	.datad(cnt[15]),
	.cin(gnd),
	.combout(\dt_ct|ds_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|ds_en~0 .lut_mask = 16'h0FFF;
defparam \dt_ct|ds_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N29
dffeas \dt_ct|ds_en[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dt_ct|ds_en~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt_ct|ds_en [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dt_ct|ds_en[3] .is_wysiwyg = "true";
defparam \dt_ct|ds_en[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N22
cycloneive_lcell_comb \dt_ct|ds_en~1 (
// Equation(s):
// \dt_ct|ds_en~1_combout  = (cnt[15]) # (!cnt[16])

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[16]),
	.datad(cnt[15]),
	.cin(gnd),
	.combout(\dt_ct|ds_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|ds_en~1 .lut_mask = 16'hFF0F;
defparam \dt_ct|ds_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N23
dffeas \dt_ct|ds_en[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dt_ct|ds_en~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt_ct|ds_en [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dt_ct|ds_en[2] .is_wysiwyg = "true";
defparam \dt_ct|ds_en[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N0
cycloneive_lcell_comb \dt_ct|ds_en~2 (
// Equation(s):
// \dt_ct|ds_en~2_combout  = (cnt[16]) # (!cnt[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[16]),
	.datad(cnt[15]),
	.cin(gnd),
	.combout(\dt_ct|ds_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|ds_en~2 .lut_mask = 16'hF0FF;
defparam \dt_ct|ds_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N1
dffeas \dt_ct|ds_en[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dt_ct|ds_en~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt_ct|ds_en [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dt_ct|ds_en[1] .is_wysiwyg = "true";
defparam \dt_ct|ds_en[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N26
cycloneive_lcell_comb \dt_ct|ds_en~3 (
// Equation(s):
// \dt_ct|ds_en~3_combout  = (cnt[16]) # (cnt[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt[16]),
	.datad(cnt[15]),
	.cin(gnd),
	.combout(\dt_ct|ds_en~3_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|ds_en~3 .lut_mask = 16'hFFF0;
defparam \dt_ct|ds_en~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N27
dffeas \dt_ct|ds_en[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dt_ct|ds_en~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt_ct|ds_en [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dt_ct|ds_en[0] .is_wysiwyg = "true";
defparam \dt_ct|ds_en[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneive_lcell_comb \dt_ct|WideOr11~0 (
// Equation(s):
// \dt_ct|WideOr11~0_combout  = (\num_dt[1][2]~q  & (\num_dt[1][3]~q  & ((\num_dt[1][1]~q ) # (!\num_dt[1][0]~q )))) # (!\num_dt[1][2]~q  & (!\num_dt[1][0]~q  & (\num_dt[1][1]~q  & !\num_dt[1][3]~q )))

	.dataa(\num_dt[1][0]~q ),
	.datab(\num_dt[1][2]~q ),
	.datac(\num_dt[1][1]~q ),
	.datad(\num_dt[1][3]~q ),
	.cin(gnd),
	.combout(\dt_ct|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|WideOr11~0 .lut_mask = 16'hC410;
defparam \dt_ct|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N2
cycloneive_lcell_comb \dt_ct|ds_reg~8 (
// Equation(s):
// \dt_ct|ds_reg~8_combout  = (cnt[15] & (((cnt[16]) # (!\dt_ct|WideOr11~0_combout )))) # (!cnt[15] & (!\dt_ct|WideOr4~0_combout  & (!cnt[16])))

	.dataa(\dt_ct|WideOr4~0_combout ),
	.datab(cnt[15]),
	.datac(cnt[16]),
	.datad(\dt_ct|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\dt_ct|ds_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|ds_reg~8 .lut_mask = 16'hC1CD;
defparam \dt_ct|ds_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N7
dffeas \num_dt[3][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\key_ct|Equal4~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_dt[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \num_dt[3][1] .is_wysiwyg = "true";
defparam \num_dt[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneive_lcell_comb \dt_ct|WideOr25~0 (
// Equation(s):
// \dt_ct|WideOr25~0_combout  = (\num_dt[3][3]~q  & (\num_dt[3][2]~q  & ((\num_dt[3][1]~q ) # (!\num_dt[3][0]~q )))) # (!\num_dt[3][3]~q  & (!\num_dt[3][0]~q  & (\num_dt[3][1]~q  & !\num_dt[3][2]~q )))

	.dataa(\num_dt[3][3]~q ),
	.datab(\num_dt[3][0]~q ),
	.datac(\num_dt[3][1]~q ),
	.datad(\num_dt[3][2]~q ),
	.cin(gnd),
	.combout(\dt_ct|WideOr25~0_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|WideOr25~0 .lut_mask = 16'hA210;
defparam \dt_ct|WideOr25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N4
cycloneive_lcell_comb \dt_ct|ds_reg~9 (
// Equation(s):
// \dt_ct|ds_reg~9_combout  = (\dt_ct|ds_reg~8_combout  & (((!\dt_ct|WideOr25~0_combout ) # (!cnt[16])))) # (!\dt_ct|ds_reg~8_combout  & (!\dt_ct|WideOr18~0_combout  & (cnt[16])))

	.dataa(\dt_ct|WideOr18~0_combout ),
	.datab(\dt_ct|ds_reg~8_combout ),
	.datac(cnt[16]),
	.datad(\dt_ct|WideOr25~0_combout ),
	.cin(gnd),
	.combout(\dt_ct|ds_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|ds_reg~9 .lut_mask = 16'h1CDC;
defparam \dt_ct|ds_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N5
dffeas \dt_ct|ds_reg[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dt_ct|ds_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt_ct|ds_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dt_ct|ds_reg[2] .is_wysiwyg = "true";
defparam \dt_ct|ds_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneive_lcell_comb \dt_ct|WideOr24~0 (
// Equation(s):
// \dt_ct|WideOr24~0_combout  = (\num_dt[3][1]~q  & ((\num_dt[3][0]~q  & (\num_dt[3][2]~q )) # (!\num_dt[3][0]~q  & (!\num_dt[3][2]~q  & \num_dt[3][3]~q )))) # (!\num_dt[3][1]~q  & (!\num_dt[3][3]~q  & (\num_dt[3][0]~q  $ (\num_dt[3][2]~q ))))

	.dataa(\num_dt[3][1]~q ),
	.datab(\num_dt[3][0]~q ),
	.datac(\num_dt[3][2]~q ),
	.datad(\num_dt[3][3]~q ),
	.cin(gnd),
	.combout(\dt_ct|WideOr24~0_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|WideOr24~0 .lut_mask = 16'h8294;
defparam \dt_ct|WideOr24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneive_lcell_comb \dt_ct|WideOr10~0 (
// Equation(s):
// \dt_ct|WideOr10~0_combout  = (\num_dt[1][1]~q  & ((\num_dt[1][0]~q  & ((\num_dt[1][2]~q ))) # (!\num_dt[1][0]~q  & (\num_dt[1][3]~q  & !\num_dt[1][2]~q )))) # (!\num_dt[1][1]~q  & (!\num_dt[1][3]~q  & (\num_dt[1][0]~q  $ (\num_dt[1][2]~q ))))

	.dataa(\num_dt[1][0]~q ),
	.datab(\num_dt[1][3]~q ),
	.datac(\num_dt[1][2]~q ),
	.datad(\num_dt[1][1]~q ),
	.cin(gnd),
	.combout(\dt_ct|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|WideOr10~0 .lut_mask = 16'hA412;
defparam \dt_ct|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N6
cycloneive_lcell_comb \dt_ct|ds_reg~11 (
// Equation(s):
// \dt_ct|ds_reg~11_combout  = (\dt_ct|ds_reg~10_combout  & (((!\dt_ct|WideOr24~0_combout )) # (!cnt[15]))) # (!\dt_ct|ds_reg~10_combout  & (cnt[15] & ((!\dt_ct|WideOr10~0_combout ))))

	.dataa(\dt_ct|ds_reg~10_combout ),
	.datab(cnt[15]),
	.datac(\dt_ct|WideOr24~0_combout ),
	.datad(\dt_ct|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\dt_ct|ds_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|ds_reg~11 .lut_mask = 16'h2A6E;
defparam \dt_ct|ds_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N7
dffeas \dt_ct|ds_reg[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dt_ct|ds_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt_ct|ds_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dt_ct|ds_reg[3] .is_wysiwyg = "true";
defparam \dt_ct|ds_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneive_lcell_comb \dt_ct|WideOr21~0 (
// Equation(s):
// \dt_ct|WideOr21~0_combout  = (\num_dt[3][3]~q ) # ((\num_dt[3][1]~q  & ((!\num_dt[3][2]~q ) # (!\num_dt[3][0]~q ))) # (!\num_dt[3][1]~q  & ((\num_dt[3][2]~q ))))

	.dataa(\num_dt[3][1]~q ),
	.datab(\num_dt[3][0]~q ),
	.datac(\num_dt[3][3]~q ),
	.datad(\num_dt[3][2]~q ),
	.cin(gnd),
	.combout(\dt_ct|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|WideOr21~0 .lut_mask = 16'hF7FA;
defparam \dt_ct|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cycloneive_lcell_comb \dt_ct|WideOr14~0 (
// Equation(s):
// \dt_ct|WideOr14~0_combout  = (\num_dt[2][3]~q ) # ((\num_dt[2][2]~q  & ((!\num_dt[2][0]~q ) # (!\num_dt[2][1]~q ))) # (!\num_dt[2][2]~q  & (\num_dt[2][1]~q )))

	.dataa(\num_dt[2][3]~q ),
	.datab(\num_dt[2][2]~q ),
	.datac(\num_dt[2][1]~q ),
	.datad(\num_dt[2][0]~q ),
	.cin(gnd),
	.combout(\dt_ct|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|WideOr14~0 .lut_mask = 16'hBEFE;
defparam \dt_ct|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N8
cycloneive_lcell_comb \dt_ct|ds_reg~13 (
// Equation(s):
// \dt_ct|ds_reg~13_combout  = (\dt_ct|ds_reg~12_combout  & (((\dt_ct|WideOr21~0_combout )) # (!cnt[16]))) # (!\dt_ct|ds_reg~12_combout  & (cnt[16] & ((\dt_ct|WideOr14~0_combout ))))

	.dataa(\dt_ct|ds_reg~12_combout ),
	.datab(cnt[16]),
	.datac(\dt_ct|WideOr21~0_combout ),
	.datad(\dt_ct|WideOr14~0_combout ),
	.cin(gnd),
	.combout(\dt_ct|ds_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \dt_ct|ds_reg~13 .lut_mask = 16'hE6A2;
defparam \dt_ct|ds_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N9
dffeas \dt_ct|ds_reg[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\dt_ct|ds_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt_ct|ds_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dt_ct|ds_reg[6] .is_wysiwyg = "true";
defparam \dt_ct|ds_reg[6] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cycloneive_lcell_comb \V_G[0]~15 (
// Equation(s):
// \V_G[0]~15_combout  = !\V_G[0]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\V_G[0]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\V_G[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \V_G[0]~15 .lut_mask = 16'h0F0F;
defparam \V_G[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N1
dffeas \V_G[0]~reg0 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\V_G[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V_G[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \V_G[0]~reg0 .is_wysiwyg = "true";
defparam \V_G[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cycloneive_lcell_comb \V_G[1]~5 (
// Equation(s):
// \V_G[1]~5_combout  = (\V_G[1]~reg0_q  & (\V_G[0]~reg0_q  $ (VCC))) # (!\V_G[1]~reg0_q  & (\V_G[0]~reg0_q  & VCC))
// \V_G[1]~6  = CARRY((\V_G[1]~reg0_q  & \V_G[0]~reg0_q ))

	.dataa(\V_G[1]~reg0_q ),
	.datab(\V_G[0]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\V_G[1]~5_combout ),
	.cout(\V_G[1]~6 ));
// synopsys translate_off
defparam \V_G[1]~5 .lut_mask = 16'h6688;
defparam \V_G[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N7
dffeas \V_G[1]~reg0 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\V_G[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V_G[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \V_G[1]~reg0 .is_wysiwyg = "true";
defparam \V_G[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cycloneive_lcell_comb \V_G[2]~7 (
// Equation(s):
// \V_G[2]~7_combout  = (\V_G[2]~reg0_q  & (!\V_G[1]~6 )) # (!\V_G[2]~reg0_q  & ((\V_G[1]~6 ) # (GND)))
// \V_G[2]~8  = CARRY((!\V_G[1]~6 ) # (!\V_G[2]~reg0_q ))

	.dataa(gnd),
	.datab(\V_G[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\V_G[1]~6 ),
	.combout(\V_G[2]~7_combout ),
	.cout(\V_G[2]~8 ));
// synopsys translate_off
defparam \V_G[2]~7 .lut_mask = 16'h3C3F;
defparam \V_G[2]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N9
dffeas \V_G[2]~reg0 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\V_G[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V_G[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \V_G[2]~reg0 .is_wysiwyg = "true";
defparam \V_G[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cycloneive_lcell_comb \V_G[3]~9 (
// Equation(s):
// \V_G[3]~9_combout  = (\V_G[3]~reg0_q  & (\V_G[2]~8  $ (GND))) # (!\V_G[3]~reg0_q  & (!\V_G[2]~8  & VCC))
// \V_G[3]~10  = CARRY((\V_G[3]~reg0_q  & !\V_G[2]~8 ))

	.dataa(\V_G[3]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\V_G[2]~8 ),
	.combout(\V_G[3]~9_combout ),
	.cout(\V_G[3]~10 ));
// synopsys translate_off
defparam \V_G[3]~9 .lut_mask = 16'hA50A;
defparam \V_G[3]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N11
dffeas \V_G[3]~reg0 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\V_G[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V_G[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \V_G[3]~reg0 .is_wysiwyg = "true";
defparam \V_G[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cycloneive_lcell_comb \V_G[4]~11 (
// Equation(s):
// \V_G[4]~11_combout  = (\V_G[4]~reg0_q  & (!\V_G[3]~10 )) # (!\V_G[4]~reg0_q  & ((\V_G[3]~10 ) # (GND)))
// \V_G[4]~12  = CARRY((!\V_G[3]~10 ) # (!\V_G[4]~reg0_q ))

	.dataa(\V_G[4]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\V_G[3]~10 ),
	.combout(\V_G[4]~11_combout ),
	.cout(\V_G[4]~12 ));
// synopsys translate_off
defparam \V_G[4]~11 .lut_mask = 16'h5A5F;
defparam \V_G[4]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N13
dffeas \V_G[4]~reg0 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\V_G[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V_G[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \V_G[4]~reg0 .is_wysiwyg = "true";
defparam \V_G[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
cycloneive_lcell_comb \V_G[5]~13 (
// Equation(s):
// \V_G[5]~13_combout  = \V_G[5]~reg0_q  $ (!\V_G[4]~12 )

	.dataa(gnd),
	.datab(\V_G[5]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.cin(\V_G[4]~12 ),
	.combout(\V_G[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \V_G[5]~13 .lut_mask = 16'hC3C3;
defparam \V_G[5]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N15
dffeas \V_G[5]~reg0 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\V_G[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\V_G[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \V_G[5]~reg0 .is_wysiwyg = "true";
defparam \V_G[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N22
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N22
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
cycloneive_lcell_comb \auto_hub|irf_proc~0 (
	.dataa(\auto_hub|shadow_jsm|state [7]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_proc~0 .lut_mask = 16'hF0A0;
defparam \auto_hub|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N7
dffeas \auto_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irf_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N0
cycloneive_lcell_comb \auto_hub|shadow_jsm|state~12 (
	.dataa(\auto_hub|shadow_jsm|state [13]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~12 .lut_mask = 16'hA0A0;
defparam \auto_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N1
dffeas \auto_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N2
cycloneive_lcell_comb \auto_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(\auto_hub|shadow_jsm|state [12]),
	.datab(\auto_hub|shadow_jsm|state [14]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hE0E0;
defparam \auto_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N3
dffeas \auto_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N24
cycloneive_lcell_comb \auto_hub|shadow_jsm|state~2 (
	.dataa(\auto_hub|shadow_jsm|state [1]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~2 .lut_mask = 16'hCCC8;
defparam \auto_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N25
dffeas \auto_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
cycloneive_lcell_comb \auto_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|shadow_jsm|state [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~3 .lut_mask = 16'h3030;
defparam \auto_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N9
dffeas \auto_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
cycloneive_lcell_comb \auto_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~5 .lut_mask = 16'hCCC0;
defparam \auto_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N19
dffeas \auto_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneive_lcell_comb \auto_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|shadow_jsm|state [6]),
	.datad(\auto_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N21
dffeas \auto_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
cycloneive_lcell_comb \auto_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~7 .lut_mask = 16'hCC00;
defparam \auto_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N13
dffeas \auto_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneive_lcell_comb \auto_hub|shadow_jsm|state~4 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|shadow_jsm|state [7]),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~4 .lut_mask = 16'hFEFE;
defparam \auto_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N27
dffeas \auto_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N16
cycloneive_lcell_comb \auto_hub|irsr_reg~5 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\auto_hub|irsr_reg [8]),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~5 .lut_mask = 16'hAAF0;
defparam \auto_hub|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
cycloneive_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QIC_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneive_lcell_comb \auto_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N25
dffeas \auto_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneive_lcell_comb \auto_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(\auto_hub|shadow_jsm|tms_cnt [0]),
	.datac(\auto_hub|shadow_jsm|tms_cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h3C3C;
defparam \auto_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N3
dffeas \auto_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \auto_hub|shadow_jsm|tms_cnt~0 (
	.dataa(gnd),
	.datab(\auto_hub|shadow_jsm|tms_cnt [0]),
	.datac(\auto_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h3CF0;
defparam \auto_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N17
dffeas \auto_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N6
cycloneive_lcell_comb \auto_hub|shadow_jsm|state~0 (
	.dataa(\auto_hub|shadow_jsm|state [9]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N7
dffeas \auto_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneive_lcell_comb \auto_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~1 .lut_mask = 16'hFEFF;
defparam \auto_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N9
dffeas \auto_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneive_lcell_comb \auto_hub|shadow_irf_reg~4 (
	.dataa(\auto_hub|irf_reg[1][2]~q ),
	.datab(\auto_hub|irsr_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~4 .lut_mask = 16'hAACC;
defparam \auto_hub|shadow_irf_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cycloneive_lcell_comb \auto_hub|irsr_reg~4 (
	.dataa(\auto_hub|irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~4 .lut_mask = 16'hAFA0;
defparam \auto_hub|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cycloneive_lcell_comb \auto_hub|shadow_jsm|state~8 (
	.dataa(\auto_hub|shadow_jsm|state [9]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~8 .lut_mask = 16'h0A0A;
defparam \auto_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N13
dffeas \auto_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneive_lcell_comb \auto_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(\auto_hub|shadow_jsm|state [14]),
	.datac(\auto_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~9 .lut_mask = 16'hFFFC;
defparam \auto_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N23
dffeas \auto_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N23
dffeas \auto_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \auto_hub|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N1
dffeas \auto_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneive_lcell_comb \auto_hub|jtag_ir_reg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N11
dffeas \auto_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \auto_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N21
dffeas \auto_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \auto_hub|jtag_ir_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_ir_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_ir_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_ir_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N27
dffeas \auto_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_ir_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N29
dffeas \auto_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneive_lcell_comb \auto_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N15
dffeas \auto_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N17
dffeas \auto_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_ir_reg [3]),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \auto_hub|Equal0~1 (
	.dataa(\auto_hub|jtag_ir_reg [5]),
	.datab(\auto_hub|jtag_ir_reg [3]),
	.datac(\auto_hub|jtag_ir_reg [4]),
	.datad(\auto_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|Equal0~1 .lut_mask = 16'h0400;
defparam \auto_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \auto_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N13
dffeas \auto_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneive_lcell_comb \auto_hub|jtag_ir_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_ir_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_ir_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N31
dffeas \auto_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_ir_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \auto_hub|Equal1~0 (
	.dataa(\auto_hub|Equal0~0_combout ),
	.datab(\auto_hub|Equal0~1_combout ),
	.datac(\auto_hub|jtag_ir_reg [0]),
	.datad(\auto_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|Equal1~0 .lut_mask = 16'h0800;
defparam \auto_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N25
dffeas \auto_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cycloneive_lcell_comb \auto_hub|irsr_reg[3]~7 (
	.dataa(\auto_hub|hub_mode_reg [0]),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[3]~7 .lut_mask = 16'hBB88;
defparam \auto_hub|irsr_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneive_lcell_comb \auto_hub|irsr_reg[3]~8 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|irsr_reg [8]),
	.datac(\auto_hub|irsr_reg [3]),
	.datad(\auto_hub|irsr_reg[3]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[3]~8 .lut_mask = 16'hFF8A;
defparam \auto_hub|irsr_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \auto_hub|shadow_irf_reg~5 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|irf_reg[1][3]~q ),
	.datac(\auto_hub|irsr_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~5 .lut_mask = 16'hD8D8;
defparam \auto_hub|shadow_irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N25
dffeas \auto_hub|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|shadow_irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneive_lcell_comb \auto_hub|irf_reg~6 (
	.dataa(\auto_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|irsr_reg [3]),
	.datad(\auto_hub|shadow_irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~6 .lut_mask = 16'hFA50;
defparam \auto_hub|irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
cycloneive_lcell_comb \auto_hub|irf_reg[1][0]~1 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|irsr_reg [8]),
	.datad(\auto_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|irf_reg[1][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg[1][0]~1 .lut_mask = 16'h4440;
defparam \auto_hub|irf_reg[1][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
cycloneive_lcell_comb \auto_hub|irf_reg[1][0]~2 (
	.dataa(\auto_hub|irsr_reg [1]),
	.datab(\auto_hub|irsr_reg [0]),
	.datac(\auto_hub|irsr_reg [8]),
	.datad(\auto_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg[1][0]~2 .lut_mask = 16'hFFFD;
defparam \auto_hub|irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cycloneive_lcell_comb \auto_hub|irf_reg[1][0]~3 (
	.dataa(\auto_hub|irf_proc~0_combout ),
	.datab(\auto_hub|irf_reg[1][0]~1_combout ),
	.datac(\auto_hub|irf_reg[1][0]~2_combout ),
	.datad(\auto_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg[1][0]~3 .lut_mask = 16'h0888;
defparam \auto_hub|irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N5
dffeas \auto_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneive_lcell_comb \auto_hub|irsr_reg[3]~6 (
	.dataa(\auto_hub|irsr_reg [4]),
	.datab(\auto_hub|irsr_reg[4]~1_combout ),
	.datac(\auto_hub|irf_reg[1][3]~q ),
	.datad(\auto_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[3]~6 .lut_mask = 16'hC0AA;
defparam \auto_hub|irsr_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N14
cycloneive_lcell_comb \auto_hub|irsr_reg[3]~9 (
	.dataa(\auto_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|irsr_reg[3]~8_combout ),
	.datac(\auto_hub|irsr_reg [3]),
	.datad(\auto_hub|irsr_reg[3]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[3]~9 .lut_mask = 16'hF870;
defparam \auto_hub|irsr_reg[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N15
dffeas \auto_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irsr_reg[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N4
cycloneive_lcell_comb \auto_hub|Equal6~0 (
	.dataa(\auto_hub|irsr_reg [1]),
	.datab(\auto_hub|irsr_reg [2]),
	.datac(\auto_hub|irsr_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|Equal6~0 .lut_mask = 16'h2020;
defparam \auto_hub|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N8
cycloneive_lcell_comb \auto_hub|hub_mode_reg[0]~7 (
	.dataa(\auto_hub|reset_ena_reg_proc~0_combout ),
	.datab(\auto_hub|irsr_reg [8]),
	.datac(\auto_hub|hub_mode_reg [0]),
	.datad(\auto_hub|Equal6~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[0]~7 .lut_mask = 16'h7250;
defparam \auto_hub|hub_mode_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N9
dffeas \auto_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_mode_reg[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneive_lcell_comb \auto_hub|irsr_reg[4]~1 (
	.dataa(gnd),
	.datab(\auto_hub|irsr_reg [8]),
	.datac(\auto_hub|irsr_reg [3]),
	.datad(\auto_hub|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[4]~1 .lut_mask = 16'hF0CC;
defparam \auto_hub|irsr_reg[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneive_lcell_comb \auto_hub|irsr_reg[0]~2 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|irsr_reg[4]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[0]~2 .lut_mask = 16'hE040;
defparam \auto_hub|irsr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N15
dffeas \auto_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irsr_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneive_lcell_comb \auto_hub|irsr_reg~0 (
	.dataa(\auto_hub|irf_reg[1][0]~q ),
	.datab(\auto_hub|irsr_reg [1]),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~0 .lut_mask = 16'hACAC;
defparam \auto_hub|irsr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N11
dffeas \auto_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
cycloneive_lcell_comb \auto_hub|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|irsr_reg [1]),
	.datab(\auto_hub|irsr_reg [2]),
	.datac(\auto_hub|irsr_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[1]~1 .lut_mask = 16'h1010;
defparam \auto_hub|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N2
cycloneive_lcell_comb \auto_hub|hub_mode_reg[1]~4 (
	.dataa(\auto_hub|hub_mode_reg[1]~2_combout ),
	.datab(\auto_hub|hub_mode_reg[2]~3_combout ),
	.datac(\auto_hub|hub_mode_reg [1]),
	.datad(\auto_hub|hub_mode_reg[1]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[1]~4 .lut_mask = 16'hFAD0;
defparam \auto_hub|hub_mode_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N3
dffeas \auto_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_mode_reg[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
cycloneive_lcell_comb \auto_hub|shadow_irf_reg[1][3]~1 (
	.dataa(\auto_hub|irf_proc~0_combout ),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|irsr_reg [8]),
	.datad(\auto_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg[1][3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[1][3]~1 .lut_mask = 16'h1333;
defparam \auto_hub|shadow_irf_reg[1][3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
cycloneive_lcell_comb \auto_hub|shadow_irf_reg[1][0]~2 (
	.dataa(\auto_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|shadow_irf_reg[1][3]~1_combout ),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[1][0]~2 .lut_mask = 16'h0222;
defparam \auto_hub|shadow_irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N7
dffeas \auto_hub|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_irf_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|shadow_irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \auto_hub|irf_reg~5 (
	.dataa(\auto_hub|hub_mode_reg [1]),
	.datab(\auto_hub|irsr_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|shadow_irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~5 .lut_mask = 16'hEE44;
defparam \auto_hub|irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N11
dffeas \auto_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneive_lcell_comb \auto_hub|irsr_reg~3 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|irf_reg[1][2]~q ),
	.datac(\auto_hub|irsr_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~3 .lut_mask = 16'hD8D8;
defparam \auto_hub|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N29
dffeas \auto_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
cycloneive_lcell_comb \auto_hub|hub_mode_reg[2]~3 (
	.dataa(\auto_hub|irsr_reg [1]),
	.datab(\auto_hub|irsr_reg [2]),
	.datac(\auto_hub|irsr_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[2]~3 .lut_mask = 16'h8080;
defparam \auto_hub|hub_mode_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cycloneive_lcell_comb \auto_hub|hub_mode_reg[2]~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|irsr_reg [8]),
	.datad(\auto_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[2]~5 .lut_mask = 16'h000F;
defparam \auto_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
cycloneive_lcell_comb \auto_hub|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|reset_ena_reg~q ),
	.datab(\auto_hub|hub_mode_reg[2]~3_combout ),
	.datac(\auto_hub|hub_mode_reg [2]),
	.datad(\auto_hub|hub_mode_reg[2]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[2]~6 .lut_mask = 16'hD850;
defparam \auto_hub|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N9
dffeas \auto_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_mode_reg[2]~6_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N4
cycloneive_lcell_comb \auto_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|hub_mode_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|clr_reg_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N5
dffeas \auto_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N17
dffeas \auto_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irsr_reg~5_combout ),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneive_lcell_comb \auto_hub|irsr_reg~13 (
	.dataa(\auto_hub|irf_reg[1][7]~q ),
	.datab(\auto_hub|irsr_reg [8]),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~13 .lut_mask = 16'hACAC;
defparam \auto_hub|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N7
dffeas \auto_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irsr_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
cycloneive_lcell_comb \auto_hub|shadow_irf_reg~9 (
	.dataa(\auto_hub|irf_reg[1][7]~q ),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~9 .lut_mask = 16'hBB88;
defparam \auto_hub|shadow_irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N21
dffeas \auto_hub|shadow_irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_irf_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|shadow_irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cycloneive_lcell_comb \auto_hub|irf_reg~10 (
	.dataa(\auto_hub|hub_mode_reg [1]),
	.datab(\auto_hub|irsr_reg [7]),
	.datac(gnd),
	.datad(\auto_hub|shadow_irf_reg[1][7]~q ),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~10 .lut_mask = 16'hEE44;
defparam \auto_hub|irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N27
dffeas \auto_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneive_lcell_comb \auto_signaltap_0|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|~GND .lut_mask = 16'h0000;
defparam \auto_signaltap_0|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \auto_hub|Equal0~2 (
	.dataa(\auto_hub|Equal0~0_combout ),
	.datab(\auto_hub|Equal0~1_combout ),
	.datac(\auto_hub|jtag_ir_reg [0]),
	.datad(\auto_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|Equal0~2 .lut_mask = 16'h0008;
defparam \auto_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N19
dffeas \auto_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cycloneive_lcell_comb \auto_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|node_ena_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cycloneive_lcell_comb \auto_hub|node_ena~2 (
	.dataa(\auto_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|node_ena~2 .lut_mask = 16'hF0A8;
defparam \auto_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N18
cycloneive_lcell_comb \auto_hub|node_ena_proc~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|node_ena_proc~1 .lut_mask = 16'hF000;
defparam \auto_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N26
cycloneive_lcell_comb \auto_hub|node_ena~3 (
	.dataa(\auto_hub|node_ena~1_combout ),
	.datab(\auto_hub|node_ena~2_combout ),
	.datac(\auto_hub|node_ena[1]~reg0_q ),
	.datad(\auto_hub|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|node_ena~3 .lut_mask = 16'h88B8;
defparam \auto_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N27
dffeas \auto_hub|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|node_ena[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|node_ena[1]~reg0 .is_wysiwyg = "true";
defparam \auto_hub|node_ena[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0 (
	.dataa(\auto_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|node_ena[1]~reg0_q ),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0 .lut_mask = 16'h4440;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneive_lcell_comb \auto_hub|irf_reg~4 (
	.dataa(\auto_hub|shadow_irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(\auto_hub|irsr_reg [1]),
	.datad(\auto_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~4 .lut_mask = 16'hAAF0;
defparam \auto_hub|irf_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N9
dffeas \auto_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irf_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cycloneive_lcell_comb \auto_hub|shadow_irf_reg~0 (
	.dataa(\auto_hub|irf_reg[1][0]~q ),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~0 .lut_mask = 16'hBB88;
defparam \auto_hub|shadow_irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N17
dffeas \auto_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_irf_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cycloneive_lcell_comb \auto_hub|irf_reg~0 (
	.dataa(\auto_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|irsr_reg [0]),
	.datad(\auto_hub|shadow_irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~0 .lut_mask = 16'hFA50;
defparam \auto_hub|irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N25
dffeas \auto_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irf_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|reset_all~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|irf_reg[1][0]~q ),
	.datad(\auto_hub|clr_reg~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|reset_all~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|reset_all~0 .lut_mask = 16'hFFF0;
defparam \auto_signaltap_0|sld_signaltap_body|reset_all~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N9
dffeas \auto_signaltap_0|sld_signaltap_body|reset_all (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|reset_all~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|reset_all~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|reset_all .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|reset_all .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datac(\auto_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|reset_all~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 .lut_mask = 16'h000C;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0 (
	.dataa(\auto_hub|irf_reg[1][7]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0 .lut_mask = 16'hF7FF;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 (
	.dataa(\auto_hub|irf_reg[1][7]~q ),
	.datab(\auto_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|node_ena[1]~reg0_q ),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 .lut_mask = 16'h2000;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1 .lut_mask = 16'hBF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 .lut_mask = 16'hCCFF;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N15
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N17
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N19
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .lut_mask = 16'h4400;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N11
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 .lut_mask = 16'h0C00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N3
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N3
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .lut_mask = 16'hFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\auto_signaltap_0|sld_signaltap_body|reset_all~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl .clock_type = "global clock";
defparam \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|node_ena[1]~reg0_q ),
	.datad(\auto_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena .lut_mask = 16'h2000;
defparam \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N5
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N3
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N23
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [22]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [21]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N31
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N25
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [19]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N13
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [18]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N9
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N15
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N25
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N15
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N21
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N7
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N9
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N13
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N29
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N11
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N21
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N5
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N9
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N19
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N15
cycloneive_io_ibuf \ADDAT~input (
	.i(ADDAT),
	.ibar(gnd),
	.o(\ADDAT~input_o ));
// synopsys translate_off
defparam \ADDAT~input .bus_hold = "false";
defparam \ADDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N18
cycloneive_lcell_comb \ad_ct|adc_data_buf[7]~feeder (
// Equation(s):
// \ad_ct|adc_data_buf[7]~feeder_combout  = \ADDAT~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ADDAT~input_o ),
	.cin(gnd),
	.combout(\ad_ct|adc_data_buf[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ad_ct|adc_data_buf[7]~feeder .lut_mask = 16'hFF00;
defparam \ad_ct|adc_data_buf[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N19
dffeas \ad_ct|adc_data_buf[7] (
	.clk(\ad_ct|adc_clk~clkctrl_outclk ),
	.d(\ad_ct|adc_data_buf[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ad_ct|adc_cs_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_ct|adc_data_buf [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ad_ct|adc_data_buf[7] .is_wysiwyg = "true";
defparam \ad_ct|adc_data_buf[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N24
cycloneive_lcell_comb \ad_ct|adc_data_buf[6]~feeder (
// Equation(s):
// \ad_ct|adc_data_buf[6]~feeder_combout  = \ad_ct|adc_data_buf [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ad_ct|adc_data_buf [7]),
	.cin(gnd),
	.combout(\ad_ct|adc_data_buf[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ad_ct|adc_data_buf[6]~feeder .lut_mask = 16'hFF00;
defparam \ad_ct|adc_data_buf[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N25
dffeas \ad_ct|adc_data_buf[6] (
	.clk(\ad_ct|adc_clk~clkctrl_outclk ),
	.d(\ad_ct|adc_data_buf[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ad_ct|adc_cs_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_ct|adc_data_buf [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ad_ct|adc_data_buf[6] .is_wysiwyg = "true";
defparam \ad_ct|adc_data_buf[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N22
cycloneive_lcell_comb \ad_ct|adc_data_buf[5]~feeder (
// Equation(s):
// \ad_ct|adc_data_buf[5]~feeder_combout  = \ad_ct|adc_data_buf [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ad_ct|adc_data_buf [6]),
	.cin(gnd),
	.combout(\ad_ct|adc_data_buf[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ad_ct|adc_data_buf[5]~feeder .lut_mask = 16'hFF00;
defparam \ad_ct|adc_data_buf[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N23
dffeas \ad_ct|adc_data_buf[5] (
	.clk(\ad_ct|adc_clk~clkctrl_outclk ),
	.d(\ad_ct|adc_data_buf[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ad_ct|adc_cs_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_ct|adc_data_buf [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ad_ct|adc_data_buf[5] .is_wysiwyg = "true";
defparam \ad_ct|adc_data_buf[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N21
dffeas \ad_ct|adc_data_buf[4] (
	.clk(\ad_ct|adc_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ad_ct|adc_data_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad_ct|adc_cs_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_ct|adc_data_buf [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ad_ct|adc_data_buf[4] .is_wysiwyg = "true";
defparam \ad_ct|adc_data_buf[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N10
cycloneive_lcell_comb \ad_ct|adc_data_buf[3]~feeder (
// Equation(s):
// \ad_ct|adc_data_buf[3]~feeder_combout  = \ad_ct|adc_data_buf [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ad_ct|adc_data_buf [4]),
	.cin(gnd),
	.combout(\ad_ct|adc_data_buf[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ad_ct|adc_data_buf[3]~feeder .lut_mask = 16'hFF00;
defparam \ad_ct|adc_data_buf[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N11
dffeas \ad_ct|adc_data_buf[3] (
	.clk(\ad_ct|adc_clk~clkctrl_outclk ),
	.d(\ad_ct|adc_data_buf[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ad_ct|adc_cs_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_ct|adc_data_buf [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ad_ct|adc_data_buf[3] .is_wysiwyg = "true";
defparam \ad_ct|adc_data_buf[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N0
cycloneive_lcell_comb \ad_ct|adc_data_buf[2]~feeder (
// Equation(s):
// \ad_ct|adc_data_buf[2]~feeder_combout  = \ad_ct|adc_data_buf [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ad_ct|adc_data_buf [3]),
	.cin(gnd),
	.combout(\ad_ct|adc_data_buf[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ad_ct|adc_data_buf[2]~feeder .lut_mask = 16'hFF00;
defparam \ad_ct|adc_data_buf[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N1
dffeas \ad_ct|adc_data_buf[2] (
	.clk(\ad_ct|adc_clk~clkctrl_outclk ),
	.d(\ad_ct|adc_data_buf[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ad_ct|adc_cs_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_ct|adc_data_buf [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ad_ct|adc_data_buf[2] .is_wysiwyg = "true";
defparam \ad_ct|adc_data_buf[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N30
cycloneive_lcell_comb \ad_ct|adc_data_buf[1]~feeder (
// Equation(s):
// \ad_ct|adc_data_buf[1]~feeder_combout  = \ad_ct|adc_data_buf [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ad_ct|adc_data_buf [2]),
	.cin(gnd),
	.combout(\ad_ct|adc_data_buf[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ad_ct|adc_data_buf[1]~feeder .lut_mask = 16'hFF00;
defparam \ad_ct|adc_data_buf[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N31
dffeas \ad_ct|adc_data_buf[1] (
	.clk(\ad_ct|adc_clk~clkctrl_outclk ),
	.d(\ad_ct|adc_data_buf[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ad_ct|adc_cs_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_ct|adc_data_buf [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ad_ct|adc_data_buf[1] .is_wysiwyg = "true";
defparam \ad_ct|adc_data_buf[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N9
dffeas \ad_ct|adc_data[1] (
	.clk(\ad_ct|clk_40k~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ad_ct|adc_data_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_ct|adc_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ad_ct|adc_data[1] .is_wysiwyg = "true";
defparam \ad_ct|adc_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ad_ct|adc_data [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N13
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 .lut_mask = 16'hF1AB;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N27
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 .lut_mask = 16'h4CC4;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N3
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N2
cycloneive_lcell_comb \ad_ct|adc_data[2]~feeder (
// Equation(s):
// \ad_ct|adc_data[2]~feeder_combout  = \ad_ct|adc_data_buf [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ad_ct|adc_data_buf [2]),
	.cin(gnd),
	.combout(\ad_ct|adc_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ad_ct|adc_data[2]~feeder .lut_mask = 16'hFF00;
defparam \ad_ct|adc_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N3
dffeas \ad_ct|adc_data[2] (
	.clk(\ad_ct|clk_40k~clkctrl_outclk ),
	.d(\ad_ct|adc_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_ct|adc_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ad_ct|adc_data[2] .is_wysiwyg = "true";
defparam \ad_ct|adc_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ad_ct|adc_data [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N1
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 .lut_mask = 16'hF1AB;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N27
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneive_lcell_comb \ad_ct|adc_data[4]~feeder (
// Equation(s):
// \ad_ct|adc_data[4]~feeder_combout  = \ad_ct|adc_data_buf [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ad_ct|adc_data_buf [4]),
	.cin(gnd),
	.combout(\ad_ct|adc_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ad_ct|adc_data[4]~feeder .lut_mask = 16'hFF00;
defparam \ad_ct|adc_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N17
dffeas \ad_ct|adc_data[4] (
	.clk(\ad_ct|clk_40k~clkctrl_outclk ),
	.d(\ad_ct|adc_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_ct|adc_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ad_ct|adc_data[4] .is_wysiwyg = "true";
defparam \ad_ct|adc_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ad_ct|adc_data [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N5
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N19
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 .lut_mask = 16'hF5A3;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 .lut_mask = 16'h6F00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N17
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder .lut_mask = 16'hFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N13
dffeas \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N3
dffeas \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N9
dffeas \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N25
dffeas \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|run~0 (
	.dataa(\auto_hub|irf_reg[1][1]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|run~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|run~0 .lut_mask = 16'h8800;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|run~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N11
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|run (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|run~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|run~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|run .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|run .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|run~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 .lut_mask = 16'h88F0;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N1
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .lut_mask = 16'h3311;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|run~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 .lut_mask = 16'hA000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 .lut_mask = 16'hC010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N3
dffeas \auto_signaltap_0|sld_signaltap_body|run (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|irf_reg[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|run~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|run .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|run .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|collect_data (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|run~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|collect_data .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|collect_data .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~7_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .lut_mask = 16'h8090;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~7_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 .lut_mask = 16'hC100;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~7_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 .lut_mask = 16'hC100;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~7_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 .lut_mask = 16'hC100;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .lut_mask = 16'hC0DC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~6_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~7 .lut_mask = 16'hA000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~7_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 .lut_mask = 16'hC100;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~23 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~24 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~23 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~31 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~31 .lut_mask = 16'hC004;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~33 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 .lut_mask = 16'h8804;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~35 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~33 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~36 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~35 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~42 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~42_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~42 .lut_mask = 16'h8804;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~42_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~43 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~43_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~43 .lut_mask = 16'h8804;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~43_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N31
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N29
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N5
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N15
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N23
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N29
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N19
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N17
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N7
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N13
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N11
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N27
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N21
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N27
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N31
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N29
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N11
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N15
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N25
dffeas \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N23
dffeas \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N21
dffeas \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [12]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N3
dffeas \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N1
dffeas \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N7
dffeas \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N13
dffeas \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N19
dffeas \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N31
dffeas \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N29
dffeas \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N1
dffeas \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N3
dffeas \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N9
dffeas \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~28 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~27 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~28_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~29 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~28 .lut_mask = 16'hA55F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~30 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~29 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~30_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~31 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~30 .lut_mask = 16'h3C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~32 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~31 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~32_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~33 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~32 .lut_mask = 16'hA55F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~34 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~33 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~34_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~35 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~34 .lut_mask = 16'h5A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~36 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~35 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~36_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~37 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~36 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y15_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~36_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [13]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [12]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [13]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~40 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~39 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~40_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~40 .lut_mask = 16'h0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y15_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~40_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [14]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8 .lut_mask = 16'h4488;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~30_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~28_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .lut_mask = 16'hC010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [9]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 .lut_mask = 16'h0660;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~32_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~34_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [10]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 .lut_mask = 16'h0660;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [14]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [13]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~6 .lut_mask = 16'h0004;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|process_0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|process_0~0 .lut_mask = 16'hFF0F;
defparam \auto_signaltap_0|sld_signaltap_body|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~6_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .lut_mask = 16'h1300;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 .lut_mask = 16'h080A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9 .lut_mask = 16'h080A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10 .lut_mask = 16'h080A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 .lut_mask = 16'h4050;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 .lut_mask = 16'h4050;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~26_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13 .lut_mask = 16'h4050;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 .lut_mask = 16'h4044;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~19 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~19 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 .lut_mask = 16'h4044;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~23 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 .lut_mask = 16'h4050;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~24 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~23 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~24_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~24 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~26 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]~q ),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~26 .lut_mask = 16'h0FF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~26_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 .lut_mask = 16'hC000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~24_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 .lut_mask = 16'hC000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~6 .lut_mask = 16'hD5D0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N29
dffeas \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .lut_mask = 16'hA5B4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N7
dffeas \auto_signaltap_0|sld_signaltap_body|current_segment_delayed[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|current_segment_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|current_segment_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|current_segment_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~7_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .lut_mask = 16'hCDCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datab(\auto_hub|irf_reg[1][2]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|current_segment_delayed [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .lut_mask = 16'hA080;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N9
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0 .lut_mask = 16'hFCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0 .lut_mask = 16'h00FF;
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N1
dffeas \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|current_segment_delayed [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datac(\auto_hub|irf_reg[1][2]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .lut_mask = 16'h4440;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N27
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N21
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N17
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|tdo~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|tdo~2_combout ),
	.datab(\auto_hub|irf_reg[1][7]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]),
	.datad(\auto_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|tdo~3 .lut_mask = 16'h00E2;
defparam \auto_signaltap_0|sld_signaltap_body|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N17
dffeas \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|tdo~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|tdo~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|tdo~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.datad(\auto_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|tdo~4 .lut_mask = 16'hFEEE;
defparam \auto_signaltap_0|sld_signaltap_body|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
cycloneive_lcell_comb \auto_hub|tdo~3 (
	.dataa(\auto_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|irsr_reg [8]),
	.datac(\auto_hub|irsr_reg [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|tdo~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo~3 .lut_mask = 16'hE4A0;
defparam \auto_hub|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneive_lcell_comb \auto_hub|tdo~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo~4 .lut_mask = 16'h000F;
defparam \auto_hub|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneive_lcell_comb \auto_hub|tdo~5 (
	.dataa(\auto_hub|tdo~2_combout ),
	.datab(\auto_hub|tdo~3_combout ),
	.datac(\auto_hub|tdo~q ),
	.datad(\auto_hub|tdo~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|tdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo~5 .lut_mask = 16'hF011;
defparam \auto_hub|tdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N9
dffeas \auto_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|tdo~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|shadow_jsm|state [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N0
cycloneive_lcell_comb \auto_hub|tdo~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|tdo~q ),
	.cin(gnd),
	.combout(\auto_hub|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
cycloneive_lcell_comb \auto_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|clr_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneive_lcell_comb \auto_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N17
dffeas \auto_signaltap_0|sld_signaltap_body|trigger_out_ff (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|trigger_out_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|trigger_out_ff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|trigger_out_ff .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \KEY2~input (
	.i(KEY2),
	.ibar(gnd),
	.o(\KEY2~input_o ));
// synopsys translate_off
defparam \KEY2~input .bus_hold = "false";
defparam \KEY2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \KEY3~input (
	.i(KEY3),
	.ibar(gnd),
	.o(\KEY3~input_o ));
// synopsys translate_off
defparam \KEY3~input .bus_hold = "false";
defparam \KEY3~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
