

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Fri Jan  4 15:55:59 2019

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        top
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.63|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  4774|  42212|  4775|  42213|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+------+-------+------+-------+---------+
        |                      |           |    Latency   |   Interval   | Pipeline|
        |       Instance       |   Module  |  min |  max  |  min |  max  |   Type  |
        +----------------------+-----------+------+-------+------+-------+---------+
        |grp_bin_conv_fu_599   |bin_conv   |    85|  36939|    85|  36939|   none  |
        |grp_fp_conv_fu_629    |fp_conv    |  1120|  35809|  1120|  35809|   none  |
        |grp_bin_dense_fu_653  |bin_dense  |    16|     79|    16|     79|   none  |
        +----------------------+-----------+------+-------+------+-------+---------+

        * Loop: 
        +------------------+------+-------+------------+-----------+-----------+---------+----------+
        |                  |    Latency   |  Iteration |  Initiation Interval  |   Trip  |          |
        |     Loop Name    |  min |  max  |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +------------------+------+-------+------------+-----------+-----------+---------+----------+
        |- LOOP_DMEM_I     |     1|    512|           2|          1|          1| 1 ~ 512 |    yes   |
        |- LOOP_WT_I       |  4682|   4682|           2|          1|          1|     4682|    yes   |
        |- LOOP_KH_I       |    64|     64|           2|          1|          1|       64|    yes   |
        |- LOOP_IMG_BATCH  |    89|  36943| 89 ~ 36943 |          -|          -|        1|    no    |
        |- LOOP_DMEM_O     |     2|      2|           3|          1|          1|        1|    yes   |
        +------------------+------+-------+------------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 18
* Pipeline: 4
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
  Pipeline-1: II = 1, D = 2, States = { 5 6 }
  Pipeline-2: II = 1, D = 2, States = { 8 9 }
  Pipeline-3: II = 1, D = 3, States = { 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond)
	3  / (!exitcond)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	7  / (tmp_5)
	6  / (!tmp_5)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	10  / (tmp_7)
	9  / (!tmp_7)
9 --> 
	8  / true
10 --> 
	11  / true
11 --> 
	12  / (tmp_1 & !tmp_4 & tmp_16)
	15  / (!tmp_1) | (tmp_4) | (!tmp_16)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	11  / true
15 --> 
	18  / (exitcond1)
	16  / (!exitcond1)
16 --> 
	17  / true
17 --> 
	15  / true
18 --> 
* FSM state operations: 

 <State 1>: 2.13ns
ST_1: StgValue_19 (25)  [1/1] 0.00ns
._crit_edge1190:0  call void (...)* @_ssdm_op_SpecBitsMap(i64* %wt_i_V), !map !569

ST_1: StgValue_20 (26)  [1/1] 0.00ns
._crit_edge1190:1  call void (...)* @_ssdm_op_SpecBitsMap(i64* %kh_i_V), !map !575

ST_1: StgValue_21 (27)  [1/1] 0.00ns
._crit_edge1190:2  call void (...)* @_ssdm_op_SpecBitsMap(i64* %dmem_i_V), !map !581

ST_1: StgValue_22 (28)  [1/1] 0.00ns
._crit_edge1190:3  call void (...)* @_ssdm_op_SpecBitsMap(i64* %dmem_o_V), !map !587

ST_1: StgValue_23 (29)  [1/1] 0.00ns
._crit_edge1190:4  call void (...)* @_ssdm_op_SpecBitsMap(i16 %n_inputs_V), !map !593

ST_1: StgValue_24 (30)  [1/1] 0.00ns
._crit_edge1190:5  call void (...)* @_ssdm_op_SpecBitsMap(i16 %n_outputs_V), !map !599

ST_1: StgValue_25 (31)  [1/1] 0.00ns
._crit_edge1190:6  call void (...)* @_ssdm_op_SpecBitsMap(i16 %input_words_V), !map !603

ST_1: StgValue_26 (32)  [1/1] 0.00ns
._crit_edge1190:7  call void (...)* @_ssdm_op_SpecBitsMap(i16 %output_words_V), !map !607

ST_1: StgValue_27 (33)  [1/1] 0.00ns
._crit_edge1190:8  call void (...)* @_ssdm_op_SpecBitsMap(i3 %layer_mode_V), !map !611

ST_1: StgValue_28 (34)  [1/1] 0.00ns
._crit_edge1190:9  call void (...)* @_ssdm_op_SpecBitsMap(i1 %dmem_mode_V), !map !615

ST_1: StgValue_29 (35)  [1/1] 0.00ns
._crit_edge1190:10  call void (...)* @_ssdm_op_SpecBitsMap(i2 %width_mode_V), !map !619

ST_1: StgValue_30 (36)  [1/1] 0.00ns
._crit_edge1190:11  call void (...)* @_ssdm_op_SpecBitsMap(i2 %norm_mode_V), !map !623

ST_1: StgValue_31 (37)  [1/1] 0.00ns
._crit_edge1190:12  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind

ST_1: norm_mode_V_read (38)  [1/1] 0.00ns
._crit_edge1190:13  %norm_mode_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %norm_mode_V)

ST_1: width_mode_V_read (39)  [1/1] 0.00ns
._crit_edge1190:14  %width_mode_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %width_mode_V)

ST_1: dmem_mode_V_read (40)  [1/1] 0.00ns
._crit_edge1190:15  %dmem_mode_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %dmem_mode_V)

ST_1: layer_mode_V_read (41)  [1/1] 0.00ns
._crit_edge1190:16  %layer_mode_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %layer_mode_V)

ST_1: output_words_V_read (42)  [1/1] 0.00ns
._crit_edge1190:17  %output_words_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_words_V)

ST_1: input_words_V_read (43)  [1/1] 0.00ns
._crit_edge1190:18  %input_words_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_words_V)

ST_1: n_outputs_V_read (44)  [1/1] 0.00ns
._crit_edge1190:19  %n_outputs_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %n_outputs_V)

ST_1: n_inputs_V_read (45)  [1/1] 0.00ns
._crit_edge1190:20  %n_inputs_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %n_inputs_V)

ST_1: StgValue_40 (46)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:745
._crit_edge1190:21  call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 65535, [1 x i8]* @p_str8) nounwind

ST_1: StgValue_41 (47)  [1/1] 0.00ns
._crit_edge1190:22  call void (...)* @_ssdm_op_SpecInterface(i64* %kh_i_V, [8 x i8]* @p_str40, i32 0, i32 0, [1 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8)

ST_1: StgValue_42 (48)  [1/1] 0.00ns
._crit_edge1190:23  call void (...)* @_ssdm_op_SpecInterface(i64* %dmem_i_V, [8 x i8]* @p_str40, i32 0, i32 0, [1 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8)

ST_1: StgValue_43 (49)  [1/1] 0.00ns
._crit_edge1190:24  call void (...)* @_ssdm_op_SpecInterface(i64* %wt_i_V, [8 x i8]* @p_str40, i32 0, i32 0, [1 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8)

ST_1: StgValue_44 (50)  [1/1] 0.00ns
._crit_edge1190:25  call void (...)* @_ssdm_op_SpecInterface(i64* %dmem_o_V, [8 x i8]* @p_str40, i32 0, i32 0, [1 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8)

ST_1: layer_type_V (51)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:746
._crit_edge1190:26  %layer_type_V = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %layer_mode_V_read, i32 1, i32 2)

ST_1: tmp_26 (52)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:773
._crit_edge1190:27  %tmp_26 = trunc i3 %layer_mode_V_read to i1

ST_1: StgValue_47 (53)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:773
._crit_edge1190:28  br i1 %tmp_26, label %0, label %1

ST_1: p_Val2_s (55)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:777
:0  %p_Val2_s = load i16* @kh_index_V, align 2

ST_1: tmp_27 (56)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:777
:1  %tmp_27 = trunc i16 %p_Val2_s to i1

ST_1: p_Result_s (57)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:777
:2  %p_Result_s = zext i1 %tmp_27 to i16

ST_1: StgValue_51 (58)  [1/1] 1.86ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:777
:3  store i16 %p_Result_s, i16* @kh_index_V, align 2

ST_1: StgValue_52 (59)  [1/1] 1.77ns
:4  br label %2

ST_1: StgValue_53 (61)  [1/1] 1.86ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:774
:0  store i16 0, i16* @kh_index_V, align 2

ST_1: StgValue_54 (62)  [1/1] 1.86ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:775
:1  store i16 0, i16* @o_index_V, align 2

ST_1: StgValue_55 (63)  [1/1] 1.77ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:776
:2  br label %2

ST_1: p_9 (65)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:777
:0  %p_9 = phi i1 [ %tmp_27, %1 ], [ false, %0 ]

ST_1: d_o_idx_V (66)  [1/1] 0.93ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:781
:1  %d_o_idx_V = xor i1 %dmem_mode_V_read, true

ST_1: tmp_s (67)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:784
:2  %tmp_s = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %width_mode_V_read, i1 false)

ST_1: tmp_cast1 (68)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:784
:3  %tmp_cast1 = zext i3 %tmp_s to i16

ST_1: tmp_cast (69)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:784
:4  %tmp_cast = zext i3 %tmp_s to i5

ST_1: words_per_image_V (70)  [1/1] 2.13ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:784
:5  %words_per_image_V = shl i5 1, %tmp_cast

ST_1: tmp_1 (71)  [1/1] 0.96ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:790
:6  %tmp_1 = icmp eq i2 %layer_type_V, 1

ST_1: tmp_2_cast (72)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:795
:7  %tmp_2_cast = zext i5 %words_per_image_V to i11

ST_1: tmp_4 (73)  [1/1] 0.96ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:795
:8  %tmp_4 = icmp eq i2 %layer_type_V, 0

ST_1: StgValue_65 (74)  [1/1] 1.77ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:787
:9  br label %3


 <State 2>: 5.10ns
ST_2: p_1 (76)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:800
:0  %p_1 = phi i16 [ 0, %2 ], [ %p_s, %11 ]

ST_2: p_2 (77)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:800
:1  %p_2 = phi i10 [ 0, %2 ], [ %p_s_45, %11 ]

ST_2: p_4 (78)  [1/1] 0.00ns
:2  %p_4 = phi i16 [ 0, %2 ], [ %i_V_2, %11 ]

ST_2: exitcond (79)  [1/1] 2.43ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:787
:3  %exitcond = icmp eq i16 %p_4, %input_words_V_read

ST_2: i_V_2 (80)  [1/1] 2.08ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:787
:4  %i_V_2 = add i16 %p_4, 1

ST_2: StgValue_71 (81)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:787
:5  br i1 %exitcond, label %.preheader1183.preheader, label %4

ST_2: r_V_10 (83)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:787
:0  %r_V_10 = trunc i16 %p_4 to i10

ST_2: StgValue_73 (84)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:787
:1  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str46) nounwind

ST_2: tmp_6 (85)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:787
:2  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str46)

ST_2: StgValue_75 (86)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:788
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 512, i32 256, [1 x i8]* @p_str8) nounwind

ST_2: StgValue_76 (87)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:789
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str8) nounwind

ST_2: StgValue_77 (88)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:790
:5  br i1 %tmp_1, label %_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit, label %5

ST_2: StgValue_78 (90)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:795
:0  br i1 %tmp_4, label %6, label %8

ST_2: r_V_6 (92)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:798
:0  %r_V_6 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %p_4, i32 1, i32 15)

ST_2: tmp_32 (95)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:787
:3  %tmp_32 = trunc i16 %p_4 to i1

ST_2: StgValue_81 (102)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:798
branch4:0  br i1 %tmp_32, label %branch17, label %branch16

ST_2: StgValue_82 (110)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:798
branch447:0  br label %9

ST_2: StgValue_83 (112)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:798
branch5:0  br i1 %tmp_32, label %branch27, label %branch26

ST_2: StgValue_84 (120)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:798
branch572:0  br label %9

ST_2: StgValue_85 (122)  [1/1] 0.00ns
:0  br label %10

ST_2: tmp_31 (126)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:787
:2  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_4, i32 10)

ST_2: StgValue_87 (133)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:796
branch6:0  br i1 %tmp_31, label %branch15, label %branch14

ST_2: StgValue_88 (141)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:796
branch644:0  br label %7

ST_2: StgValue_89 (143)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:796
branch7:0  br i1 %tmp_31, label %branch25, label %branch24

ST_2: StgValue_90 (151)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:796
branch768:0  br label %7

ST_2: StgValue_91 (153)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:796
:0  br label %10

ST_2: StgValue_92 (155)  [1/1] 0.00ns
:0  br label %11

ST_2: r_V_s (157)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:792 (grouped into LUT with out node r_V_3)
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:0  %r_V_s = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %p_1, i32 1, i32 15)

ST_2: r_V_11 (158)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:792 (grouped into LUT with out node r_V_3)
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:1  %r_V_11 = zext i15 %r_V_s to i16

ST_2: r_V_2 (159)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:793 (grouped into LUT with out node r_V_3)
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:2  %r_V_2 = shl i16 %r_V_11, %tmp_cast1

ST_2: lhs_V (160)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:793 (grouped into LUT with out node r_V_3)
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:3  %lhs_V = zext i16 %r_V_2 to i17

ST_2: rhs_V (161)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:793 (grouped into LUT with out node r_V_3)
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:4  %rhs_V = zext i10 %p_2 to i17

ST_2: r_V_3 (162)  [1/1] 3.88ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:793 (out node of the LUT)
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:5  %r_V_3 = add i17 %rhs_V, %lhs_V

ST_2: tmp_29 (165)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:800
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:8  %tmp_29 = trunc i16 %p_1 to i1

ST_2: StgValue_100 (172)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:793
branch8:0  br i1 %tmp_29, label %branch13, label %branch12

ST_2: StgValue_101 (180)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:793
branch841:0  br label %_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit32

ST_2: StgValue_102 (182)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:793
branch9:0  br i1 %tmp_29, label %branch23, label %branch22

ST_2: StgValue_103 (190)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:793
branch964:0  br label %_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit32

ST_2: StgValue_104 (192)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:794
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit32:0  br label %11

ST_2: img_off_V (194)  [1/1] 1.96ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:800
:0  %img_off_V = add i10 %p_2, 1

ST_2: tmp_28_cast (195)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:800
:1  %tmp_28_cast = zext i10 %img_off_V to i11

ST_2: tmp_20 (196)  [1/1] 1.77ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:800
:2  %tmp_20 = icmp eq i11 %tmp_28_cast, %tmp_2_cast

ST_2: img_idx_V (197)  [1/1] 2.08ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:802
:3  %img_idx_V = add i16 %p_1, 1

ST_2: p_s (198)  [1/1] 1.37ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:800
:4  %p_s = select i1 %tmp_20, i16 %img_idx_V, i16 %p_1

ST_2: p_s_45 (199)  [1/1] 1.37ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:800
:5  %p_s_45 = select i1 %tmp_20, i10 0, i10 %img_off_V

ST_2: empty (200)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:804
:6  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str46, i32 %tmp_6)

ST_2: StgValue_112 (201)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:787
:7  br label %3


 <State 3>: 5.58ns
ST_3: tmp_10 (93)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:798
:1  %tmp_10 = zext i15 %r_V_6 to i32

ST_3: dmem_i_V_read_2 (94)  [1/1] 2.32ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:798
:2  %dmem_i_V_read_2 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %dmem_i_V)

ST_3: dmem_V_0_0_addr_2 (96)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:798
:4  %dmem_V_0_0_addr_2 = getelementptr [1024 x i64]* @dmem_V_0_0, i32 0, i32 %tmp_10

ST_3: dmem_V_0_1_addr_2 (97)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:798
:5  %dmem_V_0_1_addr_2 = getelementptr [1024 x i64]* @dmem_V_0_1, i32 0, i32 %tmp_10

ST_3: dmem_V_1_0_addr_2 (98)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:798
:6  %dmem_V_1_0_addr_2 = getelementptr [1024 x i64]* @dmem_V_1_0, i32 0, i32 %tmp_10

ST_3: dmem_V_1_1_addr_2 (99)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:798
:7  %dmem_V_1_1_addr_2 = getelementptr [1024 x i64]* @dmem_V_1_1, i32 0, i32 %tmp_10

ST_3: StgValue_119 (100)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:798
:8  br i1 %dmem_mode_V_read, label %branch5, label %branch4

ST_3: StgValue_120 (104)  [1/1] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:798
branch16:0  store i64 %dmem_i_V_read_2, i64* %dmem_V_0_0_addr_2, align 8

ST_3: StgValue_121 (105)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:798
branch16:1  br label %branch447

ST_3: StgValue_122 (107)  [1/1] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:798
branch17:0  store i64 %dmem_i_V_read_2, i64* %dmem_V_0_1_addr_2, align 8

ST_3: StgValue_123 (108)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:798
branch17:1  br label %branch447

ST_3: StgValue_124 (114)  [1/1] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:798
branch26:0  store i64 %dmem_i_V_read_2, i64* %dmem_V_1_0_addr_2, align 8

ST_3: StgValue_125 (115)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:798
branch26:1  br label %branch572

ST_3: StgValue_126 (117)  [1/1] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:798
branch27:0  store i64 %dmem_i_V_read_2, i64* %dmem_V_1_1_addr_2, align 8

ST_3: StgValue_127 (118)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:798
branch27:1  br label %branch572

ST_3: tmp_2 (124)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:796
:0  %tmp_2 = zext i10 %r_V_10 to i32

ST_3: dmem_i_V_read_1 (125)  [1/1] 2.32ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:796
:1  %dmem_i_V_read_1 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %dmem_i_V)

ST_3: dmem_V_0_0_addr_1 (127)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:796
:3  %dmem_V_0_0_addr_1 = getelementptr [1024 x i64]* @dmem_V_0_0, i32 0, i32 %tmp_2

ST_3: dmem_V_0_1_addr_1 (128)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:796
:4  %dmem_V_0_1_addr_1 = getelementptr [1024 x i64]* @dmem_V_0_1, i32 0, i32 %tmp_2

ST_3: dmem_V_1_0_addr_1 (129)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:796
:5  %dmem_V_1_0_addr_1 = getelementptr [1024 x i64]* @dmem_V_1_0, i32 0, i32 %tmp_2

ST_3: dmem_V_1_1_addr_1 (130)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:796
:6  %dmem_V_1_1_addr_1 = getelementptr [1024 x i64]* @dmem_V_1_1, i32 0, i32 %tmp_2

ST_3: StgValue_134 (131)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:796
:7  br i1 %dmem_mode_V_read, label %branch7, label %branch6

ST_3: StgValue_135 (135)  [1/1] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:796
branch14:0  store i64 %dmem_i_V_read_1, i64* %dmem_V_0_0_addr_1, align 8

ST_3: StgValue_136 (136)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:796
branch14:1  br label %branch644

ST_3: StgValue_137 (138)  [1/1] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:796
branch15:0  store i64 %dmem_i_V_read_1, i64* %dmem_V_0_1_addr_1, align 8

ST_3: StgValue_138 (139)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:796
branch15:1  br label %branch644

ST_3: StgValue_139 (145)  [1/1] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:796
branch24:0  store i64 %dmem_i_V_read_1, i64* %dmem_V_1_0_addr_1, align 8

ST_3: StgValue_140 (146)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:796
branch24:1  br label %branch768

ST_3: StgValue_141 (148)  [1/1] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:796
branch25:0  store i64 %dmem_i_V_read_1, i64* %dmem_V_1_1_addr_1, align 8

ST_3: StgValue_142 (149)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:796
branch25:1  br label %branch768

ST_3: tmp_3 (163)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:793
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:6  %tmp_3 = zext i17 %r_V_3 to i32

ST_3: dmem_i_V_read (164)  [1/1] 2.32ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:793
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:7  %dmem_i_V_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %dmem_i_V)

ST_3: dmem_V_0_0_addr (166)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:793
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:9  %dmem_V_0_0_addr = getelementptr [1024 x i64]* @dmem_V_0_0, i32 0, i32 %tmp_3

ST_3: dmem_V_0_1_addr (167)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:793
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:10  %dmem_V_0_1_addr = getelementptr [1024 x i64]* @dmem_V_0_1, i32 0, i32 %tmp_3

ST_3: dmem_V_1_0_addr (168)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:793
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:11  %dmem_V_1_0_addr = getelementptr [1024 x i64]* @dmem_V_1_0, i32 0, i32 %tmp_3

ST_3: dmem_V_1_1_addr (169)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:793
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:12  %dmem_V_1_1_addr = getelementptr [1024 x i64]* @dmem_V_1_1, i32 0, i32 %tmp_3

ST_3: StgValue_149 (170)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:793
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:13  br i1 %dmem_mode_V_read, label %branch9, label %branch8

ST_3: StgValue_150 (174)  [1/1] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:793
branch12:0  store i64 %dmem_i_V_read, i64* %dmem_V_0_0_addr, align 8

ST_3: StgValue_151 (175)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:793
branch12:1  br label %branch841

ST_3: StgValue_152 (177)  [1/1] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:793
branch13:0  store i64 %dmem_i_V_read, i64* %dmem_V_0_1_addr, align 8

ST_3: StgValue_153 (178)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:793
branch13:1  br label %branch841

ST_3: StgValue_154 (184)  [1/1] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:793
branch22:0  store i64 %dmem_i_V_read, i64* %dmem_V_1_0_addr, align 8

ST_3: StgValue_155 (185)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:793
branch22:1  br label %branch964

ST_3: StgValue_156 (187)  [1/1] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:793
branch23:0  store i64 %dmem_i_V_read, i64* %dmem_V_1_1_addr, align 8

ST_3: StgValue_157 (188)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:793
branch23:1  br label %branch964


 <State 4>: 1.77ns
ST_4: StgValue_158 (203)  [1/1] 1.77ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:808
.preheader1183.preheader:0  br label %.preheader1183


 <State 5>: 3.03ns
ST_5: p_5 (205)  [1/1] 0.00ns
.preheader1183:0  %p_5 = phi i13 [ %i_V, %13 ], [ 0, %.preheader1183.preheader ]

ST_5: tmp_5 (206)  [1/1] 2.10ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:808
.preheader1183:1  %tmp_5 = icmp eq i13 %p_5, -3510

ST_5: i_V (207)  [1/1] 2.02ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:808
.preheader1183:2  %i_V = add i13 %p_5, 1

ST_5: StgValue_162 (208)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:808
.preheader1183:3  br i1 %tmp_5, label %.preheader1182.preheader, label %12

ST_5: tmp_8 (212)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:808
:2  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str47)

ST_5: r_V (214)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:810
:4  %r_V = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_5, i32 1, i32 12)

ST_5: tmp_30 (217)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:808
:7  %tmp_30 = trunc i13 %p_5 to i1

ST_5: StgValue_166 (220)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:810
:10  br i1 %tmp_30, label %branch11, label %branch10

ST_5: empty_46 (228)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:811
:0  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str47, i32 %tmp_8)

ST_5: StgValue_168 (229)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:808
:1  br label %.preheader1183


 <State 6>: 5.58ns
ST_6: StgValue_169 (210)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4682, i64 4682, i64 4682)

ST_6: StgValue_170 (211)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:808
:1  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str47) nounwind

ST_6: StgValue_171 (213)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:809
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str8) nounwind

ST_6: tmp_9 (215)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:810
:5  %tmp_9 = zext i12 %r_V to i32

ST_6: wt_i_V_read (216)  [1/1] 2.32ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:810
:6  %wt_i_V_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %wt_i_V)

ST_6: wt_mem_V_0_addr (218)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:810
:8  %wt_mem_V_0_addr = getelementptr [2341 x i64]* @wt_mem_V_0, i32 0, i32 %tmp_9

ST_6: wt_mem_V_1_addr (219)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:810
:9  %wt_mem_V_1_addr = getelementptr [2341 x i64]* @wt_mem_V_1, i32 0, i32 %tmp_9

ST_6: StgValue_176 (222)  [1/1] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:810
branch10:0  store i64 %wt_i_V_read, i64* %wt_mem_V_0_addr, align 8

ST_6: StgValue_177 (223)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:810
branch10:1  br label %13

ST_6: StgValue_178 (225)  [1/1] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:810
branch11:0  store i64 %wt_i_V_read, i64* %wt_mem_V_1_addr, align 8

ST_6: StgValue_179 (226)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:810
branch11:1  br label %13


 <State 7>: 1.77ns
ST_7: StgValue_180 (231)  [1/1] 1.77ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:815
.preheader1182.preheader:0  br label %.preheader1182


 <State 8>: 1.87ns
ST_8: p_6 (233)  [1/1] 0.00ns
.preheader1182:0  %p_6 = phi i7 [ %i_V_1, %14 ], [ 0, %.preheader1182.preheader ]

ST_8: tmp_7 (234)  [1/1] 1.49ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:815
.preheader1182:1  %tmp_7 = icmp eq i7 %p_6, -64

ST_8: i_V_1 (235)  [1/1] 1.87ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:815
.preheader1182:2  %i_V_1 = add i7 %p_6, 1

ST_8: StgValue_184 (236)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:815
.preheader1182:3  br i1 %tmp_7, label %15, label %14


 <State 9>: 5.58ns
ST_9: StgValue_185 (238)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_9: StgValue_186 (239)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:818
:1  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str48) nounwind

ST_9: tmp_11 (240)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:818
:2  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str48)

ST_9: StgValue_188 (241)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:817
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str8) nounwind

ST_9: tmp_12 (242)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:818
:4  %tmp_12 = zext i7 %p_6 to i32

ST_9: kh_i_V_read (243)  [1/1] 2.32ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:818
:5  %kh_i_V_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %kh_i_V)

ST_9: kh_mem_V_addr (244)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:818
:6  %kh_mem_V_addr = getelementptr [64 x i64]* @kh_mem_V, i32 0, i32 %tmp_12

ST_9: StgValue_192 (245)  [1/1] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:818
:7  store i64 %kh_i_V_read, i64* %kh_mem_V_addr, align 8

ST_9: empty_47 (246)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:818
:8  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str48, i32 %tmp_11)

ST_9: StgValue_194 (247)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:815
:9  br label %.preheader1182


 <State 10>: 1.77ns
ST_10: StgValue_195 (249)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:820
:0  br i1 %tmp_4, label %16, label %17

ST_10: StgValue_196 (251)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:837
:0  br i1 %tmp_1, label %.preheader.preheader, label %18

ST_10: o_index_V_load_2 (253)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:866
:0  %o_index_V_load_2 = load i16* @o_index_V, align 2

ST_10: StgValue_198 (254)  [2/2] 0.96ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:873
:1  call fastcc void @bin_dense([2341 x i64]* @wt_mem_V_0, [2341 x i64]* @wt_mem_V_1, [64 x i64]* @kh_mem_V, [1024 x i64]* @dmem_V_0_0, [1024 x i64]* @dmem_V_0_1, [1024 x i64]* @dmem_V_1_0, [1024 x i64]* @dmem_V_1_1, i2 %layer_type_V, i1 %dmem_mode_V_read, i1 %d_o_idx_V, i16 %o_index_V_load_2, i16 %n_inputs_V_read, i16 %n_outputs_V_read)

ST_10: StgValue_199 (260)  [1/1] 1.77ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:842
.preheader.preheader:0  br label %.preheader

ST_10: o_index_V_load (309)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:823
:0  %o_index_V_load = load i16* @o_index_V, align 2

ST_10: StgValue_201 (310)  [2/2] 0.93ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:831
:1  call fastcc void @fp_conv([2341 x i64]* @wt_mem_V_0, [2341 x i64]* @wt_mem_V_1, [64 x i64]* @kh_mem_V, [1024 x i64]* @dmem_V_0_0, [1024 x i64]* @dmem_V_0_1, [1024 x i64]* @dmem_V_1_0, [1024 x i64]* @dmem_V_1_1, i1 %dmem_mode_V_read, i1 %d_o_idx_V, i1 %p_9, i16 %o_index_V_load, i16 %n_outputs_V_read)


 <State 11>: 3.94ns
ST_11: StgValue_202 (254)  [1/2] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:873
:1  call fastcc void @bin_dense([2341 x i64]* @wt_mem_V_0, [2341 x i64]* @wt_mem_V_1, [64 x i64]* @kh_mem_V, [1024 x i64]* @dmem_V_0_0, [1024 x i64]* @dmem_V_0_1, [1024 x i64]* @dmem_V_1_0, [1024 x i64]* @dmem_V_1_1, i2 %layer_type_V, i1 %dmem_mode_V_read, i1 %d_o_idx_V, i16 %o_index_V_load_2, i16 %n_inputs_V_read, i16 %n_outputs_V_read)

ST_11: o_index_V_load_3 (255)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:876
:2  %o_index_V_load_3 = load i16* @o_index_V, align 2

ST_11: tmp_15 (256)  [1/1] 2.08ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:876
:3  %tmp_15 = add i16 %o_index_V_load_3, %n_outputs_V_read

ST_11: StgValue_205 (257)  [1/1] 1.86ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:876
:4  store i16 %tmp_15, i16* @o_index_V, align 2

ST_11: StgValue_206 (258)  [1/1] 0.00ns
:5  br label %.loopexit

ST_11: p_7 (262)  [1/1] 0.00ns
.preheader:0  %p_7 = phi i10 [ %i_V_3, %_ifconv ], [ 0, %.preheader.preheader ]

ST_11: tmp_25_cast (263)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:842
.preheader:1  %tmp_25_cast = zext i10 %p_7 to i16

ST_11: tmp_16 (264)  [1/1] 2.43ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:842
.preheader:2  %tmp_16 = icmp ult i16 %tmp_25_cast, %n_outputs_V_read

ST_11: i_V_3 (265)  [1/1] 1.96ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:842
.preheader:3  %i_V_3 = add i10 %p_7, 1

ST_11: StgValue_211 (266)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:842
.preheader:4  br i1 %tmp_16, label %_ifconv, label %.loopexit.loopexit

ST_11: kh_index_V_load_2 (271)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:847
_ifconv:3  %kh_index_V_load_2 = load i16* @kh_index_V, align 2

ST_11: r_V_8 (272)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.h:79->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:847
_ifconv:4  %r_V_8 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %kh_index_V_load_2, i32 2, i32 15)

ST_11: tmp_i (273)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.h:79->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:847
_ifconv:5  %tmp_i = zext i14 %r_V_8 to i32

ST_11: kh_mem_V_addr_1 (274)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.h:79->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:847
_ifconv:6  %kh_mem_V_addr_1 = getelementptr [64 x i64]* @kh_mem_V, i32 0, i32 %tmp_i

ST_11: kh_word_V (275)  [2/2] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.h:79->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:847
_ifconv:7  %kh_word_V = load i64* %kh_mem_V_addr_1, align 8

ST_11: off_V (276)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.h:80->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:847
_ifconv:8  %off_V = trunc i16 %kh_index_V_load_2 to i2

ST_11: this_assign_1 (294)  [1/1] 1.77ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:856
_ifconv:26  %this_assign_1 = icmp eq i10 %p_7, 0

ST_11: StgValue_219 (305)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit

ST_11: StgValue_220 (307)  [1/1] 0.00ns
.loopexit:0  br label %19

ST_11: StgValue_221 (310)  [1/2] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:831
:1  call fastcc void @fp_conv([2341 x i64]* @wt_mem_V_0, [2341 x i64]* @wt_mem_V_1, [64 x i64]* @kh_mem_V, [1024 x i64]* @dmem_V_0_0, [1024 x i64]* @dmem_V_0_1, [1024 x i64]* @dmem_V_1_0, [1024 x i64]* @dmem_V_1_1, i1 %dmem_mode_V_read, i1 %d_o_idx_V, i1 %p_9, i16 %o_index_V_load, i16 %n_outputs_V_read)

ST_11: kh_index_V_load (311)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:834
:2  %kh_index_V_load = load i16* @kh_index_V, align 2

ST_11: tmp_13 (312)  [1/1] 2.08ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:834
:3  %tmp_13 = add i16 %kh_index_V_load, %n_outputs_V_read

ST_11: StgValue_224 (313)  [1/1] 1.86ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:834
:4  store i16 %tmp_13, i16* @kh_index_V, align 2

ST_11: o_index_V_load_1 (314)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:835
:5  %o_index_V_load_1 = load i16* @o_index_V, align 2

ST_11: tmp_14 (315)  [1/1] 2.08ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:835
:6  %tmp_14 = add i16 %o_index_V_load_1, %n_outputs_V_read

ST_11: StgValue_227 (316)  [1/1] 1.86ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:835
:7  store i16 %tmp_14, i16* @o_index_V, align 2

ST_11: StgValue_228 (317)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:836
:8  br label %19

ST_11: tmp_21 (319)  [1/1] 0.96ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:880
:0  %tmp_21 = icmp ne i2 %norm_mode_V_read, -2

ST_11: sf (320)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:784
:1  %sf = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %words_per_image_V, i32 2, i32 4)

ST_11: tmp (321)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:784
:2  %tmp = zext i3 %sf to i5

ST_11: words_per_out_V (322)  [1/1] 1.37ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:880
:3  %words_per_out_V = select i1 %tmp_21, i5 %words_per_image_V, i5 %tmp

ST_11: rhs_V_1_cast (323)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:897
:4  %rhs_V_1_cast = zext i5 %words_per_out_V to i20

ST_11: tmp_31_cast (324)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:889
:5  %tmp_31_cast = zext i5 %words_per_out_V to i11

ST_11: tmp_62_not (325)  [1/1] 0.96ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:889
:6  %tmp_62_not = icmp ne i2 %width_mode_V_read, 0

ST_11: brmerge (326)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:889 (grouped into LUT with out node brmerge1)
:7  %brmerge = or i1 %tmp_62_not, %tmp_21

ST_11: tmp_35 (327)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:889 (grouped into LUT with out node brmerge1)
:8  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %layer_mode_V_read, i32 2)

ST_11: brmerge_not (328)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:889 (grouped into LUT with out node brmerge1)
:9  %brmerge_not = xor i1 %brmerge, true

ST_11: brmerge1 (329)  [1/1] 0.93ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:889 (out node of the LUT)
:10  %brmerge1 = or i1 %tmp_35, %brmerge_not

ST_11: StgValue_240 (330)  [1/1] 1.77ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:883
:11  br label %20


 <State 12>: 5.99ns
ST_12: kh_word_V (275)  [1/2] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.h:79->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:847
_ifconv:7  %kh_word_V = load i64* %kh_mem_V_addr_1, align 8

ST_12: tmp_45_i (277)  [1/1] 0.96ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.h:81->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:847
_ifconv:9  %tmp_45_i = icmp eq i2 %off_V, 0

ST_12: loc_V (278)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.h:82->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:847 (grouped into LUT with out node newSel1)
_ifconv:10  %loc_V = trunc i64 %kh_word_V to i16

ST_12: tmp_46_i (279)  [1/1] 0.96ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.h:83->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:847
_ifconv:11  %tmp_46_i = icmp eq i2 %off_V, 1

ST_12: loc_V_1 (280)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.h:84->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:847 (grouped into LUT with out node nc_V)
_ifconv:12  %loc_V_1 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 16, i32 31)

ST_12: tmp_47_i (281)  [1/1] 0.96ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.h:85->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:847
_ifconv:13  %tmp_47_i = icmp eq i2 %off_V, -2

ST_12: loc_V_2 (282)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.h:86->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:847 (grouped into LUT with out node nc_V)
_ifconv:14  %loc_V_2 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 32, i32 47)

ST_12: loc_V_3 (283)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.h:88->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:847 (grouped into LUT with out node newSel1)
_ifconv:15  %loc_V_3 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 48, i32 63)

ST_12: sel_tmp1 (284)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.h:81->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:847 (grouped into LUT with out node or_cond)
_ifconv:16  %sel_tmp1 = xor i1 %tmp_45_i, true

ST_12: sel_tmp2 (285)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.h:83->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:847 (grouped into LUT with out node or_cond)
_ifconv:17  %sel_tmp2 = and i1 %tmp_46_i, %sel_tmp1

ST_12: sel_tmp6_demorgan (286)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.h:81->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:847 (grouped into LUT with out node sel_tmp7)
_ifconv:18  %sel_tmp6_demorgan = or i1 %tmp_45_i, %tmp_46_i

ST_12: sel_tmp6 (287)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.h:81->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:847 (grouped into LUT with out node sel_tmp7)
_ifconv:19  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

ST_12: sel_tmp7 (288)  [1/1] 0.93ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.h:85->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:847 (out node of the LUT)
_ifconv:20  %sel_tmp7 = and i1 %tmp_47_i, %sel_tmp6

ST_12: newSel (289)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.h:85->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:847 (grouped into LUT with out node nc_V)
_ifconv:21  %newSel = select i1 %sel_tmp7, i16 %loc_V_2, i16 %loc_V_1

ST_12: or_cond (290)  [1/1] 0.93ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:847 (out node of the LUT)
_ifconv:22  %or_cond = or i1 %sel_tmp7, %sel_tmp2

ST_12: newSel1 (291)  [1/1] 1.37ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.h:81->/mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:847 (out node of the LUT)
_ifconv:23  %newSel1 = select i1 %tmp_45_i, i16 %loc_V, i16 %loc_V_3

ST_12: nc_V (292)  [1/1] 1.37ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:847 (out node of the LUT)
_ifconv:24  %nc_V = select i1 %or_cond, i16 %newSel, i16 %newSel1


 <State 13>: 6.73ns
ST_13: o_index_V_load_4 (293)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:854
_ifconv:25  %o_index_V_load_4 = load i16* @o_index_V, align 2

ST_13: StgValue_259 (295)  [2/2] 6.73ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:856
_ifconv:27  call fastcc void @bin_conv([2341 x i64]* @wt_mem_V_0, [2341 x i64]* @wt_mem_V_1, i16 %nc_V, [1024 x i64]* @dmem_V_0_0, [1024 x i64]* @dmem_V_0_1, [1024 x i64]* @dmem_V_1_0, [1024 x i64]* @dmem_V_1_1, i1 %dmem_mode_V_read, i1 %d_o_idx_V, i16 %n_inputs_V_read, i16 %o_index_V_load_4, i1 %this_assign_1, i2 %width_mode_V_read, i2 %norm_mode_V_read)


 <State 14>: 3.94ns
ST_14: StgValue_260 (268)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:842
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str52) nounwind

ST_14: tmp_17 (269)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:842
_ifconv:1  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str52)

ST_14: StgValue_262 (270)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:844
_ifconv:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 1, i32 1, [1 x i8]* @p_str8) nounwind

ST_14: StgValue_263 (295)  [1/2] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:856
_ifconv:27  call fastcc void @bin_conv([2341 x i64]* @wt_mem_V_0, [2341 x i64]* @wt_mem_V_1, i16 %nc_V, [1024 x i64]* @dmem_V_0_0, [1024 x i64]* @dmem_V_0_1, [1024 x i64]* @dmem_V_1_0, [1024 x i64]* @dmem_V_1_1, i1 %dmem_mode_V_read, i1 %d_o_idx_V, i16 %n_inputs_V_read, i16 %o_index_V_load_4, i1 %this_assign_1, i2 %width_mode_V_read, i2 %norm_mode_V_read)

ST_14: t_V (296)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:861
_ifconv:28  %t_V = load i16* @kh_index_V, align 2

ST_14: tmp_18 (297)  [1/1] 2.08ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:861
_ifconv:29  %tmp_18 = add i16 1, %t_V

ST_14: StgValue_266 (298)  [1/1] 1.86ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:861
_ifconv:30  store i16 %tmp_18, i16* @kh_index_V, align 2

ST_14: t_V_1 (299)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:862
_ifconv:31  %t_V_1 = load i16* @o_index_V, align 2

ST_14: tmp_19 (300)  [1/1] 2.08ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:862
_ifconv:32  %tmp_19 = add i16 1, %t_V_1

ST_14: StgValue_269 (301)  [1/1] 1.86ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:862
_ifconv:33  store i16 %tmp_19, i16* @o_index_V, align 2

ST_14: empty_48 (302)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:863
_ifconv:34  %empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str52, i32 %tmp_17)

ST_14: StgValue_271 (303)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:842
_ifconv:35  br label %.preheader


 <State 15>: 9.63ns
ST_15: p_0590_2 (332)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:897
:0  %p_0590_2 = phi i16 [ 0, %19 ], [ %p_0590_2_49, %22 ]

ST_15: p_0586_2 (333)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:897
:1  %p_0586_2 = phi i10 [ 0, %19 ], [ %p_3, %22 ]

ST_15: p_8 (334)  [1/1] 0.00ns
:2  %p_8 = phi i16 [ 0, %19 ], [ %i_V_4, %22 ]

ST_15: exitcond1 (335)  [1/1] 2.43ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:883
:3  %exitcond1 = icmp eq i16 %p_8, %output_words_V_read

ST_15: i_V_4 (336)  [1/1] 2.08ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:883
:4  %i_V_4 = add i16 %p_8, 1

ST_15: StgValue_277 (337)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:883
:5  br i1 %exitcond1, label %23, label %21

ST_15: StgValue_278 (339)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:883
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str53) nounwind

ST_15: tmp_22 (340)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:883
:1  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str53)

ST_15: StgValue_280 (341)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:885
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 1, i32 1, [1 x i8]* @p_str8) nounwind

ST_15: StgValue_281 (342)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:886
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str8) nounwind

ST_15: StgValue_282 (343)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:889
:4  br i1 %brmerge1, label %._crit_edge1197_ifconv, label %._crit_edge1198_ifconv

ST_15: r_V_1 (345)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:891
._crit_edge1198_ifconv:0  %r_V_1 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %p_0590_2, i32 1, i32 15)

ST_15: lhs_V_1_cast (346)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:892
._crit_edge1198_ifconv:1  %lhs_V_1_cast = zext i15 %r_V_1 to i20

ST_15: r_V_5 (347)  [1/1] 3.36ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:892
._crit_edge1198_ifconv:2  %r_V_5 = mul i20 %lhs_V_1_cast, %rhs_V_1_cast

ST_15: rhs_V_2_cast (348)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:892
._crit_edge1198_ifconv:3  %rhs_V_2_cast = zext i10 %p_0586_2 to i20

ST_15: r_V_9 (349)  [1/1] 3.02ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:892
._crit_edge1198_ifconv:4  %r_V_9 = add i20 %r_V_5, %rhs_V_2_cast

ST_15: tmp_24 (350)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:892
._crit_edge1198_ifconv:5  %tmp_24 = zext i20 %r_V_9 to i32

ST_15: tmp_37 (351)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:897
._crit_edge1198_ifconv:6  %tmp_37 = trunc i16 %p_0590_2 to i1

ST_15: dmem_V_0_0_addr_4 (352)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:892
._crit_edge1198_ifconv:7  %dmem_V_0_0_addr_4 = getelementptr [1024 x i64]* @dmem_V_0_0, i32 0, i32 %tmp_24

ST_15: dmem_V_0_1_addr_4 (353)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:892
._crit_edge1198_ifconv:8  %dmem_V_0_1_addr_4 = getelementptr [1024 x i64]* @dmem_V_0_1, i32 0, i32 %tmp_24

ST_15: dmem_V_1_0_addr_4 (354)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:892
._crit_edge1198_ifconv:9  %dmem_V_1_0_addr_4 = getelementptr [1024 x i64]* @dmem_V_1_0, i32 0, i32 %tmp_24

ST_15: dmem_V_1_1_addr_4 (355)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:892
._crit_edge1198_ifconv:10  %dmem_V_1_1_addr_4 = getelementptr [1024 x i64]* @dmem_V_1_1, i32 0, i32 %tmp_24

ST_15: dmem_V_0_1_load_1 (356)  [2/2] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:892
._crit_edge1198_ifconv:11  %dmem_V_0_1_load_1 = load i64* %dmem_V_0_1_addr_4, align 8

ST_15: dmem_V_0_0_load_1 (357)  [2/2] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:892
._crit_edge1198_ifconv:12  %dmem_V_0_0_load_1 = load i64* %dmem_V_0_0_addr_4, align 8

ST_15: dmem_V_1_1_load_1 (358)  [2/2] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:892
._crit_edge1198_ifconv:13  %dmem_V_1_1_load_1 = load i64* %dmem_V_1_1_addr_4, align 8

ST_15: dmem_V_1_0_load_1 (359)  [2/2] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:892
._crit_edge1198_ifconv:14  %dmem_V_1_0_load_1 = load i64* %dmem_V_1_0_addr_4, align 8

ST_15: r_V_7 (369)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:895
._crit_edge1197_ifconv:0  %r_V_7 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %p_8, i32 1, i32 15)

ST_15: tmp_23 (370)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:895
._crit_edge1197_ifconv:1  %tmp_23 = zext i15 %r_V_7 to i32

ST_15: tmp_36 (371)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:883
._crit_edge1197_ifconv:2  %tmp_36 = trunc i16 %p_8 to i1

ST_15: dmem_V_0_0_addr_3 (372)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:895
._crit_edge1197_ifconv:3  %dmem_V_0_0_addr_3 = getelementptr [1024 x i64]* @dmem_V_0_0, i32 0, i32 %tmp_23

ST_15: dmem_V_0_1_addr_3 (373)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:895
._crit_edge1197_ifconv:4  %dmem_V_0_1_addr_3 = getelementptr [1024 x i64]* @dmem_V_0_1, i32 0, i32 %tmp_23

ST_15: dmem_V_1_0_addr_3 (374)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:895
._crit_edge1197_ifconv:5  %dmem_V_1_0_addr_3 = getelementptr [1024 x i64]* @dmem_V_1_0, i32 0, i32 %tmp_23

ST_15: dmem_V_1_1_addr_3 (375)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:895
._crit_edge1197_ifconv:6  %dmem_V_1_1_addr_3 = getelementptr [1024 x i64]* @dmem_V_1_1, i32 0, i32 %tmp_23

ST_15: dmem_V_0_1_load (376)  [2/2] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:895
._crit_edge1197_ifconv:7  %dmem_V_0_1_load = load i64* %dmem_V_0_1_addr_3, align 8

ST_15: dmem_V_0_0_load (377)  [2/2] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:895
._crit_edge1197_ifconv:8  %dmem_V_0_0_load = load i64* %dmem_V_0_0_addr_3, align 8

ST_15: dmem_V_1_1_load (378)  [2/2] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:895
._crit_edge1197_ifconv:9  %dmem_V_1_1_load = load i64* %dmem_V_1_1_addr_3, align 8

ST_15: dmem_V_1_0_load (379)  [2/2] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:895
._crit_edge1197_ifconv:10  %dmem_V_1_0_load = load i64* %dmem_V_1_0_addr_3, align 8

ST_15: img_off_V_1 (389)  [1/1] 1.96ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:897
:0  %img_off_V_1 = add i10 %p_0586_2, 1

ST_15: tmp_37_cast (390)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:897
:1  %tmp_37_cast = zext i10 %img_off_V_1 to i11

ST_15: tmp_25 (391)  [1/1] 1.77ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:897
:2  %tmp_25 = icmp eq i11 %tmp_37_cast, %tmp_31_cast

ST_15: img_idx_V_1 (392)  [1/1] 2.08ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:899
:3  %img_idx_V_1 = add i16 %p_0590_2, 1

ST_15: p_0590_2_49 (393)  [1/1] 1.37ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:897
:4  %p_0590_2_49 = select i1 %tmp_25, i16 %img_idx_V_1, i16 %p_0590_2

ST_15: p_3 (394)  [1/1] 1.37ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:897
:5  %p_3 = select i1 %tmp_25, i10 0, i10 %img_off_V_1

ST_15: empty_50 (395)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:901
:6  %empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str53, i32 %tmp_22)

ST_15: StgValue_316 (396)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:883
:7  br label %20


 <State 16>: 5.99ns
ST_16: dmem_V_0_1_load_1 (356)  [1/2] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:892
._crit_edge1198_ifconv:11  %dmem_V_0_1_load_1 = load i64* %dmem_V_0_1_addr_4, align 8

ST_16: dmem_V_0_0_load_1 (357)  [1/2] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:892
._crit_edge1198_ifconv:12  %dmem_V_0_0_load_1 = load i64* %dmem_V_0_0_addr_4, align 8

ST_16: dmem_V_1_1_load_1 (358)  [1/2] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:892
._crit_edge1198_ifconv:13  %dmem_V_1_1_load_1 = load i64* %dmem_V_1_1_addr_4, align 8

ST_16: dmem_V_1_0_load_1 (359)  [1/2] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:892
._crit_edge1198_ifconv:14  %dmem_V_1_0_load_1 = load i64* %dmem_V_1_0_addr_4, align 8

ST_16: sel_tmp4 (360)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:897 (grouped into LUT with out node newSel7)
._crit_edge1198_ifconv:15  %sel_tmp4 = xor i1 %tmp_37, true

ST_16: sel_tmp5 (361)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:897 (grouped into LUT with out node newSel7)
._crit_edge1198_ifconv:16  %sel_tmp5 = and i1 %dmem_mode_V_read, %sel_tmp4

ST_16: sel_tmp8 (362)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:897 (grouped into LUT with out node newSel8)
._crit_edge1198_ifconv:17  %sel_tmp8 = and i1 %tmp_37, %d_o_idx_V

ST_16: newSel6 (363)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:897 (grouped into LUT with out node newSel8)
._crit_edge1198_ifconv:18  %newSel6 = select i1 %sel_tmp8, i64 %dmem_V_1_1_load_1, i64 %dmem_V_0_1_load_1

ST_16: newSel7 (364)  [1/1] 1.37ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:897 (out node of the LUT)
._crit_edge1198_ifconv:19  %newSel7 = select i1 %sel_tmp5, i64 %dmem_V_0_0_load_1, i64 %dmem_V_1_0_load_1

ST_16: newSel8 (365)  [1/1] 1.37ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:897 (out node of the LUT)
._crit_edge1198_ifconv:20  %newSel8 = select i1 %tmp_37, i64 %newSel6, i64 %newSel7

ST_16: dmem_V_0_1_load (376)  [1/2] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:895
._crit_edge1197_ifconv:7  %dmem_V_0_1_load = load i64* %dmem_V_0_1_addr_3, align 8

ST_16: dmem_V_0_0_load (377)  [1/2] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:895
._crit_edge1197_ifconv:8  %dmem_V_0_0_load = load i64* %dmem_V_0_0_addr_3, align 8

ST_16: dmem_V_1_1_load (378)  [1/2] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:895
._crit_edge1197_ifconv:9  %dmem_V_1_1_load = load i64* %dmem_V_1_1_addr_3, align 8

ST_16: dmem_V_1_0_load (379)  [1/2] 3.25ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:895
._crit_edge1197_ifconv:10  %dmem_V_1_0_load = load i64* %dmem_V_1_0_addr_3, align 8

ST_16: sel_tmp9 (380)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:883 (grouped into LUT with out node newSel4)
._crit_edge1197_ifconv:11  %sel_tmp9 = xor i1 %tmp_36, true

ST_16: sel_tmp (381)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:883 (grouped into LUT with out node newSel4)
._crit_edge1197_ifconv:12  %sel_tmp = and i1 %dmem_mode_V_read, %sel_tmp9

ST_16: sel_tmp3 (382)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:883 (grouped into LUT with out node newSel5)
._crit_edge1197_ifconv:13  %sel_tmp3 = and i1 %tmp_36, %d_o_idx_V

ST_16: newSel3 (383)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:883 (grouped into LUT with out node newSel5)
._crit_edge1197_ifconv:14  %newSel3 = select i1 %sel_tmp3, i64 %dmem_V_1_1_load, i64 %dmem_V_0_1_load

ST_16: newSel4 (384)  [1/1] 1.37ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:883 (out node of the LUT)
._crit_edge1197_ifconv:15  %newSel4 = select i1 %sel_tmp, i64 %dmem_V_0_0_load, i64 %dmem_V_1_0_load

ST_16: newSel5 (385)  [1/1] 1.37ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:883 (out node of the LUT)
._crit_edge1197_ifconv:16  %newSel5 = select i1 %tmp_36, i64 %newSel3, i64 %newSel4


 <State 17>: 2.32ns
ST_17: StgValue_337 (366)  [1/1] 2.32ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:892
._crit_edge1198_ifconv:21  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %dmem_o_V, i64 %newSel8)

ST_17: StgValue_338 (367)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:893
._crit_edge1198_ifconv:22  br label %22

ST_17: StgValue_339 (386)  [1/1] 2.32ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:895
._crit_edge1197_ifconv:17  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %dmem_o_V, i64 %newSel5)

ST_17: StgValue_340 (387)  [1/1] 0.00ns
._crit_edge1197_ifconv:18  br label %22


 <State 18>: 0.00ns
ST_18: StgValue_341 (398)  [1/1] 0.00ns  loc: /mnt/icgridio2/safe/giesen/HLS_tuner/1/TestApps/Rosetta/BNN/Sources/accel/Accel.cpp:902
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wt_i_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kh_i_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dmem_i_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dmem_o_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ n_inputs_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_outputs_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_words_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_words_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dmem_mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width_mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ norm_mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kh_index_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ o_index_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kh_mem_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ wt_mem_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ wt_mem_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dmem_V_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dmem_V_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dmem_V_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dmem_V_1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ wt_addr_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ wt_offset_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outword_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_19         (specbitsmap      ) [ 0000000000000000000]
StgValue_20         (specbitsmap      ) [ 0000000000000000000]
StgValue_21         (specbitsmap      ) [ 0000000000000000000]
StgValue_22         (specbitsmap      ) [ 0000000000000000000]
StgValue_23         (specbitsmap      ) [ 0000000000000000000]
StgValue_24         (specbitsmap      ) [ 0000000000000000000]
StgValue_25         (specbitsmap      ) [ 0000000000000000000]
StgValue_26         (specbitsmap      ) [ 0000000000000000000]
StgValue_27         (specbitsmap      ) [ 0000000000000000000]
StgValue_28         (specbitsmap      ) [ 0000000000000000000]
StgValue_29         (specbitsmap      ) [ 0000000000000000000]
StgValue_30         (specbitsmap      ) [ 0000000000000000000]
StgValue_31         (spectopmodule    ) [ 0000000000000000000]
norm_mode_V_read    (read             ) [ 0011111111111110000]
width_mode_V_read   (read             ) [ 0011111111111110000]
dmem_mode_V_read    (read             ) [ 0011111111111111110]
layer_mode_V_read   (read             ) [ 0011111111111110000]
output_words_V_read (read             ) [ 0011111111111111110]
input_words_V_read  (read             ) [ 0011000000000000000]
n_outputs_V_read    (read             ) [ 0011111111111110000]
n_inputs_V_read     (read             ) [ 0011111111111110000]
StgValue_40         (speclatency      ) [ 0000000000000000000]
StgValue_41         (specinterface    ) [ 0000000000000000000]
StgValue_42         (specinterface    ) [ 0000000000000000000]
StgValue_43         (specinterface    ) [ 0000000000000000000]
StgValue_44         (specinterface    ) [ 0000000000000000000]
layer_type_V        (partselect       ) [ 0011111111111110000]
tmp_26              (trunc            ) [ 0100000000000000000]
StgValue_47         (br               ) [ 0000000000000000000]
p_Val2_s            (load             ) [ 0000000000000000000]
tmp_27              (trunc            ) [ 0000000000000000000]
p_Result_s          (zext             ) [ 0000000000000000000]
StgValue_51         (store            ) [ 0000000000000000000]
StgValue_52         (br               ) [ 0000000000000000000]
StgValue_53         (store            ) [ 0000000000000000000]
StgValue_54         (store            ) [ 0000000000000000000]
StgValue_55         (br               ) [ 0000000000000000000]
p_9                 (phi              ) [ 0011111111111110000]
d_o_idx_V           (xor              ) [ 0011111111111111110]
tmp_s               (bitconcatenate   ) [ 0000000000000000000]
tmp_cast1           (zext             ) [ 0011000000000000000]
tmp_cast            (zext             ) [ 0000000000000000000]
words_per_image_V   (shl              ) [ 0011111111111110000]
tmp_1               (icmp             ) [ 0011111111111111110]
tmp_2_cast          (zext             ) [ 0011000000000000000]
tmp_4               (icmp             ) [ 0011111111111111110]
StgValue_65         (br               ) [ 0111000000000000000]
p_1                 (phi              ) [ 0011000000000000000]
p_2                 (phi              ) [ 0011000000000000000]
p_4                 (phi              ) [ 0011000000000000000]
exitcond            (icmp             ) [ 0011000000000000000]
i_V_2               (add              ) [ 0111000000000000000]
StgValue_71         (br               ) [ 0000000000000000000]
r_V_10              (trunc            ) [ 0011000000000000000]
StgValue_73         (specloopname     ) [ 0000000000000000000]
tmp_6               (specregionbegin  ) [ 0000000000000000000]
StgValue_75         (speclooptripcount) [ 0000000000000000000]
StgValue_76         (specpipeline     ) [ 0000000000000000000]
StgValue_77         (br               ) [ 0000000000000000000]
StgValue_78         (br               ) [ 0000000000000000000]
r_V_6               (partselect       ) [ 0011000000000000000]
tmp_32              (trunc            ) [ 0011000000000000000]
StgValue_81         (br               ) [ 0000000000000000000]
StgValue_82         (br               ) [ 0000000000000000000]
StgValue_83         (br               ) [ 0000000000000000000]
StgValue_84         (br               ) [ 0000000000000000000]
StgValue_85         (br               ) [ 0000000000000000000]
tmp_31              (bitselect        ) [ 0011000000000000000]
StgValue_87         (br               ) [ 0000000000000000000]
StgValue_88         (br               ) [ 0000000000000000000]
StgValue_89         (br               ) [ 0000000000000000000]
StgValue_90         (br               ) [ 0000000000000000000]
StgValue_91         (br               ) [ 0000000000000000000]
StgValue_92         (br               ) [ 0000000000000000000]
r_V_s               (partselect       ) [ 0000000000000000000]
r_V_11              (zext             ) [ 0000000000000000000]
r_V_2               (shl              ) [ 0000000000000000000]
lhs_V               (zext             ) [ 0000000000000000000]
rhs_V               (zext             ) [ 0000000000000000000]
r_V_3               (add              ) [ 0011000000000000000]
tmp_29              (trunc            ) [ 0011000000000000000]
StgValue_100        (br               ) [ 0000000000000000000]
StgValue_101        (br               ) [ 0000000000000000000]
StgValue_102        (br               ) [ 0000000000000000000]
StgValue_103        (br               ) [ 0000000000000000000]
StgValue_104        (br               ) [ 0000000000000000000]
img_off_V           (add              ) [ 0000000000000000000]
tmp_28_cast         (zext             ) [ 0000000000000000000]
tmp_20              (icmp             ) [ 0000000000000000000]
img_idx_V           (add              ) [ 0000000000000000000]
p_s                 (select           ) [ 0111000000000000000]
p_s_45              (select           ) [ 0111000000000000000]
empty               (specregionend    ) [ 0000000000000000000]
StgValue_112        (br               ) [ 0111000000000000000]
tmp_10              (zext             ) [ 0000000000000000000]
dmem_i_V_read_2     (read             ) [ 0000000000000000000]
dmem_V_0_0_addr_2   (getelementptr    ) [ 0000000000000000000]
dmem_V_0_1_addr_2   (getelementptr    ) [ 0000000000000000000]
dmem_V_1_0_addr_2   (getelementptr    ) [ 0000000000000000000]
dmem_V_1_1_addr_2   (getelementptr    ) [ 0000000000000000000]
StgValue_119        (br               ) [ 0000000000000000000]
StgValue_120        (store            ) [ 0000000000000000000]
StgValue_121        (br               ) [ 0000000000000000000]
StgValue_122        (store            ) [ 0000000000000000000]
StgValue_123        (br               ) [ 0000000000000000000]
StgValue_124        (store            ) [ 0000000000000000000]
StgValue_125        (br               ) [ 0000000000000000000]
StgValue_126        (store            ) [ 0000000000000000000]
StgValue_127        (br               ) [ 0000000000000000000]
tmp_2               (zext             ) [ 0000000000000000000]
dmem_i_V_read_1     (read             ) [ 0000000000000000000]
dmem_V_0_0_addr_1   (getelementptr    ) [ 0000000000000000000]
dmem_V_0_1_addr_1   (getelementptr    ) [ 0000000000000000000]
dmem_V_1_0_addr_1   (getelementptr    ) [ 0000000000000000000]
dmem_V_1_1_addr_1   (getelementptr    ) [ 0000000000000000000]
StgValue_134        (br               ) [ 0000000000000000000]
StgValue_135        (store            ) [ 0000000000000000000]
StgValue_136        (br               ) [ 0000000000000000000]
StgValue_137        (store            ) [ 0000000000000000000]
StgValue_138        (br               ) [ 0000000000000000000]
StgValue_139        (store            ) [ 0000000000000000000]
StgValue_140        (br               ) [ 0000000000000000000]
StgValue_141        (store            ) [ 0000000000000000000]
StgValue_142        (br               ) [ 0000000000000000000]
tmp_3               (zext             ) [ 0000000000000000000]
dmem_i_V_read       (read             ) [ 0000000000000000000]
dmem_V_0_0_addr     (getelementptr    ) [ 0000000000000000000]
dmem_V_0_1_addr     (getelementptr    ) [ 0000000000000000000]
dmem_V_1_0_addr     (getelementptr    ) [ 0000000000000000000]
dmem_V_1_1_addr     (getelementptr    ) [ 0000000000000000000]
StgValue_149        (br               ) [ 0000000000000000000]
StgValue_150        (store            ) [ 0000000000000000000]
StgValue_151        (br               ) [ 0000000000000000000]
StgValue_152        (store            ) [ 0000000000000000000]
StgValue_153        (br               ) [ 0000000000000000000]
StgValue_154        (store            ) [ 0000000000000000000]
StgValue_155        (br               ) [ 0000000000000000000]
StgValue_156        (store            ) [ 0000000000000000000]
StgValue_157        (br               ) [ 0000000000000000000]
StgValue_158        (br               ) [ 0000111000000000000]
p_5                 (phi              ) [ 0000011000000000000]
tmp_5               (icmp             ) [ 0000011000000000000]
i_V                 (add              ) [ 0000111000000000000]
StgValue_162        (br               ) [ 0000000000000000000]
tmp_8               (specregionbegin  ) [ 0000000000000000000]
r_V                 (partselect       ) [ 0000011000000000000]
tmp_30              (trunc            ) [ 0000011000000000000]
StgValue_166        (br               ) [ 0000000000000000000]
empty_46            (specregionend    ) [ 0000000000000000000]
StgValue_168        (br               ) [ 0000111000000000000]
StgValue_169        (speclooptripcount) [ 0000000000000000000]
StgValue_170        (specloopname     ) [ 0000000000000000000]
StgValue_171        (specpipeline     ) [ 0000000000000000000]
tmp_9               (zext             ) [ 0000000000000000000]
wt_i_V_read         (read             ) [ 0000000000000000000]
wt_mem_V_0_addr     (getelementptr    ) [ 0000000000000000000]
wt_mem_V_1_addr     (getelementptr    ) [ 0000000000000000000]
StgValue_176        (store            ) [ 0000000000000000000]
StgValue_177        (br               ) [ 0000000000000000000]
StgValue_178        (store            ) [ 0000000000000000000]
StgValue_179        (br               ) [ 0000000000000000000]
StgValue_180        (br               ) [ 0000000111000000000]
p_6                 (phi              ) [ 0000000011000000000]
tmp_7               (icmp             ) [ 0000000011000000000]
i_V_1               (add              ) [ 0000000111000000000]
StgValue_184        (br               ) [ 0000000000000000000]
StgValue_185        (speclooptripcount) [ 0000000000000000000]
StgValue_186        (specloopname     ) [ 0000000000000000000]
tmp_11              (specregionbegin  ) [ 0000000000000000000]
StgValue_188        (specpipeline     ) [ 0000000000000000000]
tmp_12              (zext             ) [ 0000000000000000000]
kh_i_V_read         (read             ) [ 0000000000000000000]
kh_mem_V_addr       (getelementptr    ) [ 0000000000000000000]
StgValue_192        (store            ) [ 0000000000000000000]
empty_47            (specregionend    ) [ 0000000000000000000]
StgValue_194        (br               ) [ 0000000111000000000]
StgValue_195        (br               ) [ 0000000000000000000]
StgValue_196        (br               ) [ 0000000000000000000]
o_index_V_load_2    (load             ) [ 0000000000011110000]
StgValue_199        (br               ) [ 0000000000111110000]
o_index_V_load      (load             ) [ 0000000000011110000]
StgValue_202        (call             ) [ 0000000000000000000]
o_index_V_load_3    (load             ) [ 0000000000000000000]
tmp_15              (add              ) [ 0000000000000000000]
StgValue_205        (store            ) [ 0000000000000000000]
StgValue_206        (br               ) [ 0000000000000000000]
p_7                 (phi              ) [ 0000000000010000000]
tmp_25_cast         (zext             ) [ 0000000000000000000]
tmp_16              (icmp             ) [ 0000000000011111110]
i_V_3               (add              ) [ 0000000000111110000]
StgValue_211        (br               ) [ 0000000000000000000]
kh_index_V_load_2   (load             ) [ 0000000000000000000]
r_V_8               (partselect       ) [ 0000000000000000000]
tmp_i               (zext             ) [ 0000000000000000000]
kh_mem_V_addr_1     (getelementptr    ) [ 0000000000001000000]
off_V               (trunc            ) [ 0000000000001000000]
this_assign_1       (icmp             ) [ 0000000000001110000]
StgValue_219        (br               ) [ 0000000000000000000]
StgValue_220        (br               ) [ 0000000000000000000]
StgValue_221        (call             ) [ 0000000000000000000]
kh_index_V_load     (load             ) [ 0000000000000000000]
tmp_13              (add              ) [ 0000000000000000000]
StgValue_224        (store            ) [ 0000000000000000000]
o_index_V_load_1    (load             ) [ 0000000000000000000]
tmp_14              (add              ) [ 0000000000000000000]
StgValue_227        (store            ) [ 0000000000000000000]
StgValue_228        (br               ) [ 0000000000000000000]
tmp_21              (icmp             ) [ 0000000000000000000]
sf                  (partselect       ) [ 0000000000000000000]
tmp                 (zext             ) [ 0000000000000000000]
words_per_out_V     (select           ) [ 0000000000000000000]
rhs_V_1_cast        (zext             ) [ 0000000000000001110]
tmp_31_cast         (zext             ) [ 0000000000000001110]
tmp_62_not          (icmp             ) [ 0000000000000000000]
brmerge             (or               ) [ 0000000000000000000]
tmp_35              (bitselect        ) [ 0000000000000000000]
brmerge_not         (xor              ) [ 0000000000000000000]
brmerge1            (or               ) [ 0000000000000001110]
StgValue_240        (br               ) [ 0000000000011111110]
kh_word_V           (load             ) [ 0000000000000000000]
tmp_45_i            (icmp             ) [ 0000000000000000000]
loc_V               (trunc            ) [ 0000000000000000000]
tmp_46_i            (icmp             ) [ 0000000000000000000]
loc_V_1             (partselect       ) [ 0000000000000000000]
tmp_47_i            (icmp             ) [ 0000000000000000000]
loc_V_2             (partselect       ) [ 0000000000000000000]
loc_V_3             (partselect       ) [ 0000000000000000000]
sel_tmp1            (xor              ) [ 0000000000000000000]
sel_tmp2            (and              ) [ 0000000000000000000]
sel_tmp6_demorgan   (or               ) [ 0000000000000000000]
sel_tmp6            (xor              ) [ 0000000000000000000]
sel_tmp7            (and              ) [ 0000000000000000000]
newSel              (select           ) [ 0000000000000000000]
or_cond             (or               ) [ 0000000000000000000]
newSel1             (select           ) [ 0000000000000000000]
nc_V                (select           ) [ 0000000000000110000]
o_index_V_load_4    (load             ) [ 0000000000000010000]
StgValue_260        (specloopname     ) [ 0000000000000000000]
tmp_17              (specregionbegin  ) [ 0000000000000000000]
StgValue_262        (speclooptripcount) [ 0000000000000000000]
StgValue_263        (call             ) [ 0000000000000000000]
t_V                 (load             ) [ 0000000000000000000]
tmp_18              (add              ) [ 0000000000000000000]
StgValue_266        (store            ) [ 0000000000000000000]
t_V_1               (load             ) [ 0000000000000000000]
tmp_19              (add              ) [ 0000000000000000000]
StgValue_269        (store            ) [ 0000000000000000000]
empty_48            (specregionend    ) [ 0000000000000000000]
StgValue_271        (br               ) [ 0000000000111110000]
p_0590_2            (phi              ) [ 0000000000000001110]
p_0586_2            (phi              ) [ 0000000000000001110]
p_8                 (phi              ) [ 0000000000000001110]
exitcond1           (icmp             ) [ 0000000000000001110]
i_V_4               (add              ) [ 0000000000010001110]
StgValue_277        (br               ) [ 0000000000000000000]
StgValue_278        (specloopname     ) [ 0000000000000000000]
tmp_22              (specregionbegin  ) [ 0000000000000000000]
StgValue_280        (speclooptripcount) [ 0000000000000000000]
StgValue_281        (specpipeline     ) [ 0000000000000000000]
StgValue_282        (br               ) [ 0000000000000000000]
r_V_1               (partselect       ) [ 0000000000000000000]
lhs_V_1_cast        (zext             ) [ 0000000000000000000]
r_V_5               (mul              ) [ 0000000000000000000]
rhs_V_2_cast        (zext             ) [ 0000000000000000000]
r_V_9               (add              ) [ 0000000000000000000]
tmp_24              (zext             ) [ 0000000000000000000]
tmp_37              (trunc            ) [ 0000000000000001100]
dmem_V_0_0_addr_4   (getelementptr    ) [ 0000000000000001100]
dmem_V_0_1_addr_4   (getelementptr    ) [ 0000000000000001100]
dmem_V_1_0_addr_4   (getelementptr    ) [ 0000000000000001100]
dmem_V_1_1_addr_4   (getelementptr    ) [ 0000000000000001100]
r_V_7               (partselect       ) [ 0000000000000000000]
tmp_23              (zext             ) [ 0000000000000000000]
tmp_36              (trunc            ) [ 0000000000000001100]
dmem_V_0_0_addr_3   (getelementptr    ) [ 0000000000000001100]
dmem_V_0_1_addr_3   (getelementptr    ) [ 0000000000000001100]
dmem_V_1_0_addr_3   (getelementptr    ) [ 0000000000000001100]
dmem_V_1_1_addr_3   (getelementptr    ) [ 0000000000000001100]
img_off_V_1         (add              ) [ 0000000000000000000]
tmp_37_cast         (zext             ) [ 0000000000000000000]
tmp_25              (icmp             ) [ 0000000000000000000]
img_idx_V_1         (add              ) [ 0000000000000000000]
p_0590_2_49         (select           ) [ 0000000000010001110]
p_3                 (select           ) [ 0000000000010001110]
empty_50            (specregionend    ) [ 0000000000000000000]
StgValue_316        (br               ) [ 0000000000010001110]
dmem_V_0_1_load_1   (load             ) [ 0000000000000000000]
dmem_V_0_0_load_1   (load             ) [ 0000000000000000000]
dmem_V_1_1_load_1   (load             ) [ 0000000000000000000]
dmem_V_1_0_load_1   (load             ) [ 0000000000000000000]
sel_tmp4            (xor              ) [ 0000000000000000000]
sel_tmp5            (and              ) [ 0000000000000000000]
sel_tmp8            (and              ) [ 0000000000000000000]
newSel6             (select           ) [ 0000000000000000000]
newSel7             (select           ) [ 0000000000000000000]
newSel8             (select           ) [ 0000000000000001010]
dmem_V_0_1_load     (load             ) [ 0000000000000000000]
dmem_V_0_0_load     (load             ) [ 0000000000000000000]
dmem_V_1_1_load     (load             ) [ 0000000000000000000]
dmem_V_1_0_load     (load             ) [ 0000000000000000000]
sel_tmp9            (xor              ) [ 0000000000000000000]
sel_tmp             (and              ) [ 0000000000000000000]
sel_tmp3            (and              ) [ 0000000000000000000]
newSel3             (select           ) [ 0000000000000000000]
newSel4             (select           ) [ 0000000000000000000]
newSel5             (select           ) [ 0000000000000001010]
StgValue_337        (write            ) [ 0000000000000000000]
StgValue_338        (br               ) [ 0000000000000000000]
StgValue_339        (write            ) [ 0000000000000000000]
StgValue_340        (br               ) [ 0000000000000000000]
StgValue_341        (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wt_i_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_i_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kh_i_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kh_i_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dmem_i_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_i_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dmem_o_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_o_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="n_inputs_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_inputs_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="n_outputs_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_outputs_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_words_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_words_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_words_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_words_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer_mode_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_mode_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dmem_mode_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_mode_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="width_mode_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_mode_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="norm_mode_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_mode_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kh_index_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kh_index_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="o_index_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_index_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kh_mem_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kh_mem_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="wt_mem_V_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_mem_V_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="wt_mem_V_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_mem_V_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="dmem_V_0_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_V_0_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="dmem_V_0_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_V_0_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dmem_V_1_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_V_1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="dmem_V_1_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_V_1_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="wt_addr_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_addr_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="wt_offset_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_offset_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="outword_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outword_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bin_dense"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fp_conv"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bin_conv"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str53"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="188" class="1004" name="norm_mode_V_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2" slack="0"/>
<pin id="190" dir="0" index="1" bw="2" slack="0"/>
<pin id="191" dir="1" index="2" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="norm_mode_V_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="width_mode_V_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="2" slack="0"/>
<pin id="196" dir="0" index="1" bw="2" slack="0"/>
<pin id="197" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_mode_V_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="dmem_mode_V_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dmem_mode_V_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="layer_mode_V_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="0"/>
<pin id="208" dir="0" index="1" bw="3" slack="0"/>
<pin id="209" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_mode_V_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="output_words_V_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="0"/>
<pin id="215" dir="1" index="2" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_words_V_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="input_words_V_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="0"/>
<pin id="221" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_words_V_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="n_outputs_V_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="0"/>
<pin id="227" dir="1" index="2" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_outputs_V_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="n_inputs_V_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="1" index="2" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_inputs_V_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dmem_i_V_read_2/3 dmem_i_V_read_1/3 dmem_i_V_read/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="wt_i_V_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="0"/>
<pin id="245" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wt_i_V_read/6 "/>
</bind>
</comp>

<comp id="248" class="1004" name="kh_i_V_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="0"/>
<pin id="251" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kh_i_V_read/9 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_write_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="0" slack="0"/>
<pin id="256" dir="0" index="1" bw="64" slack="0"/>
<pin id="257" dir="0" index="2" bw="64" slack="1"/>
<pin id="258" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_337/17 StgValue_339/17 "/>
</bind>
</comp>

<comp id="261" class="1004" name="dmem_V_0_0_addr_2_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="15" slack="0"/>
<pin id="265" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_0_0_addr_2/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="dmem_V_0_1_addr_2_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="15" slack="0"/>
<pin id="272" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_0_1_addr_2/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="dmem_V_1_0_addr_2_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="15" slack="0"/>
<pin id="279" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_1_0_addr_2/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="dmem_V_1_1_addr_2_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="15" slack="0"/>
<pin id="286" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_1_1_addr_2/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="10" slack="0"/>
<pin id="291" dir="0" index="1" bw="64" slack="0"/>
<pin id="292" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_120/3 StgValue_135/3 StgValue_150/3 dmem_V_0_0_load_1/15 dmem_V_0_0_load/15 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_access_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="10" slack="0"/>
<pin id="297" dir="0" index="1" bw="64" slack="0"/>
<pin id="298" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_122/3 StgValue_137/3 StgValue_152/3 dmem_V_0_1_load_1/15 dmem_V_0_1_load/15 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="0"/>
<pin id="303" dir="0" index="1" bw="64" slack="0"/>
<pin id="304" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_124/3 StgValue_139/3 StgValue_154/3 dmem_V_1_0_load_1/15 dmem_V_1_0_load/15 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_access_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="10" slack="0"/>
<pin id="309" dir="0" index="1" bw="64" slack="0"/>
<pin id="310" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_126/3 StgValue_141/3 StgValue_156/3 dmem_V_1_1_load_1/15 dmem_V_1_1_load/15 "/>
</bind>
</comp>

<comp id="313" class="1004" name="dmem_V_0_0_addr_1_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="10" slack="0"/>
<pin id="317" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_0_0_addr_1/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="dmem_V_0_1_addr_1_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="10" slack="0"/>
<pin id="324" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_0_1_addr_1/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="dmem_V_1_0_addr_1_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="10" slack="0"/>
<pin id="331" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_1_0_addr_1/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="dmem_V_1_1_addr_1_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="10" slack="0"/>
<pin id="338" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_1_1_addr_1/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="dmem_V_0_0_addr_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="17" slack="0"/>
<pin id="349" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_0_0_addr/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="dmem_V_0_1_addr_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="17" slack="0"/>
<pin id="356" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_0_1_addr/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="dmem_V_1_0_addr_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="17" slack="0"/>
<pin id="363" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_1_0_addr/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="dmem_V_1_1_addr_gep_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="17" slack="0"/>
<pin id="370" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_1_1_addr/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="wt_mem_V_0_addr_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="12" slack="0"/>
<pin id="381" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_mem_V_0_addr/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="wt_mem_V_1_addr_gep_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="0" index="2" bw="12" slack="0"/>
<pin id="388" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_mem_V_1_addr/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="StgValue_176_access_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="12" slack="0"/>
<pin id="393" dir="0" index="1" bw="64" slack="0"/>
<pin id="394" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_176/6 "/>
</bind>
</comp>

<comp id="397" class="1004" name="StgValue_178_access_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="12" slack="0"/>
<pin id="399" dir="0" index="1" bw="64" slack="0"/>
<pin id="400" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_178/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="kh_mem_V_addr_gep_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="64" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="0" index="2" bw="7" slack="0"/>
<pin id="407" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kh_mem_V_addr/9 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_access_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="6" slack="0"/>
<pin id="412" dir="0" index="1" bw="64" slack="0"/>
<pin id="413" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_192/9 kh_word_V/11 "/>
</bind>
</comp>

<comp id="416" class="1004" name="kh_mem_V_addr_1_gep_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="14" slack="0"/>
<pin id="420" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kh_mem_V_addr_1/11 "/>
</bind>
</comp>

<comp id="424" class="1004" name="dmem_V_0_0_addr_4_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="20" slack="0"/>
<pin id="428" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_0_0_addr_4/15 "/>
</bind>
</comp>

<comp id="431" class="1004" name="dmem_V_0_1_addr_4_gep_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="64" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="20" slack="0"/>
<pin id="435" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_0_1_addr_4/15 "/>
</bind>
</comp>

<comp id="438" class="1004" name="dmem_V_1_0_addr_4_gep_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="64" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="20" slack="0"/>
<pin id="442" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_1_0_addr_4/15 "/>
</bind>
</comp>

<comp id="445" class="1004" name="dmem_V_1_1_addr_4_gep_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="64" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="0" index="2" bw="20" slack="0"/>
<pin id="449" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_1_1_addr_4/15 "/>
</bind>
</comp>

<comp id="456" class="1004" name="dmem_V_0_0_addr_3_gep_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="64" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="0" index="2" bw="15" slack="0"/>
<pin id="460" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_0_0_addr_3/15 "/>
</bind>
</comp>

<comp id="463" class="1004" name="dmem_V_0_1_addr_3_gep_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="64" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="0" index="2" bw="15" slack="0"/>
<pin id="467" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_0_1_addr_3/15 "/>
</bind>
</comp>

<comp id="470" class="1004" name="dmem_V_1_0_addr_3_gep_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="64" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="0" index="2" bw="15" slack="0"/>
<pin id="474" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_1_0_addr_3/15 "/>
</bind>
</comp>

<comp id="477" class="1004" name="dmem_V_1_1_addr_3_gep_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="64" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="0" index="2" bw="15" slack="0"/>
<pin id="481" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_1_1_addr_3/15 "/>
</bind>
</comp>

<comp id="488" class="1005" name="p_9_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="6"/>
<pin id="490" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="p_9 (phireg) "/>
</bind>
</comp>

<comp id="491" class="1004" name="p_9_phi_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="494" dir="0" index="2" bw="1" slack="0"/>
<pin id="495" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="496" dir="1" index="4" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_9/1 "/>
</bind>
</comp>

<comp id="499" class="1005" name="p_1_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="16" slack="1"/>
<pin id="501" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_1 (phireg) "/>
</bind>
</comp>

<comp id="503" class="1004" name="p_1_phi_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="1"/>
<pin id="505" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="506" dir="0" index="2" bw="16" slack="0"/>
<pin id="507" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="508" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_1/2 "/>
</bind>
</comp>

<comp id="510" class="1005" name="p_2_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="10" slack="1"/>
<pin id="512" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_2 (phireg) "/>
</bind>
</comp>

<comp id="514" class="1004" name="p_2_phi_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="1"/>
<pin id="516" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="517" dir="0" index="2" bw="10" slack="0"/>
<pin id="518" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="519" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_2/2 "/>
</bind>
</comp>

<comp id="521" class="1005" name="p_4_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="16" slack="1"/>
<pin id="523" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_4 (phireg) "/>
</bind>
</comp>

<comp id="525" class="1004" name="p_4_phi_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="528" dir="0" index="2" bw="16" slack="0"/>
<pin id="529" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="530" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_4/2 "/>
</bind>
</comp>

<comp id="532" class="1005" name="p_5_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="13" slack="1"/>
<pin id="534" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_5 (phireg) "/>
</bind>
</comp>

<comp id="536" class="1004" name="p_5_phi_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="13" slack="0"/>
<pin id="538" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="539" dir="0" index="2" bw="1" slack="1"/>
<pin id="540" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="541" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_5/5 "/>
</bind>
</comp>

<comp id="543" class="1005" name="p_6_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="7" slack="1"/>
<pin id="545" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_6 (phireg) "/>
</bind>
</comp>

<comp id="547" class="1004" name="p_6_phi_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="7" slack="0"/>
<pin id="549" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="550" dir="0" index="2" bw="1" slack="1"/>
<pin id="551" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="552" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_6/8 "/>
</bind>
</comp>

<comp id="555" class="1005" name="p_7_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="10" slack="1"/>
<pin id="557" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_7 (phireg) "/>
</bind>
</comp>

<comp id="559" class="1004" name="p_7_phi_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="10" slack="0"/>
<pin id="561" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="562" dir="0" index="2" bw="1" slack="1"/>
<pin id="563" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="564" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_7/11 "/>
</bind>
</comp>

<comp id="566" class="1005" name="p_0590_2_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="16" slack="1"/>
<pin id="568" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_0590_2 (phireg) "/>
</bind>
</comp>

<comp id="570" class="1004" name="p_0590_2_phi_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="1"/>
<pin id="572" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="573" dir="0" index="2" bw="16" slack="0"/>
<pin id="574" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="575" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0590_2/15 "/>
</bind>
</comp>

<comp id="577" class="1005" name="p_0586_2_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="10" slack="1"/>
<pin id="579" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_0586_2 (phireg) "/>
</bind>
</comp>

<comp id="581" class="1004" name="p_0586_2_phi_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="1"/>
<pin id="583" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="584" dir="0" index="2" bw="10" slack="0"/>
<pin id="585" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="586" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0586_2/15 "/>
</bind>
</comp>

<comp id="588" class="1005" name="p_8_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="16" slack="1"/>
<pin id="590" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_8 (phireg) "/>
</bind>
</comp>

<comp id="592" class="1004" name="p_8_phi_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="1"/>
<pin id="594" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="595" dir="0" index="2" bw="16" slack="0"/>
<pin id="596" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="597" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_8/15 "/>
</bind>
</comp>

<comp id="599" class="1004" name="grp_bin_conv_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="0" slack="0"/>
<pin id="601" dir="0" index="1" bw="64" slack="0"/>
<pin id="602" dir="0" index="2" bw="64" slack="0"/>
<pin id="603" dir="0" index="3" bw="16" slack="1"/>
<pin id="604" dir="0" index="4" bw="64" slack="0"/>
<pin id="605" dir="0" index="5" bw="64" slack="0"/>
<pin id="606" dir="0" index="6" bw="64" slack="0"/>
<pin id="607" dir="0" index="7" bw="64" slack="0"/>
<pin id="608" dir="0" index="8" bw="1" slack="9"/>
<pin id="609" dir="0" index="9" bw="1" slack="9"/>
<pin id="610" dir="0" index="10" bw="16" slack="9"/>
<pin id="611" dir="0" index="11" bw="16" slack="0"/>
<pin id="612" dir="0" index="12" bw="1" slack="2"/>
<pin id="613" dir="0" index="13" bw="2" slack="9"/>
<pin id="614" dir="0" index="14" bw="2" slack="9"/>
<pin id="615" dir="0" index="15" bw="16" slack="0"/>
<pin id="616" dir="0" index="16" bw="3" slack="0"/>
<pin id="617" dir="0" index="17" bw="64" slack="0"/>
<pin id="618" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_259/13 "/>
</bind>
</comp>

<comp id="629" class="1004" name="grp_fp_conv_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="0" slack="0"/>
<pin id="631" dir="0" index="1" bw="64" slack="0"/>
<pin id="632" dir="0" index="2" bw="64" slack="0"/>
<pin id="633" dir="0" index="3" bw="64" slack="0"/>
<pin id="634" dir="0" index="4" bw="64" slack="0"/>
<pin id="635" dir="0" index="5" bw="64" slack="0"/>
<pin id="636" dir="0" index="6" bw="64" slack="0"/>
<pin id="637" dir="0" index="7" bw="64" slack="0"/>
<pin id="638" dir="0" index="8" bw="1" slack="6"/>
<pin id="639" dir="0" index="9" bw="1" slack="6"/>
<pin id="640" dir="0" index="10" bw="1" slack="6"/>
<pin id="641" dir="0" index="11" bw="16" slack="0"/>
<pin id="642" dir="0" index="12" bw="16" slack="6"/>
<pin id="643" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_201/10 "/>
</bind>
</comp>

<comp id="653" class="1004" name="grp_bin_dense_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="0" slack="0"/>
<pin id="655" dir="0" index="1" bw="64" slack="0"/>
<pin id="656" dir="0" index="2" bw="64" slack="0"/>
<pin id="657" dir="0" index="3" bw="64" slack="0"/>
<pin id="658" dir="0" index="4" bw="64" slack="0"/>
<pin id="659" dir="0" index="5" bw="64" slack="0"/>
<pin id="660" dir="0" index="6" bw="64" slack="0"/>
<pin id="661" dir="0" index="7" bw="64" slack="0"/>
<pin id="662" dir="0" index="8" bw="2" slack="6"/>
<pin id="663" dir="0" index="9" bw="1" slack="6"/>
<pin id="664" dir="0" index="10" bw="1" slack="6"/>
<pin id="665" dir="0" index="11" bw="16" slack="0"/>
<pin id="666" dir="0" index="12" bw="16" slack="6"/>
<pin id="667" dir="0" index="13" bw="16" slack="6"/>
<pin id="668" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_198/10 "/>
</bind>
</comp>

<comp id="677" class="1004" name="grp_load_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="16" slack="0"/>
<pin id="679" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 kh_index_V_load_2/11 kh_index_V_load/11 t_V/14 "/>
</bind>
</comp>

<comp id="681" class="1004" name="grp_load_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="16" slack="0"/>
<pin id="683" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o_index_V_load_2/10 o_index_V_load/10 o_index_V_load_3/11 o_index_V_load_1/11 o_index_V_load_4/13 t_V_1/14 "/>
</bind>
</comp>

<comp id="688" class="1004" name="grp_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="16" slack="0"/>
<pin id="690" dir="0" index="1" bw="16" slack="7"/>
<pin id="691" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/11 tmp_14/11 "/>
</bind>
</comp>

<comp id="693" class="1004" name="grp_store_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="16" slack="0"/>
<pin id="695" dir="0" index="1" bw="16" slack="0"/>
<pin id="696" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_205/11 StgValue_227/11 "/>
</bind>
</comp>

<comp id="699" class="1005" name="reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="16" slack="1"/>
<pin id="701" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="o_index_V_load_2 o_index_V_load "/>
</bind>
</comp>

<comp id="705" class="1004" name="layer_type_V_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="2" slack="0"/>
<pin id="707" dir="0" index="1" bw="3" slack="0"/>
<pin id="708" dir="0" index="2" bw="1" slack="0"/>
<pin id="709" dir="0" index="3" bw="3" slack="0"/>
<pin id="710" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="layer_type_V/1 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_26_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="3" slack="0"/>
<pin id="717" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_26/1 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_27_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="16" slack="0"/>
<pin id="721" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/1 "/>
</bind>
</comp>

<comp id="724" class="1004" name="p_Result_s_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="728" class="1004" name="StgValue_51_store_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="16" slack="0"/>
<pin id="731" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_51/1 "/>
</bind>
</comp>

<comp id="734" class="1004" name="StgValue_53_store_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="16" slack="0"/>
<pin id="737" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_53/1 "/>
</bind>
</comp>

<comp id="740" class="1004" name="StgValue_54_store_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="16" slack="0"/>
<pin id="743" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_54/1 "/>
</bind>
</comp>

<comp id="746" class="1004" name="d_o_idx_V_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="d_o_idx_V/1 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_s_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="3" slack="0"/>
<pin id="754" dir="0" index="1" bw="2" slack="0"/>
<pin id="755" dir="0" index="2" bw="1" slack="0"/>
<pin id="756" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_cast1_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="3" slack="0"/>
<pin id="762" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast1/1 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_cast_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="3" slack="0"/>
<pin id="766" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="768" class="1004" name="words_per_image_V_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="3" slack="0"/>
<pin id="771" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="words_per_image_V/1 "/>
</bind>
</comp>

<comp id="774" class="1004" name="tmp_1_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="2" slack="0"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_2_cast_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="5" slack="0"/>
<pin id="782" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/1 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp_4_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="2" slack="0"/>
<pin id="786" dir="0" index="1" bw="1" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="790" class="1004" name="exitcond_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="16" slack="0"/>
<pin id="792" dir="0" index="1" bw="16" slack="1"/>
<pin id="793" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="795" class="1004" name="i_V_2_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="16" slack="0"/>
<pin id="797" dir="0" index="1" bw="1" slack="0"/>
<pin id="798" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_2/2 "/>
</bind>
</comp>

<comp id="801" class="1004" name="r_V_10_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="16" slack="0"/>
<pin id="803" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="r_V_10/2 "/>
</bind>
</comp>

<comp id="805" class="1004" name="r_V_6_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="15" slack="0"/>
<pin id="807" dir="0" index="1" bw="16" slack="0"/>
<pin id="808" dir="0" index="2" bw="1" slack="0"/>
<pin id="809" dir="0" index="3" bw="5" slack="0"/>
<pin id="810" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_6/2 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_32_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="16" slack="0"/>
<pin id="817" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_31_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="16" slack="0"/>
<pin id="822" dir="0" index="2" bw="5" slack="0"/>
<pin id="823" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/2 "/>
</bind>
</comp>

<comp id="827" class="1004" name="r_V_s_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="15" slack="0"/>
<pin id="829" dir="0" index="1" bw="16" slack="0"/>
<pin id="830" dir="0" index="2" bw="1" slack="0"/>
<pin id="831" dir="0" index="3" bw="5" slack="0"/>
<pin id="832" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_s/2 "/>
</bind>
</comp>

<comp id="837" class="1004" name="r_V_11_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="15" slack="0"/>
<pin id="839" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_11/2 "/>
</bind>
</comp>

<comp id="841" class="1004" name="r_V_2_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="15" slack="0"/>
<pin id="843" dir="0" index="1" bw="3" slack="1"/>
<pin id="844" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_2/2 "/>
</bind>
</comp>

<comp id="846" class="1004" name="lhs_V_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="16" slack="0"/>
<pin id="848" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="850" class="1004" name="rhs_V_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="10" slack="0"/>
<pin id="852" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="854" class="1004" name="r_V_3_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="10" slack="0"/>
<pin id="856" dir="0" index="1" bw="16" slack="0"/>
<pin id="857" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_3/2 "/>
</bind>
</comp>

<comp id="860" class="1004" name="tmp_29_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="16" slack="0"/>
<pin id="862" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="864" class="1004" name="img_off_V_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="10" slack="0"/>
<pin id="866" dir="0" index="1" bw="1" slack="0"/>
<pin id="867" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="img_off_V/2 "/>
</bind>
</comp>

<comp id="870" class="1004" name="tmp_28_cast_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="10" slack="0"/>
<pin id="872" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/2 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_20_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="10" slack="0"/>
<pin id="876" dir="0" index="1" bw="5" slack="1"/>
<pin id="877" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="879" class="1004" name="img_idx_V_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="16" slack="0"/>
<pin id="881" dir="0" index="1" bw="1" slack="0"/>
<pin id="882" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="img_idx_V/2 "/>
</bind>
</comp>

<comp id="885" class="1004" name="p_s_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="0"/>
<pin id="887" dir="0" index="1" bw="16" slack="0"/>
<pin id="888" dir="0" index="2" bw="16" slack="0"/>
<pin id="889" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="893" class="1004" name="p_s_45_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="0"/>
<pin id="895" dir="0" index="1" bw="1" slack="0"/>
<pin id="896" dir="0" index="2" bw="10" slack="0"/>
<pin id="897" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s_45/2 "/>
</bind>
</comp>

<comp id="901" class="1004" name="tmp_10_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="15" slack="1"/>
<pin id="903" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp_2_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="10" slack="1"/>
<pin id="910" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="915" class="1004" name="tmp_3_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="17" slack="1"/>
<pin id="917" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="922" class="1004" name="tmp_5_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="13" slack="0"/>
<pin id="924" dir="0" index="1" bw="13" slack="0"/>
<pin id="925" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="928" class="1004" name="i_V_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="13" slack="0"/>
<pin id="930" dir="0" index="1" bw="1" slack="0"/>
<pin id="931" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/5 "/>
</bind>
</comp>

<comp id="934" class="1004" name="r_V_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="12" slack="0"/>
<pin id="936" dir="0" index="1" bw="13" slack="0"/>
<pin id="937" dir="0" index="2" bw="1" slack="0"/>
<pin id="938" dir="0" index="3" bw="5" slack="0"/>
<pin id="939" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="944" class="1004" name="tmp_30_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="13" slack="0"/>
<pin id="946" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_30/5 "/>
</bind>
</comp>

<comp id="948" class="1004" name="tmp_9_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="12" slack="1"/>
<pin id="950" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="953" class="1004" name="tmp_7_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="7" slack="0"/>
<pin id="955" dir="0" index="1" bw="7" slack="0"/>
<pin id="956" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="959" class="1004" name="i_V_1_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="7" slack="0"/>
<pin id="961" dir="0" index="1" bw="1" slack="0"/>
<pin id="962" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_1/8 "/>
</bind>
</comp>

<comp id="965" class="1004" name="tmp_12_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="7" slack="1"/>
<pin id="967" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/9 "/>
</bind>
</comp>

<comp id="970" class="1004" name="tmp_25_cast_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="10" slack="0"/>
<pin id="972" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_cast/11 "/>
</bind>
</comp>

<comp id="974" class="1004" name="tmp_16_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="10" slack="0"/>
<pin id="976" dir="0" index="1" bw="16" slack="7"/>
<pin id="977" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/11 "/>
</bind>
</comp>

<comp id="979" class="1004" name="i_V_3_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="10" slack="0"/>
<pin id="981" dir="0" index="1" bw="1" slack="0"/>
<pin id="982" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_3/11 "/>
</bind>
</comp>

<comp id="985" class="1004" name="r_V_8_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="14" slack="0"/>
<pin id="987" dir="0" index="1" bw="16" slack="0"/>
<pin id="988" dir="0" index="2" bw="3" slack="0"/>
<pin id="989" dir="0" index="3" bw="5" slack="0"/>
<pin id="990" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_8/11 "/>
</bind>
</comp>

<comp id="995" class="1004" name="tmp_i_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="14" slack="0"/>
<pin id="997" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/11 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="off_V_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="16" slack="0"/>
<pin id="1002" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="off_V/11 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="this_assign_1_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="10" slack="0"/>
<pin id="1006" dir="0" index="1" bw="1" slack="0"/>
<pin id="1007" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="this_assign_1/11 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="tmp_13_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="16" slack="0"/>
<pin id="1012" dir="0" index="1" bw="16" slack="7"/>
<pin id="1013" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/11 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="StgValue_224_store_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="16" slack="0"/>
<pin id="1017" dir="0" index="1" bw="16" slack="0"/>
<pin id="1018" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_224/11 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="tmp_21_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="2" slack="7"/>
<pin id="1023" dir="0" index="1" bw="2" slack="0"/>
<pin id="1024" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21/11 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="sf_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="3" slack="0"/>
<pin id="1028" dir="0" index="1" bw="5" slack="7"/>
<pin id="1029" dir="0" index="2" bw="3" slack="0"/>
<pin id="1030" dir="0" index="3" bw="4" slack="0"/>
<pin id="1031" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sf/11 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="tmp_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="3" slack="0"/>
<pin id="1037" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="words_per_out_V_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="0"/>
<pin id="1041" dir="0" index="1" bw="5" slack="7"/>
<pin id="1042" dir="0" index="2" bw="3" slack="0"/>
<pin id="1043" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="words_per_out_V/11 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="rhs_V_1_cast_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="5" slack="0"/>
<pin id="1048" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1_cast/11 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="tmp_31_cast_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="5" slack="0"/>
<pin id="1052" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31_cast/11 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="tmp_62_not_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="2" slack="7"/>
<pin id="1056" dir="0" index="1" bw="1" slack="0"/>
<pin id="1057" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_62_not/11 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="brmerge_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="0"/>
<pin id="1061" dir="0" index="1" bw="1" slack="0"/>
<pin id="1062" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/11 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="tmp_35_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="0"/>
<pin id="1067" dir="0" index="1" bw="3" slack="7"/>
<pin id="1068" dir="0" index="2" bw="3" slack="0"/>
<pin id="1069" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/11 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="brmerge_not_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="0"/>
<pin id="1074" dir="0" index="1" bw="1" slack="0"/>
<pin id="1075" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_not/11 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="brmerge1_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="0"/>
<pin id="1080" dir="0" index="1" bw="1" slack="0"/>
<pin id="1081" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge1/11 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="tmp_45_i_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="2" slack="1"/>
<pin id="1086" dir="0" index="1" bw="1" slack="0"/>
<pin id="1087" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_45_i/12 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="loc_V_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="64" slack="0"/>
<pin id="1091" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V/12 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="tmp_46_i_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="2" slack="1"/>
<pin id="1095" dir="0" index="1" bw="1" slack="0"/>
<pin id="1096" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_46_i/12 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="loc_V_1_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="16" slack="0"/>
<pin id="1100" dir="0" index="1" bw="64" slack="0"/>
<pin id="1101" dir="0" index="2" bw="6" slack="0"/>
<pin id="1102" dir="0" index="3" bw="6" slack="0"/>
<pin id="1103" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_1/12 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="tmp_47_i_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="2" slack="1"/>
<pin id="1110" dir="0" index="1" bw="2" slack="0"/>
<pin id="1111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_47_i/12 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="loc_V_2_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="16" slack="0"/>
<pin id="1115" dir="0" index="1" bw="64" slack="0"/>
<pin id="1116" dir="0" index="2" bw="7" slack="0"/>
<pin id="1117" dir="0" index="3" bw="7" slack="0"/>
<pin id="1118" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_2/12 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="loc_V_3_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="16" slack="0"/>
<pin id="1125" dir="0" index="1" bw="64" slack="0"/>
<pin id="1126" dir="0" index="2" bw="7" slack="0"/>
<pin id="1127" dir="0" index="3" bw="7" slack="0"/>
<pin id="1128" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_3/12 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="sel_tmp1_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="1" slack="0"/>
<pin id="1135" dir="0" index="1" bw="1" slack="0"/>
<pin id="1136" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/12 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="sel_tmp2_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="1" slack="0"/>
<pin id="1141" dir="0" index="1" bw="1" slack="0"/>
<pin id="1142" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/12 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="sel_tmp6_demorgan_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="1" slack="0"/>
<pin id="1147" dir="0" index="1" bw="1" slack="0"/>
<pin id="1148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_demorgan/12 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="sel_tmp6_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="1" slack="0"/>
<pin id="1153" dir="0" index="1" bw="1" slack="0"/>
<pin id="1154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/12 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="sel_tmp7_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="0"/>
<pin id="1159" dir="0" index="1" bw="1" slack="0"/>
<pin id="1160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/12 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="newSel_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="1" slack="0"/>
<pin id="1165" dir="0" index="1" bw="16" slack="0"/>
<pin id="1166" dir="0" index="2" bw="16" slack="0"/>
<pin id="1167" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/12 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="or_cond_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="1" slack="0"/>
<pin id="1173" dir="0" index="1" bw="1" slack="0"/>
<pin id="1174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/12 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="newSel1_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="1" slack="0"/>
<pin id="1179" dir="0" index="1" bw="16" slack="0"/>
<pin id="1180" dir="0" index="2" bw="16" slack="0"/>
<pin id="1181" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/12 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="nc_V_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="1" slack="0"/>
<pin id="1187" dir="0" index="1" bw="16" slack="0"/>
<pin id="1188" dir="0" index="2" bw="16" slack="0"/>
<pin id="1189" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nc_V/12 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="tmp_18_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="1" slack="0"/>
<pin id="1195" dir="0" index="1" bw="16" slack="0"/>
<pin id="1196" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/14 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="StgValue_266_store_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="16" slack="0"/>
<pin id="1201" dir="0" index="1" bw="16" slack="0"/>
<pin id="1202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_266/14 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="tmp_19_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="1" slack="0"/>
<pin id="1207" dir="0" index="1" bw="16" slack="0"/>
<pin id="1208" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/14 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="StgValue_269_store_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="16" slack="0"/>
<pin id="1213" dir="0" index="1" bw="16" slack="0"/>
<pin id="1214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_269/14 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="exitcond1_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="16" slack="0"/>
<pin id="1219" dir="0" index="1" bw="16" slack="8"/>
<pin id="1220" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/15 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="i_V_4_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="16" slack="0"/>
<pin id="1224" dir="0" index="1" bw="1" slack="0"/>
<pin id="1225" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_4/15 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="r_V_1_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="15" slack="0"/>
<pin id="1230" dir="0" index="1" bw="16" slack="0"/>
<pin id="1231" dir="0" index="2" bw="1" slack="0"/>
<pin id="1232" dir="0" index="3" bw="5" slack="0"/>
<pin id="1233" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_1/15 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="lhs_V_1_cast_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="15" slack="0"/>
<pin id="1240" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1_cast/15 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="rhs_V_2_cast_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="10" slack="0"/>
<pin id="1244" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2_cast/15 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="tmp_24_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="20" slack="0"/>
<pin id="1248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24/15 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="tmp_37_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="16" slack="0"/>
<pin id="1255" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_37/15 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="r_V_7_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="15" slack="0"/>
<pin id="1259" dir="0" index="1" bw="16" slack="0"/>
<pin id="1260" dir="0" index="2" bw="1" slack="0"/>
<pin id="1261" dir="0" index="3" bw="5" slack="0"/>
<pin id="1262" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_7/15 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="tmp_23_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="15" slack="0"/>
<pin id="1269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23/15 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="tmp_36_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="16" slack="0"/>
<pin id="1277" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_36/15 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="img_off_V_1_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="10" slack="0"/>
<pin id="1281" dir="0" index="1" bw="1" slack="0"/>
<pin id="1282" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="img_off_V_1/15 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="tmp_37_cast_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="10" slack="0"/>
<pin id="1287" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37_cast/15 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="tmp_25_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="10" slack="0"/>
<pin id="1291" dir="0" index="1" bw="5" slack="1"/>
<pin id="1292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/15 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="img_idx_V_1_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="16" slack="0"/>
<pin id="1296" dir="0" index="1" bw="1" slack="0"/>
<pin id="1297" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="img_idx_V_1/15 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="p_0590_2_49_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="1" slack="0"/>
<pin id="1302" dir="0" index="1" bw="16" slack="0"/>
<pin id="1303" dir="0" index="2" bw="16" slack="0"/>
<pin id="1304" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0590_2_49/15 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="p_3_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="1" slack="0"/>
<pin id="1310" dir="0" index="1" bw="1" slack="0"/>
<pin id="1311" dir="0" index="2" bw="10" slack="0"/>
<pin id="1312" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_3/15 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="sel_tmp4_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="1" slack="1"/>
<pin id="1318" dir="0" index="1" bw="1" slack="0"/>
<pin id="1319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp4/16 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="sel_tmp5_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="1" slack="9"/>
<pin id="1323" dir="0" index="1" bw="1" slack="0"/>
<pin id="1324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5/16 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="sel_tmp8_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="1" slack="1"/>
<pin id="1328" dir="0" index="1" bw="1" slack="9"/>
<pin id="1329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/16 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="newSel6_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="1" slack="0"/>
<pin id="1332" dir="0" index="1" bw="64" slack="0"/>
<pin id="1333" dir="0" index="2" bw="64" slack="0"/>
<pin id="1334" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel6/16 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="newSel7_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="1" slack="0"/>
<pin id="1340" dir="0" index="1" bw="64" slack="0"/>
<pin id="1341" dir="0" index="2" bw="64" slack="0"/>
<pin id="1342" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel7/16 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="newSel8_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="1" slack="1"/>
<pin id="1348" dir="0" index="1" bw="64" slack="0"/>
<pin id="1349" dir="0" index="2" bw="64" slack="0"/>
<pin id="1350" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel8/16 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="sel_tmp9_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="1" slack="1"/>
<pin id="1355" dir="0" index="1" bw="1" slack="0"/>
<pin id="1356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp9/16 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="sel_tmp_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="1" slack="9"/>
<pin id="1360" dir="0" index="1" bw="1" slack="0"/>
<pin id="1361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp/16 "/>
</bind>
</comp>

<comp id="1363" class="1004" name="sel_tmp3_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="1" slack="1"/>
<pin id="1365" dir="0" index="1" bw="1" slack="9"/>
<pin id="1366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/16 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="newSel3_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="1" slack="0"/>
<pin id="1369" dir="0" index="1" bw="64" slack="0"/>
<pin id="1370" dir="0" index="2" bw="64" slack="0"/>
<pin id="1371" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel3/16 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="newSel4_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="1" slack="0"/>
<pin id="1377" dir="0" index="1" bw="64" slack="0"/>
<pin id="1378" dir="0" index="2" bw="64" slack="0"/>
<pin id="1379" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel4/16 "/>
</bind>
</comp>

<comp id="1383" class="1004" name="newSel5_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="1" slack="1"/>
<pin id="1385" dir="0" index="1" bw="64" slack="0"/>
<pin id="1386" dir="0" index="2" bw="64" slack="0"/>
<pin id="1387" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel5/16 "/>
</bind>
</comp>

<comp id="1390" class="1007" name="grp_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="15" slack="0"/>
<pin id="1392" dir="0" index="1" bw="5" slack="1"/>
<pin id="1393" dir="0" index="2" bw="10" slack="0"/>
<pin id="1394" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_5/15 r_V_9/15 "/>
</bind>
</comp>

<comp id="1398" class="1005" name="norm_mode_V_read_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="2" slack="7"/>
<pin id="1400" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="norm_mode_V_read "/>
</bind>
</comp>

<comp id="1404" class="1005" name="width_mode_V_read_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="2" slack="7"/>
<pin id="1406" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="width_mode_V_read "/>
</bind>
</comp>

<comp id="1410" class="1005" name="dmem_mode_V_read_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="1" slack="1"/>
<pin id="1412" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="dmem_mode_V_read "/>
</bind>
</comp>

<comp id="1419" class="1005" name="layer_mode_V_read_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="3" slack="7"/>
<pin id="1421" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="layer_mode_V_read "/>
</bind>
</comp>

<comp id="1424" class="1005" name="output_words_V_read_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="16" slack="8"/>
<pin id="1426" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="output_words_V_read "/>
</bind>
</comp>

<comp id="1429" class="1005" name="input_words_V_read_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="16" slack="1"/>
<pin id="1431" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_words_V_read "/>
</bind>
</comp>

<comp id="1434" class="1005" name="n_outputs_V_read_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="16" slack="6"/>
<pin id="1436" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="n_outputs_V_read "/>
</bind>
</comp>

<comp id="1443" class="1005" name="n_inputs_V_read_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="16" slack="6"/>
<pin id="1445" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="n_inputs_V_read "/>
</bind>
</comp>

<comp id="1449" class="1005" name="layer_type_V_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="2" slack="6"/>
<pin id="1451" dir="1" index="1" bw="2" slack="6"/>
</pin_list>
<bind>
<opset="layer_type_V "/>
</bind>
</comp>

<comp id="1457" class="1005" name="d_o_idx_V_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="1" slack="6"/>
<pin id="1459" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="d_o_idx_V "/>
</bind>
</comp>

<comp id="1466" class="1005" name="tmp_cast1_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="16" slack="1"/>
<pin id="1468" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast1 "/>
</bind>
</comp>

<comp id="1471" class="1005" name="words_per_image_V_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="5" slack="7"/>
<pin id="1473" dir="1" index="1" bw="5" slack="7"/>
</pin_list>
<bind>
<opset="words_per_image_V "/>
</bind>
</comp>

<comp id="1477" class="1005" name="tmp_1_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="1" slack="1"/>
<pin id="1479" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1481" class="1005" name="tmp_2_cast_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="11" slack="1"/>
<pin id="1483" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_cast "/>
</bind>
</comp>

<comp id="1486" class="1005" name="tmp_4_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="1" slack="1"/>
<pin id="1488" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1490" class="1005" name="exitcond_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="1" slack="1"/>
<pin id="1492" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="1494" class="1005" name="i_V_2_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="16" slack="0"/>
<pin id="1496" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i_V_2 "/>
</bind>
</comp>

<comp id="1499" class="1005" name="r_V_10_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="10" slack="1"/>
<pin id="1501" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_V_10 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="r_V_6_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="15" slack="1"/>
<pin id="1506" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="r_V_6 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="tmp_32_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="1" slack="1"/>
<pin id="1511" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="tmp_31_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="1" slack="1"/>
<pin id="1515" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="r_V_3_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="17" slack="1"/>
<pin id="1519" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="r_V_3 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="tmp_29_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="1" slack="1"/>
<pin id="1524" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="p_s_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="16" slack="0"/>
<pin id="1528" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="1531" class="1005" name="p_s_45_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="10" slack="0"/>
<pin id="1533" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="p_s_45 "/>
</bind>
</comp>

<comp id="1536" class="1005" name="tmp_5_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="1" slack="1"/>
<pin id="1538" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="i_V_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="13" slack="0"/>
<pin id="1542" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1545" class="1005" name="r_V_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="12" slack="1"/>
<pin id="1547" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1550" class="1005" name="tmp_30_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="1" slack="1"/>
<pin id="1552" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="tmp_7_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="1" slack="1"/>
<pin id="1556" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1558" class="1005" name="i_V_1_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="7" slack="0"/>
<pin id="1560" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_V_1 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="tmp_16_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="1" slack="1"/>
<pin id="1565" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="i_V_3_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="10" slack="0"/>
<pin id="1569" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_V_3 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="kh_mem_V_addr_1_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="6" slack="1"/>
<pin id="1574" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="kh_mem_V_addr_1 "/>
</bind>
</comp>

<comp id="1577" class="1005" name="off_V_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="2" slack="1"/>
<pin id="1579" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="off_V "/>
</bind>
</comp>

<comp id="1584" class="1005" name="this_assign_1_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="1" slack="2"/>
<pin id="1586" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="this_assign_1 "/>
</bind>
</comp>

<comp id="1589" class="1005" name="rhs_V_1_cast_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="20" slack="1"/>
<pin id="1591" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V_1_cast "/>
</bind>
</comp>

<comp id="1594" class="1005" name="tmp_31_cast_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="11" slack="1"/>
<pin id="1596" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31_cast "/>
</bind>
</comp>

<comp id="1599" class="1005" name="brmerge1_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="1" slack="1"/>
<pin id="1601" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge1 "/>
</bind>
</comp>

<comp id="1603" class="1005" name="nc_V_reg_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="16" slack="1"/>
<pin id="1605" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="nc_V "/>
</bind>
</comp>

<comp id="1608" class="1005" name="o_index_V_load_4_reg_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="16" slack="1"/>
<pin id="1610" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="o_index_V_load_4 "/>
</bind>
</comp>

<comp id="1613" class="1005" name="exitcond1_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="1" slack="1"/>
<pin id="1615" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="i_V_4_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="16" slack="0"/>
<pin id="1619" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i_V_4 "/>
</bind>
</comp>

<comp id="1622" class="1005" name="tmp_37_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="1" slack="1"/>
<pin id="1624" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="1629" class="1005" name="dmem_V_0_0_addr_4_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="10" slack="1"/>
<pin id="1631" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dmem_V_0_0_addr_4 "/>
</bind>
</comp>

<comp id="1634" class="1005" name="dmem_V_0_1_addr_4_reg_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="10" slack="1"/>
<pin id="1636" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dmem_V_0_1_addr_4 "/>
</bind>
</comp>

<comp id="1639" class="1005" name="dmem_V_1_0_addr_4_reg_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="10" slack="1"/>
<pin id="1641" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dmem_V_1_0_addr_4 "/>
</bind>
</comp>

<comp id="1644" class="1005" name="dmem_V_1_1_addr_4_reg_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="10" slack="1"/>
<pin id="1646" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dmem_V_1_1_addr_4 "/>
</bind>
</comp>

<comp id="1649" class="1005" name="tmp_36_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="1" slack="1"/>
<pin id="1651" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1656" class="1005" name="dmem_V_0_0_addr_3_reg_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="10" slack="1"/>
<pin id="1658" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dmem_V_0_0_addr_3 "/>
</bind>
</comp>

<comp id="1661" class="1005" name="dmem_V_0_1_addr_3_reg_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="10" slack="1"/>
<pin id="1663" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dmem_V_0_1_addr_3 "/>
</bind>
</comp>

<comp id="1666" class="1005" name="dmem_V_1_0_addr_3_reg_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="10" slack="1"/>
<pin id="1668" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dmem_V_1_0_addr_3 "/>
</bind>
</comp>

<comp id="1671" class="1005" name="dmem_V_1_1_addr_3_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="10" slack="1"/>
<pin id="1673" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dmem_V_1_1_addr_3 "/>
</bind>
</comp>

<comp id="1676" class="1005" name="p_0590_2_49_reg_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="16" slack="0"/>
<pin id="1678" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_0590_2_49 "/>
</bind>
</comp>

<comp id="1681" class="1005" name="p_3_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="10" slack="0"/>
<pin id="1683" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="p_3 "/>
</bind>
</comp>

<comp id="1686" class="1005" name="newSel8_reg_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="64" slack="1"/>
<pin id="1688" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="newSel8 "/>
</bind>
</comp>

<comp id="1691" class="1005" name="newSel5_reg_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="64" slack="1"/>
<pin id="1693" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="newSel5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="192"><net_src comp="54" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="54" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="20" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="56" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="18" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="58" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="60" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="14" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="60" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="12" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="60" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="10" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="60" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="8" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="126" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="4" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="126" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="0" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="126" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="2" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="186" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="6" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="34" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="74" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="36" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="74" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="74" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="40" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="74" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="236" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="294"><net_src comp="261" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="236" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="300"><net_src comp="268" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="236" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="306"><net_src comp="275" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="236" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="312"><net_src comp="282" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="318"><net_src comp="34" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="74" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="325"><net_src comp="36" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="74" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="38" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="74" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="339"><net_src comp="40" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="74" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="313" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="342"><net_src comp="320" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="343"><net_src comp="327" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="344"><net_src comp="334" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="350"><net_src comp="34" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="74" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="357"><net_src comp="36" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="74" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="364"><net_src comp="38" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="74" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="371"><net_src comp="40" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="74" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="345" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="374"><net_src comp="352" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="375"><net_src comp="359" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="376"><net_src comp="366" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="382"><net_src comp="30" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="74" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="389"><net_src comp="32" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="74" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="395"><net_src comp="242" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="396"><net_src comp="377" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="242" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="402"><net_src comp="384" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="408"><net_src comp="28" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="74" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="414"><net_src comp="248" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="415"><net_src comp="403" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="421"><net_src comp="28" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="74" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="416" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="429"><net_src comp="34" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="74" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="436"><net_src comp="36" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="74" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="443"><net_src comp="38" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="74" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="450"><net_src comp="40" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="74" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="431" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="453"><net_src comp="424" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="454"><net_src comp="445" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="455"><net_src comp="438" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="461"><net_src comp="34" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="74" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="468"><net_src comp="36" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="74" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="475"><net_src comp="38" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="74" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="482"><net_src comp="40" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="74" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="463" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="485"><net_src comp="456" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="486"><net_src comp="477" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="487"><net_src comp="470" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="497"><net_src comp="82" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="498"><net_src comp="491" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="502"><net_src comp="80" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="509"><net_src comp="499" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="513"><net_src comp="94" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="520"><net_src comp="510" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="524"><net_src comp="80" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="531"><net_src comp="521" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="535"><net_src comp="128" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="542"><net_src comp="532" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="546"><net_src comp="142" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="553"><net_src comp="543" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="554"><net_src comp="547" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="558"><net_src comp="94" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="565"><net_src comp="555" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="569"><net_src comp="80" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="576"><net_src comp="566" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="580"><net_src comp="94" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="587"><net_src comp="577" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="591"><net_src comp="80" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="598"><net_src comp="588" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="619"><net_src comp="180" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="620"><net_src comp="30" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="621"><net_src comp="32" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="622"><net_src comp="34" pin="0"/><net_sink comp="599" pin=4"/></net>

<net id="623"><net_src comp="36" pin="0"/><net_sink comp="599" pin=5"/></net>

<net id="624"><net_src comp="38" pin="0"/><net_sink comp="599" pin=6"/></net>

<net id="625"><net_src comp="40" pin="0"/><net_sink comp="599" pin=7"/></net>

<net id="626"><net_src comp="42" pin="0"/><net_sink comp="599" pin=15"/></net>

<net id="627"><net_src comp="44" pin="0"/><net_sink comp="599" pin=16"/></net>

<net id="628"><net_src comp="46" pin="0"/><net_sink comp="599" pin=17"/></net>

<net id="644"><net_src comp="154" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="645"><net_src comp="30" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="646"><net_src comp="32" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="647"><net_src comp="28" pin="0"/><net_sink comp="629" pin=3"/></net>

<net id="648"><net_src comp="34" pin="0"/><net_sink comp="629" pin=4"/></net>

<net id="649"><net_src comp="36" pin="0"/><net_sink comp="629" pin=5"/></net>

<net id="650"><net_src comp="38" pin="0"/><net_sink comp="629" pin=6"/></net>

<net id="651"><net_src comp="40" pin="0"/><net_sink comp="629" pin=7"/></net>

<net id="652"><net_src comp="488" pin="1"/><net_sink comp="629" pin=10"/></net>

<net id="669"><net_src comp="152" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="670"><net_src comp="30" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="671"><net_src comp="32" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="672"><net_src comp="28" pin="0"/><net_sink comp="653" pin=3"/></net>

<net id="673"><net_src comp="34" pin="0"/><net_sink comp="653" pin=4"/></net>

<net id="674"><net_src comp="36" pin="0"/><net_sink comp="653" pin=5"/></net>

<net id="675"><net_src comp="38" pin="0"/><net_sink comp="653" pin=6"/></net>

<net id="676"><net_src comp="40" pin="0"/><net_sink comp="653" pin=7"/></net>

<net id="680"><net_src comp="24" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="684"><net_src comp="26" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="653" pin=11"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="629" pin=11"/></net>

<net id="687"><net_src comp="681" pin="1"/><net_sink comp="599" pin=11"/></net>

<net id="692"><net_src comp="681" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="697"><net_src comp="688" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="26" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="702"><net_src comp="681" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="653" pin=11"/></net>

<net id="704"><net_src comp="699" pin="1"/><net_sink comp="629" pin=11"/></net>

<net id="711"><net_src comp="76" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="206" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="713"><net_src comp="64" pin="0"/><net_sink comp="705" pin=2"/></net>

<net id="714"><net_src comp="78" pin="0"/><net_sink comp="705" pin=3"/></net>

<net id="718"><net_src comp="206" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="677" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="727"><net_src comp="719" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="732"><net_src comp="724" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="24" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="80" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="24" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="80" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="26" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="200" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="84" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="757"><net_src comp="86" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="194" pin="2"/><net_sink comp="752" pin=1"/></net>

<net id="759"><net_src comp="82" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="763"><net_src comp="752" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="767"><net_src comp="752" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="772"><net_src comp="88" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="764" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="705" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="90" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="783"><net_src comp="768" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="788"><net_src comp="705" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="92" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="525" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="799"><net_src comp="525" pin="4"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="96" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="804"><net_src comp="525" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="811"><net_src comp="114" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="812"><net_src comp="525" pin="4"/><net_sink comp="805" pin=1"/></net>

<net id="813"><net_src comp="64" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="814"><net_src comp="116" pin="0"/><net_sink comp="805" pin=3"/></net>

<net id="818"><net_src comp="525" pin="4"/><net_sink comp="815" pin=0"/></net>

<net id="824"><net_src comp="118" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="825"><net_src comp="525" pin="4"/><net_sink comp="819" pin=1"/></net>

<net id="826"><net_src comp="120" pin="0"/><net_sink comp="819" pin=2"/></net>

<net id="833"><net_src comp="114" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="834"><net_src comp="503" pin="4"/><net_sink comp="827" pin=1"/></net>

<net id="835"><net_src comp="64" pin="0"/><net_sink comp="827" pin=2"/></net>

<net id="836"><net_src comp="116" pin="0"/><net_sink comp="827" pin=3"/></net>

<net id="840"><net_src comp="827" pin="4"/><net_sink comp="837" pin=0"/></net>

<net id="845"><net_src comp="837" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="849"><net_src comp="841" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="853"><net_src comp="514" pin="4"/><net_sink comp="850" pin=0"/></net>

<net id="858"><net_src comp="850" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="846" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="863"><net_src comp="503" pin="4"/><net_sink comp="860" pin=0"/></net>

<net id="868"><net_src comp="514" pin="4"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="122" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="873"><net_src comp="864" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="878"><net_src comp="870" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="883"><net_src comp="503" pin="4"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="96" pin="0"/><net_sink comp="879" pin=1"/></net>

<net id="890"><net_src comp="874" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="891"><net_src comp="879" pin="2"/><net_sink comp="885" pin=1"/></net>

<net id="892"><net_src comp="503" pin="4"/><net_sink comp="885" pin=2"/></net>

<net id="898"><net_src comp="874" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="899"><net_src comp="94" pin="0"/><net_sink comp="893" pin=1"/></net>

<net id="900"><net_src comp="864" pin="2"/><net_sink comp="893" pin=2"/></net>

<net id="904"><net_src comp="901" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="906"><net_src comp="901" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="907"><net_src comp="901" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="911"><net_src comp="908" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="913"><net_src comp="908" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="914"><net_src comp="908" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="918"><net_src comp="915" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="920"><net_src comp="915" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="921"><net_src comp="915" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="926"><net_src comp="536" pin="4"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="130" pin="0"/><net_sink comp="922" pin=1"/></net>

<net id="932"><net_src comp="536" pin="4"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="132" pin="0"/><net_sink comp="928" pin=1"/></net>

<net id="940"><net_src comp="136" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="941"><net_src comp="536" pin="4"/><net_sink comp="934" pin=1"/></net>

<net id="942"><net_src comp="64" pin="0"/><net_sink comp="934" pin=2"/></net>

<net id="943"><net_src comp="138" pin="0"/><net_sink comp="934" pin=3"/></net>

<net id="947"><net_src comp="536" pin="4"/><net_sink comp="944" pin=0"/></net>

<net id="951"><net_src comp="948" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="957"><net_src comp="547" pin="4"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="144" pin="0"/><net_sink comp="953" pin=1"/></net>

<net id="963"><net_src comp="547" pin="4"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="146" pin="0"/><net_sink comp="959" pin=1"/></net>

<net id="968"><net_src comp="543" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="973"><net_src comp="559" pin="4"/><net_sink comp="970" pin=0"/></net>

<net id="978"><net_src comp="970" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="983"><net_src comp="559" pin="4"/><net_sink comp="979" pin=0"/></net>

<net id="984"><net_src comp="122" pin="0"/><net_sink comp="979" pin=1"/></net>

<net id="991"><net_src comp="156" pin="0"/><net_sink comp="985" pin=0"/></net>

<net id="992"><net_src comp="677" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="993"><net_src comp="78" pin="0"/><net_sink comp="985" pin=2"/></net>

<net id="994"><net_src comp="116" pin="0"/><net_sink comp="985" pin=3"/></net>

<net id="998"><net_src comp="985" pin="4"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="1003"><net_src comp="677" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1008"><net_src comp="559" pin="4"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="94" pin="0"/><net_sink comp="1004" pin=1"/></net>

<net id="1014"><net_src comp="677" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1019"><net_src comp="1010" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1020"><net_src comp="24" pin="0"/><net_sink comp="1015" pin=1"/></net>

<net id="1025"><net_src comp="158" pin="0"/><net_sink comp="1021" pin=1"/></net>

<net id="1032"><net_src comp="160" pin="0"/><net_sink comp="1026" pin=0"/></net>

<net id="1033"><net_src comp="78" pin="0"/><net_sink comp="1026" pin=2"/></net>

<net id="1034"><net_src comp="162" pin="0"/><net_sink comp="1026" pin=3"/></net>

<net id="1038"><net_src comp="1026" pin="4"/><net_sink comp="1035" pin=0"/></net>

<net id="1044"><net_src comp="1021" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1045"><net_src comp="1035" pin="1"/><net_sink comp="1039" pin=2"/></net>

<net id="1049"><net_src comp="1039" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1053"><net_src comp="1039" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1058"><net_src comp="92" pin="0"/><net_sink comp="1054" pin=1"/></net>

<net id="1063"><net_src comp="1054" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1064"><net_src comp="1021" pin="2"/><net_sink comp="1059" pin=1"/></net>

<net id="1070"><net_src comp="164" pin="0"/><net_sink comp="1065" pin=0"/></net>

<net id="1071"><net_src comp="78" pin="0"/><net_sink comp="1065" pin=2"/></net>

<net id="1076"><net_src comp="1059" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1077"><net_src comp="84" pin="0"/><net_sink comp="1072" pin=1"/></net>

<net id="1082"><net_src comp="1065" pin="3"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="1072" pin="2"/><net_sink comp="1078" pin=1"/></net>

<net id="1088"><net_src comp="92" pin="0"/><net_sink comp="1084" pin=1"/></net>

<net id="1092"><net_src comp="410" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1097"><net_src comp="90" pin="0"/><net_sink comp="1093" pin=1"/></net>

<net id="1104"><net_src comp="166" pin="0"/><net_sink comp="1098" pin=0"/></net>

<net id="1105"><net_src comp="410" pin="2"/><net_sink comp="1098" pin=1"/></net>

<net id="1106"><net_src comp="168" pin="0"/><net_sink comp="1098" pin=2"/></net>

<net id="1107"><net_src comp="170" pin="0"/><net_sink comp="1098" pin=3"/></net>

<net id="1112"><net_src comp="158" pin="0"/><net_sink comp="1108" pin=1"/></net>

<net id="1119"><net_src comp="166" pin="0"/><net_sink comp="1113" pin=0"/></net>

<net id="1120"><net_src comp="410" pin="2"/><net_sink comp="1113" pin=1"/></net>

<net id="1121"><net_src comp="172" pin="0"/><net_sink comp="1113" pin=2"/></net>

<net id="1122"><net_src comp="174" pin="0"/><net_sink comp="1113" pin=3"/></net>

<net id="1129"><net_src comp="166" pin="0"/><net_sink comp="1123" pin=0"/></net>

<net id="1130"><net_src comp="410" pin="2"/><net_sink comp="1123" pin=1"/></net>

<net id="1131"><net_src comp="176" pin="0"/><net_sink comp="1123" pin=2"/></net>

<net id="1132"><net_src comp="178" pin="0"/><net_sink comp="1123" pin=3"/></net>

<net id="1137"><net_src comp="1084" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1138"><net_src comp="84" pin="0"/><net_sink comp="1133" pin=1"/></net>

<net id="1143"><net_src comp="1093" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1144"><net_src comp="1133" pin="2"/><net_sink comp="1139" pin=1"/></net>

<net id="1149"><net_src comp="1084" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1150"><net_src comp="1093" pin="2"/><net_sink comp="1145" pin=1"/></net>

<net id="1155"><net_src comp="1145" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1156"><net_src comp="84" pin="0"/><net_sink comp="1151" pin=1"/></net>

<net id="1161"><net_src comp="1108" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1162"><net_src comp="1151" pin="2"/><net_sink comp="1157" pin=1"/></net>

<net id="1168"><net_src comp="1157" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1169"><net_src comp="1113" pin="4"/><net_sink comp="1163" pin=1"/></net>

<net id="1170"><net_src comp="1098" pin="4"/><net_sink comp="1163" pin=2"/></net>

<net id="1175"><net_src comp="1157" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1176"><net_src comp="1139" pin="2"/><net_sink comp="1171" pin=1"/></net>

<net id="1182"><net_src comp="1084" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1183"><net_src comp="1089" pin="1"/><net_sink comp="1177" pin=1"/></net>

<net id="1184"><net_src comp="1123" pin="4"/><net_sink comp="1177" pin=2"/></net>

<net id="1190"><net_src comp="1171" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1191"><net_src comp="1163" pin="3"/><net_sink comp="1185" pin=1"/></net>

<net id="1192"><net_src comp="1177" pin="3"/><net_sink comp="1185" pin=2"/></net>

<net id="1197"><net_src comp="96" pin="0"/><net_sink comp="1193" pin=0"/></net>

<net id="1198"><net_src comp="677" pin="1"/><net_sink comp="1193" pin=1"/></net>

<net id="1203"><net_src comp="1193" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1204"><net_src comp="24" pin="0"/><net_sink comp="1199" pin=1"/></net>

<net id="1209"><net_src comp="96" pin="0"/><net_sink comp="1205" pin=0"/></net>

<net id="1210"><net_src comp="681" pin="1"/><net_sink comp="1205" pin=1"/></net>

<net id="1215"><net_src comp="1205" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1216"><net_src comp="26" pin="0"/><net_sink comp="1211" pin=1"/></net>

<net id="1221"><net_src comp="592" pin="4"/><net_sink comp="1217" pin=0"/></net>

<net id="1226"><net_src comp="592" pin="4"/><net_sink comp="1222" pin=0"/></net>

<net id="1227"><net_src comp="96" pin="0"/><net_sink comp="1222" pin=1"/></net>

<net id="1234"><net_src comp="114" pin="0"/><net_sink comp="1228" pin=0"/></net>

<net id="1235"><net_src comp="570" pin="4"/><net_sink comp="1228" pin=1"/></net>

<net id="1236"><net_src comp="64" pin="0"/><net_sink comp="1228" pin=2"/></net>

<net id="1237"><net_src comp="116" pin="0"/><net_sink comp="1228" pin=3"/></net>

<net id="1241"><net_src comp="1228" pin="4"/><net_sink comp="1238" pin=0"/></net>

<net id="1245"><net_src comp="581" pin="4"/><net_sink comp="1242" pin=0"/></net>

<net id="1249"><net_src comp="1246" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="1251"><net_src comp="1246" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="1252"><net_src comp="1246" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="1256"><net_src comp="570" pin="4"/><net_sink comp="1253" pin=0"/></net>

<net id="1263"><net_src comp="114" pin="0"/><net_sink comp="1257" pin=0"/></net>

<net id="1264"><net_src comp="592" pin="4"/><net_sink comp="1257" pin=1"/></net>

<net id="1265"><net_src comp="64" pin="0"/><net_sink comp="1257" pin=2"/></net>

<net id="1266"><net_src comp="116" pin="0"/><net_sink comp="1257" pin=3"/></net>

<net id="1270"><net_src comp="1257" pin="4"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="456" pin=2"/></net>

<net id="1272"><net_src comp="1267" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="1273"><net_src comp="1267" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="1274"><net_src comp="1267" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="1278"><net_src comp="592" pin="4"/><net_sink comp="1275" pin=0"/></net>

<net id="1283"><net_src comp="581" pin="4"/><net_sink comp="1279" pin=0"/></net>

<net id="1284"><net_src comp="122" pin="0"/><net_sink comp="1279" pin=1"/></net>

<net id="1288"><net_src comp="1279" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1293"><net_src comp="1285" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="1298"><net_src comp="570" pin="4"/><net_sink comp="1294" pin=0"/></net>

<net id="1299"><net_src comp="96" pin="0"/><net_sink comp="1294" pin=1"/></net>

<net id="1305"><net_src comp="1289" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1306"><net_src comp="1294" pin="2"/><net_sink comp="1300" pin=1"/></net>

<net id="1307"><net_src comp="570" pin="4"/><net_sink comp="1300" pin=2"/></net>

<net id="1313"><net_src comp="1289" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1314"><net_src comp="94" pin="0"/><net_sink comp="1308" pin=1"/></net>

<net id="1315"><net_src comp="1279" pin="2"/><net_sink comp="1308" pin=2"/></net>

<net id="1320"><net_src comp="84" pin="0"/><net_sink comp="1316" pin=1"/></net>

<net id="1325"><net_src comp="1316" pin="2"/><net_sink comp="1321" pin=1"/></net>

<net id="1335"><net_src comp="1326" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1336"><net_src comp="307" pin="2"/><net_sink comp="1330" pin=1"/></net>

<net id="1337"><net_src comp="295" pin="2"/><net_sink comp="1330" pin=2"/></net>

<net id="1343"><net_src comp="1321" pin="2"/><net_sink comp="1338" pin=0"/></net>

<net id="1344"><net_src comp="289" pin="2"/><net_sink comp="1338" pin=1"/></net>

<net id="1345"><net_src comp="301" pin="2"/><net_sink comp="1338" pin=2"/></net>

<net id="1351"><net_src comp="1330" pin="3"/><net_sink comp="1346" pin=1"/></net>

<net id="1352"><net_src comp="1338" pin="3"/><net_sink comp="1346" pin=2"/></net>

<net id="1357"><net_src comp="84" pin="0"/><net_sink comp="1353" pin=1"/></net>

<net id="1362"><net_src comp="1353" pin="2"/><net_sink comp="1358" pin=1"/></net>

<net id="1372"><net_src comp="1363" pin="2"/><net_sink comp="1367" pin=0"/></net>

<net id="1373"><net_src comp="307" pin="2"/><net_sink comp="1367" pin=1"/></net>

<net id="1374"><net_src comp="295" pin="2"/><net_sink comp="1367" pin=2"/></net>

<net id="1380"><net_src comp="1358" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1381"><net_src comp="289" pin="2"/><net_sink comp="1375" pin=1"/></net>

<net id="1382"><net_src comp="301" pin="2"/><net_sink comp="1375" pin=2"/></net>

<net id="1388"><net_src comp="1367" pin="3"/><net_sink comp="1383" pin=1"/></net>

<net id="1389"><net_src comp="1375" pin="3"/><net_sink comp="1383" pin=2"/></net>

<net id="1395"><net_src comp="1238" pin="1"/><net_sink comp="1390" pin=0"/></net>

<net id="1396"><net_src comp="1242" pin="1"/><net_sink comp="1390" pin=2"/></net>

<net id="1397"><net_src comp="1390" pin="3"/><net_sink comp="1246" pin=0"/></net>

<net id="1401"><net_src comp="188" pin="2"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1403"><net_src comp="1398" pin="1"/><net_sink comp="599" pin=14"/></net>

<net id="1407"><net_src comp="194" pin="2"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1409"><net_src comp="1404" pin="1"/><net_sink comp="599" pin=13"/></net>

<net id="1413"><net_src comp="200" pin="2"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="653" pin=9"/></net>

<net id="1415"><net_src comp="1410" pin="1"/><net_sink comp="629" pin=8"/></net>

<net id="1416"><net_src comp="1410" pin="1"/><net_sink comp="599" pin=8"/></net>

<net id="1417"><net_src comp="1410" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1418"><net_src comp="1410" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1422"><net_src comp="206" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="1065" pin=1"/></net>

<net id="1427"><net_src comp="212" pin="2"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="1217" pin=1"/></net>

<net id="1432"><net_src comp="218" pin="2"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="1437"><net_src comp="224" pin="2"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="653" pin=13"/></net>

<net id="1439"><net_src comp="1434" pin="1"/><net_sink comp="629" pin=12"/></net>

<net id="1440"><net_src comp="1434" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="1441"><net_src comp="1434" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="1442"><net_src comp="1434" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="1446"><net_src comp="230" pin="2"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="653" pin=12"/></net>

<net id="1448"><net_src comp="1443" pin="1"/><net_sink comp="599" pin=10"/></net>

<net id="1452"><net_src comp="705" pin="4"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="653" pin=8"/></net>

<net id="1460"><net_src comp="746" pin="2"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="653" pin=10"/></net>

<net id="1462"><net_src comp="1457" pin="1"/><net_sink comp="629" pin=9"/></net>

<net id="1463"><net_src comp="1457" pin="1"/><net_sink comp="599" pin=9"/></net>

<net id="1464"><net_src comp="1457" pin="1"/><net_sink comp="1326" pin=1"/></net>

<net id="1465"><net_src comp="1457" pin="1"/><net_sink comp="1363" pin=1"/></net>

<net id="1469"><net_src comp="760" pin="1"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="1474"><net_src comp="768" pin="2"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1476"><net_src comp="1471" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1480"><net_src comp="774" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1484"><net_src comp="780" pin="1"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="1489"><net_src comp="784" pin="2"/><net_sink comp="1486" pin=0"/></net>

<net id="1493"><net_src comp="790" pin="2"/><net_sink comp="1490" pin=0"/></net>

<net id="1497"><net_src comp="795" pin="2"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="525" pin=2"/></net>

<net id="1502"><net_src comp="801" pin="1"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1507"><net_src comp="805" pin="4"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1512"><net_src comp="815" pin="1"/><net_sink comp="1509" pin=0"/></net>

<net id="1516"><net_src comp="819" pin="3"/><net_sink comp="1513" pin=0"/></net>

<net id="1520"><net_src comp="854" pin="2"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="1525"><net_src comp="860" pin="1"/><net_sink comp="1522" pin=0"/></net>

<net id="1529"><net_src comp="885" pin="3"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="1534"><net_src comp="893" pin="3"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="1539"><net_src comp="922" pin="2"/><net_sink comp="1536" pin=0"/></net>

<net id="1543"><net_src comp="928" pin="2"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="1548"><net_src comp="934" pin="4"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1553"><net_src comp="944" pin="1"/><net_sink comp="1550" pin=0"/></net>

<net id="1557"><net_src comp="953" pin="2"/><net_sink comp="1554" pin=0"/></net>

<net id="1561"><net_src comp="959" pin="2"/><net_sink comp="1558" pin=0"/></net>

<net id="1562"><net_src comp="1558" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="1566"><net_src comp="974" pin="2"/><net_sink comp="1563" pin=0"/></net>

<net id="1570"><net_src comp="979" pin="2"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="1575"><net_src comp="416" pin="3"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1580"><net_src comp="1000" pin="1"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1582"><net_src comp="1577" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1583"><net_src comp="1577" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1587"><net_src comp="1004" pin="2"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="599" pin=12"/></net>

<net id="1592"><net_src comp="1046" pin="1"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="1390" pin=1"/></net>

<net id="1597"><net_src comp="1050" pin="1"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="1289" pin=1"/></net>

<net id="1602"><net_src comp="1078" pin="2"/><net_sink comp="1599" pin=0"/></net>

<net id="1606"><net_src comp="1185" pin="3"/><net_sink comp="1603" pin=0"/></net>

<net id="1607"><net_src comp="1603" pin="1"/><net_sink comp="599" pin=3"/></net>

<net id="1611"><net_src comp="681" pin="1"/><net_sink comp="1608" pin=0"/></net>

<net id="1612"><net_src comp="1608" pin="1"/><net_sink comp="599" pin=11"/></net>

<net id="1616"><net_src comp="1217" pin="2"/><net_sink comp="1613" pin=0"/></net>

<net id="1620"><net_src comp="1222" pin="2"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="592" pin=2"/></net>

<net id="1625"><net_src comp="1253" pin="1"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1627"><net_src comp="1622" pin="1"/><net_sink comp="1326" pin=0"/></net>

<net id="1628"><net_src comp="1622" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1632"><net_src comp="424" pin="3"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="1637"><net_src comp="431" pin="3"/><net_sink comp="1634" pin=0"/></net>

<net id="1638"><net_src comp="1634" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="1642"><net_src comp="438" pin="3"/><net_sink comp="1639" pin=0"/></net>

<net id="1643"><net_src comp="1639" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="1647"><net_src comp="445" pin="3"/><net_sink comp="1644" pin=0"/></net>

<net id="1648"><net_src comp="1644" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="1652"><net_src comp="1275" pin="1"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="1654"><net_src comp="1649" pin="1"/><net_sink comp="1363" pin=0"/></net>

<net id="1655"><net_src comp="1649" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="1659"><net_src comp="456" pin="3"/><net_sink comp="1656" pin=0"/></net>

<net id="1660"><net_src comp="1656" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="1664"><net_src comp="463" pin="3"/><net_sink comp="1661" pin=0"/></net>

<net id="1665"><net_src comp="1661" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="1669"><net_src comp="470" pin="3"/><net_sink comp="1666" pin=0"/></net>

<net id="1670"><net_src comp="1666" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="1674"><net_src comp="477" pin="3"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="1679"><net_src comp="1300" pin="3"/><net_sink comp="1676" pin=0"/></net>

<net id="1680"><net_src comp="1676" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="1684"><net_src comp="1308" pin="3"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="1689"><net_src comp="1346" pin="3"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="1694"><net_src comp="1383" pin="3"/><net_sink comp="1691" pin=0"/></net>

<net id="1695"><net_src comp="1691" pin="1"/><net_sink comp="254" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dmem_o_V | {17 }
	Port: kh_index_V | {1 11 14 }
	Port: o_index_V | {1 11 14 }
	Port: kh_mem_V | {9 }
	Port: wt_mem_V_0 | {6 }
	Port: wt_mem_V_1 | {6 }
	Port: dmem_V_0_0 | {3 10 11 13 14 }
	Port: dmem_V_0_1 | {3 10 11 13 14 }
	Port: dmem_V_1_0 | {3 10 11 13 14 }
	Port: dmem_V_1_1 | {3 10 11 13 14 }
	Port: wt_addr_V | {13 14 }
	Port: wt_offset_V | {13 14 }
	Port: outword_V | {13 14 }
 - Input state : 
	Port: top : wt_i_V | {6 }
	Port: top : kh_i_V | {9 }
	Port: top : dmem_i_V | {3 }
	Port: top : n_inputs_V | {1 }
	Port: top : n_outputs_V | {1 }
	Port: top : input_words_V | {1 }
	Port: top : output_words_V | {1 }
	Port: top : layer_mode_V | {1 }
	Port: top : dmem_mode_V | {1 }
	Port: top : width_mode_V | {1 }
	Port: top : norm_mode_V | {1 }
	Port: top : kh_index_V | {1 11 14 }
	Port: top : o_index_V | {10 11 13 14 }
	Port: top : kh_mem_V | {10 11 12 }
	Port: top : wt_mem_V_0 | {10 11 13 14 }
	Port: top : wt_mem_V_1 | {10 11 13 14 }
	Port: top : dmem_V_0_0 | {10 11 13 14 15 16 }
	Port: top : dmem_V_0_1 | {10 11 13 14 15 16 }
	Port: top : dmem_V_1_0 | {10 11 13 14 15 16 }
	Port: top : dmem_V_1_1 | {10 11 13 14 15 16 }
	Port: top : wt_addr_V | {13 14 }
	Port: top : wt_offset_V | {13 14 }
	Port: top : outword_V | {13 14 }
  - Chain level:
	State 1
		StgValue_47 : 1
		tmp_27 : 1
		p_Result_s : 2
		StgValue_51 : 3
		p_9 : 2
		tmp_cast1 : 1
		tmp_cast : 1
		words_per_image_V : 2
		tmp_1 : 1
		tmp_2_cast : 3
		tmp_4 : 1
	State 2
		exitcond : 1
		i_V_2 : 1
		StgValue_71 : 2
		r_V_10 : 1
		r_V_6 : 1
		tmp_32 : 1
		StgValue_81 : 2
		StgValue_83 : 2
		tmp_31 : 1
		StgValue_87 : 2
		StgValue_89 : 2
		r_V_s : 1
		r_V_11 : 2
		r_V_2 : 3
		lhs_V : 4
		rhs_V : 1
		r_V_3 : 5
		tmp_29 : 1
		StgValue_100 : 2
		StgValue_102 : 2
		img_off_V : 1
		tmp_28_cast : 2
		tmp_20 : 3
		img_idx_V : 1
		p_s : 4
		p_s_45 : 4
		empty : 1
	State 3
		dmem_V_0_0_addr_2 : 1
		dmem_V_0_1_addr_2 : 1
		dmem_V_1_0_addr_2 : 1
		dmem_V_1_1_addr_2 : 1
		StgValue_120 : 2
		StgValue_122 : 2
		StgValue_124 : 2
		StgValue_126 : 2
		dmem_V_0_0_addr_1 : 1
		dmem_V_0_1_addr_1 : 1
		dmem_V_1_0_addr_1 : 1
		dmem_V_1_1_addr_1 : 1
		StgValue_135 : 2
		StgValue_137 : 2
		StgValue_139 : 2
		StgValue_141 : 2
		dmem_V_0_0_addr : 1
		dmem_V_0_1_addr : 1
		dmem_V_1_0_addr : 1
		dmem_V_1_1_addr : 1
		StgValue_150 : 2
		StgValue_152 : 2
		StgValue_154 : 2
		StgValue_156 : 2
	State 4
	State 5
		tmp_5 : 1
		i_V : 1
		StgValue_162 : 2
		r_V : 1
		tmp_30 : 1
		StgValue_166 : 2
		empty_46 : 1
	State 6
		wt_mem_V_0_addr : 1
		wt_mem_V_1_addr : 1
		StgValue_176 : 2
		StgValue_178 : 2
	State 7
	State 8
		tmp_7 : 1
		i_V_1 : 1
		StgValue_184 : 2
	State 9
		kh_mem_V_addr : 1
		StgValue_192 : 2
		empty_47 : 1
	State 10
		StgValue_198 : 1
		StgValue_201 : 1
	State 11
		tmp_15 : 1
		StgValue_205 : 2
		tmp_25_cast : 1
		tmp_16 : 2
		i_V_3 : 1
		StgValue_211 : 3
		r_V_8 : 1
		tmp_i : 2
		kh_mem_V_addr_1 : 3
		kh_word_V : 4
		off_V : 1
		this_assign_1 : 1
		tmp_13 : 1
		StgValue_224 : 2
		tmp_14 : 1
		StgValue_227 : 2
		tmp : 1
		words_per_out_V : 2
		rhs_V_1_cast : 3
		tmp_31_cast : 3
		brmerge : 1
		brmerge_not : 1
		brmerge1 : 1
	State 12
		loc_V : 1
		loc_V_1 : 1
		loc_V_2 : 1
		loc_V_3 : 1
		sel_tmp1 : 1
		sel_tmp2 : 1
		sel_tmp6_demorgan : 1
		sel_tmp6 : 1
		sel_tmp7 : 1
		newSel : 1
		or_cond : 1
		newSel1 : 2
		nc_V : 1
	State 13
		StgValue_259 : 1
	State 14
		tmp_18 : 1
		StgValue_266 : 2
		tmp_19 : 1
		StgValue_269 : 2
		empty_48 : 1
	State 15
		exitcond1 : 1
		i_V_4 : 1
		StgValue_277 : 2
		r_V_1 : 1
		lhs_V_1_cast : 2
		r_V_5 : 3
		rhs_V_2_cast : 1
		r_V_9 : 4
		tmp_24 : 5
		tmp_37 : 1
		dmem_V_0_0_addr_4 : 6
		dmem_V_0_1_addr_4 : 6
		dmem_V_1_0_addr_4 : 6
		dmem_V_1_1_addr_4 : 6
		dmem_V_0_1_load_1 : 7
		dmem_V_0_0_load_1 : 7
		dmem_V_1_1_load_1 : 7
		dmem_V_1_0_load_1 : 7
		r_V_7 : 1
		tmp_23 : 2
		tmp_36 : 1
		dmem_V_0_0_addr_3 : 3
		dmem_V_0_1_addr_3 : 3
		dmem_V_1_0_addr_3 : 3
		dmem_V_1_1_addr_3 : 3
		dmem_V_0_1_load : 4
		dmem_V_0_0_load : 4
		dmem_V_1_1_load : 4
		dmem_V_1_0_load : 4
		img_off_V_1 : 1
		tmp_37_cast : 2
		tmp_25 : 3
		img_idx_V_1 : 1
		p_0590_2_49 : 4
		p_3 : 4
		empty_50 : 1
	State 16
		newSel8 : 1
		newSel5 : 1
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |       grp_bin_conv_fu_599       |    64   |    2    | 739.925 |  13610  |  51253  |
|   call   |        grp_fp_conv_fu_629       |    0    |    0    | 353.983 |  26626  |  11972  |
|          |       grp_bin_dense_fu_653      |    0    |    1    | 25.2235 |   1129  |   2495  |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |            p_s_fu_885           |    0    |    0    |    0    |    0    |    16   |
|          |          p_s_45_fu_893          |    0    |    0    |    0    |    0    |    10   |
|          |     words_per_out_V_fu_1039     |    0    |    0    |    0    |    0    |    5    |
|          |          newSel_fu_1163         |    0    |    0    |    0    |    0    |    16   |
|          |         newSel1_fu_1177         |    0    |    0    |    0    |    0    |    16   |
|          |           nc_V_fu_1185          |    0    |    0    |    0    |    0    |    16   |
|  select  |       p_0590_2_49_fu_1300       |    0    |    0    |    0    |    0    |    16   |
|          |           p_3_fu_1308           |    0    |    0    |    0    |    0    |    10   |
|          |         newSel6_fu_1330         |    0    |    0    |    0    |    0    |    64   |
|          |         newSel7_fu_1338         |    0    |    0    |    0    |    0    |    64   |
|          |         newSel8_fu_1346         |    0    |    0    |    0    |    0    |    64   |
|          |         newSel3_fu_1367         |    0    |    0    |    0    |    0    |    64   |
|          |         newSel4_fu_1375         |    0    |    0    |    0    |    0    |    64   |
|          |         newSel5_fu_1383         |    0    |    0    |    0    |    0    |    64   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |            grp_fu_688           |    0    |    0    |    0    |    0    |    23   |
|          |           i_V_2_fu_795          |    0    |    0    |    0    |    0    |    23   |
|          |           r_V_3_fu_854          |    0    |    0    |    0    |    0    |    23   |
|          |         img_off_V_fu_864        |    0    |    0    |    0    |    0    |    17   |
|          |         img_idx_V_fu_879        |    0    |    0    |    0    |    0    |    23   |
|          |            i_V_fu_928           |    0    |    0    |    0    |    0    |    20   |
|    add   |           i_V_1_fu_959          |    0    |    0    |    0    |    0    |    15   |
|          |           i_V_3_fu_979          |    0    |    0    |    0    |    0    |    17   |
|          |          tmp_13_fu_1010         |    0    |    0    |    0    |    0    |    23   |
|          |          tmp_18_fu_1193         |    0    |    0    |    0    |    0    |    23   |
|          |          tmp_19_fu_1205         |    0    |    0    |    0    |    0    |    23   |
|          |          i_V_4_fu_1222          |    0    |    0    |    0    |    0    |    23   |
|          |       img_off_V_1_fu_1279       |    0    |    0    |    0    |    0    |    17   |
|          |       img_idx_V_1_fu_1294       |    0    |    0    |    0    |    0    |    23   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |           tmp_1_fu_774          |    0    |    0    |    0    |    0    |    8    |
|          |           tmp_4_fu_784          |    0    |    0    |    0    |    0    |    8    |
|          |         exitcond_fu_790         |    0    |    0    |    0    |    0    |    13   |
|          |          tmp_20_fu_874          |    0    |    0    |    0    |    0    |    13   |
|          |           tmp_5_fu_922          |    0    |    0    |    0    |    0    |    13   |
|          |           tmp_7_fu_953          |    0    |    0    |    0    |    0    |    11   |
|          |          tmp_16_fu_974          |    0    |    0    |    0    |    0    |    13   |
|   icmp   |      this_assign_1_fu_1004      |    0    |    0    |    0    |    0    |    13   |
|          |          tmp_21_fu_1021         |    0    |    0    |    0    |    0    |    8    |
|          |        tmp_62_not_fu_1054       |    0    |    0    |    0    |    0    |    8    |
|          |         tmp_45_i_fu_1084        |    0    |    0    |    0    |    0    |    8    |
|          |         tmp_46_i_fu_1093        |    0    |    0    |    0    |    0    |    8    |
|          |         tmp_47_i_fu_1108        |    0    |    0    |    0    |    0    |    8    |
|          |        exitcond1_fu_1217        |    0    |    0    |    0    |    0    |    13   |
|          |          tmp_25_fu_1289         |    0    |    0    |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    shl   |     words_per_image_V_fu_768    |    0    |    0    |    0    |    12   |    10   |
|          |           r_V_2_fu_841          |    0    |    0    |    0    |    48   |    33   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         d_o_idx_V_fu_746        |    0    |    0    |    0    |    0    |    8    |
|          |       brmerge_not_fu_1072       |    0    |    0    |    0    |    0    |    8    |
|    xor   |         sel_tmp1_fu_1133        |    0    |    0    |    0    |    0    |    8    |
|          |         sel_tmp6_fu_1151        |    0    |    0    |    0    |    0    |    8    |
|          |         sel_tmp4_fu_1316        |    0    |    0    |    0    |    0    |    8    |
|          |         sel_tmp9_fu_1353        |    0    |    0    |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         sel_tmp2_fu_1139        |    0    |    0    |    0    |    0    |    8    |
|          |         sel_tmp7_fu_1157        |    0    |    0    |    0    |    0    |    8    |
|    and   |         sel_tmp5_fu_1321        |    0    |    0    |    0    |    0    |    8    |
|          |         sel_tmp8_fu_1326        |    0    |    0    |    0    |    0    |    8    |
|          |         sel_tmp_fu_1358         |    0    |    0    |    0    |    0    |    8    |
|          |         sel_tmp3_fu_1363        |    0    |    0    |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         brmerge_fu_1059         |    0    |    0    |    0    |    0    |    8    |
|    or    |         brmerge1_fu_1078        |    0    |    0    |    0    |    0    |    8    |
|          |    sel_tmp6_demorgan_fu_1145    |    0    |    0    |    0    |    0    |    8    |
|          |         or_cond_fu_1171         |    0    |    0    |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|  muladd  |           grp_fu_1390           |    0    |    1    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |   norm_mode_V_read_read_fu_188  |    0    |    0    |    0    |    0    |    0    |
|          |  width_mode_V_read_read_fu_194  |    0    |    0    |    0    |    0    |    0    |
|          |   dmem_mode_V_read_read_fu_200  |    0    |    0    |    0    |    0    |    0    |
|          |  layer_mode_V_read_read_fu_206  |    0    |    0    |    0    |    0    |    0    |
|          | output_words_V_read_read_fu_212 |    0    |    0    |    0    |    0    |    0    |
|   read   |  input_words_V_read_read_fu_218 |    0    |    0    |    0    |    0    |    0    |
|          |   n_outputs_V_read_read_fu_224  |    0    |    0    |    0    |    0    |    0    |
|          |   n_inputs_V_read_read_fu_230   |    0    |    0    |    0    |    0    |    0    |
|          |         grp_read_fu_236         |    0    |    0    |    0    |    0    |    0    |
|          |     wt_i_V_read_read_fu_242     |    0    |    0    |    0    |    0    |    0    |
|          |     kh_i_V_read_read_fu_248     |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   write  |         grp_write_fu_254        |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |       layer_type_V_fu_705       |    0    |    0    |    0    |    0    |    0    |
|          |           r_V_6_fu_805          |    0    |    0    |    0    |    0    |    0    |
|          |           r_V_s_fu_827          |    0    |    0    |    0    |    0    |    0    |
|          |            r_V_fu_934           |    0    |    0    |    0    |    0    |    0    |
|          |           r_V_8_fu_985          |    0    |    0    |    0    |    0    |    0    |
|partselect|            sf_fu_1026           |    0    |    0    |    0    |    0    |    0    |
|          |         loc_V_1_fu_1098         |    0    |    0    |    0    |    0    |    0    |
|          |         loc_V_2_fu_1113         |    0    |    0    |    0    |    0    |    0    |
|          |         loc_V_3_fu_1123         |    0    |    0    |    0    |    0    |    0    |
|          |          r_V_1_fu_1228          |    0    |    0    |    0    |    0    |    0    |
|          |          r_V_7_fu_1257          |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_26_fu_715          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_27_fu_719          |    0    |    0    |    0    |    0    |    0    |
|          |          r_V_10_fu_801          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_32_fu_815          |    0    |    0    |    0    |    0    |    0    |
|   trunc  |          tmp_29_fu_860          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_30_fu_944          |    0    |    0    |    0    |    0    |    0    |
|          |          off_V_fu_1000          |    0    |    0    |    0    |    0    |    0    |
|          |          loc_V_fu_1089          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_37_fu_1253         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_36_fu_1275         |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |        p_Result_s_fu_724        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_cast1_fu_760        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_cast_fu_764         |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_2_cast_fu_780        |    0    |    0    |    0    |    0    |    0    |
|          |          r_V_11_fu_837          |    0    |    0    |    0    |    0    |    0    |
|          |           lhs_V_fu_846          |    0    |    0    |    0    |    0    |    0    |
|          |           rhs_V_fu_850          |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_28_cast_fu_870       |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_10_fu_901          |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_2_fu_908          |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_3_fu_915          |    0    |    0    |    0    |    0    |    0    |
|   zext   |           tmp_9_fu_948          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_12_fu_965          |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_25_cast_fu_970       |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_i_fu_995          |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_fu_1035           |    0    |    0    |    0    |    0    |    0    |
|          |       rhs_V_1_cast_fu_1046      |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_31_cast_fu_1050       |    0    |    0    |    0    |    0    |    0    |
|          |       lhs_V_1_cast_fu_1238      |    0    |    0    |    0    |    0    |    0    |
|          |       rhs_V_2_cast_fu_1242      |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_24_fu_1246         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_23_fu_1267         |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_37_cast_fu_1285       |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|           tmp_s_fu_752          |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
| bitselect|          tmp_31_fu_819          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_35_fu_1065         |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                 |    64   |    4    | 1119.13 |  41425  |  66831  |
|----------|---------------------------------|---------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|dmem_V_0_0|    4   |    0   |    0   |
|dmem_V_0_1|    4   |    0   |    0   |
|dmem_V_1_0|    4   |    0   |    0   |
|dmem_V_1_1|    4   |    0   |    0   |
| kh_mem_V |    2   |    0   |    0   |
|wt_mem_V_0|   16   |    0   |    0   |
|wt_mem_V_1|   16   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |   50   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      brmerge1_reg_1599     |    1   |
|     d_o_idx_V_reg_1457     |    1   |
| dmem_V_0_0_addr_3_reg_1656 |   10   |
| dmem_V_0_0_addr_4_reg_1629 |   10   |
| dmem_V_0_1_addr_3_reg_1661 |   10   |
| dmem_V_0_1_addr_4_reg_1634 |   10   |
| dmem_V_1_0_addr_3_reg_1666 |   10   |
| dmem_V_1_0_addr_4_reg_1639 |   10   |
| dmem_V_1_1_addr_3_reg_1671 |   10   |
| dmem_V_1_1_addr_4_reg_1644 |   10   |
|  dmem_mode_V_read_reg_1410 |    1   |
|     exitcond1_reg_1613     |    1   |
|      exitcond_reg_1490     |    1   |
|       i_V_1_reg_1558       |    7   |
|       i_V_2_reg_1494       |   16   |
|       i_V_3_reg_1567       |   10   |
|       i_V_4_reg_1617       |   16   |
|        i_V_reg_1540        |   13   |
| input_words_V_read_reg_1429|   16   |
|  kh_mem_V_addr_1_reg_1572  |    6   |
| layer_mode_V_read_reg_1419 |    3   |
|    layer_type_V_reg_1449   |    2   |
|  n_inputs_V_read_reg_1443  |   16   |
|  n_outputs_V_read_reg_1434 |   16   |
|        nc_V_reg_1603       |   16   |
|      newSel5_reg_1691      |   64   |
|      newSel8_reg_1686      |   64   |
|  norm_mode_V_read_reg_1398 |    2   |
|  o_index_V_load_4_reg_1608 |   16   |
|       off_V_reg_1577       |    2   |
|output_words_V_read_reg_1424|   16   |
|      p_0586_2_reg_577      |   10   |
|    p_0590_2_49_reg_1676    |   16   |
|      p_0590_2_reg_566      |   16   |
|         p_1_reg_499        |   16   |
|         p_2_reg_510        |   10   |
|        p_3_reg_1681        |   10   |
|         p_4_reg_521        |   16   |
|         p_5_reg_532        |   13   |
|         p_6_reg_543        |    7   |
|         p_7_reg_555        |   10   |
|         p_8_reg_588        |   16   |
|         p_9_reg_488        |    1   |
|       p_s_45_reg_1531      |   10   |
|        p_s_reg_1526        |   16   |
|       r_V_10_reg_1499      |   10   |
|       r_V_3_reg_1517       |   17   |
|       r_V_6_reg_1504       |   15   |
|        r_V_reg_1545        |   12   |
|           reg_699          |   16   |
|    rhs_V_1_cast_reg_1589   |   20   |
|   this_assign_1_reg_1584   |    1   |
|       tmp_16_reg_1563      |    1   |
|       tmp_1_reg_1477       |    1   |
|       tmp_29_reg_1522      |    1   |
|     tmp_2_cast_reg_1481    |   11   |
|       tmp_30_reg_1550      |    1   |
|    tmp_31_cast_reg_1594    |   11   |
|       tmp_31_reg_1513      |    1   |
|       tmp_32_reg_1509      |    1   |
|       tmp_36_reg_1649      |    1   |
|       tmp_37_reg_1622      |    1   |
|       tmp_4_reg_1486       |    1   |
|       tmp_5_reg_1536       |    1   |
|       tmp_7_reg_1554       |    1   |
|     tmp_cast1_reg_1466     |   16   |
| width_mode_V_read_reg_1404 |    2   |
| words_per_image_V_reg_1471 |    5   |
+----------------------------+--------+
|            Total           |   700  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_254   |  p2  |   2  |  64  |   128  ||    9    |
|   grp_access_fu_289  |  p0  |   7  |  10  |   70   ||    38   |
|   grp_access_fu_295  |  p0  |   7  |  10  |   70   ||    38   |
|   grp_access_fu_301  |  p0  |   7  |  10  |   70   ||    38   |
|   grp_access_fu_307  |  p0  |   7  |  10  |   70   ||    38   |
|   grp_access_fu_410  |  p0  |   3  |   6  |   18   ||    15   |
|      p_6_reg_543     |  p0  |   2  |   7  |   14   ||    9    |
|  grp_bin_conv_fu_599 |  p11 |   2  |  16  |   32   ||    9    |
|  grp_fp_conv_fu_629  |  p11 |   2  |  16  |   32   ||    9    |
| grp_bin_dense_fu_653 |  p11 |   2  |  16  |   32   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   536  || 18.5665 ||   212   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   64   |    4   |  1119  |  41425 |  66831 |
|   Memory  |   50   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   18   |    -   |   212  |
|  Register |    -   |    -   |    -   |   700  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   114  |    4   |  1137  |  42125 |  67043 |
+-----------+--------+--------+--------+--------+--------+
