<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"  
  "http://www.w3.org/TR/html4/loose.dtd">  
<html > 
<head><title>Optimization switches</title> 
<meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1"> 
<meta name="generator" content="TeX4ht (http://www.cse.ohio-state.edu/~gurari/TeX4ht/)"> 
<meta name="originator" content="TeX4ht (http://www.cse.ohio-state.edu/~gurari/TeX4ht/)"> 
<!-- html,4,png,sections+,fn-in --> 
<meta name="src" content="prog.tex"> 
<meta name="date" content="2017-09-28 14:25:00"> 
<link rel="stylesheet" type="text/css" href="prog.css"> 
</head><body 
>
<!--l. 6760--><div class="crosslinks"><p class="noindent">[<a 
href="progse50.html" >next</a>] [<a 
href="progse48.html" >prev</a>] [<a 
href="progse48.html#tailprogse48.html" >prev-tail</a>] [<a 
href="#tailprogse49.html">tail</a>] [<a 
href="progch11.html#progse49.html" >up</a>] </p></div>
<h3 class="sectionHead"><span class="titlemark">11.3   </span> <a 
href="prog.html#QQ2-254-290" id="x254-26800011.3">Optimization switches</a></h3>
<!--l. 6761--><p class="noindent" >This is where the various optimizing switches and their actions are described, grouped per
switch.
     <dl class="description"><dt class="description">
<span 
class="cmbx-10">-On:</span><span 
class="cmbx-10">&#x00A0;</span> </dt><dd 
class="description">with n = 1..3: these switches activate the optimizer. A higher level automatically includes
     all lower levels.
         <ul class="itemize1">
         <li class="itemize">Level 1 (<span 
class="cmtt-10">-O1</span>) activates the peephole optimizer (common instruction sequences are
         replaced by faster equivalents).
         </li>
         <li class="itemize">Level 2 (<span 
class="cmtt-10">-O2</span>) enables the assembler data flow analyzer, which allows the common
         subexpression elimination procedure to remove unnecessary reloads of registers
         with values they already contain.
         </li>
         <li class="itemize">Level 3 (<span 
class="cmtt-10">-O3</span>) equals level 2 optimizations plus some time-intensive optimizations.</li></ul>
     </dd><dt class="description">
<span 
class="cmbx-10">-OG:</span><span 
class="cmbx-10">&#x00A0;</span> </dt><dd 
class="description">This causes the code generator (and optimizer, IF activated), to favor faster, but code-wise
     larger, instruction sequences (such as &#8221;<span class="obeylines-h"><span class="verb"><span 
class="cmtt-10">subl</span><span 
class="cmtt-10">&#x00A0;$4,%esp</span></span></span>&#8221;) instead of slower, smaller instructions
     (&#8221;<span class="obeylines-h"><span class="verb"><span 
class="cmtt-10">enter</span><span 
class="cmtt-10">&#x00A0;$4</span></span></span>&#8221;). This is the default setting.
     </dd><dt class="description">
<span 
class="cmbx-10">-Og:</span><span 
class="cmbx-10">&#x00A0;</span> </dt><dd 
class="description">This one is exactly the reverse of -OG, and as such these switches are mutually exclusive:
     enabling one will disable the other.
     </dd><dt class="description">
<span 
class="cmbx-10">-Or:</span><span 
class="cmbx-10">&#x00A0;</span> </dt><dd 
class="description">This setting causes the code generator to check which variables are used most, so it can
     keep those in a register.
     </dd><dt class="description">
<span 
class="cmbx-10">-Opn:</span><span 
class="cmbx-10">&#x00A0;</span> </dt><dd 
class="description">with n = 1..3: Setting the target processor does NOT activate the optimizer. It merely
     influences the code generator and, if activated, the optimizer:
         <ul class="itemize1">
         <li class="itemize">During the code generation process, this setting is used to decide whether a jump
         table or a sequence of successive jumps provides the best performance in a case
         statement.
         </li>
         <li class="itemize">The peephole optimizer takes a number of decisions based on this setting, for example it
         translates certain complex instructions, such as
                                                                            

                                                                            
         <div class="verbatim" id="verbatim-245">
         movzbl&#x00A0;(mem),&#x00A0;%eax|
</div>
         <!--l. 6800--><p class="nopar" >to a combination of simpler instructions
                                                                            

                                                                            
         <div class="verbatim" id="verbatim-246">
         xorl&#x00A0;%eax,&#x00A0;%eax
         &#x00A0;<br />movb&#x00A0;(mem),&#x00A0;%al
</div>
         <!--l. 6805--><p class="nopar" >for the Pentium.</li></ul>
     </dd><dt class="description">
<span 
class="cmbx-10">-Ou:</span><span 
class="cmbx-10">&#x00A0;</span> </dt><dd 
class="description">This enables uncertain optimizations. You cannot use these always, however.
     The previous section explains when they can be used, and when they cannot be
     used.</dd></dl>
                                                                            

                                                                            
<!--l. 6813--><div class="crosslinks"><p class="noindent">[<a 
href="progse50.html" >next</a>] [<a 
href="progse48.html" >prev</a>] [<a 
href="progse48.html#tailprogse48.html" >prev-tail</a>] [<a 
href="progse49.html" >front</a>] [<a 
href="progch11.html#progse49.html" >up</a>] </p></div>
<!--l. 6813--><p class="noindent" ><a 
 id="tailprogse49.html"></a>  
</body></html> 
